[05/07 15:21:36      0s] 
[05/07 15:21:36      0s] Cadence Innovus(TM) Implementation System.
[05/07 15:21:36      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/07 15:21:36      0s] 
[05/07 15:21:36      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[05/07 15:21:36      0s] Options:	-stylus 
[05/07 15:21:36      0s] Date:		Wed May  7 15:21:36 2025
[05/07 15:21:36      0s] Host:		engnx06a.utdallas.edu (x86_64 w/Linux 4.18.0-553.46.1.el8_10.x86_64) (8cores*32cpus*AMD EPYC 7F32 8-Core Processor 512KB)
[05/07 15:21:36      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[05/07 15:21:36      0s] 
[05/07 15:21:36      0s] License:
[05/07 15:21:36      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/07 15:21:36      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[05/07 15:21:41      4s] 
[05/07 15:21:41      4s] 
[05/07 15:21:49      8s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/07 15:21:49      8s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[05/07 15:21:49      8s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/07 15:21:49      8s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[05/07 15:21:49      8s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[05/07 15:21:49      8s] @(#)CDS: CPE v19.11-s006
[05/07 15:21:49      8s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/07 15:21:49      8s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[05/07 15:21:49      8s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[05/07 15:21:49      8s] @(#)CDS: RCDB 11.14.18
[05/07 15:21:49      8s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[05/07 15:21:49      8s] Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx.

[05/07 15:21:49      8s] Create and set the environment variable TMPDIR to /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx.
[05/07 15:21:49      8s] 
[05/07 15:21:49      8s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[05/07 15:21:51      9s] 
[05/07 15:21:51      9s] **INFO:  MMMC transition support version v31-84 
[05/07 15:21:51      9s] 
[05/07 15:21:52     10s] @innovus 1> source par_updated.tcl
#@ Begin verbose source par_updated.tcl (pre)
[05/07 15:22:05     11s] @file 1: #Start up Innovus with "innovus -stylus"
[05/07 15:22:05     11s] @file 2: # 1. Set root attributes
[05/07 15:22:05     11s] @file 3: set_db design_process_node 7
[05/07 15:22:05     11s] ##  Process: 7             (User Set)               
[05/07 15:22:05     11s] ##     Node: (not set)                           
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] ##  Check design process and node:  
[05/07 15:22:05     11s] ##  Design tech node is not set.
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/07 15:22:05     11s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/07 15:22:05     11s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[05/07 15:22:05     11s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[05/07 15:22:05     11s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/07 15:22:05     11s] @file 4: #set_multi_cpu_usage -local_cpu 8
[05/07 15:22:05     11s] @file 5: set_db timing_analysis_cppr both
[05/07 15:22:05     11s] @file 6: set_db timing_analysis_type ocv
[05/07 15:22:05     11s] @file 7: set_library_unit -time 1ps
[05/07 15:22:05     11s] @file 8:
[05/07 15:22:05     11s] @file 9: # 2. Read libraries and SRAM macros
[05/07 15:22:05     11s] @file 10: #read_physical -lef { \
[05/07 15:22:05     11s] @file 11: #/proj/cad/library/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef \
[05/07 15:22:05     11s] @file 12: #/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef \
[05/07 15:22:05     11s] @file 13: #/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef \
[05/07 15:22:05     11s] @file 14: #/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef \
[05/07 15:22:05     11s] @file 15: #/proj/cad/library/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef \
[05/07 15:22:05     11s] @file 16:
[05/07 15:22:05     11s] @file 17: read_physical -lef { \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_28/techlef_misc/asap7_tech_1x_201209.lef \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_R_1x_201211.lef \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_L_1x_201211.lef \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_SL_1x_201211.lef \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_SRAM_1x_201211.lef\
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef \
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef \
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef }
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_28/techlef_misc/asap7_tech_1x_201209.lef ...
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_R_1x_201211.lef ...
[05/07 15:22:05     11s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[05/07 15:22:05     11s] so you are unable to create rectilinear partition in a hierarchical flow.
[05/07 15:22:05     11s] Set DBUPerIGU to M1 pitch 36.
[05/07 15:22:05     11s] This command required an extra checkout of license invs_7nm.
[05/07 15:22:05     11s] Additional license(s) checked out: 1 'Innovus_7nm_Opt' license(s)
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_L_1x_201211.lef ...
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_SL_1x_201211.lef ...
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Loading LEF file /proj/cad/library/asap7/asap7sc7p5t_27/LEF/asap7sc7p5t_27_SRAM_1x_201211.lef ...
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW128x12_x4.lef ...
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM1RW256x8_x4.lef ...
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] Loading LEF file /home/eng/t/txg150930/workspace/ASIC/Memory/lef/SRAM2RW16x8_x4.lef ...
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] viaInitial starts at Wed May  7 15:22:05 2025
[05/07 15:22:05     11s] viaInitial ends at Wed May  7 15:22:05 2025
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] ##  Check design process and node:  
[05/07 15:22:05     11s] ##  Design tech node is not set.
[05/07 15:22:05     11s] 
[05/07 15:22:05     11s] @file 27:
[05/07 15:22:05     11s] @file 28: # 3. Define corners
[05/07 15:22:05     11s] @file 29: read_mmmc mmmc.tcl
[05/07 15:22:05     11s] #@ Begin verbose source mmmc.tcl (pre)
[05/07 15:22:05     11s] @file 1: create_constraint_mode -name my_constraint_mode -sdc_files [list ../Syn/clock_constraints_fragment.sdc ../Syn/pin_constraints_fragment.sdc ../Syn/MSDAP_mapped.sdc]
[05/07 15:22:05     11s] @file 2:
[05/07 15:22:05     11s] @file 3: create_library_set -name PVT_0P63V_100C.setup_set -timing [list \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib \
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib \
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib \
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib]
[05/07 15:22:05     11s] @file 27:
[05/07 15:22:05     11s] @file 28: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
[05/07 15:22:05     11s] @file 29: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:22:05     11s] @file 30: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/07 15:22:05     11s] @file 31: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/07 15:22:05     11s] @file 32:
[05/07 15:22:05     11s] @file 33: create_library_set -name PVT_0P77V_0C.hold_set -timing [list \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib \
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib \
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib \
[05/07 15:22:05     11s] /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib]
[05/07 15:22:05     11s] @file 57:
[05/07 15:22:05     11s] @file 58: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
[05/07 15:22:05     11s] @file 59: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:22:05     11s] @file 60: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/07 15:22:05     11s] @file 61: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/07 15:22:05     11s] @file 62: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view  }
[05/07 15:22:05     11s] #@ End verbose source mmmc.tcl
[05/07 15:22:05     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib' ...
[05/07 15:22:05     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 11365)
[05/07 15:22:05     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 14263)
[05/07 15:22:05     11s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
[05/07 15:22:05     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib' ...
[05/07 15:22:05     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 11365)
[05/07 15:22:05     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 14263)
[05/07 15:22:05     11s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
[05/07 15:22:05     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib' ...
[05/07 15:22:05     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 11365)
[05/07 15:22:05     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib, Line 14263)
[05/07 15:22:05     11s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
[05/07 15:22:05     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib' ...
[05/07 15:22:05     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 11365)
[05/07 15:22:05     11s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib, Line 14263)
[05/07 15:22:05     11s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
[05/07 15:22:05     11s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib' ...
[05/07 15:22:06     12s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
[05/07 15:22:06     12s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib' ...
[05/07 15:22:07     13s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
[05/07 15:22:07     13s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib' ...
[05/07 15:22:08     14s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
[05/07 15:22:08     14s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib' ...
[05/07 15:22:09     15s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
[05/07 15:22:09     15s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib' ...
[05/07 15:22:10     15s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
[05/07 15:22:10     15s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib' ...
[05/07 15:22:10     16s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
[05/07 15:22:10     16s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib' ...
[05/07 15:22:11     17s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
[05/07 15:22:11     17s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
[05/07 15:22:12     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
[05/07 15:22:12     18s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
[05/07 15:22:12     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
[05/07 15:22:12     18s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
[05/07 15:22:12     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
[05/07 15:22:12     18s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
[05/07 15:22:12     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
[05/07 15:22:12     18s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib' ...
[05/07 15:22:12     18s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
[05/07 15:22:12     18s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib, Line 1)
[05/07 15:22:12     18s] Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/07 15:22:12     18s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
[05/07 15:22:12     18s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib' ...
[05/07 15:22:12     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 11387)
[05/07 15:22:12     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib, Line 14287)
[05/07 15:22:12     18s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
[05/07 15:22:12     18s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib' ...
[05/07 15:22:12     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 11365)
[05/07 15:22:12     18s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib, Line 14263)
[05/07 15:22:13     18s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
[05/07 15:22:13     18s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib' ...
[05/07 15:22:13     19s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 11365)
[05/07 15:22:13     19s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib, Line 14263)
[05/07 15:22:13     19s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
[05/07 15:22:13     19s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib' ...
[05/07 15:22:13     19s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 11365)
[05/07 15:22:13     19s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib, Line 14263)
[05/07 15:22:13     19s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
[05/07 15:22:13     19s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib' ...
[05/07 15:22:14     20s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
[05/07 15:22:14     20s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib' ...
[05/07 15:22:14     20s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
[05/07 15:22:14     20s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib' ...
[05/07 15:22:15     21s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
[05/07 15:22:15     21s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib' ...
[05/07 15:22:16     22s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
[05/07 15:22:16     22s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib' ...
[05/07 15:22:17     23s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
[05/07 15:22:17     23s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib' ...
[05/07 15:22:18     24s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
[05/07 15:22:18     24s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib' ...
[05/07 15:22:18     24s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
[05/07 15:22:18     24s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib' ...
[05/07 15:22:19     25s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
[05/07 15:22:19     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib' ...
[05/07 15:22:19     25s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
[05/07 15:22:19     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib' ...
[05/07 15:22:19     25s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
[05/07 15:22:19     25s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib)
[05/07 15:22:19     25s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
[05/07 15:22:19     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib' ...
[05/07 15:22:19     25s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
[05/07 15:22:19     25s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib)
[05/07 15:22:19     25s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
[05/07 15:22:19     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib' ...
[05/07 15:22:19     25s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
[05/07 15:22:19     25s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib' ...
[05/07 15:22:19     26s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
[05/07 15:22:19     26s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib' ...
[05/07 15:22:19     26s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
[05/07 15:22:19     26s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib' ...
[05/07 15:22:20     26s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
[05/07 15:22:20     26s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib' ...
[05/07 15:22:20     26s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
[05/07 15:22:20     26s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
[05/07 15:22:20     26s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
[05/07 15:22:20     26s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
[05/07 15:22:20     26s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
[05/07 15:22:20     26s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
[05/07 15:22:20     26s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
[05/07 15:22:20     26s] @file 30:
[05/07 15:22:20     26s] @file 31: # 4. Read netlist
[05/07 15:22:20     26s] @file 32: read_netlist { /home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v } -top MSDAP
[05/07 15:22:20     26s] #% Begin Load netlist data ... (date=05/07 15:22:20, mem=676.8M)
[05/07 15:22:20     26s] *** Begin netlist parsing (mem=870.2M) ***
[05/07 15:22:20     26s] Created 811 new cells from 46 timing libraries.
[05/07 15:22:20     26s] Reading netlist ...
[05/07 15:22:20     26s] Backslashed names will retain backslash and a trailing blank character.
[05/07 15:22:20     26s] Reading verilog netlist '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Syn/MSDAP_mapped.v'
[05/07 15:22:20     26s] 
[05/07 15:22:20     26s] *** Memory Usage v#1 (Current mem = 870.238M, initial mem = 278.188M) ***
[05/07 15:22:20     26s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=870.2M) ***
[05/07 15:22:20     26s] #% End Load netlist data ... (date=05/07 15:22:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=760.3M, current mem=760.3M)
[05/07 15:22:20     26s] Set top cell to MSDAP.
[05/07 15:22:21     27s] Hooked 1622 DB cells to tlib cells.
[05/07 15:22:21     27s] Starting recursive module instantiation check.
[05/07 15:22:21     27s] No recursion found.
[05/07 15:22:21     27s] Building hierarchical netlist for Cell MSDAP ...
[05/07 15:22:21     27s] *** Netlist is unique.
[05/07 15:22:21     27s] Set DBUPerIGU to techSite asap7sc7p5t width 54.
[05/07 15:22:21     27s] Setting Std. cell height to 270 DBU (smallest netlist inst).
[05/07 15:22:21     27s] ** info: there are 1678 modules.
[05/07 15:22:21     27s] ** info: there are 2162 stdCell insts.
[05/07 15:22:21     27s] ** info: there are 14 macros.
[05/07 15:22:21     27s] 
[05/07 15:22:21     27s] *** Memory Usage v#1 (Current mem = 993.652M, initial mem = 278.188M) ***
[05/07 15:22:21     27s] @file 33: init_design
[05/07 15:22:21     27s] Set Default Net Delay as 1000 ps.
[05/07 15:22:21     27s] Set Default Net Load as 0.5 pF. 
[05/07 15:22:21     27s] Set Default Input Pin Transition as 0.1 ps.
[05/07 15:22:21     27s] 
[05/07 15:22:21     27s] Honor LEF defined pitches for advanced node
[05/07 15:22:21     27s] Extraction setup Started 
[05/07 15:22:21     27s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/07 15:22:21     27s] Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/07 15:22:22     28s] Generating auto layer map file.
[05/07 15:22:22     28s] Restore PreRoute Pattern Extraction data failed.
[05/07 15:22:22     28s] Importing multi-corner technology file(s) for preRoute extraction...
[05/07 15:22:22     28s] /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:22:23     29s] Generating auto layer map file.
[05/07 15:22:26     32s] Completed (cpu: 0:00:04.1 real: 0:00:04.0)
[05/07 15:22:26     32s] Set Shrink Factor to 1.00000
[05/07 15:22:26     32s] Summary of Active RC-Corners : 
[05/07 15:22:26     32s]  
[05/07 15:22:26     32s]  Analysis View: PVT_0P63V_100C.setup_view
[05/07 15:22:26     32s]     RC-Corner Name        : PVT_0P63V_100C.setup_rc
[05/07 15:22:26     32s]     RC-Corner Index       : 0
[05/07 15:22:26     32s]     RC-Corner Temperature : 100 Celsius
[05/07 15:22:26     32s]     RC-Corner Cap Table   : ''
[05/07 15:22:26     32s]     RC-Corner PreRoute Res Factor         : 1
[05/07 15:22:26     32s]     RC-Corner PreRoute Cap Factor         : 1
[05/07 15:22:26     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/07 15:22:26     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/07 15:22:26     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/07 15:22:26     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/07 15:22:26     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/07 15:22:26     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/07 15:22:26     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/07 15:22:26     32s]     RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[05/07 15:22:26     32s]  
[05/07 15:22:26     32s]  Analysis View: PVT_0P77V_0C.hold_view
[05/07 15:22:26     32s]     RC-Corner Name        : PVT_0P77V_0C.hold_rc
[05/07 15:22:26     32s]     RC-Corner Index       : 1
[05/07 15:22:26     32s]     RC-Corner Temperature : 0 Celsius
[05/07 15:22:26     32s]     RC-Corner Cap Table   : ''
[05/07 15:22:26     32s]     RC-Corner PreRoute Res Factor         : 1
[05/07 15:22:26     32s]     RC-Corner PreRoute Cap Factor         : 1
[05/07 15:22:26     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/07 15:22:26     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/07 15:22:26     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/07 15:22:26     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/07 15:22:26     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/07 15:22:26     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/07 15:22:26     32s]     RC-Corner PostRoute Clock Res Factor  : 1 [05/07 15:22:26     32s] Technology file '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06' associated with first view 'PVT_0P63V_100C.setup_view' will be used as the primary corner for the multi-corner extraction.
{1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/07 15:22:26     32s]     RC-Corner Technology file: '/proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[05/07 15:22:26     32s] LayerId::1 widthSet size::1
[05/07 15:22:26     32s] LayerId::2 widthSet size::1
[05/07 15:22:26     32s] LayerId::3 widthSet size::1
[05/07 15:22:26     32s] LayerId::4 widthSet size::1
[05/07 15:22:26     32s] LayerId::5 widthSet size::1
[05/07 15:22:26     32s] LayerId::6 widthSet size::1
[05/07 15:22:26     32s] LayerId::7 widthSet size::1
[05/07 15:22:26     32s] LayerId::8 widthSet size::1
[05/07 15:22:26     32s] LayerId::9 widthSet size::1
[05/07 15:22:26     32s] LayerId::10 widthSet size::1
[05/07 15:22:26     32s] Updating RC grid for preRoute extraction ...
[05/07 15:22:26     32s] Initializing multi-corner resistance tables ...
[05/07 15:22:26     32s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[05/07 15:22:26     32s] *Info: initialize multi-corner CTS.
[05/07 15:22:26     32s] Reading timing constraints file '../Syn/clock_constraints_fragment.sdc' ...
[05/07 15:22:26     32s] Current (total cpu=0:00:32.4, real=0:00:50.0, peak res=1150.1M, current mem=1106.3M)
[05/07 15:22:26     32s] INFO (CTE): Constraints read successfully.
[05/07 15:22:26     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1124.0M, current mem=1124.0M)
[05/07 15:22:26     32s] Current (total cpu=0:00:32.5, real=0:00:50.0, peak res=1150.1M, current mem=1124.0M)
[05/07 15:22:26     32s] Reading timing constraints file '../Syn/pin_constraints_fragment.sdc' ...
[05/07 15:22:26     32s] Current (total cpu=0:00:32.5, real=0:00:50.0, peak res=1150.1M, current mem=1124.0M)
[05/07 15:22:26     32s] INFO (CTE): Constraints read successfully.
[05/07 15:22:26     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.3M, current mem=1124.3M)
[05/07 15:22:26     32s] Current (total cpu=0:00:32.6, real=0:00:50.0, peak res=1150.1M, current mem=1124.3M)
[05/07 15:22:26     32s] Reading timing constraints file '../Syn/MSDAP_mapped.sdc' ...
[05/07 15:22:26     32s] Current (total cpu=0:00:32.6, real=0:00:50.0, peak res=1150.1M, current mem=1124.3M)
[05/07 15:22:26     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 9).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Syn/MSDAP_mapped.sdc, Line 10).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] MSDAP
[05/07 15:22:26     32s] **WARN: (TCLCMD-1598):	A clock with name Dclk was already defined in the design. Previously defined clock definition of Dclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 15).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'Dclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 15).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-1598):	A clock with name Dclk was already defined in the design. Previously defined clock definition of Dclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 15).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'Dclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 15).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-1598):	A clock with name Sclk was already defined in the design. Previously defined clock definition of Sclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 16).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'Sclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 16).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-1598):	A clock with name Sclk was already defined in the design. Previously defined clock definition of Sclk will be overwritten. (File ../Syn/MSDAP_mapped.sdc, Line 16).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'Sclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../Syn/MSDAP_mapped.sdc, Line 16).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 21).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-1086):	Clock group '__default_1' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 21).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-1086):	Clock group '__default_2' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 22).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] **WARN: (TCLCMD-1086):	Clock group '__default_2' has already been defined with an identical specification. This assertion will be ignored. (File ../Syn/MSDAP_mapped.sdc, Line 22).
[05/07 15:22:26     32s] 
[05/07 15:22:26     32s] INFO (CTE): Reading of timing constraints file ../Syn/MSDAP_mapped.sdc completed, with 14 WARNING
[05/07 15:22:26     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.9M, current mem=1124.9M)
[05/07 15:22:26     32s] Current (total cpu=0:00:32.7, real=0:00:50.0, peak res=1150.1M, current mem=1124.9M)
[05/07 15:22:26     32s] Creating Cell Server ...(0, 1, 1, 1)
[05/07 15:22:26     32s] Summary for sequential cells identification: 
[05/07 15:22:26     32s]   Identified SBFF number: 68
[05/07 15:22:26     32s]   Identified MBFF number: 0
[05/07 15:22:26     32s]   Identified SB Latch number: 0
[05/07 15:22:26     32s]   Identified MB Latch number: 0
[05/07 15:22:26     32s]   Not identified SBFF number: 0
[05/07 15:22:26     32s]   Not identified MBFF number: 0
[05/07 15:22:26     32s]   Not identified SB Latch number: 0
[05/07 15:22:26     32s]   Not identified MB Latch number: 0
[05/07 15:22:26     32s]   Number of sequential cells which are not FFs: 64
[05/07 15:22:26     32s] Total number of combinational cells: 676
[05/07 15:22:26     32s] Total number of sequential cells: 132
[05/07 15:22:26     32s] Total number of tristate cells: 0
[05/07 15:22:26     32s] Total number of level shifter cells: 0
[05/07 15:22:26     32s] Total number of power gating cells: 0
[05/07 15:22:26     32s] Total number of isolation cells: 0
[05/07 15:22:26     32s] Total number of power switch cells: 0
[05/07 15:22:26     32s] Total number of pulse generator cells: 0
[05/07 15:22:26     32s] Total number of always on buffers: 0
[05/07 15:22:26     32s] Total number of retention cells: 0
[05/07 15:22:26     32s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/07 15:22:26     32s] Total number of usable buffers: 53
[05/07 15:22:26     32s] List of unusable buffers:
[05/07 15:22:26     32s] Total number of unusable buffers: 0
[05/07 15:22:26     32s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/07 15:22:26     32s] Total number of usable inverters: 84
[05/07 15:22:26     32s] List of unusable inverters:
[05/07 15:22:26     32s] Total number of unusable inverters: 0
[05/07 15:22:26     32s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/07 15:22:26     32s] Total number of identified usable delay cells: 11
[05/07 15:22:26     32s] List of identified unusable delay cells:[05/07 15:22:26     32s] Creating Cell Server, finished. 
[05/07 15:22:26     32s] 

[05/07 15:22:26     32s] Total number of identified unusable delay cells: 0
[05/07 15:22:26     32s] Deleting Cell Server ...
[05/07 15:22:26     32s] @file 34:
[05/07 15:22:26     32s] @file 35: # 5. Setup power intent
[05/07 15:22:26     32s] @file 36: read_power_intent -cpf power_spec.cpf
[05/07 15:22:26     32s] Loading CPF file power_spec.cpf ...
[05/07 15:22:26     32s] INFO: processed 12 CPF commands in 12 lines from file power_spec.cpf, with 0 errors
[05/07 15:22:26     32s] Checking CPF file ...
[05/07 15:22:26     32s] INFO: The CPF has only one domain defined.
[05/07 15:22:26     32s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[05/07 15:22:26     32s] @file 37: commit_power_intent
[05/07 15:22:27     32s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.07 real=0:00:01.00
[05/07 15:22:27     32s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.01 real=0:00:00.00
[05/07 15:22:27     32s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     32s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     32s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     32s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[05/07 15:22:27     32s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.02 real=0:00:00.00
[05/07 15:22:27     32s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:00.00
[05/07 15:22:27     32s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     32s] Current (total cpu=0:00:33.0, real=0:00:51.0, peak res=1219.1M, current mem=1211.2M)
[05/07 15:22:27     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1221.8M, current mem=1221.8M)
[05/07 15:22:27     33s] Current (total cpu=0:00:33.0, real=0:00:51.0, peak res=1221.8M, current mem=1221.8M)
[05/07 15:22:27     33s] Current (total cpu=0:00:33.0, real=0:00:51.0, peak res=1221.8M, current mem=1221.8M)
[05/07 15:22:27     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.1M, current mem=1222.1M)
[05/07 15:22:27     33s] Current (total cpu=0:00:33.1, real=0:00:51.0, peak res=1222.1M, current mem=1222.1M)
[05/07 15:22:27     33s] Current (total cpu=0:00:33.1, real=0:00:51.0, peak res=1222.1M, current mem=1222.1M)
[05/07 15:22:27     33s] MSDAP
[05/07 15:22:27     33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.3M, current mem=1222.3M)
[05/07 15:22:27     33s] Current (total cpu=0:00:33.2, real=0:00:51.0, peak res=1222.3M, current mem=1222.3M)
[05/07 15:22:27     33s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.28 real=0:00:00.00
[05/07 15:22:27     33s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     33s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     33s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.01 real=0:00:00.00
[05/07 15:22:27     33s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     33s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     33s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     33s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     33s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[05/07 15:22:27     33s] Creating Cell Server ...(0, 1, 1, 1)
[05/07 15:22:27     33s] Summary for sequential cells identification: 
[05/07 15:22:27     33s]   Identified SBFF number: 68
[05/07 15:22:27     33s]   Identified MBFF number: 0
[05/07 15:22:27     33s]   Identified SB Latch number: 0
[05/07 15:22:27     33s]   Identified MB Latch number: 0
[05/07 15:22:27     33s]   Not identified SBFF number: 0
[05/07 15:22:27     33s]   Not identified MBFF number: 0
[05/07 15:22:27     33s]   Not identified SB Latch number: 0
[05/07 15:22:27     33s]   Not identified MB Latch number: 0
[05/07 15:22:27     33s]   Number of sequential cells which are not FFs: 64
[05/07 15:22:27     33s] Total number of combinational cells: 676
[05/07 15:22:27     33s] Total number of sequential cells: 132
[05/07 15:22:27     33s] Total number of tristate cells: 0
[05/07 15:22:27     33s] Total number of level shifter cells: 0
[05/07 15:22:27     33s] Total number of power gating cells: 0
[05/07 15:22:27     33s] Total number of isolation cells: 0
[05/07 15:22:27     33s] Total number of power switch cells: 0
[05/07 15:22:27     33s] Total number of pulse generator cells: 0
[05/07 15:22:27     33s] Total number of always on buffers: 0
[05/07 15:22:27     33s] Total number of retention cells: 0
[05/07 15:22:27     33s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/07 15:22:27     33s] Total number of usable buffers: 53
[05/07 15:22:27     33s] List of unusable buffers:
[05/07 15:22:27     33s] Total number of unusable buffers: 0
[05/07 15:22:27     33s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/07 15:22:27     33s] Total number of usable inverters: 84
[05/07 15:22:27     33s] List of unusable inverters:
[05/07 15:22:27     33s] Total number of unusable inverters: 0
[05/07 15:22:27     33s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/07 15:22:27     33s] Total number of identified usable delay cells: 11
[05/07 15:22:27     33s] List of identified unusable delay cells:[05/07 15:22:27     33s] Creating Cell Server, finished. 
[05/07 15:22:27     33s] 

[05/07 15:22:27     33s] Total number of identified unusable delay cells: 0
[05/07 15:22:27     33s] Deleting Cell Server ...
[05/07 15:22:27     33s] -noImplicitRules false                     # bool, default=false, private
[05/07 15:22:27     33s] No isolation cell in libraries.
[05/07 15:22:27     33s] No level shifter cell in libraries.
[05/07 15:22:27     33s] @file 38:
[05/07 15:22:27     33s] @file 39: # 6. Exclude standard cells that may cause error
[05/07 15:22:27     33s] #@ Begin verbose source set_dont_use.tcl (pre)
[05/07 15:22:27     33s] @file 1: # Exclude standard cells that may cause error
[05/07 15:22:27     33s] @file 2: if { [get_db lib_cells */ICGx*DC*] ne "" } {
[05/07 15:22:27     33s] @file 3: set_dont_use [get_db lib_cells */ICGx*DC*]
[05/07 15:22:27     33s] @file 4: }
[05/07 15:22:27     33s] @file 7:
[05/07 15:22:27     33s] @file 8: if { [get_db lib_cells */AND4x1*] ne "" } {
[05/07 15:22:27     33s] @file 9: set_dont_use [get_db lib_cells */AND4x1*]
[05/07 15:22:27     33s] @file 10: }
[05/07 15:22:27     33s] @file 13:
[05/07 15:22:27     33s] @file 14: if { [get_db lib_cells */SDFLx2*] ne "" } {
[05/07 15:22:27     33s] @file 15: set_dont_use [get_db lib_cells */SDFLx2*]
[05/07 15:22:27     33s] @file 16: }
[05/07 15:22:27     33s] @file 19:
[05/07 15:22:27     33s] @file 20: if { [get_db lib_cells */AO21x1*] ne "" } {
[05/07 15:22:27     33s] @file 21: set_dont_use [get_db lib_cells */AO21x1*]
[05/07 15:22:27     33s] @file 22: }
[05/07 15:22:27     33s] @file 25:
[05/07 15:22:27     33s] @file 26: if { [get_db lib_cells */XOR2x2*] ne "" } {
[05/07 15:22:27     33s] @file 27: set_dont_use [get_db lib_cells */XOR2x2*]
[05/07 15:22:27     33s] @file 28: }
[05/07 15:22:27     33s] @file 31:
[05/07 15:22:27     33s] @file 32: if { [get_db lib_cells */OAI31xp33*] ne "" } {
[05/07 15:22:27     33s] @file 33: set_dont_use [get_db lib_cells */OAI31xp33*]
[05/07 15:22:27     33s] @file 34: }
[05/07 15:22:27     33s] @file 37:
[05/07 15:22:27     33s] @file 38: if { [get_db lib_cells */OAI221xp5*] ne "" } {
[05/07 15:22:27     33s] @file 39: set_dont_use [get_db lib_cells */OAI221xp5*]
[05/07 15:22:27     33s] @file 40: }
[05/07 15:22:27     33s] @file 43:
[05/07 15:22:27     33s] @file 44: if { [get_db lib_cells */SDFLx3*] ne "" } {
[05/07 15:22:27     33s] @file 45: set_dont_use [get_db lib_cells */SDFLx3*]
[05/07 15:22:27     33s] @file 46: }
[05/07 15:22:27     33s] @file 49:
[05/07 15:22:27     33s] @file 50: if { [get_db lib_cells */SDFLx1*] ne "" } {
[05/07 15:22:27     33s] @file 51: set_dont_use [get_db lib_cells */SDFLx1*]
[05/07 15:22:27     33s] @file 52: }
[05/07 15:22:27     33s] @file 55:
[05/07 15:22:27     33s] @file 56: if { [get_db lib_cells */AOI211xp5*] ne "" } {
[05/07 15:22:27     33s] @file 57: set_dont_use [get_db lib_cells */AOI211xp5*]
[05/07 15:22:27     33s] @file 58: }
[05/07 15:22:27     33s] @file 61:
[05/07 15:22:27     33s] @file 62: if { [get_db lib_cells */OAI322xp33*] ne "" } {
[05/07 15:22:27     33s] @file 63: set_dont_use [get_db lib_cells */OAI322xp33*]
[05/07 15:22:27     33s] @file 64: }
[05/07 15:22:27     33s] @file 67:
[05/07 15:22:27     33s] @file 68: if { [get_db lib_cells */OR2x6*] ne "" } {
[05/07 15:22:27     33s] @file 69: set_dont_use [get_db lib_cells */OR2x6*]
[05/07 15:22:27     33s] @file 70: }
[05/07 15:22:27     33s] @file 73:
[05/07 15:22:27     33s] @file 74: if { [get_db lib_cells */A2O1A1O1Ixp25*] ne "" } {
[05/07 15:22:27     33s] @file 75: set_dont_use [get_db lib_cells */A2O1A1O1Ixp25*]
[05/07 15:22:27     33s] @file 76: }
[05/07 15:22:27     33s] @file 79:
[05/07 15:22:27     33s] @file 80: if { [get_db lib_cells */XNOR2x1*] ne "" } {
[05/07 15:22:27     33s] @file 81: set_dont_use [get_db lib_cells */XNOR2x1*]
[05/07 15:22:27     33s] @file 82: }
[05/07 15:22:27     33s] @file 85:
[05/07 15:22:27     33s] @file 86: if { [get_db lib_cells */OAI32xp33*] ne "" } {
[05/07 15:22:27     33s] @file 87: set_dont_use [get_db lib_cells */OAI32xp33*]
[05/07 15:22:27     33s] @file 88: }
[05/07 15:22:27     33s] @file 91:
[05/07 15:22:27     33s] @file 92: if { [get_db lib_cells */FAx1*] ne "" } {
[05/07 15:22:27     33s] @file 93: set_dont_use [get_db lib_cells */FAx1*]
[05/07 15:22:27     33s] @file 94: }
[05/07 15:22:27     33s] @file 97:
[05/07 15:22:27     33s] @file 98:
[05/07 15:22:27     33s] @file 99: if { [get_db lib_cells */OAI21x1*] ne "" } {
[05/07 15:22:27     33s] @file 100: set_dont_use [get_db lib_cells */OAI21x1*]
[05/07 15:22:27     33s] @file 101: }
[05/07 15:22:27     33s] @file 104:
[05/07 15:22:27     33s] @file 105: if { [get_db lib_cells */OAI31xp67*] ne "" } {
[05/07 15:22:27     33s] @file 106: set_dont_use [get_db lib_cells */OAI31xp67*]
[05/07 15:22:27     33s] @file 107: }
[05/07 15:22:27     33s] @file 110:
[05/07 15:22:27     33s] @file 111: if { [get_db lib_cells */OAI33xp33*] ne "" } {
[05/07 15:22:27     33s] @file 112: set_dont_use [get_db lib_cells */OAI33xp33*]
[05/07 15:22:27     33s] @file 113: }
[05/07 15:22:27     33s] @file 116:
[05/07 15:22:27     33s] @file 117: if { [get_db lib_cells */AO21x2*] ne "" } {
[05/07 15:22:27     33s] @file 118: set_dont_use [get_db lib_cells */AO21x2*]
[05/07 15:22:27     33s] @file 119: }
[05/07 15:22:27     33s] @file 122:
[05/07 15:22:27     33s] @file 123: if { [get_db lib_cells */AOI32xp33*] ne "" } {
[05/07 15:22:27     33s] @file 124: set_dont_use [get_db lib_cells */AOI32xp33*]
[05/07 15:22:27     33s] @file 125: }
[05/07 15:22:27     33s] @file 128:
[05/07 15:22:27     33s] @file 129:
[05/07 15:22:27     33s] #@ End verbose source set_dont_use.tcl
[05/07 15:22:27     33s] @file 41:
[05/07 15:22:27     33s] @file 42: # 7. Set other attributes
[05/07 15:22:27     33s] @file 43: set_db design_flow_effort standard
[05/07 15:22:27     33s] @file 44: set_db route_design_bottom_routing_layer 2
[05/07 15:22:27     33s] @file 45: set_db route_design_top_routing_layer 7
[05/07 15:22:27     33s] @file 46: #Ignore 1e+31 removal arcs for ASYNC DFF cells
[05/07 15:22:27     33s] @file 47: set_db timing_analysis_async_checks no_async
[05/07 15:22:27     33s] @file 48: #Via preferences for stripes
[05/07 15:22:27     33s] @file 49: set_db generate_special_via_rule_preference { M7_M6widePWR1p152 M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 M3_M2widePWR0p936 }
[05/07 15:22:27     33s] @file 50: #set_db generate_special_via_rule_preference { M7_M6widePWR1p152 M6_M5widePWR1p152 M5_M4widePWR0p864 M3_M2widePWR0p936 }
[05/07 15:22:27     33s] @file 51: #Prevent extending M1 pins in cells
[05/07 15:22:27     33s] @file 52: set_db route_design_with_via_in_pin true
[05/07 15:22:27     33s] @file 53:
[05/07 15:22:27     33s] @file 54: # 8. Read floorplan
[05/07 15:22:27     33s] #@ Begin verbose source floorplan.tcl (pre)
[05/07 15:22:27     33s] @file 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site asap7sc7p5t -die_size { 236.864 180.328 0 0 0 0 }
[05/07 15:22:27     33s] Adjusting die size togrid(PlacementGrid): width :236.88 height : 180.324
[05/07 15:22:27     33s] 
[05/07 15:22:27     33s] Honor LEF defined pitches for advanced node
[05/07 15:22:27     33s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/07 15:22:27     33s] @file 2:
[05/07 15:22:27     33s] @file 3: place_inst R_mem_L/mem_0_0 44.768 60.384 my
[05/07 15:22:27     33s] @file 4: create_place_halo -insts R_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 5: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_L/mem_0_0
[05/07 15:22:27     33s] @file 6:
[05/07 15:22:27     33s] @file 7: place_inst R_mem_R/mem_0_0 180.288 60.384 my
[05/07 15:22:27     33s] @file 8: create_place_halo -insts R_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 9: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst R_mem_R/mem_0_0
[05/07 15:22:27     33s] @file 10:
[05/07 15:22:27     33s] @file 11: place_inst Co_mem_L/mem_0_0 1.92 121.824 my
[05/07 15:22:27     33s] @file 12: create_place_halo -insts Co_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 13: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_0
[05/07 15:22:27     33s] @file 14:
[05/07 15:22:27     33s] @file 15: place_inst Co_mem_L/mem_0_1 30.688 121.824 my
[05/07 15:22:27     33s] @file 16: create_place_halo -insts Co_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 17: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_1
[05/07 15:22:27     33s] @file 18:
[05/07 15:22:27     33s] @file 19: place_inst Co_mem_L/mem_0_2 59.456 121.824 my
[05/07 15:22:27     33s] @file 20: create_place_halo -insts Co_mem_L/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 21: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_2
[05/07 15:22:27     33s] @file 22:
[05/07 15:22:27     33s] @file 23: place_inst Co_mem_L/mem_0_3 88.224 121.824 my
[05/07 15:22:27     33s] @file 24: create_place_halo -insts Co_mem_L/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 25: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_L/mem_0_3
[05/07 15:22:27     33s] @file 26:
[05/07 15:22:27     33s] @file 27: place_inst Co_mem_R/mem_0_0 209.056 121.824 r0
[05/07 15:22:27     33s] @file 28: create_place_halo -insts Co_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 29: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_0
[05/07 15:22:27     33s] @file 30:
[05/07 15:22:27     33s] @file 31: place_inst Co_mem_R/mem_0_1 180.288 121.824 r0
[05/07 15:22:27     33s] @file 32: create_place_halo -insts Co_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 33: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_1
[05/07 15:22:27     33s] @file 34:
[05/07 15:22:27     33s] @file 35: place_inst Co_mem_R/mem_0_2 151.52 121.824 r0
[05/07 15:22:27     33s] @file 36: create_place_halo -insts Co_mem_R/mem_0_2 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 37: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_2
[05/07 15:22:27     33s] @file 38:
[05/07 15:22:27     33s] @file 39: place_inst Co_mem_R/mem_0_3 122.752 121.824 r0
[05/07 15:22:27     33s] @file 40: create_place_halo -insts Co_mem_R/mem_0_3 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 41: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Co_mem_R/mem_0_3
[05/07 15:22:27     33s] @file 42:
[05/07 15:22:27     33s] @file 43: place_inst Data_mem_L/mem_0_0 1.92 1.824 my
[05/07 15:22:27     33s] @file 44: create_place_halo -insts Data_mem_L/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 45: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_0
[05/07 15:22:27     33s] @file 46:
[05/07 15:22:27     33s] @file 47: place_inst Data_mem_L/mem_0_1 1.92 60.384 my
[05/07 15:22:27     33s] @file 48: create_place_halo -insts Data_mem_L/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 49: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_L/mem_0_1
[05/07 15:22:27     33s] @file 50:
[05/07 15:22:27     33s] @file 51: place_inst Data_mem_R/mem_0_0 202.016 1.824 r0
[05/07 15:22:27     33s] @file 52: create_place_halo -insts Data_mem_R/mem_0_0 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 53: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_0
[05/07 15:22:27     33s] @file 54:
[05/07 15:22:27     33s] @file 55: place_inst Data_mem_R/mem_0_1 202.016 60.384 r0
[05/07 15:22:27     33s] @file 56: create_place_halo -insts Data_mem_R/mem_0_1 -halo_deltas {0.24 0.24 0.24 0.24} -snap_to_site
[05/07 15:22:27     33s] @file 57: create_route_halo -bottom_layer M1 -space 0 -top_layer M4 -inst Data_mem_R/mem_0_1
[05/07 15:22:27     33s] @file 58:
[05/07 15:22:27     33s] #@ End verbose source floorplan.tcl
[05/07 15:22:27     33s] @file 56:
[05/07 15:22:27     33s] @file 57: # 9. Create routing tracks
[05/07 15:22:27     33s] @file 58: #add_tracks -honor_pitch -offsets { M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.064 M7 vert 0.064 }
[05/07 15:22:27     33s] @file 59:
[05/07 15:22:27     33s] @file 60: # lef 1x pitch
[05/07 15:22:27     33s] @file 61: add_tracks -honor_pitch -offsets { M1 vert 0.036 M2 horiz 0.036 M3 vert 0.036 M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.096 M7 vert 0.064 }
[05/07 15:22:27     33s] @file 62:
[05/07 15:22:27     33s] @file 63: #add_tracks -honor_pitch -offsets { M2 horiz 0.144 M3 vert 0.144 M4 horiz 0.192 M5 vert 0.192 M6 horiz 0.256 M7 vert 0.256 }
[05/07 15:22:27     33s] @file 64:
[05/07 15:22:27     33s] @file 65: #add_tracks -honor_pitch -offsets { M1 vert 0.072 M2 horiz 0.072 M3 vert 0.072 M4 horiz 0.048 M5 vert 0.048 M6 horiz 0.064 M7 vert 0.064 M8 horiz 0.16 M9 vert 0.16}
[05/07 15:22:27     33s] @file 66:
[05/07 15:22:27     33s] @file 67: # 10. Create place blockage on top & bottom row (fixes wiring issue + power vias for DRC/LVS)
[05/07 15:22:27     33s] @file 68: #set core_lly [get_db current_design .core_bbox.ll.y]
[05/07 15:22:27     33s] @file 69: #set core_ury [expr [get_db current_design .core_bbox.ur.y] - 1.08]
[05/07 15:22:27     33s] @file 70: #set botrow [get_db rows -if {.rect.ll.y == $core_lly}]
[05/07 15:22:27     33s] @file 71: #set toprow [get_db rows -if {.rect.ur.y > $core_ury}]
[05/07 15:22:27     33s] @file 72: #create_place_blockage -area [get_db $botrow .rect] -name ROW_BLOCK_BOT
[05/07 15:22:27     33s] @file 73: #create_place_blockage -area [get_db $toprow .rect] -name ROW_BLOCK_TOP
[05/07 15:22:27     33s] @file 74:
[05/07 15:22:27     33s] @file 75: # Get all rows
[05/07 15:22:27     33s] @file 76: set all_rows [get_db rows]
[05/07 15:22:27     33s] @file 77:
[05/07 15:22:27     33s] @file 78: # Initialize trackers for lowest and highest Y-values
[05/07 15:22:27     33s] @file 79: set lowest_y +Inf
[05/07 15:22:27     33s] @file 80: set highest_y -Inf
[05/07 15:22:27     33s] @file 81: set botrow ""
[05/07 15:22:27     33s] @file 82: set toprow ""
[05/07 15:22:27     33s] @file 83:
[05/07 15:22:27     33s] @file 84: # Loop through all rows and find the lowest and highest Y
[05/07 15:22:27     33s] @file 85: foreach row $all_rows {
[05/07 15:22:27     33s] 	    set lly [get_db $row .rect.ll.y]
[05/07 15:22:27     33s] 	    set ury [get_db $row .rect.ur.y]
[05/07 15:22:27     33s] 
[05/07 15:22:27     33s] 	    if {$lly < $lowest_y} {
[05/07 15:22:27     33s] 		set lowest_y $lly
[05/07 15:22:27     33s] 		set botrow $row
[05/07 15:22:27     33s] 	    }
[05/07 15:22:27     33s] 	    if {$ury > $highest_y} {
[05/07 15:22:27     33s] 		set highest_y $ury
[05/07 15:22:27     33s] 		set toprow $row
[05/07 15:22:27     33s] 	    }
[05/07 15:22:27     33s] 	}
[05/07 15:22:27     33s] @file 98:
[05/07 15:22:27     33s] @file 99: # Create blockages using their bounding boxes
[05/07 15:22:27     33s] @file 100: create_place_blockage -area [get_db $botrow .rect] -name ROW_BLOCK_BOT
[05/07 15:22:27     33s] @file 101: create_place_blockage -area [get_db $toprow .rect] -name ROW_BLOCK_TOP
[05/07 15:22:27     33s] @file 102:
[05/07 15:22:27     33s] @file 103: # 11. Add well-tap cells
[05/07 15:22:27     33s] @file 104: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
[05/07 15:22:27     33s] @file 105: add_well_taps -cell_interval 50 -in_row_offset 10.564
[05/07 15:22:27     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:1311.0M
[05/07 15:22:27     33s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:22:27     33s] OPERPROF:   Starting FgcInit at level 2, MEM:1311.0M
[05/07 15:22:27     33s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/07 15:22:27     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/07 15:22:27     33s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/07 15:22:27     33s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 160
[05/07 15:22:27     33s] OPERPROF:   Finished FgcInit at level 2, CPU:0.322, REAL:0.283, MEM:1306.0M
[05/07 15:22:27     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1306.0M
[05/07 15:22:27     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1306.0M
[05/07 15:22:27     33s] Core basic site is asap7sc7p5t
[05/07 15:22:28     33s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:22:28     33s] Use non-trimmed site array because memory saving is not enough.
[05/07 15:22:28     33s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:22:28     33s] SiteArray: use 12,296,192 bytes
[05/07 15:22:28     33s] SiteArray: current memory after site array memory allocation 1317.8M
[05/07 15:22:28     33s] SiteArray: FP blocked sites are writable
[05/07 15:22:28     33s] Estimated cell power/ground rail width = 0.033 um
[05/07 15:22:28     33s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:22:28     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1317.8M
[05/07 15:22:28     33s] Process 0 wires and vias for routing blockage and capacity analysis
[05/07 15:22:28     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1317.8M
[05/07 15:22:28     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.091, REAL:0.093, MEM:1317.8M
[05/07 15:22:28     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.102, REAL:0.105, MEM:1317.8M
[05/07 15:22:28     33s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1317.8MB).
[05/07 15:22:28     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.447, REAL:0.412, MEM:1317.8M
[05/07 15:22:28     33s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.950 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.054 microns
[05/07 15:22:28     33s] Type 'man IMPSP-5134' for more detail.
[05/07 15:22:28     33s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.530 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'asap7sc7p5t' width of 0.054 microns
[05/07 15:22:28     33s] Type 'man IMPSP-5134' for more detail.
[05/07 15:22:28     33s] For 4414 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/07 15:22:28     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1321.9M
[05/07 15:22:28     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1310.2M
[05/07 15:22:28     33s] OPERPROF: Starting FgcCleanup at level 1, MEM:1310.2M
[05/07 15:22:28     33s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1310.2M
[05/07 15:22:28     33s] All LLGs are deleted
[05/07 15:22:28     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1310.2M
[05/07 15:22:28     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1310.2M
[05/07 15:22:28     33s] Inserted 4414 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
[05/07 15:22:28     33s] @file 106:
[05/07 15:22:28     33s] @file 107: # 12. Create power straps
[05/07 15:22:28     33s] #@ Begin verbose source power_straps.tcl (pre)
[05/07 15:22:28     33s] @file 1: # Power strap definition for layer M1 (rails):
[05/07 15:22:28     33s] @file 2:
[05/07 15:22:28     33s] @file 3: reset_db -category add_stripes
[05/07 15:22:28     33s] @file 4: set_db add_stripes_stacked_via_bottom_layer M1
[05/07 15:22:28     33s] @file 5: set_db add_stripes_stacked_via_top_layer M1
[05/07 15:22:28     33s] @file 6: set_db add_stripes_spacing_from_block 0.000
[05/07 15:22:28     33s] Offset for stripe breaking is set to 0.
[05/07 15:22:28     33s] @file 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
[05/07 15:22:28     33s] #% Begin add_stripes (date=05/07 15:22:28, mem=1270.7M)
[05/07 15:22:28     33s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/07 15:22:28     33s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/07 15:22:28     33s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/07 15:22:28     33s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/07 15:22:28     33s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/07 15:22:28     33s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/07 15:22:28     33s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/07 15:22:28     33s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/07 15:22:28     33s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/07 15:22:28     33s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/07 15:22:28     33s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/07 15:22:28     33s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/07 15:22:28     33s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/07 15:22:28     33s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/07 15:22:28     33s] 
[05/07 15:22:28     33s] Initialize fgc environment(mem: 1306.0M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1306.0M)
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (10.530000 0.261000) (10.638000 0.549000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.480000 0.261000) (60.588001 0.549000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.430000 0.261000) (110.538002 0.549000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.380005 0.261000) (160.488007 0.549000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (210.330002 0.261000) (210.438004 0.549000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (236.735992 0.261000) (236.843994 0.549000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (10.530000 0.531000) (10.638000 0.819000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (60.480000 0.531000) (60.588001 0.819000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (110.430000 0.531000) (110.538002 0.819000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (160.380005 0.531000) (160.488007 0.819000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (210.330002 0.531000) (210.438004 0.819000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (236.735992 0.531000) (236.843994 0.819000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (10.530000 0.801000) (10.638000 1.089000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (60.480000 0.801000) (60.588001 1.089000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (110.430000 0.801000) (110.538002 1.089000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (160.380005 0.801000) (160.488007 1.089000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (210.330002 0.801000) (210.438004 1.089000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (236.735992 0.801000) (236.843994 1.089000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (10.530000 1.071000) (10.638000 1.359000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (60.480000 1.071000) (60.588001 1.359000) because pins or obstructions were outside the original block boundary.
[05/07 15:22:28     33s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/07 15:22:28     33s] To increase the message display limit, refer to the product command reference manual.
[05/07 15:22:28     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1306.0M)
[05/07 15:22:28     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1306.0M)
[05/07 15:22:28     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1306.0M)
[05/07 15:22:28     34s] Starting stripe generation ...
[05/07 15:22:28     34s] Non-Default Mode Option Settings :
[05/07 15:22:28     34s]   -use_exact_spacing  1
[05/07 15:22:28     34s]   -preventive_color_opt false
[05/07 15:22:28     34s]   -use_fgc true
[05/07 15:22:28     34s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 15:22:28     34s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/07 15:22:28     34s] Stripe generation is complete.
[05/07 15:22:28     34s] add_stripes created 3284 wires.
[05/07 15:22:28     34s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] |  Layer |     Created    |     Deleted    |
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] |   M1   |      3284      |       NA       |
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/07 15:22:28     34s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/07 15:22:28     34s] set_db add_stripes_use_fgc is reset to default value: false.
[05/07 15:22:28     34s] set_db add_stripes_use_pthread is reset to default value: false.
[05/07 15:22:28     34s] setViaGenMode -use_cce is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/07 15:22:28     34s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/07 15:22:28     34s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/07 15:22:28     34s] #% End add_stripes (date=05/07 15:22:28, total cpu=0:00:00.5, real=0:00:00.0, peak res=1294.3M, current mem=1282.9M)
[05/07 15:22:28     34s] @file 8:
[05/07 15:22:28     34s] @file 9: # Power strap definition for layer M3:
[05/07 15:22:28     34s] @file 10:
[05/07 15:22:28     34s] @file 11: #reset_db -category add_stripes
[05/07 15:22:28     34s] @file 12: #set_db add_stripes_stacked_via_top_layer M3
[05/07 15:22:28     34s] @file 13: #set_db add_stripes_stacked_via_bottom_layer M1
[05/07 15:22:28     34s] @file 14: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/07 15:22:28     34s] @file 15: #set_db add_stripes_spacing_from_block 0.000
[05/07 15:22:28     34s] @file 16: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 10.080 -spacing 4.104 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
[05/07 15:22:28     34s] @file 17:
[05/07 15:22:28     34s] @file 18: # Power strap definition for layer M4:
[05/07 15:22:28     34s] @file 19:
[05/07 15:22:28     34s] @file 20: #reset_db -category add_stripes
[05/07 15:22:28     34s] @file 21: #set_db add_stripes_stacked_via_top_layer M4
[05/07 15:22:28     34s] @file 22: #set_db add_stripes_stacked_via_bottom_layer M3
[05/07 15:22:28     34s] @file 23: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/07 15:22:28     34s] @file 24: #set_db add_stripes_spacing_from_block 0.000
[05/07 15:22:28     34s] @file 25: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.304]
[05/07 15:22:28     34s] @file 26:
[05/07 15:22:28     34s] @file 27: # Power strap definition for layer M5:
[05/07 15:22:28     34s] @file 28:
[05/07 15:22:28     34s] @file 29: #reset_db -category add_stripes
[05/07 15:22:28     34s] @file 30: #set_db add_stripes_stacked_via_top_layer M5
[05/07 15:22:28     34s] @file 31: #set_db add_stripes_stacked_via_bottom_layer M4
[05/07 15:22:28     34s] @file 32: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/07 15:22:28     34s] @file 33: #set_db add_stripes_spacing_from_block 0.000
[05/07 15:22:28     34s] @file 34: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 10.752 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.304]
[05/07 15:22:28     34s] @file 35:
[05/07 15:22:28     34s] @file 36: # Power strap definition for layer M6:
[05/07 15:22:28     34s] @file 37:
[05/07 15:22:28     34s] @file 38: reset_db -category add_stripes
[05/07 15:22:28     34s] @file 39: set_db add_stripes_stacked_via_top_layer M6
[05/07 15:22:28     34s] @file 40: set_db add_stripes_stacked_via_bottom_layer M5
[05/07 15:22:28     34s] @file 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/07 15:22:28     34s] The power planner will set stripe antenna targets to stripe.
[05/07 15:22:28     34s] @file 42: set_db add_stripes_spacing_from_block 0.000
[05/07 15:22:28     34s] Offset for stripe breaking is set to 0.
[05/07 15:22:28     34s] @file 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.976]
[05/07 15:22:28     34s] #% Begin add_stripes (date=05/07 15:22:28, mem=1282.9M)
[05/07 15:22:28     34s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/07 15:22:28     34s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/07 15:22:28     34s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/07 15:22:28     34s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/07 15:22:28     34s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/07 15:22:28     34s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/07 15:22:28     34s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/07 15:22:28     34s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/07 15:22:28     34s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/07 15:22:28     34s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/07 15:22:28     34s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/07 15:22:28     34s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/07 15:22:28     34s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/07 15:22:28     34s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/07 15:22:28     34s] 
[05/07 15:22:28     34s] **WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/07 15:22:28     34s] Initialize fgc environment(mem: 1307.2M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Starting stripe generation ...
[05/07 15:22:28     34s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/07 15:22:28     34s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/07 15:22:28     34s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/07 15:22:28     34s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/07 15:22:28     34s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/07 15:22:28     34s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/07 15:22:28     34s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/07 15:22:28     34s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/07 15:22:28     34s] Non-Default Mode Option Settings :
[05/07 15:22:28     34s]   -trim_antenna_back_to_shape   stripe
[05/07 15:22:28     34s]   -trim_antenna_max_distance  0.00
[05/07 15:22:28     34s]   -use_exact_spacing  1
[05/07 15:22:28     34s]   -preventive_color_opt false
[05/07 15:22:28     34s]   -use_fgc true
[05/07 15:22:28     34s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] *** Stripes and vias are being generated (current mem: 1307.199)***
[05/07 15:22:28     34s]   Generate VSS stripes and vias
[05/07 15:22:28     34s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]   Generate VDD stripes and vias
[05/07 15:22:28     34s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s] Stripe generation is complete.
[05/07 15:22:28     34s] add_stripes created 26 wires.
[05/07 15:22:28     34s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] |  Layer |     Created    |     Deleted    |
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] |   M6   |       26       |       NA       |
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/07 15:22:28     34s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/07 15:22:28     34s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/07 15:22:28     34s] set_db add_stripes_use_fgc is reset to default value: false.
[05/07 15:22:28     34s] set_db add_stripes_use_pthread is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/07 15:22:28     34s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/07 15:22:28     34s] setViaGenMode -use_cce is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/07 15:22:28     34s] #% End add_stripes (date=05/07 15:22:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1283.1M, current mem=1283.1M)
[05/07 15:22:28     34s] @file 44:
[05/07 15:22:28     34s] @file 45: # Power strap definition for layer M7:
[05/07 15:22:28     34s] @file 46:
[05/07 15:22:28     34s] @file 47: reset_db -category add_stripes
[05/07 15:22:28     34s] @file 48: set_db add_stripes_stacked_via_top_layer M7
[05/07 15:22:28     34s] @file 49: set_db add_stripes_stacked_via_bottom_layer M6
[05/07 15:22:28     34s] @file 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/07 15:22:28     34s] The power planner will set stripe antenna targets to stripe.
[05/07 15:22:28     34s] @file 51: set_db add_stripes_spacing_from_block 0.000
[05/07 15:22:28     34s] Offset for stripe breaking is set to 0.
[05/07 15:22:28     34s] @file 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 14.336 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.976]
[05/07 15:22:28     34s] #% Begin add_stripes (date=05/07 15:22:28, mem=1283.1M)
[05/07 15:22:28     34s] set_db generate_special_via_use_fgc 1 is set by default for this design under 20nm node. 
[05/07 15:22:28     34s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/07 15:22:28     34s] set_db add_stripes_use_pthread true is set by default for this design under 12nm node. 
[05/07 15:22:28     34s] set_db generate_special_via_use_cce 1 is set by default for this design under 12nm node. 
[05/07 15:22:28     34s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/07 15:22:28     34s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/07 15:22:28     34s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/07 15:22:28     34s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/07 15:22:28     34s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/07 15:22:28     34s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/07 15:22:28     34s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/07 15:22:28     34s] set_db add_stripes_preventive_color_opt false is set by default for this design under 12nm node. 
[05/07 15:22:28     34s] set_db add_stripes_area_based_stripe true is set by default for this design under 12nm node. 
[05/07 15:22:28     34s] set_db add_stripes_use_exact_spacing true is set by default for this design under 20nm node. 
[05/07 15:22:28     34s] 
[05/07 15:22:28     34s] **WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/07 15:22:28     34s] Initialize fgc environment(mem: 1307.2M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Starting stripe generation ...
[05/07 15:22:28     34s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/07 15:22:28     34s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/07 15:22:28     34s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/07 15:22:28     34s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/07 15:22:28     34s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/07 15:22:28     34s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/07 15:22:28     34s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/07 15:22:28     34s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/07 15:22:28     34s] Non-Default Mode Option Settings :
[05/07 15:22:28     34s]   -trim_antenna_back_to_shape   stripe
[05/07 15:22:28     34s]   -trim_antenna_max_distance  0.00
[05/07 15:22:28     34s]   -use_exact_spacing  1
[05/07 15:22:28     34s]   -preventive_color_opt false
[05/07 15:22:28     34s]   -use_fgc true
[05/07 15:22:28     34s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1307.2M)
[05/07 15:22:28     34s] *** Stripes and vias are being generated (current mem: 1307.199)***
[05/07 15:22:28     34s]   Generate VSS stripes and vias
[05/07 15:22:28     34s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]   Generate VDD stripes and vias
[05/07 15:22:28     34s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1307.199M)
[05/07 15:22:28     34s] Stripe generation is complete.
[05/07 15:22:28     34s] add_stripes created 34 wires.
[05/07 15:22:28     34s] ViaGen created 442 vias, deleted 0 via to avoid violation.
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] |  Layer |     Created    |     Deleted    |
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] |   V6   |       442      |        0       |
[05/07 15:22:28     34s] |   M7   |       34       |       NA       |
[05/07 15:22:28     34s] +--------+----------------+----------------+
[05/07 15:22:28     34s] setAddStripeMode -area_based_stripe is reset to default value: false.
[05/07 15:22:28     34s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[05/07 15:22:28     34s] set_db add_stripes_use_exact_spacing is reset to default value: false.
[05/07 15:22:28     34s] set_db add_stripes_use_fgc is reset to default value: false.
[05/07 15:22:28     34s] set_db add_stripes_use_pthread is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_disable_via_merge is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_keep_existing_via is reset to default value: 0.
[05/07 15:22:28     34s] set_db generate_special_via_opt_cross_via is reset to default value: false.
[05/07 15:22:28     34s] setViaGenMode -use_cce is reset to default value: false.
[05/07 15:22:28     34s] set_db generate_special_via_use_fgc is reset to default value: 0.
[05/07 15:22:28     34s] #% End add_stripes (date=05/07 15:22:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1284.3M, current mem=1284.3M)
[05/07 15:22:28     34s] @file 53:
[05/07 15:22:28     34s] @file 54: # Power strap definition for layer M8:
[05/07 15:22:28     34s] @file 55:
[05/07 15:22:28     34s] @file 56: #reset_db -category add_stripes
[05/07 15:22:28     34s] @file 57: #set_db add_stripes_stacked_via_top_layer M8
[05/07 15:22:28     34s] @file 58: #set_db add_stripes_stacked_via_bottom_layer M7
[05/07 15:22:28     34s] @file 59: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/07 15:22:28     34s] @file 60: #set_db add_stripes_spacing_from_block 0.000
[05/07 15:22:28     34s] @file 61: #add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
[05/07 15:22:28     34s] @file 62:
[05/07 15:22:28     34s] @file 63: # Power strap definition for layer M9:
[05/07 15:22:28     34s] @file 64:
[05/07 15:22:28     34s] @file 65: #reset_db -category add_stripes
[05/07 15:22:28     34s] @file 66: #set_db add_stripes_stacked_via_top_layer M9
[05/07 15:22:28     34s] @file 67: #set_db add_stripes_stacked_via_bottom_layer M8
[05/07 15:22:28     34s] @file 68: #set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/07 15:22:28     34s] @file 69: #set_db add_stripes_spacing_from_block 0.000
[05/07 15:22:28     34s] @file 70: #add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
[05/07 15:22:28     34s] #@ End verbose source power_straps.tcl
[05/07 15:22:28     34s] @file 109:
[05/07 15:22:28     34s] @file 110: # 13. Set I/O pin locations
[05/07 15:22:28     34s] @file 111: set_db assign_pins_edit_in_batch true
[05/07 15:22:28     34s] @file 112: #Innovus automatically places the pin in given range
[05/07 15:22:28     34s] @file 113: edit_pin -fixed_pin -pin * -hinst MSDAP -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 236.864 0 } -end { 0 0 }   
[05/07 15:22:28     34s] Temporarily expand pitch on layer M10 from 80 to 720 (9x).
[05/07 15:22:28     34s] **WARN: (IMPTR-2104):	Layer M10: Pitch=80 is less than min width=40 + min spacing=2000.
[05/07 15:22:28     34s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=720x9 is still less than min width=2000 + min spacing=40.
[05/07 15:22:28     34s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 2252 out of 2252 tracks are narrower than 2.040um (space 2.000 + width 0.040).
[05/07 15:22:28     34s] Type 'man IMPTR-2108' for more detail.
[05/07 15:22:28     34s]  As a result, your trialRoute congestion could be incorrect.
[05/07 15:22:28     34s] Successfully spread [41] pins.
[05/07 15:22:28     34s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1328.2M).
[05/07 15:22:28     34s] @file 114: set_db assign_pins_edit_in_batch false
[05/07 15:22:28     34s] @file 115:
[05/07 15:22:28     34s] @file 116: # 14. Place cells
[05/07 15:22:28     34s] @file 117: place_opt_design
[05/07 15:22:28     34s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/07 15:22:28     34s] 'set_default_switching_activity' finished successfully.
[05/07 15:22:28     34s] *** Starting GigaPlace ***
[05/07 15:22:28     34s] **INFO: user set options
[05/07 15:22:28     34s] ====================================================================================================================================================================================
[05/07 15:22:28     34s] = Category: opt
[05/07 15:22:28     34s] ====================================================================================================================================================================================
[05/07 15:22:28     34s] Attribute Name                                        Current Value                                                                                                                   
[05/07 15:22:28     34s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:22:28     34s] ====================================================================================================================================================================================
[05/07 15:22:28     34s] = Category: place
[05/07 15:22:28     34s] ====================================================================================================================================================================================
[05/07 15:22:28     34s] Attribute Name                                        Current Value                                                                                                                   
[05/07 15:22:28     34s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:22:28     34s] #optDebug: fT-E <X 2 3 1 0>
[05/07 15:22:28     34s] #optDebug: fT-E <X 2 3 1 0>
[05/07 15:22:28     34s] OPERPROF: Starting DPlace-Init at level 1, MEM:1328.2M
[05/07 15:22:28     34s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:22:28     34s] OPERPROF:   Starting FgcInit at level 2, MEM:1328.2M
[05/07 15:22:28     34s] OPERPROF:   Finished FgcInit at level 2, CPU:0.011, REAL:0.011, MEM:1313.2M
[05/07 15:22:28     34s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1313.2M
[05/07 15:22:28     34s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1313.2M
[05/07 15:22:28     34s] Core basic site is asap7sc7p5t
[05/07 15:22:29     34s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:22:29     34s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:22:29     34s] SiteArray: use 12,296,192 bytes
[05/07 15:22:29     34s] SiteArray: current memory after site array memory allocation 1324.9M
[05/07 15:22:29     34s] SiteArray: FP blocked sites are writable
[05/07 15:22:29     34s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:22:29     34s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1324.9M
[05/07 15:22:29     34s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:22:29     34s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.008, REAL:0.008, MEM:1324.9M
[05/07 15:22:29     34s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.091, MEM:1324.9M
[05/07 15:22:29     34s] OPERPROF:     Starting CMU at level 3, MEM:1324.9M
[05/07 15:22:29     34s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1324.9M
[05/07 15:22:29     34s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.109, MEM:1324.9M
[05/07 15:22:29     34s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1324.9MB).
[05/07 15:22:29     34s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.148, REAL:0.154, MEM:1324.9M
[05/07 15:22:29     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1324.9M
[05/07 15:22:29     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1313.2M
[05/07 15:22:29     34s] OPERPROF: Starting FgcCleanup at level 1, MEM:1313.2M
[05/07 15:22:29     34s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1313.2M
[05/07 15:22:29     34s] All LLGs are deleted
[05/07 15:22:29     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1313.2M
[05/07 15:22:29     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1313.2M
[05/07 15:22:29     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 15:22:29     34s] -place_design_floorplan_mode false         # bool, default=false
[05/07 15:22:29     34s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 418, percentage of missing scan cell = 0.00% (0 / 418)
[05/07 15:22:29     34s] no activity file in design. spp won't run.
[05/07 15:22:29     35s] 
[05/07 15:22:29     35s] pdi colorize_geometry "" ""
[05/07 15:22:29     35s] 
[05/07 15:22:29     35s] ### Time Record (colorize_geometry) is installed.
[05/07 15:22:29     35s] #Start colorize_geometry on Wed May  7 15:22:29 2025
[05/07 15:22:29     35s] #
[05/07 15:22:29     35s] ### Time Record (Pre Callback) is installed.
[05/07 15:22:29     35s] ### Time Record (Pre Callback) is uninstalled.
[05/07 15:22:29     35s] ### Time Record (DB Import) is installed.
[05/07 15:22:29     35s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:22:29     35s] ### Time Record (DB Import) is uninstalled.
[05/07 15:22:29     35s] ### Time Record (Post Callback) is installed.
[05/07 15:22:29     35s] ### Time Record (Post Callback) is uninstalled.
[05/07 15:22:29     35s] #Cpu time = 00:00:00
[05/07 15:22:29     35s] #Elapsed time = 00:00:00
[05/07 15:22:29     35s] #Increased memory = -1.79 (MB)
[05/07 15:22:29     35s] #Total memory = 1289.55 (MB)
[05/07 15:22:29     35s] #Peak memory = 1312.70 (MB)
[05/07 15:22:29     35s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Wed May  7 15:22:29 2025
[05/07 15:22:29     35s] #
[05/07 15:22:29     35s] ### Time Record (colorize_geometry) is uninstalled.
[05/07 15:22:29     35s] ### 
[05/07 15:22:29     35s] ###   Scalability Statistics
[05/07 15:22:29     35s] ### 
[05/07 15:22:29     35s] ### ------------------------+----------------+----------------+----------------+
[05/07 15:22:29     35s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/07 15:22:29     35s] ### ------------------------+----------------+----------------+----------------+
[05/07 15:22:29     35s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/07 15:22:29     35s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/07 15:22:29     35s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/07 15:22:29     35s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/07 15:22:29     35s] ### ------------------------+----------------+----------------+----------------+
[05/07 15:22:29     35s] ### 
[05/07 15:22:29     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.1 mem=1313.2M
[05/07 15:22:29     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.1 mem=1313.2M
[05/07 15:22:29     35s] *** Start delete_buffer_trees ***
[05/07 15:22:29     35s] Info: Detect buffers to remove automatically.
[05/07 15:22:29     35s] Analyzing netlist ...
[05/07 15:22:29     35s] Updating netlist
[05/07 15:22:29     35s] AAE DB initialization (MEM=1366.22 CPU=0:00:00.2 REAL=0:00:00.0) 
[05/07 15:22:29     35s] Start AAE Lib Loading. (MEM=1366.22)
[05/07 15:22:30     35s] End AAE Lib Loading. (MEM=1394.84 CPU=0:00:00.1 Real=0:00:01.0)
[05/07 15:22:30     35s] 
[05/07 15:22:30     35s] *summary: 34 instances (buffers/inverters) removed
[05/07 15:22:30     35s] *** Finish delete_buffer_trees (0:00:00.7) ***
[05/07 15:22:30     35s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/07 15:22:30     35s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1394.8M
[05/07 15:22:30     35s] Deleted 0 physical inst  (cell - / prefix -).
[05/07 15:22:30     35s] Did not delete 4414 physical insts as they were marked preplaced.
[05/07 15:22:30     35s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1394.8M
[05/07 15:22:30     35s] INFO: #ExclusiveGroups=0
[05/07 15:22:30     35s] INFO: There are no Exclusive Groups.
[05/07 15:22:30     35s] Extracting standard cell pins and blockage ...... 
[05/07 15:22:30     35s] Pin and blockage extraction finished
[05/07 15:22:30     35s] Extracting macro/IO cell pins and blockage ...... 
[05/07 15:22:30     35s] Pin and blockage extraction finished
[05/07 15:22:30     35s] No user-set net weight.
[05/07 15:22:30     35s] Net fanout histogram:
[05/07 15:22:30     35s] 2		: 1230 (53.8%) nets
[05/07 15:22:30     35s] 3		: 533 (23.3%) nets
[05/07 15:22:30     35s] 4     -	14	: 493 (21.5%) nets
[05/07 15:22:30     35s] 15    -	39	: 21 (0.9%) nets
[05/07 15:22:30     35s] 40    -	79	: 10 (0.4%) nets
[05/07 15:22:30     35s] 80    -	159	: 0 (0.0%) nets
[05/07 15:22:30     35s] 160   -	319	: 0 (0.0%) nets
[05/07 15:22:30     35s] 320   -	639	: 1 (0.0%) nets
[05/07 15:22:30     35s] 640   -	1279	: 0 (0.0%) nets
[05/07 15:22:30     35s] 1280  -	2559	: 0 (0.0%) nets
[05/07 15:22:30     35s] no activity file in design. spp won't run.
[05/07 15:22:30     35s] 2560  -	5119	: 0 (0.0%) nets
[05/07 15:22:30     35s] 5120+		: 0 (0.0%) nets
[05/07 15:22:30     35s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/07 15:22:30     35s] Scan chains were not defined.
[05/07 15:22:30     35s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:22:30     35s] #std cell=6545 (4414 fixed + 2131 movable) #buf cell=0 #inv cell=247 #block=14 (0 floating + 14 preplaced)
[05/07 15:22:30     35s] #ioInst=0 #net=2288 #term=8059 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=41, #floatPin=0
[05/07 15:22:30     35s] stdCell: 6545 single + 0 double + 0 multi
[05/07 15:22:30     35s] Total standard cell length = 1.4764 (mm), area = 0.0004 (mm^2)
[05/07 15:22:30     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1394.8M
[05/07 15:22:30     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1394.8M
[05/07 15:22:30     35s] Core basic site is asap7sc7p5t
[05/07 15:22:30     35s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:22:30     35s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:22:30     35s] SiteArray: use 12,296,192 bytes
[05/07 15:22:30     35s] SiteArray: current memory after site array memory allocation 1406.6M
[05/07 15:22:30     35s] SiteArray: FP blocked sites are writable
[05/07 15:22:30     35s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:22:30     35s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1406.6M
[05/07 15:22:30     35s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:22:30     35s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1406.6M
[05/07 15:22:30     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.088, REAL:0.092, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.311, REAL:0.316, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF: Starting pre-place ADS at level 1, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.005, REAL:0.005, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.006, REAL:0.006, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.011, REAL:0.011, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.014, REAL:0.014, MEM:1406.6M
[05/07 15:22:30     36s] ADSU 0.012 -> 0.012. GS 2.160
[05/07 15:22:30     36s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.099, REAL:0.100, MEM:1406.6M
[05/07 15:22:30     36s] Average module density = 0.012.
[05/07 15:22:30     36s] Density for the design = 0.012.
[05/07 15:22:30     36s]        = stdcell_area 18512 sites (270 um^2) / alloc_area 1488548 sites (21703 um^2).
[05/07 15:22:30     36s] Pin Density = 0.002755.
[05/07 15:22:30     36s]             = total # of pins 8059 / total area 2925462.
[05/07 15:22:30     36s] OPERPROF: Starting spMPad at level 1, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:   Starting spContextMPad at level 2, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1406.6M
[05/07 15:22:30     36s] MP  (2131): mp=1.125. U=0.012.
[05/07 15:22:30     36s] InitP A=37024.000, MA=2314.000.
[05/07 15:22:30     36s] Initial padding reaches pin density 0.476 for top
[05/07 15:22:30     36s] InitPadU 0.012 -> 0.017 for top
[05/07 15:22:30     36s] 
[05/07 15:22:30     36s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1406.6M
[05/07 15:22:30     36s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.033, REAL:0.034, MEM:1406.6M
[05/07 15:22:30     36s] === lastAutoLevel = 11 
[05/07 15:22:30     36s] OPERPROF: Starting spInitNetWt at level 1, MEM:1406.6M
[05/07 15:22:30     36s] 0 delay mode for cte enabled initNetWt.
[05/07 15:22:30     36s] no activity file in design. spp won't run.
[05/07 15:22:30     36s] [spp] 0
[05/07 15:22:30     36s] [adp] 0:1:1:3
[05/07 15:22:30     36s] 0 delay mode for cte disabled initNetWt.
[05/07 15:22:30     36s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.160, REAL:0.162, MEM:1435.7M
[05/07 15:22:30     36s] no activity file in design. spp won't run.
[05/07 15:22:30     36s] no activity file in design. spp won't run.
[05/07 15:22:30     36s] Clock gating cells determined by native netlist tracing.
[05/07 15:22:30     36s] Init WL Bound For Global Placement... 
[05/07 15:22:30     36s] OPERPROF: Starting npMain at level 1, MEM:1435.7M
[05/07 15:22:31     36s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:31     36s] OPERPROF:   Starting npPlace at level 2, MEM:1435.7M
[05/07 15:22:32     36s] Iteration  1: Total net bbox = 3.412e+04 (2.01e+04 1.40e+04)
[05/07 15:22:32     36s]               Est.  stn bbox = 3.810e+04 (2.23e+04 1.58e+04)
[05/07 15:22:32     36s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1651.7M
[05/07 15:22:32     36s] Iteration  2: Total net bbox = 3.412e+04 (2.01e+04 1.40e+04)
[05/07 15:22:32     36s]               Est.  stn bbox = 3.810e+04 (2.23e+04 1.58e+04)
[05/07 15:22:32     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1651.7M
[05/07 15:22:32     37s] OPERPROF:     Starting InitSKP at level 3, MEM:1662.8M
[05/07 15:22:45     50s] *** Finished SKP initialization (cpu=0:00:13.2, real=0:00:13.0)***
[05/07 15:22:45     50s] OPERPROF:     Finished InitSKP at level 3, CPU:13.177, REAL:13.302, MEM:1983.0M
[05/07 15:22:45     50s] exp_mt_sequential is set from setPlaceMode option to 1
[05/07 15:22:45     50s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/07 15:22:45     50s] place_exp_mt_interval set to default 32
[05/07 15:22:45     50s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/07 15:22:45     50s] Iteration  3: Total net bbox = 2.782e+04 (1.58e+04 1.20e+04)
[05/07 15:22:45     50s]               Est.  stn bbox = 3.339e+04 (1.90e+04 1.43e+04)
[05/07 15:22:45     50s]               cpu = 0:00:13.4 real = 0:00:13.0 mem = 1938.0M
[05/07 15:22:45     50s] Iteration  4: Total net bbox = 2.669e+04 (1.51e+04 1.16e+04)
[05/07 15:22:45     50s]               Est.  stn bbox = 3.218e+04 (1.82e+04 1.39e+04)
[05/07 15:22:45     50s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1942.8M
[05/07 15:22:45     50s] Iteration  5: Total net bbox = 2.669e+04 (1.51e+04 1.16e+04)
[05/07 15:22:45     50s]               Est.  stn bbox = 3.218e+04 (1.82e+04 1.39e+04)
[05/07 15:22:45     50s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1942.8M
[05/07 15:22:45     50s] OPERPROF:   Finished npPlace at level 2, CPU:13.974, REAL:14.107, MEM:1942.8M
[05/07 15:22:45     50s] OPERPROF: Finished npMain at level 1, CPU:13.987, REAL:15.120, MEM:1911.8M
[05/07 15:22:46     50s] OPERPROF: Starting npMain at level 1, MEM:1911.8M
[05/07 15:22:46     50s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:46     50s] OPERPROF:   Starting npPlace at level 2, MEM:1911.8M
[05/07 15:22:46     51s] Iteration  6: Total net bbox = 2.431e+04 (1.37e+04 1.06e+04)
[05/07 15:22:46     51s]               Est.  stn bbox = 2.945e+04 (1.67e+04 1.27e+04)
[05/07 15:22:46     51s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1907.8M
[05/07 15:22:46     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.695, REAL:0.700, MEM:1907.8M
[05/07 15:22:46     51s] OPERPROF: Finished npMain at level 1, CPU:0.708, REAL:0.714, MEM:1843.8M
[05/07 15:22:46     51s] 
[05/07 15:22:46     51s] Iteration  7: Total net bbox = 2.451e+04 (1.39e+04 1.06e+04)
[05/07 15:22:46     51s]               Est.  stn bbox = 2.966e+04 (1.69e+04 1.27e+04)
[05/07 15:22:46     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1843.8M
[05/07 15:22:46     51s] Iteration  8: Total net bbox = 2.451e+04 (1.39e+04 1.06e+04)
[05/07 15:22:46     51s]               Est.  stn bbox = 2.966e+04 (1.69e+04 1.27e+04)
[05/07 15:22:46     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1843.8M
[05/07 15:22:46     51s] OPERPROF: Starting npMain at level 1, MEM:1843.8M
[05/07 15:22:46     51s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:46     51s] OPERPROF:   Starting npPlace at level 2, MEM:1843.8M
[05/07 15:22:47     52s] OPERPROF:   Finished npPlace at level 2, CPU:0.826, REAL:0.836, MEM:1902.8M
[05/07 15:22:47     52s] OPERPROF: Finished npMain at level 1, CPU:0.838, REAL:0.849, MEM:1870.8M
[05/07 15:22:47     52s] Iteration  9: Total net bbox = 2.333e+04 (1.34e+04 9.89e+03)
[05/07 15:22:47     52s]               Est.  stn bbox = 2.822e+04 (1.64e+04 1.19e+04)
[05/07 15:22:47     52s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1870.8M
[05/07 15:22:47     52s] Iteration 10: Total net bbox = 2.333e+04 (1.34e+04 9.89e+03)
[05/07 15:22:47     52s]               Est.  stn bbox = 2.822e+04 (1.64e+04 1.19e+04)
[05/07 15:22:47     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1870.8M
[05/07 15:22:47     52s] OPERPROF: Starting npMain at level 1, MEM:1870.8M
[05/07 15:22:47     52s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:47     52s] OPERPROF:   Starting npPlace at level 2, MEM:1870.8M
[05/07 15:22:48     52s] OPERPROF:   Finished npPlace at level 2, CPU:0.641, REAL:0.645, MEM:1897.8M
[05/07 15:22:48     52s] OPERPROF: Finished npMain at level 1, CPU:0.653, REAL:0.658, MEM:1877.8M
[05/07 15:22:48     52s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1877.8M
[05/07 15:22:48     52s] Starting Early Global Route rough congestion estimation: mem = 1877.8M
[05/07 15:22:48     52s] (I)       Started Loading and Dumping File ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Reading DB...
[05/07 15:22:48     52s] (I)       Read data from FE... (mem=1877.8M)
[05/07 15:22:48     52s] (I)       Read nodes and places... (mem=1877.8M)
[05/07 15:22:48     52s] (I)       Done Read nodes and places (cpu=0.004s, mem=1877.8M)
[05/07 15:22:48     52s] (I)       Read nets... (mem=1877.8M)
[05/07 15:22:48     52s] (I)       Done Read nets (cpu=0.003s, mem=1877.8M)
[05/07 15:22:48     52s] (I)       Done Read data from FE (cpu=0.007s, mem=1877.8M)
[05/07 15:22:48     52s] (I)       before initializing RouteDB syMemory usage = 1877.8 MB
[05/07 15:22:48     52s] (I)       Print mode             : 2
[05/07 15:22:48     52s] (I)       Stop if highly congested: false
[05/07 15:22:48     52s] (I)       Honor MSV route constraint: false
[05/07 15:22:48     52s] (I)       Maximum routing layer  : 7
[05/07 15:22:48     52s] (I)       Minimum routing layer  : 2
[05/07 15:22:48     52s] (I)       Supply scale factor H  : 1.00
[05/07 15:22:48     52s] (I)       Supply scale factor V  : 1.00
[05/07 15:22:48     52s] (I)       Tracks used by clock wire: 0
[05/07 15:22:48     52s] (I)       Reverse direction      : 
[05/07 15:22:48     52s] (I)       Honor partition pin guides: true
[05/07 15:22:48     52s] (I)       Route selected nets only: false
[05/07 15:22:48     52s] (I)       Route secondary PG pins: false
[05/07 15:22:48     52s] (I)       Second PG max fanout   : 2147483647
[05/07 15:22:48     52s] (I)       Assign partition pins  : false
[05/07 15:22:48     52s] (I)       Support large GCell    : true
[05/07 15:22:48     52s] (I)       Number of rows per GCell: 12
[05/07 15:22:48     52s] (I)       Max num rows per GCell : 32
[05/07 15:22:48     52s] (I)       Apply function for special wires: true
[05/07 15:22:48     52s] (I)       Layer by layer blockage reading: true
[05/07 15:22:48     52s] (I)       Offset calculation fix : true
[05/07 15:22:48     52s] (I)       Route stripe layer range: 
[05/07 15:22:48     52s] (I)       Honor partition fences : 
[05/07 15:22:48     52s] (I)       Honor partition pin    : 
[05/07 15:22:48     52s] (I)       Honor partition fences with feedthrough: 
[05/07 15:22:48     52s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:22:48     52s] (I)       build grid graph
[05/07 15:22:48     52s] (I)       build grid graph start
[05/07 15:22:48     52s] [NR-eGR] Track table information for default rule: 
[05/07 15:22:48     52s] [NR-eGR] M1 has no routable track
[05/07 15:22:48     52s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:22:48     52s] [NR-eGR] M3 has single uniform track structure
[05/07 15:22:48     52s] [NR-eGR] M4 has single uniform track structure
[05/07 15:22:48     52s] [NR-eGR] M5 has single uniform track structure
[05/07 15:22:48     52s] [NR-eGR] M6 has single uniform track structure
[05/07 15:22:48     52s] [NR-eGR] M7 has single uniform track structure
[05/07 15:22:48     52s] (I)       build grid graph end
[05/07 15:22:48     52s] (I)       ===========================================================================
[05/07 15:22:48     52s] (I)       == Report All Rule Vias ==
[05/07 15:22:48     52s] (I)       ===========================================================================
[05/07 15:22:48     52s] (I)        Via Rule : (Default)
[05/07 15:22:48     52s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:22:48     52s] (I)       ---------------------------------------------------------------------------
[05/07 15:22:48     52s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:22:48     52s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:22:48     52s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:22:48     52s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:22:48     52s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:22:48     52s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:22:48     52s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:22:48     52s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:22:48     52s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:22:48     52s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:22:48     52s] (I)       ===========================================================================
[05/07 15:22:48     52s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Num PG vias on layer 1 : 0
[05/07 15:22:48     52s] (I)       Num PG vias on layer 2 : 0
[05/07 15:22:48     52s] (I)       Num PG vias on layer 3 : 0
[05/07 15:22:48     52s] (I)       Num PG vias on layer 4 : 0
[05/07 15:22:48     52s] (I)       Num PG vias on layer 5 : 0
[05/07 15:22:48     52s] (I)       Num PG vias on layer 6 : 0
[05/07 15:22:48     52s] (I)       Num PG vias on layer 7 : 0
[05/07 15:22:48     52s] [NR-eGR] Read 944 PG shapes
[05/07 15:22:48     52s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:22:48     52s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:22:48     52s] [NR-eGR] #PG Blockages       : 944
[05/07 15:22:48     52s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:22:48     52s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:22:48     52s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:22:48     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:22:48     52s] (I)       readDataFromPlaceDB
[05/07 15:22:48     52s] (I)       Read net information..
[05/07 15:22:48     52s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/07 15:22:48     52s] (I)       Read testcase time = 0.000 seconds
[05/07 15:22:48     52s] 
[05/07 15:22:48     52s] (I)       early_global_route_priority property id does not exist.
[05/07 15:22:48     52s] (I)       Start initializing grid graph
[05/07 15:22:48     52s] (I)       End initializing grid graph
[05/07 15:22:48     52s] (I)       Model blockages into capacity
[05/07 15:22:48     52s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:22:48     52s] (I)       Started Modeling ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Started Modeling Layer 1 ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Started Modeling Layer 2 ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:22:48     52s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Started Modeling Layer 3 ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:22:48     52s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Started Modeling Layer 4 ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:22:48     52s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Started Modeling Layer 5 ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:22:48     52s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Started Modeling Layer 6 ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:22:48     52s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Started Modeling Layer 7 ( Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:22:48     52s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       Number of ignored nets = 0
[05/07 15:22:48     52s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:22:48     52s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:22:48     52s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:22:48     52s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:22:48     52s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:22:48     52s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:22:48     52s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:22:48     52s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:22:48     52s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:22:48     52s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:22:48     52s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1877.8 MB
[05/07 15:22:48     52s] (I)       Ndr track 0 does not exist
[05/07 15:22:48     52s] (I)       Layer1  viaCost=100.00
[05/07 15:22:48     52s] (I)       Layer2  viaCost=100.00
[05/07 15:22:48     52s] (I)       Layer3  viaCost=100.00
[05/07 15:22:48     52s] (I)       Layer4  viaCost=100.00
[05/07 15:22:48     52s] (I)       Layer5  viaCost=100.00
[05/07 15:22:48     52s] (I)       Layer6  viaCost=100.00
[05/07 15:22:48     52s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:22:48     52s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:22:48     52s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:22:48     52s] (I)       Site width          :    54  (dbu)
[05/07 15:22:48     52s] (I)       Row height          :   270  (dbu)
[05/07 15:22:48     52s] (I)       GCell width         :  3240  (dbu)
[05/07 15:22:48     52s] (I)       GCell height        :  3240  (dbu)
[05/07 15:22:48     52s] (I)       Grid                :    74    56     7
[05/07 15:22:48     52s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:22:48     52s] (I)       Vertical capacity   :     0     0  3240     0  3240     0  3240
[05/07 15:22:48     52s] (I)       Horizontal capacity :     0  3240     0  3240     0  3240     0
[05/07 15:22:48     52s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:22:48     52s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:22:48     52s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:22:48     52s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:22:48     52s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:22:48     52s] (I)       Num tracks per GCell: 90.00 90.00 90.00 67.50 67.50 50.62 50.62
[05/07 15:22:48     52s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:22:48     52s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:22:48     52s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:22:48     52s] (I)       --------------------------------------------------------
[05/07 15:22:48     52s] 
[05/07 15:22:48     52s] [NR-eGR] ============ Routing rule table ============
[05/07 15:22:48     52s] [NR-eGR] Rule id: 0  Nets: 2288 
[05/07 15:22:48     52s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:22:48     52s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:22:48     52s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:48     52s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:48     52s] [NR-eGR] ========================================
[05/07 15:22:48     52s] [NR-eGR] 
[05/07 15:22:48     52s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:22:48     52s] (I)       blocked tracks on layer2 : = 156790 / 345950 (45.32%)
[05/07 15:22:48     52s] (I)       blocked tracks on layer3 : = 152770 / 368424 (41.47%)
[05/07 15:22:48     52s] (I)       blocked tracks on layer4 : = 5627 / 277944 (2.02%)
[05/07 15:22:48     52s] (I)       blocked tracks on layer5 : = 0 / 276304 (0.00%)
[05/07 15:22:48     52s] (I)       blocked tracks on layer6 : = 40404 / 208458 (19.38%)
[05/07 15:22:48     52s] (I)       blocked tracks on layer7 : = 39984 / 207256 (19.29%)
[05/07 15:22:48     52s] (I)       After initializing earlyGlobalRoute syMemory usage = 1877.8 MB
[05/07 15:22:48     52s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1877.85 MB )
[05/07 15:22:48     52s] (I)       ============= Initialization =============
[05/07 15:22:48     52s] (I)       numLocalWires=8070  numGlobalNetBranches=2144  numLocalNetBranches=1907
[05/07 15:22:48     52s] (I)       totalPins=8059  totalGlobalPin=2762 (34.27%)
[05/07 15:22:48     52s] (I)       Started Build MST ( Curr Mem: 1777.85 MB )
[05/07 15:22:48     52s] (I)       Generate topology with single threads
[05/07 15:22:48     52s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.85 MB )
[05/07 15:22:48     52s] (I)       total 2D Cap : 1319720 = (651803 H, 667917 V)
[05/07 15:22:48     52s] (I)       ============  Phase 1a Route ============
[05/07 15:22:48     52s] (I)       Started Phase 1a ( Curr Mem: 1777.85 MB )
[05/07 15:22:48     52s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.85 MB )
[05/07 15:22:48     52s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1777.85 MB )
[05/07 15:22:48     52s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:22:48     52s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.85 MB )
[05/07 15:22:48     52s] (I)       Usage: 7685 = (4572 H, 3113 V) = (0.70% H, 0.47% V) = (1.481e+04um H, 1.009e+04um V)
[05/07 15:22:48     52s] (I)       
[05/07 15:22:48     52s] (I)       ============  Phase 1b Route ============
[05/07 15:22:48     52s] (I)       Usage: 7685 = (4572 H, 3113 V) = (0.70% H, 0.47% V) = (1.481e+04um H, 1.009e+04um V)
[05/07 15:22:48     52s] (I)       
[05/07 15:22:48     52s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/07 15:22:48     52s] 
[05/07 15:22:48     52s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:22:48     52s] Finished Early Global Route rough congestion estimation: mem = 1777.8M
[05/07 15:22:48     52s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.036, REAL:0.036, MEM:1777.8M
[05/07 15:22:48     52s] earlyGlobalRoute rough estimation gcell size 12 row height
[05/07 15:22:48     52s] OPERPROF: Starting CDPad at level 1, MEM:1777.8M
[05/07 15:22:48     52s] CDPadU 0.017 -> 0.017. R=0.012, N=2131, GS=3.240
[05/07 15:22:48     52s] OPERPROF: Finished CDPad at level 1, CPU:0.089, REAL:0.089, MEM:1777.8M
[05/07 15:22:48     52s] OPERPROF: Starting npMain at level 1, MEM:1777.8M
[05/07 15:22:48     52s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:48     52s] OPERPROF:   Starting npPlace at level 2, MEM:1777.8M
[05/07 15:22:48     53s] OPERPROF:   Finished npPlace at level 2, CPU:0.408, REAL:0.411, MEM:1887.8M
[05/07 15:22:48     53s] OPERPROF: Finished npMain at level 1, CPU:0.420, REAL:0.423, MEM:1887.8M
[05/07 15:22:48     53s] Global placement CDP skipped at cutLevel 11.
[05/07 15:22:48     53s] Iteration 11: Total net bbox = 2.301e+04 (1.32e+04 9.76e+03)
[05/07 15:22:48     53s]               Est.  stn bbox = 2.787e+04 (1.61e+04 1.17e+04)
[05/07 15:22:48     53s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1887.8M
[05/07 15:22:48     53s] Iteration 12: Total net bbox = 2.301e+04 (1.32e+04 9.76e+03)
[05/07 15:22:48     53s]               Est.  stn bbox = 2.787e+04 (1.61e+04 1.17e+04)
[05/07 15:22:48     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1887.8M
[05/07 15:22:48     53s] OPERPROF: Starting npMain at level 1, MEM:1887.8M
[05/07 15:22:48     53s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:48     53s] OPERPROF:   Starting npPlace at level 2, MEM:1887.8M
[05/07 15:22:49     54s] OPERPROF:   Finished npPlace at level 2, CPU:0.762, REAL:0.769, MEM:1895.8M
[05/07 15:22:49     54s] OPERPROF: Finished npMain at level 1, CPU:0.775, REAL:0.783, MEM:1799.8M
[05/07 15:22:49     54s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1799.8M
[05/07 15:22:49     54s] Starting Early Global Route rough congestion estimation: mem = 1799.8M
[05/07 15:22:49     54s] (I)       Started Loading and Dumping File ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Reading DB...
[05/07 15:22:49     54s] (I)       Read data from FE... (mem=1799.8M)
[05/07 15:22:49     54s] (I)       Read nodes and places... (mem=1799.8M)
[05/07 15:22:49     54s] (I)       Done Read nodes and places (cpu=0.004s, mem=1799.8M)
[05/07 15:22:49     54s] (I)       Read nets... (mem=1799.8M)
[05/07 15:22:49     54s] (I)       Done Read nets (cpu=0.003s, mem=1799.8M)
[05/07 15:22:49     54s] (I)       Done Read data from FE (cpu=0.007s, mem=1799.8M)
[05/07 15:22:49     54s] (I)       before initializing RouteDB syMemory usage = 1799.8 MB
[05/07 15:22:49     54s] (I)       Print mode             : 2
[05/07 15:22:49     54s] (I)       Stop if highly congested: false
[05/07 15:22:49     54s] (I)       Honor MSV route constraint: false
[05/07 15:22:49     54s] (I)       Maximum routing layer  : 7
[05/07 15:22:49     54s] (I)       Minimum routing layer  : 2
[05/07 15:22:49     54s] (I)       Supply scale factor H  : 1.00
[05/07 15:22:49     54s] (I)       Supply scale factor V  : 1.00
[05/07 15:22:49     54s] (I)       Tracks used by clock wire: 0
[05/07 15:22:49     54s] (I)       Reverse direction      : 
[05/07 15:22:49     54s] (I)       Honor partition pin guides: true
[05/07 15:22:49     54s] (I)       Route selected nets only: false
[05/07 15:22:49     54s] (I)       Route secondary PG pins: false
[05/07 15:22:49     54s] (I)       Second PG max fanout   : 2147483647
[05/07 15:22:49     54s] (I)       Assign partition pins  : false
[05/07 15:22:49     54s] (I)       Support large GCell    : true
[05/07 15:22:49     54s] (I)       Number of rows per GCell: 6
[05/07 15:22:49     54s] (I)       Max num rows per GCell : 32
[05/07 15:22:49     54s] (I)       Apply function for special wires: true
[05/07 15:22:49     54s] (I)       Layer by layer blockage reading: true
[05/07 15:22:49     54s] (I)       Offset calculation fix : true
[05/07 15:22:49     54s] (I)       Route stripe layer range: 
[05/07 15:22:49     54s] (I)       Honor partition fences : 
[05/07 15:22:49     54s] (I)       Honor partition pin    : 
[05/07 15:22:49     54s] (I)       Honor partition fences with feedthrough: 
[05/07 15:22:49     54s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:22:49     54s] (I)       build grid graph
[05/07 15:22:49     54s] (I)       build grid graph start
[05/07 15:22:49     54s] [NR-eGR] Track table information for default rule: 
[05/07 15:22:49     54s] [NR-eGR] M1 has no routable track
[05/07 15:22:49     54s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:22:49     54s] [NR-eGR] M3 has single uniform track structure
[05/07 15:22:49     54s] [NR-eGR] M4 has single uniform track structure
[05/07 15:22:49     54s] [NR-eGR] M5 has single uniform track structure
[05/07 15:22:49     54s] [NR-eGR] M6 has single uniform track structure
[05/07 15:22:49     54s] [NR-eGR] M7 has single uniform track structure
[05/07 15:22:49     54s] (I)       build grid graph end
[05/07 15:22:49     54s] (I)       ===========================================================================
[05/07 15:22:49     54s] (I)       == Report All Rule Vias ==
[05/07 15:22:49     54s] (I)       ===========================================================================
[05/07 15:22:49     54s] (I)        Via Rule : (Default)
[05/07 15:22:49     54s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:22:49     54s] (I)       ---------------------------------------------------------------------------
[05/07 15:22:49     54s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:22:49     54s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:22:49     54s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:22:49     54s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:22:49     54s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:22:49     54s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:22:49     54s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:22:49     54s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:22:49     54s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:22:49     54s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:22:49     54s] (I)       ===========================================================================
[05/07 15:22:49     54s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Num PG vias on layer 1 : 0
[05/07 15:22:49     54s] (I)       Num PG vias on layer 2 : 0
[05/07 15:22:49     54s] (I)       Num PG vias on layer 3 : 0
[05/07 15:22:49     54s] (I)       Num PG vias on layer 4 : 0
[05/07 15:22:49     54s] (I)       Num PG vias on layer 5 : 0
[05/07 15:22:49     54s] (I)       Num PG vias on layer 6 : 0
[05/07 15:22:49     54s] (I)       Num PG vias on layer 7 : 0
[05/07 15:22:49     54s] [NR-eGR] Read 944 PG shapes
[05/07 15:22:49     54s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:22:49     54s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:22:49     54s] [NR-eGR] #PG Blockages       : 944
[05/07 15:22:49     54s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:22:49     54s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:22:49     54s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:22:49     54s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:22:49     54s] (I)       readDataFromPlaceDB
[05/07 15:22:49     54s] (I)       Read net information..
[05/07 15:22:49     54s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/07 15:22:49     54s] (I)       Read testcase time = 0.000 seconds
[05/07 15:22:49     54s] 
[05/07 15:22:49     54s] (I)       early_global_route_priority property id does not exist.
[05/07 15:22:49     54s] (I)       Start initializing grid graph
[05/07 15:22:49     54s] (I)       End initializing grid graph
[05/07 15:22:49     54s] (I)       Model blockages into capacity
[05/07 15:22:49     54s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:22:49     54s] (I)       Started Modeling ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Started Modeling Layer 1 ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Started Modeling Layer 2 ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:22:49     54s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Started Modeling Layer 3 ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:22:49     54s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Started Modeling Layer 4 ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:22:49     54s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Started Modeling Layer 5 ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:22:49     54s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Started Modeling Layer 6 ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:22:49     54s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Started Modeling Layer 7 ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:22:49     54s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Number of ignored nets = 0
[05/07 15:22:49     54s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:22:49     54s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:22:49     54s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:22:49     54s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:22:49     54s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:22:49     54s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:22:49     54s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:22:49     54s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:22:49     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:22:49     54s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:22:49     54s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1799.8 MB
[05/07 15:22:49     54s] (I)       Ndr track 0 does not exist
[05/07 15:22:49     54s] (I)       Layer1  viaCost=100.00
[05/07 15:22:49     54s] (I)       Layer2  viaCost=100.00
[05/07 15:22:49     54s] (I)       Layer3  viaCost=100.00
[05/07 15:22:49     54s] (I)       Layer4  viaCost=100.00
[05/07 15:22:49     54s] (I)       Layer5  viaCost=100.00
[05/07 15:22:49     54s] (I)       Layer6  viaCost=100.00
[05/07 15:22:49     54s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:22:49     54s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:22:49     54s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:22:49     54s] (I)       Site width          :    54  (dbu)
[05/07 15:22:49     54s] (I)       Row height          :   270  (dbu)
[05/07 15:22:49     54s] (I)       GCell width         :  1620  (dbu)
[05/07 15:22:49     54s] (I)       GCell height        :  1620  (dbu)
[05/07 15:22:49     54s] (I)       Grid                :   147   112     7
[05/07 15:22:49     54s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:22:49     54s] (I)       Vertical capacity   :     0     0  1620     0  1620     0  1620
[05/07 15:22:49     54s] (I)       Horizontal capacity :     0  1620     0  1620     0  1620     0
[05/07 15:22:49     54s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:22:49     54s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:22:49     54s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:22:49     54s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:22:49     54s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:22:49     54s] (I)       Num tracks per GCell: 45.00 45.00 45.00 33.75 33.75 25.31 25.31
[05/07 15:22:49     54s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:22:49     54s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:22:49     54s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:22:49     54s] (I)       --------------------------------------------------------
[05/07 15:22:49     54s] 
[05/07 15:22:49     54s] [NR-eGR] ============ Routing rule table ============
[05/07 15:22:49     54s] [NR-eGR] Rule id: 0  Nets: 2288 
[05/07 15:22:49     54s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:22:49     54s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:22:49     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:49     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:49     54s] [NR-eGR] ========================================
[05/07 15:22:49     54s] [NR-eGR] 
[05/07 15:22:49     54s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:22:49     54s] (I)       blocked tracks on layer2 : = 289375 / 687225 (42.11%)
[05/07 15:22:49     54s] (I)       blocked tracks on layer3 : = 300665 / 736848 (40.80%)
[05/07 15:22:49     54s] (I)       blocked tracks on layer4 : = 10050 / 552132 (1.82%)
[05/07 15:22:49     54s] (I)       blocked tracks on layer5 : = 0 / 552608 (0.00%)
[05/07 15:22:49     54s] (I)       blocked tracks on layer6 : = 80262 / 414099 (19.38%)
[05/07 15:22:49     54s] (I)       blocked tracks on layer7 : = 79968 / 414512 (19.29%)
[05/07 15:22:49     54s] (I)       After initializing earlyGlobalRoute syMemory usage = 1799.8 MB
[05/07 15:22:49     54s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       ============= Initialization =============
[05/07 15:22:49     54s] (I)       numLocalWires=6242  numGlobalNetBranches=1991  numLocalNetBranches=1141
[05/07 15:22:49     54s] (I)       totalPins=8059  totalGlobalPin=4110 (51.00%)
[05/07 15:22:49     54s] (I)       Started Build MST ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Generate topology with single threads
[05/07 15:22:49     54s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       total 2D Cap : 2628618 = (1292762 H, 1335856 V)
[05/07 15:22:49     54s] (I)       ============  Phase 1a Route ============
[05/07 15:22:49     54s] (I)       Started Phase 1a ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:22:49     54s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1799.85 MB )
[05/07 15:22:49     54s] (I)       Usage: 15599 = (9175 H, 6424 V) = (0.71% H, 0.48% V) = (1.486e+04um H, 1.041e+04um V)
[05/07 15:22:49     54s] (I)       
[05/07 15:22:49     54s] (I)       ============  Phase 1b Route ============
[05/07 15:22:49     54s] (I)       Usage: 15599 = (9175 H, 6424 V) = (0.71% H, 0.48% V) = (1.486e+04um H, 1.041e+04um V)
[05/07 15:22:49     54s] (I)       
[05/07 15:22:49     54s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/07 15:22:49     54s] 
[05/07 15:22:49     54s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:22:49     54s] Finished Early Global Route rough congestion estimation: mem = 1799.8M
[05/07 15:22:49     54s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.048, REAL:0.049, MEM:1799.8M
[05/07 15:22:49     54s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/07 15:22:49     54s] OPERPROF: Starting CDPad at level 1, MEM:1799.8M
[05/07 15:22:49     54s] CDPadU 0.017 -> 0.017. R=0.012, N=2131, GS=1.620
[05/07 15:22:49     54s] OPERPROF: Finished CDPad at level 1, CPU:0.112, REAL:0.113, MEM:1799.8M
[05/07 15:22:49     54s] OPERPROF: Starting npMain at level 1, MEM:1799.8M
[05/07 15:22:49     54s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:49     54s] OPERPROF:   Starting npPlace at level 2, MEM:1799.8M
[05/07 15:22:50     54s] OPERPROF:   Finished npPlace at level 2, CPU:0.407, REAL:0.411, MEM:1887.8M
[05/07 15:22:50     54s] OPERPROF: Finished npMain at level 1, CPU:0.421, REAL:0.425, MEM:1791.8M
[05/07 15:22:50     54s] Global placement CDP skipped at cutLevel 13.
[05/07 15:22:50     54s] Iteration 13: Total net bbox = 2.319e+04 (1.34e+04 9.82e+03)
[05/07 15:22:50     54s]               Est.  stn bbox = 2.805e+04 (1.63e+04 1.18e+04)
[05/07 15:22:50     54s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1791.8M
[05/07 15:22:50     54s] Iteration 14: Total net bbox = 2.319e+04 (1.34e+04 9.82e+03)
[05/07 15:22:50     54s]               Est.  stn bbox = 2.805e+04 (1.63e+04 1.18e+04)
[05/07 15:22:50     54s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1791.8M
[05/07 15:22:50     54s] OPERPROF: Starting npMain at level 1, MEM:1791.8M
[05/07 15:22:50     54s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:50     54s] OPERPROF:   Starting npPlace at level 2, MEM:1791.8M
[05/07 15:22:50     55s] OPERPROF:   Finished npPlace at level 2, CPU:0.684, REAL:0.691, MEM:1778.8M
[05/07 15:22:50     55s] OPERPROF: Finished npMain at level 1, CPU:0.697, REAL:0.703, MEM:1778.8M
[05/07 15:22:50     55s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1778.8M
[05/07 15:22:50     55s] Starting Early Global Route rough congestion estimation: mem = 1778.8M
[05/07 15:22:50     55s] (I)       Started Loading and Dumping File ( Curr Mem: 1778.85 MB )
[05/07 15:22:50     55s] (I)       Reading DB...
[05/07 15:22:50     55s] (I)       Read data from FE... (mem=1778.8M)
[05/07 15:22:50     55s] (I)       Read nodes and places... (mem=1778.8M)
[05/07 15:22:50     55s] (I)       Done Read nodes and places (cpu=0.005s, mem=1778.8M)
[05/07 15:22:50     55s] (I)       Read nets... (mem=1778.8M)
[05/07 15:22:50     55s] (I)       Done Read nets (cpu=0.004s, mem=1778.8M)
[05/07 15:22:50     55s] (I)       Done Read data from FE (cpu=0.009s, mem=1778.8M)
[05/07 15:22:50     55s] (I)       before initializing RouteDB syMemory usage = 1778.8 MB
[05/07 15:22:50     55s] (I)       Print mode             : 2
[05/07 15:22:50     55s] (I)       Stop if highly congested: false
[05/07 15:22:50     55s] (I)       Honor MSV route constraint: false
[05/07 15:22:50     55s] (I)       Maximum routing layer  : 7
[05/07 15:22:50     55s] (I)       Minimum routing layer  : 2
[05/07 15:22:50     55s] (I)       Supply scale factor H  : 1.00
[05/07 15:22:50     55s] (I)       Supply scale factor V  : 1.00
[05/07 15:22:50     55s] (I)       Tracks used by clock wire: 0
[05/07 15:22:50     55s] (I)       Reverse direction      : 
[05/07 15:22:50     55s] (I)       Honor partition pin guides: true
[05/07 15:22:50     55s] (I)       Route selected nets only: false
[05/07 15:22:50     55s] (I)       Route secondary PG pins: false
[05/07 15:22:50     55s] (I)       Second PG max fanout   : 2147483647
[05/07 15:22:50     55s] (I)       Assign partition pins  : false
[05/07 15:22:50     55s] (I)       Support large GCell    : true
[05/07 15:22:50     55s] (I)       Number of rows per GCell: 3
[05/07 15:22:50     55s] (I)       Max num rows per GCell : 32
[05/07 15:22:50     55s] (I)       Apply function for special wires: true
[05/07 15:22:50     55s] (I)       Layer by layer blockage reading: true
[05/07 15:22:50     55s] (I)       Offset calculation fix : true
[05/07 15:22:50     55s] (I)       Route stripe layer range: 
[05/07 15:22:50     55s] (I)       Honor partition fences : 
[05/07 15:22:50     55s] (I)       Honor partition pin    : 
[05/07 15:22:50     55s] (I)       Honor partition fences with feedthrough: 
[05/07 15:22:50     55s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:22:50     55s] (I)       build grid graph
[05/07 15:22:50     55s] (I)       build grid graph start
[05/07 15:22:50     55s] [NR-eGR] Track table information for default rule: 
[05/07 15:22:50     55s] [NR-eGR] M1 has no routable track
[05/07 15:22:50     55s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:22:50     55s] [NR-eGR] M3 has single uniform track structure
[05/07 15:22:50     55s] [NR-eGR] M4 has single uniform track structure
[05/07 15:22:50     55s] [NR-eGR] M5 has single uniform track structure
[05/07 15:22:50     55s] [NR-eGR] M6 has single uniform track structure
[05/07 15:22:50     55s] [NR-eGR] M7 has single uniform track structure
[05/07 15:22:50     55s] (I)       build grid graph end
[05/07 15:22:50     55s] (I)       ===========================================================================
[05/07 15:22:50     55s] (I)       == Report All Rule Vias ==
[05/07 15:22:50     55s] (I)       ===========================================================================
[05/07 15:22:50     55s] (I)        Via Rule : (Default)
[05/07 15:22:50     55s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:22:50     55s] (I)       ---------------------------------------------------------------------------
[05/07 15:22:50     55s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:22:50     55s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:22:50     55s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:22:50     55s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:22:50     55s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:22:50     55s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:22:50     55s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:22:50     55s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:22:50     55s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:22:50     55s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:22:50     55s] (I)       ===========================================================================
[05/07 15:22:50     55s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1778.85 MB )
[05/07 15:22:50     55s] (I)       Num PG vias on layer 1 : 0
[05/07 15:22:50     55s] (I)       Num PG vias on layer 2 : 0
[05/07 15:22:50     55s] (I)       Num PG vias on layer 3 : 0
[05/07 15:22:50     55s] (I)       Num PG vias on layer 4 : 0
[05/07 15:22:50     55s] (I)       Num PG vias on layer 5 : 0
[05/07 15:22:50     55s] (I)       Num PG vias on layer 6 : 0
[05/07 15:22:50     55s] (I)       Num PG vias on layer 7 : 0
[05/07 15:22:50     55s] [NR-eGR] Read 944 PG shapes
[05/07 15:22:50     55s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:50     55s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:22:50     55s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:22:50     55s] [NR-eGR] #PG Blockages       : 944
[05/07 15:22:50     55s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:22:50     55s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:22:50     55s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:22:50     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:22:50     55s] (I)       readDataFromPlaceDB
[05/07 15:22:50     55s] (I)       Read net information..
[05/07 15:22:50     55s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/07 15:22:50     55s] (I)       Read testcase time = 0.001 seconds
[05/07 15:22:50     55s] 
[05/07 15:22:50     55s] (I)       early_global_route_priority property id does not exist.
[05/07 15:22:50     55s] (I)       Start initializing grid graph
[05/07 15:22:50     55s] (I)       End initializing grid graph
[05/07 15:22:50     55s] (I)       Model blockages into capacity
[05/07 15:22:50     55s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:22:50     55s] (I)       Started Modeling ( Curr Mem: 1778.85 MB )
[05/07 15:22:50     55s] (I)       Started Modeling Layer 1 ( Curr Mem: 1778.85 MB )
[05/07 15:22:50     55s] (I)       Started Modeling Layer 2 ( Curr Mem: 1778.85 MB )
[05/07 15:22:50     55s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:22:50     55s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:50     55s] (I)       Started Modeling Layer 3 ( Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:22:51     55s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Started Modeling Layer 4 ( Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:22:51     55s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Started Modeling Layer 5 ( Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:22:51     55s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Started Modeling Layer 6 ( Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:22:51     55s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Started Modeling Layer 7 ( Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:22:51     55s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Number of ignored nets = 0
[05/07 15:22:51     55s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:22:51     55s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:22:51     55s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:22:51     55s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:22:51     55s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:22:51     55s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:22:51     55s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:22:51     55s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:22:51     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:22:51     55s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:22:51     55s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1778.8 MB
[05/07 15:22:51     55s] (I)       Ndr track 0 does not exist
[05/07 15:22:51     55s] (I)       Layer1  viaCost=100.00
[05/07 15:22:51     55s] (I)       Layer2  viaCost=100.00
[05/07 15:22:51     55s] (I)       Layer3  viaCost=100.00
[05/07 15:22:51     55s] (I)       Layer4  viaCost=100.00
[05/07 15:22:51     55s] (I)       Layer5  viaCost=100.00
[05/07 15:22:51     55s] (I)       Layer6  viaCost=100.00
[05/07 15:22:51     55s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:22:51     55s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:22:51     55s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:22:51     55s] (I)       Site width          :    54  (dbu)
[05/07 15:22:51     55s] (I)       Row height          :   270  (dbu)
[05/07 15:22:51     55s] (I)       GCell width         :   810  (dbu)
[05/07 15:22:51     55s] (I)       GCell height        :   810  (dbu)
[05/07 15:22:51     55s] (I)       Grid                :   293   223     7
[05/07 15:22:51     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:22:51     55s] (I)       Vertical capacity   :     0     0   810     0   810     0   810
[05/07 15:22:51     55s] (I)       Horizontal capacity :     0   810     0   810     0   810     0
[05/07 15:22:51     55s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:22:51     55s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:22:51     55s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:22:51     55s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:22:51     55s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:22:51     55s] (I)       Num tracks per GCell: 22.50 22.50 22.50 16.88 16.88 12.66 12.66
[05/07 15:22:51     55s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:22:51     55s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:22:51     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:22:51     55s] (I)       --------------------------------------------------------
[05/07 15:22:51     55s] 
[05/07 15:22:51     55s] [NR-eGR] ============ Routing rule table ============
[05/07 15:22:51     55s] [NR-eGR] Rule id: 0  Nets: 2288 
[05/07 15:22:51     55s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:22:51     55s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:22:51     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:51     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:51     55s] [NR-eGR] ========================================
[05/07 15:22:51     55s] [NR-eGR] 
[05/07 15:22:51     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:22:51     55s] (I)       blocked tracks on layer2 : = 559723 / 1369775 (40.86%)
[05/07 15:22:51     55s] (I)       blocked tracks on layer3 : = 587923 / 1467117 (40.07%)
[05/07 15:22:51     55s] (I)       blocked tracks on layer4 : = 18596 / 1100508 (1.69%)
[05/07 15:22:51     55s] (I)       blocked tracks on layer5 : = 0 / 1100282 (0.00%)
[05/07 15:22:51     55s] (I)       blocked tracks on layer6 : = 159978 / 825381 (19.38%)
[05/07 15:22:51     55s] (I)       blocked tracks on layer7 : = 159222 / 825323 (19.29%)
[05/07 15:22:51     55s] (I)       After initializing earlyGlobalRoute syMemory usage = 1778.8 MB
[05/07 15:22:51     55s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       ============= Initialization =============
[05/07 15:22:51     55s] (I)       numLocalWires=3074  numGlobalNetBranches=1115  numLocalNetBranches=427
[05/07 15:22:51     55s] (I)       totalPins=8059  totalGlobalPin=6146 (76.26%)
[05/07 15:22:51     55s] (I)       Started Build MST ( Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Generate topology with single threads
[05/07 15:22:51     55s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       total 2D Cap : 5231304 = (2574752 H, 2656552 V)
[05/07 15:22:51     55s] (I)       ============  Phase 1a Route ============
[05/07 15:22:51     55s] (I)       Started Phase 1a ( Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:22:51     55s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1778.85 MB )
[05/07 15:22:51     55s] (I)       Usage: 31896 = (18697 H, 13199 V) = (0.73% H, 0.50% V) = (1.514e+04um H, 1.069e+04um V)
[05/07 15:22:51     55s] (I)       
[05/07 15:22:51     55s] (I)       ============  Phase 1b Route ============
[05/07 15:22:51     55s] (I)       Usage: 31896 = (18697 H, 13199 V) = (0.73% H, 0.50% V) = (1.514e+04um H, 1.069e+04um V)
[05/07 15:22:51     55s] (I)       
[05/07 15:22:51     55s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/07 15:22:51     55s] 
[05/07 15:22:51     55s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:22:51     55s] Finished Early Global Route rough congestion estimation: mem = 1778.8M
[05/07 15:22:51     55s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.084, REAL:0.084, MEM:1778.8M
[05/07 15:22:51     55s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/07 15:22:51     55s] OPERPROF: Starting CDPad at level 1, MEM:1778.8M
[05/07 15:22:51     55s] CDPadU 0.017 -> 0.017. R=0.012, N=2131, GS=0.810
[05/07 15:22:51     55s] OPERPROF: Finished CDPad at level 1, CPU:0.231, REAL:0.233, MEM:1778.8M
[05/07 15:22:51     55s] OPERPROF: Starting npMain at level 1, MEM:1778.8M
[05/07 15:22:51     55s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:51     55s] OPERPROF:   Starting npPlace at level 2, MEM:1778.8M
[05/07 15:22:51     56s] OPERPROF:   Finished npPlace at level 2, CPU:0.427, REAL:0.429, MEM:1777.4M
[05/07 15:22:51     56s] OPERPROF: Finished npMain at level 1, CPU:0.438, REAL:0.440, MEM:1777.4M
[05/07 15:22:51     56s] Global placement CDP skipped at cutLevel 15.
[05/07 15:22:51     56s] Iteration 15: Total net bbox = 2.356e+04 (1.36e+04 1.00e+04)
[05/07 15:22:51     56s]               Est.  stn bbox = 2.843e+04 (1.65e+04 1.20e+04)
[05/07 15:22:51     56s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 1777.4M
[05/07 15:22:51     56s] Iteration 16: Total net bbox = 2.356e+04 (1.36e+04 1.00e+04)
[05/07 15:22:51     56s]               Est.  stn bbox = 2.843e+04 (1.65e+04 1.20e+04)
[05/07 15:22:51     56s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1777.4M
[05/07 15:22:51     56s] OPERPROF: Starting npMain at level 1, MEM:1777.4M
[05/07 15:22:51     56s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:51     56s] OPERPROF:   Starting npPlace at level 2, MEM:1777.4M
[05/07 15:22:52     57s] OPERPROF:   Finished npPlace at level 2, CPU:0.828, REAL:0.833, MEM:1779.4M
[05/07 15:22:52     57s] OPERPROF: Finished npMain at level 1, CPU:0.840, REAL:0.845, MEM:1779.4M
[05/07 15:22:52     57s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1779.4M
[05/07 15:22:52     57s] Starting Early Global Route rough congestion estimation: mem = 1779.4M
[05/07 15:22:52     57s] (I)       Started Loading and Dumping File ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Reading DB...
[05/07 15:22:52     57s] (I)       Read data from FE... (mem=1779.4M)
[05/07 15:22:52     57s] (I)       Read nodes and places... (mem=1779.4M)
[05/07 15:22:52     57s] (I)       Done Read nodes and places (cpu=0.004s, mem=1779.4M)
[05/07 15:22:52     57s] (I)       Read nets... (mem=1779.4M)
[05/07 15:22:52     57s] (I)       Done Read nets (cpu=0.003s, mem=1779.4M)
[05/07 15:22:52     57s] (I)       Done Read data from FE (cpu=0.007s, mem=1779.4M)
[05/07 15:22:52     57s] (I)       before initializing RouteDB syMemory usage = 1779.4 MB
[05/07 15:22:52     57s] (I)       Print mode             : 2
[05/07 15:22:52     57s] (I)       Stop if highly congested: false
[05/07 15:22:52     57s] (I)       Honor MSV route constraint: false
[05/07 15:22:52     57s] (I)       Maximum routing layer  : 7
[05/07 15:22:52     57s] (I)       Minimum routing layer  : 2
[05/07 15:22:52     57s] (I)       Supply scale factor H  : 1.00
[05/07 15:22:52     57s] (I)       Supply scale factor V  : 1.00
[05/07 15:22:52     57s] (I)       Tracks used by clock wire: 0
[05/07 15:22:52     57s] (I)       Reverse direction      : 
[05/07 15:22:52     57s] (I)       Honor partition pin guides: true
[05/07 15:22:52     57s] (I)       Route selected nets only: false
[05/07 15:22:52     57s] (I)       Route secondary PG pins: false
[05/07 15:22:52     57s] (I)       Second PG max fanout   : 2147483647
[05/07 15:22:52     57s] (I)       Assign partition pins  : false
[05/07 15:22:52     57s] (I)       Support large GCell    : true
[05/07 15:22:52     57s] (I)       Number of rows per GCell: 2
[05/07 15:22:52     57s] (I)       Max num rows per GCell : 32
[05/07 15:22:52     57s] (I)       Apply function for special wires: true
[05/07 15:22:52     57s] (I)       Layer by layer blockage reading: true
[05/07 15:22:52     57s] (I)       Offset calculation fix : true
[05/07 15:22:52     57s] (I)       Route stripe layer range: 
[05/07 15:22:52     57s] (I)       Honor partition fences : 
[05/07 15:22:52     57s] (I)       Honor partition pin    : 
[05/07 15:22:52     57s] (I)       Honor partition fences with feedthrough: 
[05/07 15:22:52     57s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:22:52     57s] (I)       build grid graph
[05/07 15:22:52     57s] (I)       build grid graph start
[05/07 15:22:52     57s] [NR-eGR] Track table information for default rule: 
[05/07 15:22:52     57s] [NR-eGR] M1 has no routable track
[05/07 15:22:52     57s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:22:52     57s] [NR-eGR] M3 has single uniform track structure
[05/07 15:22:52     57s] [NR-eGR] M4 has single uniform track structure
[05/07 15:22:52     57s] [NR-eGR] M5 has single uniform track structure
[05/07 15:22:52     57s] [NR-eGR] M6 has single uniform track structure
[05/07 15:22:52     57s] [NR-eGR] M7 has single uniform track structure
[05/07 15:22:52     57s] (I)       build grid graph end
[05/07 15:22:52     57s] (I)       ===========================================================================
[05/07 15:22:52     57s] (I)       == Report All Rule Vias ==
[05/07 15:22:52     57s] (I)       ===========================================================================
[05/07 15:22:52     57s] (I)        Via Rule : (Default)
[05/07 15:22:52     57s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:22:52     57s] (I)       ---------------------------------------------------------------------------
[05/07 15:22:52     57s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:22:52     57s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:22:52     57s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:22:52     57s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:22:52     57s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:22:52     57s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:22:52     57s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:22:52     57s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:22:52     57s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:22:52     57s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:22:52     57s] (I)       ===========================================================================
[05/07 15:22:52     57s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Num PG vias on layer 1 : 0
[05/07 15:22:52     57s] (I)       Num PG vias on layer 2 : 0
[05/07 15:22:52     57s] (I)       Num PG vias on layer 3 : 0
[05/07 15:22:52     57s] (I)       Num PG vias on layer 4 : 0
[05/07 15:22:52     57s] (I)       Num PG vias on layer 5 : 0
[05/07 15:22:52     57s] (I)       Num PG vias on layer 6 : 0
[05/07 15:22:52     57s] (I)       Num PG vias on layer 7 : 0
[05/07 15:22:52     57s] [NR-eGR] Read 944 PG shapes
[05/07 15:22:52     57s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:22:52     57s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:22:52     57s] [NR-eGR] #PG Blockages       : 944
[05/07 15:22:52     57s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:22:52     57s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:22:52     57s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:22:52     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:22:52     57s] (I)       readDataFromPlaceDB
[05/07 15:22:52     57s] (I)       Read net information..
[05/07 15:22:52     57s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/07 15:22:52     57s] (I)       Read testcase time = 0.001 seconds
[05/07 15:22:52     57s] 
[05/07 15:22:52     57s] (I)       early_global_route_priority property id does not exist.
[05/07 15:22:52     57s] (I)       Start initializing grid graph
[05/07 15:22:52     57s] (I)       End initializing grid graph
[05/07 15:22:52     57s] (I)       Model blockages into capacity
[05/07 15:22:52     57s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:22:52     57s] (I)       Started Modeling ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Started Modeling Layer 1 ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Started Modeling Layer 2 ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:22:52     57s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Started Modeling Layer 3 ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:22:52     57s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Started Modeling Layer 4 ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:22:52     57s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Started Modeling Layer 5 ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:22:52     57s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Started Modeling Layer 6 ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:22:52     57s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Started Modeling Layer 7 ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:22:52     57s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Number of ignored nets = 0
[05/07 15:22:52     57s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:22:52     57s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:22:52     57s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:22:52     57s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:22:52     57s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:22:52     57s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:22:52     57s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:22:52     57s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:22:52     57s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:22:52     57s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:22:52     57s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1779.4 MB
[05/07 15:22:52     57s] (I)       Ndr track 0 does not exist
[05/07 15:22:52     57s] (I)       Layer1  viaCost=100.00
[05/07 15:22:52     57s] (I)       Layer2  viaCost=100.00
[05/07 15:22:52     57s] (I)       Layer3  viaCost=100.00
[05/07 15:22:52     57s] (I)       Layer4  viaCost=100.00
[05/07 15:22:52     57s] (I)       Layer5  viaCost=100.00
[05/07 15:22:52     57s] (I)       Layer6  viaCost=100.00
[05/07 15:22:52     57s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:22:52     57s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:22:52     57s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:22:52     57s] (I)       Site width          :    54  (dbu)
[05/07 15:22:52     57s] (I)       Row height          :   270  (dbu)
[05/07 15:22:52     57s] (I)       GCell width         :   540  (dbu)
[05/07 15:22:52     57s] (I)       GCell height        :   540  (dbu)
[05/07 15:22:52     57s] (I)       Grid                :   439   334     7
[05/07 15:22:52     57s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:22:52     57s] (I)       Vertical capacity   :     0     0   540     0   540     0   540
[05/07 15:22:52     57s] (I)       Horizontal capacity :     0   540     0   540     0   540     0
[05/07 15:22:52     57s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:22:52     57s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:22:52     57s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:22:52     57s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:22:52     57s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:22:52     57s] (I)       Num tracks per GCell: 15.00 15.00 15.00 11.25 11.25  8.44  8.44
[05/07 15:22:52     57s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:22:52     57s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:22:52     57s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:22:52     57s] (I)       --------------------------------------------------------
[05/07 15:22:52     57s] 
[05/07 15:22:52     57s] [NR-eGR] ============ Routing rule table ============
[05/07 15:22:52     57s] [NR-eGR] Rule id: 0  Nets: 2288 
[05/07 15:22:52     57s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:22:52     57s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:22:52     57s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:52     57s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:52     57s] [NR-eGR] ========================================
[05/07 15:22:52     57s] [NR-eGR] 
[05/07 15:22:52     57s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:22:52     57s] (I)       blocked tracks on layer2 : = 832979 / 2052325 (40.59%)
[05/07 15:22:52     57s] (I)       blocked tracks on layer3 : = 875181 / 2197386 (39.83%)
[05/07 15:22:52     57s] (I)       blocked tracks on layer4 : = 26820 / 1648884 (1.63%)
[05/07 15:22:52     57s] (I)       blocked tracks on layer5 : = 0 / 1647956 (0.00%)
[05/07 15:22:52     57s] (I)       blocked tracks on layer6 : = 239694 / 1236663 (19.38%)
[05/07 15:22:52     57s] (I)       blocked tracks on layer7 : = 238476 / 1236134 (19.29%)
[05/07 15:22:52     57s] (I)       After initializing earlyGlobalRoute syMemory usage = 1779.4 MB
[05/07 15:22:52     57s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       ============= Initialization =============
[05/07 15:22:52     57s] (I)       numLocalWires=1557  numGlobalNetBranches=589  numLocalNetBranches=192
[05/07 15:22:52     57s] (I)       totalPins=8059  totalGlobalPin=7098 (88.08%)
[05/07 15:22:52     57s] (I)       Started Build MST ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Generate topology with single threads
[05/07 15:22:52     57s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       total 2D Cap : 7834510 = (3856891 H, 3977619 V)
[05/07 15:22:52     57s] (I)       ============  Phase 1a Route ============
[05/07 15:22:52     57s] (I)       Started Phase 1a ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:22:52     57s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Usage: 48293 = (28278 H, 20015 V) = (0.73% H, 0.50% V) = (1.527e+04um H, 1.081e+04um V)
[05/07 15:22:52     57s] (I)       
[05/07 15:22:52     57s] (I)       ============  Phase 1b Route ============
[05/07 15:22:52     57s] (I)       Started Phase 1b ( Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.36 MB )
[05/07 15:22:52     57s] (I)       Usage: 48293 = (28278 H, 20015 V) = (0.73% H, 0.50% V) = (1.527e+04um H, 1.081e+04um V)
[05/07 15:22:52     57s] (I)       
[05/07 15:22:52     57s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/07 15:22:52     57s] 
[05/07 15:22:52     57s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:22:52     57s] Finished Early Global Route rough congestion estimation: mem = 1779.4M
[05/07 15:22:52     57s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.121, REAL:0.123, MEM:1779.4M
[05/07 15:22:52     57s] earlyGlobalRoute rough estimation gcell size 2 row height
[05/07 15:22:52     57s] OPERPROF: Starting CDPad at level 1, MEM:1779.4M
[05/07 15:22:53     57s] CDPadU 0.017 -> 0.017. R=0.012, N=2131, GS=0.540
[05/07 15:22:53     57s] OPERPROF: Finished CDPad at level 1, CPU:0.420, REAL:0.424, MEM:1779.4M
[05/07 15:22:53     57s] OPERPROF: Starting npMain at level 1, MEM:1779.4M
[05/07 15:22:53     57s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:53     57s] OPERPROF:   Starting npPlace at level 2, MEM:1779.4M
[05/07 15:22:53     58s] OPERPROF:   Finished npPlace at level 2, CPU:0.498, REAL:0.501, MEM:1793.4M
[05/07 15:22:53     58s] OPERPROF: Finished npMain at level 1, CPU:0.510, REAL:0.513, MEM:1793.4M
[05/07 15:22:53     58s] Global placement CDP skipped at cutLevel 17.
[05/07 15:22:53     58s] Iteration 17: Total net bbox = 2.373e+04 (1.36e+04 1.01e+04)
[05/07 15:22:53     58s]               Est.  stn bbox = 2.861e+04 (1.66e+04 1.21e+04)
[05/07 15:22:53     58s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1793.4M
[05/07 15:22:53     58s] Iteration 18: Total net bbox = 2.373e+04 (1.36e+04 1.01e+04)
[05/07 15:22:53     58s]               Est.  stn bbox = 2.861e+04 (1.66e+04 1.21e+04)
[05/07 15:22:53     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1793.4M
[05/07 15:22:53     58s] OPERPROF: Starting npMain at level 1, MEM:1793.4M
[05/07 15:22:53     58s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:22:53     58s] OPERPROF:   Starting npPlace at level 2, MEM:1793.4M
[05/07 15:22:58     63s] OPERPROF:   Finished npPlace at level 2, CPU:4.802, REAL:4.880, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF: Finished npMain at level 1, CPU:4.815, REAL:4.893, MEM:1791.4M
[05/07 15:22:58     63s] Iteration 19: Total net bbox = 2.407e+04 (1.38e+04 1.02e+04)
[05/07 15:22:58     63s]               Est.  stn bbox = 2.897e+04 (1.68e+04 1.22e+04)
[05/07 15:22:58     63s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 1791.4M
[05/07 15:22:58     63s] [adp] clock
[05/07 15:22:58     63s] [adp] weight, nr nets, wire length
[05/07 15:22:58     63s] [adp]      0        4  541.758000
[05/07 15:22:58     63s] [adp] data
[05/07 15:22:58     63s] [adp] weight, nr nets, wire length
[05/07 15:22:58     63s] [adp]      0     2284  23525.247000
[05/07 15:22:58     63s] [adp] 0.000000|0.000000|0.000000
[05/07 15:22:58     63s] Iteration 20: Total net bbox = 2.407e+04 (1.38e+04 1.02e+04)
[05/07 15:22:58     63s]               Est.  stn bbox = 2.897e+04 (1.68e+04 1.22e+04)
[05/07 15:22:58     63s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = [05/07 15:22:58     63s] Clear WL Bound Manager after Global Placement... 
[05/07 15:22:58     63s] Clear Wl Manager.
1791.4M
[05/07 15:22:58     63s] Finished Global Placement (cpu=0:00:26.5, real=0:00:28.0, mem=1791.4M)
[05/07 15:22:58     63s] 0 delay mode for cte disabled.
[05/07 15:22:58     63s] SKP cleared!
[05/07 15:22:58     63s] Info: 2 clock gating cells identified, 0 (on average) moved 0/11
[05/07 15:22:58     63s] net ignore based on current view = 0
[05/07 15:22:58     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1779.7M
[05/07 15:22:58     63s] Solver runtime cpu: 0:00:03.9 real: 0:00:04.1
[05/07 15:22:58     63s] Core Placement runtime cpu: 0:00:25.1 real: 0:00:25.0
[05/07 15:22:58     63s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/07 15:22:58     63s] Type 'man IMPSP-9025' for more detail.
[05/07 15:22:58     63s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1779.7M
[05/07 15:22:58     63s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1779.7M
[05/07 15:22:58     63s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:22:58     63s] All LLGs are deleted
[05/07 15:22:58     63s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1779.7M
[05/07 15:22:58     63s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1779.7M
[05/07 15:22:58     63s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1779.7M
[05/07 15:22:58     63s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1779.7M
[05/07 15:22:58     63s] Core basic site is asap7sc7p5t
[05/07 15:22:58     63s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:22:58     63s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:22:58     63s] SiteArray: use 12,296,192 bytes
[05/07 15:22:58     63s] SiteArray: current memory after site array memory allocation 1791.4M
[05/07 15:22:58     63s] SiteArray: FP blocked sites are writable
[05/07 15:22:58     63s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:22:58     63s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1791.4M
[05/07 15:22:58     63s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:22:58     63s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.003, REAL:0.003, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.086, REAL:0.086, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF:       Starting CMU at level 4, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.107, REAL:0.108, MEM:1791.4M
[05/07 15:22:58     63s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1791.4MB).
[05/07 15:22:58     63s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.137, REAL:0.138, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.137, REAL:0.138, MEM:1791.4M
[05/07 15:22:58     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.1
[05/07 15:22:58     63s] OPERPROF: Starting RefinePlace at level 1, MEM:1791.4M
[05/07 15:22:58     63s] *** Starting place_detail (0:01:03 mem=1791.4M) ***
[05/07 15:22:58     63s] Total net bbox length = 2.407e+04 (1.385e+04 1.022e+04) (ext = 1.955e+03)
[05/07 15:22:58     63s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/07 15:22:58     63s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:22:58     63s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:22:58     63s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1791.4M
[05/07 15:22:58     63s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1791.4M
[05/07 15:22:58     63s] Starting refinePlace ...
[05/07 15:22:58     63s]   Spread Effort: high, standalone mode, useDDP on.
[05/07 15:22:58     63s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1791.4MB) @(0:01:03 - 0:01:03).
[05/07 15:22:58     63s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:22:58     63s] wireLenOptFixPriorityInst 0 inst fixed
[05/07 15:22:58     63s] Placement tweakage begins.
[05/07 15:22:58     63s] wire length = 2.722e+04
[05/07 15:22:58     63s] wire length = 2.686e+04
[05/07 15:22:58     63s] Placement tweakage ends.
[05/07 15:22:58     63s] Move report: tweak moves 131 insts, mean move: 0.69 um, max move: 2.29 um
[05/07 15:22:58     63s] 	Max move on inst (shiftL/tempreg_reg[16]): (36.87, 46.24) --> (38.37, 45.45)
[05/07 15:22:58     63s] 
[05/07 15:22:58     63s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:22:58     63s] Move report: legalization moves 2131 insts, mean move: 0.16 um, max move: 0.94 um
[05/07 15:22:58     63s] 	Max move on inst (Co_mem_R/g683__9315): (151.49, 127.82) --> (150.93, 127.44)
[05/07 15:22:58     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1791.4MB) @(0:01:03 - 0:01:03).
[05/07 15:22:58     63s] Move report: Detail placement moves 2131 insts, mean move: 0.20 um, max move: 2.35 um
[05/07 15:22:58     63s] 	Max move on inst (shiftL/tempreg_reg[16]): (36.87, 46.24) --> (38.34, 45.36)
[05/07 15:22:58     63s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1791.4MB
[05/07 15:22:58     63s] Statistics of distance of Instance movement in refine placement:
[05/07 15:22:58     63s]   maximum (X+Y) =         2.35 um
[05/07 15:22:58     63s]   inst (shiftL/tempreg_reg[16]) with max move: (36.873, 46.241) -> (38.34, 45.36)
[05/07 15:22:58     63s]   mean    (X+Y) =         0.20 um
[05/07 15:22:58     63s] Summary Report:
[05/07 15:22:58     63s] Instances move: 2131 (out of 2131 movable)
[05/07 15:22:58     63s] Instances flipped: 0
[05/07 15:22:58     63s] Mean displacement: 0.20 um
[05/07 15:22:58     63s] Max displacement: 2.35 um (Instance: shiftL/tempreg_reg[16]) (36.873, 46.241) -> (38.34, 45.36)
[05/07 15:22:58     63s] Total instances moved : 2131
[05/07 15:22:58     63s] 	Length: 20 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFLQNx1_ASAP7_75t_SL
[05/07 15:22:58     63s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.134, REAL:0.134, MEM:1791.4M
[05/07 15:22:58     63s] Total net bbox length = 2.375e+04 (1.352e+04 1.023e+04) (ext = 1.953e+03)
[05/07 15:22:58     63s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1791.4MB
[05/07 15:22:58     63s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1791.4MB) @(0:01:03 - 0:01:03).
[05/07 15:22:58     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.1
[05/07 15:22:58     63s] *** Finished place_detail (0:01:03 mem=1791.4M) ***
[05/07 15:22:58     63s] OPERPROF: Finished RefinePlace at level 1, CPU:0.152, REAL:0.152, MEM:1791.4M
[05/07 15:22:59     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1791.4M
[05/07 15:22:59     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1779.7M
[05/07 15:22:59     63s] All LLGs are deleted
[05/07 15:22:59     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1779.7M
[05/07 15:22:59     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1779.7M
[05/07 15:22:59     63s] *** Finished Initial Placement (cpu=0:00:27.6, real=0:00:29.0, mem=1779.7M) ***
[05/07 15:22:59     63s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:22:59     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1779.7M
[05/07 15:22:59     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1779.7M
[05/07 15:22:59     63s] Core basic site is asap7sc7p5t
[05/07 15:22:59     63s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:22:59     63s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:22:59     63s] SiteArray: use 12,296,192 bytes
[05/07 15:22:59     63s] SiteArray: current memory after site array memory allocation 1791.4M
[05/07 15:22:59     63s] SiteArray: FP blocked sites are writable
[05/07 15:22:59     63s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:22:59     63s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1791.4M
[05/07 15:22:59     63s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:22:59     63s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1791.4M
[05/07 15:22:59     63s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.091, MEM:1791.4M
[05/07 15:22:59     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.107, REAL:0.108, MEM:1791.4M
[05/07 15:22:59     63s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1791.4M
[05/07 15:22:59     63s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.024, REAL:0.024, MEM:1791.4M
[05/07 15:22:59     63s] Density distribution unevenness ratio = 48.271%
[05/07 15:22:59     63s] powerDomain AO: bins with density > 0.750 = 43.52 % ( 2566 / 5896 )
[05/07 15:22:59     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1791.4M
[05/07 15:22:59     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1779.7M
[05/07 15:22:59     63s] All LLGs are deleted
[05/07 15:22:59     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1779.7M
[05/07 15:22:59     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1779.7M
[05/07 15:22:59     63s] UM:   timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:22:59     63s] UM:*                                      final
[05/07 15:22:59     63s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:22:59     63s] UM:*                                      global_place
[05/07 15:22:59     63s] Effort level <high> specified for tdgp_reg2reg_default path_group
[05/07 15:22:59     63s] User Input Parameters:
[05/07 15:22:59     63s] 
[05/07 15:22:59     63s] *** Start incrementalPlace ***
[05/07 15:22:59     63s] - Congestion Driven    : On
[05/07 15:22:59     63s] - Timing Driven        : On
[05/07 15:22:59     63s] - Area-Violation Based : On
[05/07 15:22:59     63s] - Start Rollback Level : -5
[05/07 15:22:59     63s] - Legalized            : On
[05/07 15:22:59     63s] - Window Based         : Off
[05/07 15:22:59     63s] - eDen incr mode       : Off
[05/07 15:22:59     63s] 
[05/07 15:22:59     63s] Init WL Bound for IncrIp in placeDesign ... 
[05/07 15:22:59     63s] No Views given, use default active views for adaptive view pruning
[05/07 15:22:59     63s] SKP will enable view:
[05/07 15:22:59     63s]   PVT_0P63V_100C.setup_view
[05/07 15:22:59     63s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1779.7M
[05/07 15:22:59     63s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1779.7M
[05/07 15:22:59     63s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1779.7M
[05/07 15:22:59     63s] Starting Early Global Route congestion estimation: mem = 1779.7M
[05/07 15:22:59     63s] (I)       Started Loading and Dumping File ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Reading DB...
[05/07 15:22:59     63s] (I)       Read data from FE... (mem=1779.7M)
[05/07 15:22:59     63s] (I)       Read nodes and places... (mem=1779.7M)
[05/07 15:22:59     63s] (I)       Done Read nodes and places (cpu=0.004s, mem=1779.7M)
[05/07 15:22:59     63s] (I)       Read nets... (mem=1779.7M)
[05/07 15:22:59     63s] (I)       Done Read nets (cpu=0.003s, mem=1779.7M)
[05/07 15:22:59     63s] (I)       Done Read data from FE (cpu=0.007s, mem=1779.7M)
[05/07 15:22:59     63s] (I)       before initializing RouteDB syMemory usage = 1779.7 MB
[05/07 15:22:59     63s] (I)       Honor MSV route constraint: false
[05/07 15:22:59     63s] (I)       Maximum routing layer  : 7
[05/07 15:22:59     63s] (I)       Minimum routing layer  : 2
[05/07 15:22:59     63s] (I)       Supply scale factor H  : 1.00
[05/07 15:22:59     63s] (I)       Supply scale factor V  : 1.00
[05/07 15:22:59     63s] (I)       Tracks used by clock wire: 0
[05/07 15:22:59     63s] (I)       Reverse direction      : 
[05/07 15:22:59     63s] (I)       Honor partition pin guides: true
[05/07 15:22:59     63s] (I)       Route selected nets only: false
[05/07 15:22:59     63s] (I)       Route secondary PG pins: false
[05/07 15:22:59     63s] (I)       Second PG max fanout   : 2147483647
[05/07 15:22:59     63s] (I)       Apply function for special wires: true
[05/07 15:22:59     63s] (I)       Layer by layer blockage reading: true
[05/07 15:22:59     63s] (I)       Offset calculation fix : true
[05/07 15:22:59     63s] (I)       Route stripe layer range: 
[05/07 15:22:59     63s] (I)       Honor partition fences : 
[05/07 15:22:59     63s] (I)       Honor partition pin    : 
[05/07 15:22:59     63s] (I)       Honor partition fences with feedthrough: 
[05/07 15:22:59     63s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:22:59     63s] (I)       build grid graph
[05/07 15:22:59     63s] (I)       build grid graph start
[05/07 15:22:59     63s] [NR-eGR] Track table information for default rule: 
[05/07 15:22:59     63s] [NR-eGR] M1 has no routable track
[05/07 15:22:59     63s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:22:59     63s] [NR-eGR] M3 has single uniform track structure
[05/07 15:22:59     63s] [NR-eGR] M4 has single uniform track structure
[05/07 15:22:59     63s] [NR-eGR] M5 has single uniform track structure
[05/07 15:22:59     63s] [NR-eGR] M6 has single uniform track structure
[05/07 15:22:59     63s] [NR-eGR] M7 has single uniform track structure
[05/07 15:22:59     63s] (I)       build grid graph end
[05/07 15:22:59     63s] (I)       ===========================================================================
[05/07 15:22:59     63s] (I)       == Report All Rule Vias ==
[05/07 15:22:59     63s] (I)       ===========================================================================
[05/07 15:22:59     63s] (I)        Via Rule : (Default)
[05/07 15:22:59     63s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:22:59     63s] (I)       ---------------------------------------------------------------------------
[05/07 15:22:59     63s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:22:59     63s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:22:59     63s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:22:59     63s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:22:59     63s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:22:59     63s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:22:59     63s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:22:59     63s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:22:59     63s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:22:59     63s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:22:59     63s] (I)       ===========================================================================
[05/07 15:22:59     63s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Num PG vias on layer 1 : 0
[05/07 15:22:59     63s] (I)       Num PG vias on layer 2 : 0
[05/07 15:22:59     63s] (I)       Num PG vias on layer 3 : 0
[05/07 15:22:59     63s] (I)       Num PG vias on layer 4 : 0
[05/07 15:22:59     63s] (I)       Num PG vias on layer 5 : 0
[05/07 15:22:59     63s] (I)       Num PG vias on layer 6 : 0
[05/07 15:22:59     63s] (I)       Num PG vias on layer 7 : 0
[05/07 15:22:59     63s] [NR-eGR] Read 944 PG shapes
[05/07 15:22:59     63s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:22:59     63s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:22:59     63s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:22:59     63s] [NR-eGR] #PG Blockages       : 944
[05/07 15:22:59     63s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:22:59     63s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:22:59     63s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:22:59     63s] (I)       readDataFromPlaceDB
[05/07 15:22:59     63s] (I)       Read net information..
[05/07 15:22:59     63s] (I)       Read testcase time = 0.000 seconds
[05/07 15:22:59     63s] 
[05/07 15:22:59     63s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/07 15:22:59     63s] (I)       early_global_route_priority property id does not exist.
[05/07 15:22:59     63s] (I)       Start initializing grid graph
[05/07 15:22:59     63s] (I)       End initializing grid graph
[05/07 15:22:59     63s] (I)       Model blockages into capacity
[05/07 15:22:59     63s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:22:59     63s] (I)       Started Modeling ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Started Modeling Layer 1 ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Started Modeling Layer 2 ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:22:59     63s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Started Modeling Layer 3 ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:22:59     63s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Started Modeling Layer 4 ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:22:59     63s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Started Modeling Layer 5 ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:22:59     63s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Started Modeling Layer 6 ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:22:59     63s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Started Modeling Layer 7 ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:22:59     63s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Finished Modeling ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Number of ignored nets = 0
[05/07 15:22:59     63s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:22:59     63s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:22:59     63s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:22:59     63s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:22:59     63s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:22:59     63s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:22:59     63s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:22:59     63s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:22:59     63s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:22:59     63s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:22:59     63s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1779.7 MB
[05/07 15:22:59     63s] (I)       Ndr track 0 does not exist
[05/07 15:22:59     63s] (I)       Layer1  viaCost=100.00
[05/07 15:22:59     63s] (I)       Layer2  viaCost=100.00
[05/07 15:22:59     63s] (I)       Layer3  viaCost=100.00
[05/07 15:22:59     63s] (I)       Layer4  viaCost=100.00
[05/07 15:22:59     63s] (I)       Layer5  viaCost=100.00
[05/07 15:22:59     63s] (I)       Layer6  viaCost=100.00
[05/07 15:22:59     63s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:22:59     63s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:22:59     63s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:22:59     63s] (I)       Site width          :    54  (dbu)
[05/07 15:22:59     63s] (I)       Row height          :   270  (dbu)
[05/07 15:22:59     63s] (I)       GCell width         :   270  (dbu)
[05/07 15:22:59     63s] (I)       GCell height        :   270  (dbu)
[05/07 15:22:59     63s] (I)       Grid                :   878   668     7
[05/07 15:22:59     63s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:22:59     63s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:22:59     63s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:22:59     63s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:22:59     63s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:22:59     63s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:22:59     63s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:22:59     63s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:22:59     63s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:22:59     63s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:22:59     63s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:22:59     63s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:22:59     63s] (I)       --------------------------------------------------------
[05/07 15:22:59     63s] 
[05/07 15:22:59     63s] (I)       ID:0  Default:yes[05/07 15:22:59     63s] [NR-eGR] ============ Routing rule table ============
[05/07 15:22:59     63s] [NR-eGR] Rule id: 0 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0  Nets: 2288 
 Max Demand(H):1 Max Demand(V):1
[05/07 15:22:59     63s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:22:59     63s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:59     63s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:22:59     63s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:22:59     63s] [NR-eGR] ========================================
[05/07 15:22:59     63s] [NR-eGR] 
[05/07 15:22:59     63s] (I)       blocked tracks on layer2 : = 1645516 / 4104650 (40.09%)
[05/07 15:22:59     63s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:22:59     63s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:22:59     63s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:22:59     63s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:22:59     63s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:22:59     63s] (I)       After initializing earlyGlobalRoute syMemory usage = 1779.7 MB
[05/07 15:22:59     63s] (I)       Finished Loading and Dumping File ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Started Global Routing ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       ============= Initialization =============
[05/07 15:22:59     63s] (I)       totalPins=8059  totalGlobalPin=8056 (99.96%)
[05/07 15:22:59     63s] (I)       Started Build MST ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       Generate topology with single threads
[05/07 15:22:59     63s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     63s] (I)       total 2D Cap : 15664914 = (7709364 H, 7955550 V)
[05/07 15:22:59     63s] (I)       ============  Phase 1a Route ============
[05/07 15:22:59     63s] [NR-eGR] Layer group 1: route 2288 net(s) in layer range [2, 7]
[05/07 15:22:59     63s] (I)       Started Phase 1a ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:22:59     64s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Usage: 97004 = (56186 H, 40818 V) = (0.73% H, 0.51% V) = (1.517e+04um H, 1.102e+04um V)
[05/07 15:22:59     64s] (I)       
[05/07 15:22:59     64s] (I)       ============  Phase 1b Route ============
[05/07 15:22:59     64s] (I)       Started Phase 1b ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Usage: 97007 = (56189 H, 40818 V) = (0.73% H, 0.51% V) = (1.517e+04um H, 1.102e+04um V)
[05/07 15:22:59     64s] (I)       
[05/07 15:22:59     64s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.619189e+04um
[05/07 15:22:59     64s] (I)       ============  Phase 1c Route ============
[05/07 15:22:59     64s] (I)       Started Phase 1c ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Level2 Grid: 176 x 134
[05/07 15:22:59     64s] (I)       Started Two Level Routing ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Usage: 97007 = (56189 H, 40818 V) = (0.73% H, 0.51% V) = (1.517e+04um H, 1.102e+04um V)
[05/07 15:22:59     64s] (I)       
[05/07 15:22:59     64s] (I)       ============  Phase 1d Route ============
[05/07 15:22:59     64s] (I)       Usage: 97007 = (56189 H, 40818 V) = (0.73% H, 0.51% V) = (1.517e+04um H, 1.102e+04um V)
[05/07 15:22:59     64s] (I)       
[05/07 15:22:59     64s] (I)       ============  Phase 1e Route ============
[05/07 15:22:59     64s] (I)       Started Phase 1e ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Usage: 97007 = (56189 H, 40818 V) = (0.73% H, 0.51% V) = (1.517e+04um H, 1.102e+04um V)
[05/07 15:22:59     64s] (I)       
[05/07 15:22:59     64s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.619189e+04um
[05/07 15:22:59     64s] [NR-eGR] 
[05/07 15:22:59     64s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:22:59     64s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       ============  Phase 1l Route ============
[05/07 15:22:59     64s] (I)       
[05/07 15:22:59     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:22:59     64s] [NR-eGR]                        OverCon            
[05/07 15:22:59     64s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:22:59     64s] [NR-eGR]       Layer                (2)    OverCon 
[05/07 15:22:59     64s] [NR-eGR] ----------------------------------------------
[05/07 15:22:59     64s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:22:59     64s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 15:22:59     64s] [NR-eGR]      M3  (3)         4( 0.00%)   ( 0.00%) 
[05/07 15:22:59     64s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:22:59     64s] [NR-eGR]      M5  (5)         1( 0.00%)   ( 0.00%) 
[05/07 15:22:59     64s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:22:59     64s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:22:59     64s] [NR-eGR] ----------------------------------------------
[05/07 15:22:59     64s] [NR-eGR] Total                5( 0.00%)   ( 0.00%) 
[05/07 15:22:59     64s] [NR-eGR] 
[05/07 15:22:59     64s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.17 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:22:59     64s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:22:59     64s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:22:59     64s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 1779.7M
[05/07 15:22:59     64s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.370, REAL:0.419, MEM:1779.7M
[05/07 15:22:59     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:1779.7M
[05/07 15:22:59     64s] [hotspot] +------------+---------------+---------------+
[05/07 15:22:59     64s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:22:59     64s] [hotspot] +------------+---------------+---------------+
[05/07 15:22:59     64s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:22:59     64s] [hotspot] +------------+---------------+---------------+
[05/07 15:22:59     64s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:22:59     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:22:59     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.013, MEM:1779.7M
[05/07 15:22:59     64s] Skipped repairing congestion.
[05/07 15:22:59     64s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1779.7M
[05/07 15:22:59     64s] Starting Early Global Route wiring: mem = 1779.7M
[05/07 15:22:59     64s] (I)       ============= track Assignment ============
[05/07 15:22:59     64s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Started Greedy Track Assignment ( Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:22:59     64s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] (I)       Run Multi-thread track assignment
[05/07 15:22:59     64s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1779.67 MB )
[05/07 15:22:59     64s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:22:59     64s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7524
[05/07 15:22:59     64s] [NR-eGR]     M2  (2H) length: 6.087332e+03um, number of vias: 11697
[05/07 15:22:59     64s] [NR-eGR]     M3  (3V) length: 8.423654e+03um, number of vias: 899
[05/07 15:22:59     64s] [NR-eGR]     M4  (4H) length: 4.529420e+03um, number of vias: 552
[05/07 15:22:59     64s] [NR-eGR]     M5  (5V) length: 2.519583e+03um, number of vias: 314
[05/07 15:22:59     64s] [NR-eGR]     M6  (6H) length: 4.690456e+03um, number of vias: 32
[05/07 15:22:59     64s] [NR-eGR]     M7  (7V) length: 1.688210e+02um, number of vias: 0
[05/07 15:22:59     64s] [NR-eGR] Total length: 2.641927e+04um, number of vias: 21018
[05/07 15:22:59     64s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:22:59     64s] [NR-eGR] Total eGR-routed clock nets wire length: 1.039917e+03um 
[05/07 15:22:59     64s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:22:59     64s] Early Global Route wiring runtime: 0.10 seconds, mem = 1660.7M
[05/07 15:22:59     64s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.096, REAL:0.101, MEM:1660.7M
[05/07 15:22:59     64s] SKP cleared!
[05/07 15:22:59     64s] Clear Wl Manager.
[05/07 15:22:59     64s] Tdgp not successfully inited but do clear!
[05/07 15:22:59     64s] 0 delay mode for cte disabled.
[05/07 15:22:59     64s] Clear WL bound data that no need be kept to net call of ip
[05/07 15:22:59     64s] 
[05/07 15:22:59     64s] *** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:00.0)***
[05/07 15:22:59     64s] ***** Total cpu  0:0:29
[05/07 15:22:59     64s] ***** Total real time  0:0:30
[05/07 15:22:59     64s] **place_design ... cpu = 0: 0:29, real = 0: 0:30, mem = 1660.7M **
[05/07 15:22:59     64s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 15:23:00     64s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:00     64s] UM:*                                      final
[05/07 15:23:00     64s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1660.7M
[05/07 15:23:00     64s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1660.7M
[05/07 15:23:00     64s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1672.4M
[05/07 15:23:00     64s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1672.4M
[05/07 15:23:00     64s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.086, REAL:0.086, MEM:1672.4M
[05/07 15:23:00     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.091, REAL:0.092, MEM:1672.4M
[05/07 15:23:00     64s] 
[05/07 15:23:00     64s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1672.4M
[05/07 15:23:00     64s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1660.7M
[05/07 15:23:00     64s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:00     64s] UM:                                       place_design
[05/07 15:23:00     64s] VSMManager cleared!
[05/07 15:23:00     64s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1532.6M, totSessionCpu=0:01:05 **
[05/07 15:23:00     64s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/07 15:23:00     64s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/07 15:23:00     64s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/07 15:23:00     64s] Info: 1 threads available for lower-level modules during optimization.
[05/07 15:23:00     64s] GigaOpt running with 1 threads.
[05/07 15:23:00     64s] Enable maxLocalDensity for 7nm : 0.920
[05/07 15:23:00     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:1658.7M
[05/07 15:23:00     64s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:00     64s] All LLGs are deleted
[05/07 15:23:00     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1658.7M
[05/07 15:23:00     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1658.7M
[05/07 15:23:00     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1658.7M
[05/07 15:23:00     64s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1658.7M
[05/07 15:23:00     64s] Core basic site is asap7sc7p5t
[05/07 15:23:00     64s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:00     64s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:23:00     64s] SiteArray: use 12,296,192 bytes
[05/07 15:23:00     64s] SiteArray: current memory after site array memory allocation 1670.4M
[05/07 15:23:00     64s] SiteArray: FP blocked sites are writable
[05/07 15:23:00     64s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:23:00     64s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1670.4M
[05/07 15:23:00     64s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:23:00     64s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1670.4M
[05/07 15:23:00     64s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.088, REAL:0.088, MEM:1670.4M
[05/07 15:23:00     64s] OPERPROF:     Starting CMU at level 3, MEM:1670.4M
[05/07 15:23:00     64s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1670.4M
[05/07 15:23:00     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.105, REAL:0.106, MEM:1670.4M
[05/07 15:23:00     65s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1670.4MB).
[05/07 15:23:00     65s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.134, REAL:0.135, MEM:1670.4M
[05/07 15:23:00     65s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/07 15:23:00     65s] 	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:23:00     65s] 	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:23:00     65s] 	...
[05/07 15:23:00     65s] 	Reporting only the 20 first cells found...
[05/07 15:23:00     65s] .
[05/07 15:23:00     65s] LayerId::1 widthSet size::1
[05/07 15:23:00     65s] LayerId::2 widthSet size::1
[05/07 15:23:00     65s] LayerId::3 widthSet size::1
[05/07 15:23:00     65s] LayerId::4 widthSet size::1
[05/07 15:23:00     65s] LayerId::5 widthSet size::1
[05/07 15:23:00     65s] LayerId::6 widthSet size::1
[05/07 15:23:00     65s] LayerId::7 widthSet size::1
[05/07 15:23:00     65s] LayerId::8 widthSet size::1
[05/07 15:23:00     65s] LayerId::9 widthSet size::1
[05/07 15:23:00     65s] LayerId::10 widthSet size::1
[05/07 15:23:00     65s] Updating RC grid for preRoute extraction ...
[05/07 15:23:00     65s] Initializing multi-corner resistance tables ...
[05/07 15:23:00     65s] 
[05/07 15:23:00     65s] Creating Lib Analyzer ...
[05/07 15:23:00     65s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/07 15:23:00     65s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/07 15:23:00     65s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:23:00     65s] 
[05/07 15:23:02     66s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=1692.4M
[05/07 15:23:02     66s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=1692.4M
[05/07 15:23:02     66s] Creating Lib Analyzer, finished. 
[05/07 15:23:02     66s] #optDebug: fT-S <1 2 3 1 0>
[05/07 15:23:02     66s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/07 15:23:02     66s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/07 15:23:02     66s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1550.9M, totSessionCpu=0:01:07 **
[05/07 15:23:02     66s] *** opt_design -pre_cts ***
[05/07 15:23:02     66s] DRC Margin: user margin 0.0; extra margin 0.2
[05/07 15:23:02     66s] Setup Target Slack: user slack 0; extra slack 0.0
[05/07 15:23:02     66s] Hold Target Slack: user slack 0
[05/07 15:23:02     66s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/07 15:23:02     66s] Type 'man IMPOPT-3195' for more detail.
[05/07 15:23:02     66s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1692.4M
[05/07 15:23:02     66s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1692.4M
[05/07 15:23:02     66s] Deleting Cell Server ...
[05/07 15:23:02     66s] Deleting Lib Analyzer.
[05/07 15:23:02     66s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:23:02     66s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:02     67s] Summary for sequential cells identification: 
[05/07 15:23:02     67s]   Identified SBFF number: 68
[05/07 15:23:02     67s]   Identified MBFF number: 0
[05/07 15:23:02     67s]   Identified SB Latch number: 0
[05/07 15:23:02     67s]   Identified MB Latch number: 0
[05/07 15:23:02     67s]   Not identified SBFF number: 0
[05/07 15:23:02     67s]   Not identified MBFF number: 0
[05/07 15:23:02     67s]   Not identified SB Latch number: 0
[05/07 15:23:02     67s]   Not identified MB Latch number: 0
[05/07 15:23:02     67s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:02     67s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:02     67s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:02     67s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:02     67s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:02     67s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:02     67s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:02     67s]  Setting StdDelay to 2.60
[05/07 15:23:02     67s] Creating Cell Server, finished. 
[05/07 15:23:02     67s] 
[05/07 15:23:02     67s] Deleting Cell Server ...
[05/07 15:23:02     67s] 
[05/07 15:23:02     67s] Creating Lib Analyzer ...
[05/07 15:23:02     67s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:02     67s] Summary for sequential cells identification: 
[05/07 15:23:02     67s]   Identified SBFF number: 68
[05/07 15:23:02     67s]   Identified MBFF number: 0
[05/07 15:23:02     67s]   Identified SB Latch number: 0
[05/07 15:23:02     67s]   Identified MB Latch number: 0
[05/07 15:23:02     67s]   Not identified SBFF number: 0
[05/07 15:23:02     67s]   Not identified MBFF number: 0
[05/07 15:23:02     67s]   Not identified SB Latch number: 0
[05/07 15:23:02     67s]   Not identified MB Latch number: 0
[05/07 15:23:02     67s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:02     67s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:02     67s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:02     67s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:02     67s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:02     67s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:02     67s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:02     67s]  Setting StdDelay to 2.60
[05/07 15:23:02     67s] Creating Cell Server, finished. 
[05/07 15:23:02     67s] 
[05/07 15:23:02     67s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:23:02     67s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:23:02     67s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:23:02     67s] 
[05/07 15:23:03     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=1692.4M
[05/07 15:23:03     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=1692.4M
[05/07 15:23:03     67s] Creating Lib Analyzer, finished. 
[05/07 15:23:03     67s] All LLGs are deleted
[05/07 15:23:03     67s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1692.4M
[05/07 15:23:03     67s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1680.7M
[05/07 15:23:03     67s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1680.7M
[05/07 15:23:03     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1680.7M
[05/07 15:23:03     67s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Started Loading and Dumping File ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Reading DB...
[05/07 15:23:03     67s] (I)       Read data from FE... (mem=1680.7M)
[05/07 15:23:03     67s] (I)       Read nodes and places... (mem=1680.7M)
[05/07 15:23:03     67s] (I)       Number of ignored instance 0
[05/07 15:23:03     67s] (I)       Number of inbound cells 0
[05/07 15:23:03     67s] (I)       numMoveCells=2131, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/07 15:23:03     67s] (I)       Done Read nodes and places (cpu=0.004s, mem=1680.7M)
[05/07 15:23:03     67s] (I)       Read nets... (mem=1680.7M)
[05/07 15:23:03     67s] (I)       numNets=2288  ignoredNets=40
[05/07 15:23:03     67s] (I)       Done Read nets (cpu=0.003s, mem=1680.7M)
[05/07 15:23:03     67s] (I)       Read rows... (mem=1680.7M)
[05/07 15:23:03     67s] (I)       Done Read rows (cpu=0.000s, mem=1680.7M)
[05/07 15:23:03     67s] (I)       Identified Clock instances: Flop 432, Clock buffer/inverter 2, Gate 0, Logic 0
[05/07 15:23:03     67s] (I)       Read module constraints... (mem=1680.7M)
[05/07 15:23:03     67s] (I)       Done Read module constraints (cpu=0.000s, mem=1680.7M)
[05/07 15:23:03     67s] (I)       Done Read data from FE (cpu=0.008s, mem=1680.7M)
[05/07 15:23:03     67s] (I)       before initializing RouteDB syMemory usage = 1680.7 MB
[05/07 15:23:03     67s] (I)       Honor MSV route constraint: false
[05/07 15:23:03     67s] (I)       Maximum routing layer  : 7
[05/07 15:23:03     67s] (I)       Minimum routing layer  : 2
[05/07 15:23:03     67s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:03     67s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:03     67s] (I)       Tracks used by clock wire: 0
[05/07 15:23:03     67s] (I)       Reverse direction      : 
[05/07 15:23:03     67s] (I)       Honor partition pin guides: true
[05/07 15:23:03     67s] (I)       Route selected nets only: false
[05/07 15:23:03     67s] (I)       Route secondary PG pins: false
[05/07 15:23:03     67s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:03     67s] (I)       Buffering-aware routing: true
[05/07 15:23:03     67s] (I)       Spread congestion away from blockages: true
[05/07 15:23:03     67s] (I)       Overflow penalty cost  : 10
[05/07 15:23:03     67s] (I)       punchThroughDistance   : 1149.24
[05/07 15:23:03     67s] (I)       source-to-sink ratio   : 0.30
[05/07 15:23:03     67s] (I)       Apply function for special wires: true
[05/07 15:23:03     67s] (I)       Layer by layer blockage reading: true
[05/07 15:23:03     67s] (I)       Offset calculation fix : true
[05/07 15:23:03     67s] (I)       Route stripe layer range: 
[05/07 15:23:03     67s] (I)       Honor partition fences : 
[05/07 15:23:03     67s] (I)       Honor partition pin    : 
[05/07 15:23:03     67s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:03     67s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:03     67s] (I)       build grid graph
[05/07 15:23:03     67s] (I)       build grid graph start
[05/07 15:23:03     67s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:03     67s] [NR-eGR] M1 has no routable track
[05/07 15:23:03     67s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:03     67s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:03     67s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:03     67s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:03     67s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:03     67s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:03     67s] (I)       build grid graph end
[05/07 15:23:03     67s] (I)       ===========================================================================
[05/07 15:23:03     67s] (I)       == Report All Rule Vias ==
[05/07 15:23:03     67s] (I)       ===========================================================================
[05/07 15:23:03     67s] (I)        Via Rule : (Default)
[05/07 15:23:03     67s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:03     67s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:03     67s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:03     67s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:03     67s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:03     67s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:03     67s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:03     67s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:03     67s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:03     67s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:03     67s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:03     67s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:03     67s] (I)       ===========================================================================
[05/07 15:23:03     67s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:03     67s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:03     67s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:03     67s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:03     67s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:03     67s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:03     67s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:03     67s] [NR-eGR] Read 944 PG shapes
[05/07 15:23:03     67s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:03     67s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:03     67s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:03     67s] [NR-eGR] #PG Blockages       : 944
[05/07 15:23:03     67s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:03     67s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:03     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:03     67s] (I)       readDataFromPlaceDB
[05/07 15:23:03     67s] (I)       Read net information..
[05/07 15:23:03     67s] (I)       Read testcase time = 0.001 seconds
[05/07 15:23:03     67s] 
[05/07 15:23:03     67s] [NR-eGR] Read numTotalNets=2288  numIgnoredNets=0
[05/07 15:23:03     67s] (I)       early_global_route_priority property id does not exist.
[05/07 15:23:03     67s] (I)       Start initializing grid graph
[05/07 15:23:03     67s] (I)       End initializing grid graph
[05/07 15:23:03     67s] (I)       Model blockages into capacity
[05/07 15:23:03     67s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:03     67s] (I)       Started Modeling ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Started Modeling Layer 1 ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Started Modeling Layer 2 ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:03     67s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Started Modeling Layer 3 ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:03     67s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1680.68 MB )
[05/07 15:23:03     67s] (I)       Started Modeling Layer 4 ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:23:03     68s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Started Modeling Layer 5 ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:03     68s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Started Modeling Layer 6 ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:23:03     68s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Started Modeling Layer 7 ( Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:23:03     68s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1680.68 MB )
[05/07 15:23:03     68s] (I)       Number of ignored nets = 0
[05/07 15:23:03     68s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:03     68s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:23:03     68s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:03     68s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:03     68s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:03     68s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:03     68s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:03     68s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:03     68s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:03     68s] (I)       Constructing bin map
[05/07 15:23:03     68s] (I)       Initialize bin information with width=540 height=540
[05/07 15:23:03     68s] (I)       Done constructing bin map
[05/07 15:23:03     68s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:23:03     68s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1689.6 MB
[05/07 15:23:03     68s] (I)       Ndr track 0 does not exist
[05/07 15:23:03     68s] (I)       Layer1  viaCost=100.00
[05/07 15:23:03     68s] (I)       Layer2  viaCost=100.00
[05/07 15:23:03     68s] (I)       Layer3  viaCost=100.00
[05/07 15:23:03     68s] (I)       Layer4  viaCost=100.00
[05/07 15:23:03     68s] (I)       Layer5  viaCost=100.00
[05/07 15:23:03     68s] (I)       Layer6  viaCost=100.00
[05/07 15:23:03     68s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:03     68s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:03     68s] (I)       Core area           : (0, 0) - (236844, 180090)
[05/07 15:23:03     68s] (I)       Site width          :    54  (dbu)
[05/07 15:23:03     68s] (I)       Row height          :   270  (dbu)
[05/07 15:23:03     68s] (I)       GCell width         :   270  (dbu)
[05/07 15:23:03     68s] (I)       GCell height        :   270  (dbu)
[05/07 15:23:03     68s] (I)       Grid                :   878   668     7
[05/07 15:23:03     68s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:03     68s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:23:03     68s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:23:03     68s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:03     68s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:03     68s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:03     68s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:03     68s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:03     68s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:23:03     68s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:03     68s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:03     68s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:03     68s] (I)       --------------------------------------------------------
[05/07 15:23:03     68s] 
[05/07 15:23:03     68s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:03     68s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:03     68s] [NR-eGR] Rule id: 0  Nets: 2288 
[05/07 15:23:03     68s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:03     68s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:03     68s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:03     68s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:03     68s] [NR-eGR] ========================================
[05/07 15:23:03     68s] [NR-eGR] 
[05/07 15:23:03     68s] (I)       blocked tracks on layer2 : = 1645516 / 4104650 (40.09%)
[05/07 15:23:03     68s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:23:03     68s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:23:03     68s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:23:03     68s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:23:03     68s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:23:03     68s] (I)       After initializing earlyGlobalRoute syMemory usage = 1726.6 MB
[05/07 15:23:03     68s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.23 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Started Global Routing ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       ============= Initialization =============
[05/07 15:23:03     68s] (I)       totalPins=8059  totalGlobalPin=8056 (99.96%)
[05/07 15:23:03     68s] (I)       Started Build MST ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Generate topology with single threads
[05/07 15:23:03     68s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       total 2D Cap : 15664914 = (7709364 H, 7955550 V)
[05/07 15:23:03     68s] (I)       #blocked areas for congestion spreading : 60
[05/07 15:23:03     68s] (I)       ============  Phase 1a Route ============
[05/07 15:23:03     68s] [NR-eGR] Layer group 1: route 2288 net(s) in layer range [2, 7]
[05/07 15:23:03     68s] (I)       Started Phase 1a ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:03     68s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Usage: 97673 = (57117 H, 40556 V) = (0.74% H, 0.51% V) = (1.542e+04um H, 1.095e+04um V)
[05/07 15:23:03     68s] (I)       
[05/07 15:23:03     68s] (I)       ============  Phase 1b Route ============
[05/07 15:23:03     68s] (I)       Started Phase 1b ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Usage: 97676 = (57120 H, 40556 V) = (0.74% H, 0.51% V) = (1.542e+04um H, 1.095e+04um V)
[05/07 15:23:03     68s] (I)       
[05/07 15:23:03     68s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.637252e+04um
[05/07 15:23:03     68s] (I)       ============  Phase 1c Route ============
[05/07 15:23:03     68s] (I)       Started Phase 1c ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Level2 Grid: 176 x 134
[05/07 15:23:03     68s] (I)       Started Two Level Routing ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Usage: 97676 = (57120 H, 40556 V) = (0.74% H, 0.51% V) = (1.542e+04um H, 1.095e+04um V)
[05/07 15:23:03     68s] (I)       
[05/07 15:23:03     68s] (I)       ============  Phase 1d Route ============
[05/07 15:23:03     68s] (I)       Usage: 97676 = (57120 H, 40556 V) = (0.74% H, 0.51% V) = (1.542e+04um H, 1.095e+04um V)
[05/07 15:23:03     68s] (I)       
[05/07 15:23:03     68s] (I)       ============  Phase 1e Route ============
[05/07 15:23:03     68s] (I)       Started Phase 1e ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Usage: 97676 = (57120 H, 40556 V) = (0.74% H, 0.51% V) = (1.542e+04um H, 1.095e+04um V)
[05/07 15:23:03     68s] (I)       
[05/07 15:23:03     68s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.637252e+04um
[05/07 15:23:03     68s] [NR-eGR] 
[05/07 15:23:03     68s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:03     68s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:03     68s] (I)       ============  Phase 1l Route ============
[05/07 15:23:03     68s] (I)       
[05/07 15:23:03     68s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:03     68s] [NR-eGR]                        OverCon            
[05/07 15:23:03     68s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:23:03     68s] [NR-eGR]       Layer                (1)    OverCon 
[05/07 15:23:03     68s] [NR-eGR] ----------------------------------------------
[05/07 15:23:03     68s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:03     68s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:03     68s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:03     68s] [NR-eGR]      M4  (4)         1( 0.00%)   ( 0.00%) 
[05/07 15:23:03     68s] [NR-eGR]      M5  (5)         1( 0.00%)   ( 0.00%) 
[05/07 15:23:03     68s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:03     68s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:03     68s] [NR-eGR] ----------------------------------------------
[05/07 15:23:03     68s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/07 15:23:03     68s] [NR-eGR] 
[05/07 15:23:03     68s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.20 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:04     68s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:23:04     68s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:04     68s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:04     68s] (I)       ============= track Assignment ============
[05/07 15:23:04     68s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1726.56 MB )
[05/07 15:23:04     68s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:04     68s] (I)       Started Greedy Track Assignment ( Curr Mem: 1726.56 MB )
[05/07 15:23:04     68s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:23:04     68s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:04     68s] (I)       Run Multi-thread track assignment
[05/07 15:23:04     68s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1726.56 MB )
[05/07 15:23:04     68s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:04     68s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7524
[05/07 15:23:04     68s] [NR-eGR]     M2  (2H) length: 6.189152e+03um, number of vias: 11694
[05/07 15:23:04     68s] [NR-eGR]     M3  (3V) length: 8.467433e+03um, number of vias: 916
[05/07 15:23:04     68s] [NR-eGR]     M4  (4H) length: 4.630704e+03um, number of vias: 560
[05/07 15:23:04     68s] [NR-eGR]     M5  (5V) length: 2.407792e+03um, number of vias: 316
[05/07 15:23:04     68s] [NR-eGR]     M6  (6H) length: 4.734824e+03um, number of vias: 30
[05/07 15:23:04     68s] [NR-eGR]     M7  (7V) length: 1.687570e+02um, number of vias: 0
[05/07 15:23:04     68s] [NR-eGR] Total length: 2.659866e+04um, number of vias: 21040
[05/07 15:23:04     68s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:04     68s] [NR-eGR] Total eGR-routed clock nets wire length: 1.056327e+03um 
[05/07 15:23:04     68s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:04     68s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.57 sec, Curr Mem: 1689.56 MB )
[05/07 15:23:04     68s] Extraction called for design 'MSDAP' of instances=6559 and nets=2822 using extraction engine 'pre_route' .
[05/07 15:23:04     68s] pre_route RC Extraction called for design MSDAP.
[05/07 15:23:04     68s] RC Extraction called in multi-corner(2) mode.
[05/07 15:23:04     68s] RCMode: PreRoute
[05/07 15:23:04     68s]       RC Corner Indexes            0       1   
[05/07 15:23:04     68s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 15:23:04     68s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:04     68s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:04     68s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:04     68s] Shrink Factor                : 1.00000
[05/07 15:23:04     68s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 15:23:04     68s] Using Quantus QRC technology file ...
[05/07 15:23:04     68s] LayerId::1 widthSet size::1
[05/07 15:23:04     68s] LayerId::2 widthSet size::1
[05/07 15:23:04     68s] LayerId::3 widthSet size::1
[05/07 15:23:04     68s] LayerId::4 widthSet size::1
[05/07 15:23:04     68s] LayerId::5 widthSet size::1
[05/07 15:23:04     68s] LayerId::6 widthSet size::1
[05/07 15:23:04     68s] LayerId::7 widthSet size::1
[05/07 15:23:04     68s] LayerId::8 widthSet size::1
[05/07 15:23:04     68s] LayerId::9 widthSet size::1
[05/07 15:23:04     68s] LayerId::10 widthSet size::1
[05/07 15:23:04     68s] Updating RC grid for preRoute extraction ...
[05/07 15:23:04     68s] Initializing multi-corner resistance tables ...
[05/07 15:23:04     68s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1681.559M)
[05/07 15:23:04     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1681.6M
[05/07 15:23:04     68s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1681.6M
[05/07 15:23:04     68s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1693.3M
[05/07 15:23:04     68s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1693.3M
[05/07 15:23:04     68s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.084, REAL:0.084, MEM:1693.3M
[05/07 15:23:04     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.101, REAL:0.101, MEM:1693.3M
[05/07 15:23:04     68s] Starting delay calculation for Setup views
[05/07 15:23:04     68s] #################################################################################
[05/07 15:23:04     68s] # Design Stage: PreRoute
[05/07 15:23:04     68s] # Design Name: MSDAP
[05/07 15:23:04     68s] # Design Mode: 7nm
[05/07 15:23:04     68s] # Analysis Mode: MMMC OCV 
[05/07 15:23:04     68s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:23:04     68s] # Signoff Settings: SI Off 
[05/07 15:23:04     68s] #################################################################################
[05/07 15:23:04     68s] Calculate early delays in OCV mode...
[05/07 15:23:04     68s] Calculate late delays in OCV mode...
[05/07 15:23:04     68s] Topological Sorting (REAL = 0:00:00.0, MEM = 1710.8M, InitMEM = 1710.8M)
[05/07 15:23:04     68s] Start delay calculation (fullDC) (1 T). (MEM=1710.84)
[05/07 15:23:04     68s] End AAE Lib Interpolated Model. (MEM=1735.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:04     69s] First Iteration Infinite Tw... 
[05/07 15:23:05     69s] Total number of fetched objects 2367
[05/07 15:23:05     69s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:23:05     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:05     69s] End delay calculation. (MEM=1819.57 CPU=0:00:00.3 REAL=0:00:01.0)
[05/07 15:23:05     69s] End delay calculation (fullDC). (MEM=1819.57 CPU=0:00:00.9 REAL=0:00:01.0)
[05/07 15:23:05     69s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1819.6M) ***
[05/07 15:23:05     69s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:10 mem=1811.6M)
[05/07 15:23:05     69s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[05/07 15:23:05     69s] 
[05/07 15:23:05     69s] ------------------------------------------------------------
[05/07 15:23:05     69s]              Initial Summary                             
[05/07 15:23:05     69s] ------------------------------------------------------------
[05/07 15:23:05     69s] 
[05/07 15:23:05     69s] Setup views included:
[05/07 15:23:05     69s]  PVT_0P63V_100C.setup_view 
[05/07 15:23:05     69s] 
[05/07 15:23:05     69s] +--------------------+---------+
[05/07 15:23:05     69s] |     Setup mode     |   all   |
[05/07 15:23:05     69s] +--------------------+---------+
[05/07 15:23:05     69s] |           WNS (ns):| 15.573  |
[05/07 15:23:05     69s] |           TNS (ns):|  0.000  |
[05/07 15:23:05     69s] |    Violating Paths:|    0    |
[05/07 15:23:05     69s] |          All Paths:|   490   |
[05/07 15:23:05     69s] +--------------------+---------+
[05/07 15:23:05     69s] 
[05/07 15:23:05     69s] +----------------+-------------------------------+------------------+
[05/07 15:23:05     69s] |                |              Real             |       Total      |
[05/07 15:23:05     69s] |    DRVs        +------------------+------------+------------------|
[05/07 15:23:05     69s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:23:05     69s] +----------------+------------------+------------+------------------+
[05/07 15:23:05     69s] |   max_cap      |     18 (18)      |   -0.048   |     18 (18)      |
[05/07 15:23:05     69s] |   max_tran     |     84 (526)     |   -2.584   |     89 (544)     |
[05/07 15:23:05     69s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:23:05     69s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:23:05     69s] +----------------+------------------+------------+------------------+
[05/07 15:23:05     69s] 
[05/07 15:23:05     69s] Density: 1.212%
[05/07 15:23:05     69s] ------------------------------------------------------------
[05/07 15:23:05     69s] **opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 1467.8M, totSessionCpu=0:01:10 **
[05/07 15:23:05     69s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/07 15:23:05     69s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:23:05     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1766.6M
[05/07 15:23:05     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1766.6M
[05/07 15:23:05     69s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:05     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1766.6M
[05/07 15:23:05     69s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:05     69s] OPERPROF:     Starting CMU at level 3, MEM:1766.6M
[05/07 15:23:05     69s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1766.6M
[05/07 15:23:05     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.087, REAL:0.088, MEM:1766.6M
[05/07 15:23:05     69s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1766.6MB).
[05/07 15:23:05     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.118, REAL:0.119, MEM:1766.6M
[05/07 15:23:05     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1766.6M
[05/07 15:23:05     69s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:23:05     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1766.6M
[05/07 15:23:05     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:1766.6M
[05/07 15:23:05     69s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:05     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1766.6M
[05/07 15:23:05     70s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:05     70s] OPERPROF:     Starting CMU at level 3, MEM:1766.6M
[05/07 15:23:05     70s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1766.6M
[05/07 15:23:05     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.081, REAL:0.082, MEM:1766.6M
[05/07 15:23:05     70s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1766.6MB).
[05/07 15:23:05     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.111, MEM:1766.6M
[05/07 15:23:05     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=1766.6M
[05/07 15:23:05     70s] *** Starting optimizing excluded clock nets MEM= 1766.6M) ***
[05/07 15:23:05     70s] *info: No excluded clock nets to be optimized.
[05/07 15:23:05     70s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1766.6M) ***
[05/07 15:23:05     70s] The useful skew maximum allowed delay is: 0.3
[05/07 15:23:05     70s] Deleting Cell Server ...
[05/07 15:23:05     70s] Deleting Lib Analyzer.
[05/07 15:23:05     70s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:23:05     70s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:05     70s] Summary for sequential cells identification: 
[05/07 15:23:05     70s]   Identified SBFF number: 68
[05/07 15:23:05     70s]   Identified MBFF number: 0
[05/07 15:23:05     70s]   Identified SB Latch number: 0
[05/07 15:23:05     70s]   Identified MB Latch number: 0
[05/07 15:23:05     70s]   Not identified SBFF number: 0
[05/07 15:23:05     70s]   Not identified MBFF number: 0
[05/07 15:23:05     70s]   Not identified SB Latch number: 0
[05/07 15:23:05     70s]   Not identified MB Latch number: 0
[05/07 15:23:05     70s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:05     70s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:05     70s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:05     70s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:05     70s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:05     70s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:05     70s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:05     70s]  Setting StdDelay to 2.60
[05/07 15:23:05     70s] Creating Cell Server, finished. 
[05/07 15:23:05     70s] 
[05/07 15:23:06     70s] Deleting Cell Server ...
[05/07 15:23:06     70s] Info: 4 clock nets excluded from IPO operation.
[05/07 15:23:06     70s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=1766.6M
[05/07 15:23:06     70s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=1766.6M
[05/07 15:23:06     70s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:06     70s] Summary for sequential cells identification: 
[05/07 15:23:06     70s]   Identified SBFF number: 68
[05/07 15:23:06     70s]   Identified MBFF number: 0
[05/07 15:23:06     70s]   Identified SB Latch number: 0
[05/07 15:23:06     70s]   Identified MB Latch number: 0
[05/07 15:23:06     70s]   Not identified SBFF number: 0
[05/07 15:23:06     70s]   Not identified MBFF number: 0
[05/07 15:23:06     70s]   Not identified SB Latch number: 0
[05/07 15:23:06     70s]   Not identified MB Latch number: 0
[05/07 15:23:06     70s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:06     70s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:06     70s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:06     70s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:06     70s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:06     70s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:06     70s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:06     70s]  Setting StdDelay to 2.60
[05/07 15:23:06     70s] Creating Cell Server, finished. 
[05/07 15:23:06     70s] 
[05/07 15:23:06     70s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.4/0:01:28.3 (0.8), mem = 1766.6M
[05/07 15:23:06     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.1
[05/07 15:23:06     70s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:23:06     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=1774.6M
[05/07 15:23:06     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1774.6M
[05/07 15:23:06     70s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:06     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1774.6M
[05/07 15:23:06     70s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:06     70s] OPERPROF:     Starting CMU at level 3, MEM:1774.6M
[05/07 15:23:06     70s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1774.6M
[05/07 15:23:06     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.083, REAL:0.084, MEM:1774.6M
[05/07 15:23:06     70s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1774.6MB).
[05/07 15:23:06     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.113, MEM:1774.6M
[05/07 15:23:06     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=1774.6M
[05/07 15:23:06     70s] 
[05/07 15:23:06     70s] Footprint cell information for calculating maxBufDist
[05/07 15:23:06     70s] *info: There are 19 candidate Buffer cells
[05/07 15:23:06     70s] *info: There are 20 candidate Inverter cells
[05/07 15:23:06     70s] 
[05/07 15:23:06     71s] 
[05/07 15:23:06     71s] Creating Lib Analyzer ...
[05/07 15:23:06     71s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:23:06     71s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:23:06     71s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:23:06     71s] 
[05/07 15:23:07     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=1883.9M
[05/07 15:23:07     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=1883.9M
[05/07 15:23:07     71s] Creating Lib Analyzer, finished. 
[05/07 15:23:07     71s] 
[05/07 15:23:07     71s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/07 15:23:08     72s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1903.0M
[05/07 15:23:08     72s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1903.0M
[05/07 15:23:08     72s] 
[05/07 15:23:08     72s] Netlist preparation processing... 
[05/07 15:23:08     72s] Removed 0 instance
[05/07 15:23:08     72s] *info: Marking 0 isolation instances dont touch
[05/07 15:23:08     72s] *info: Marking 0 level shifter instances dont touch
[05/07 15:23:08     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.1
[05/07 15:23:08     72s] *** AreaOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:01:12.6/0:01:30.6 (0.8), mem = 1883.9M
[05/07 15:23:08     72s] Deleting Cell Server ...
[05/07 15:23:08     72s] Deleting Lib Analyzer.
[05/07 15:23:08     72s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:23:08     72s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:08     72s] Summary for sequential cells identification: 
[05/07 15:23:08     72s]   Identified SBFF number: 68
[05/07 15:23:08     72s]   Identified MBFF number: 0
[05/07 15:23:08     72s]   Identified SB Latch number: 0
[05/07 15:23:08     72s]   Identified MB Latch number: 0
[05/07 15:23:08     72s]   Not identified SBFF number: 0
[05/07 15:23:08     72s]   Not identified MBFF number: 0
[05/07 15:23:08     72s]   Not identified SB Latch number: 0
[05/07 15:23:08     72s]   Not identified MB Latch number: 0
[05/07 15:23:08     72s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:08     72s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:08     72s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:08     72s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:08     72s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:08     72s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:08     72s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:08     72s]  Setting StdDelay to 2.60
[05/07 15:23:08     72s] Creating Cell Server, finished. 
[05/07 15:23:08     72s] 
[05/07 15:23:08     72s] Deleting Cell Server ...
[05/07 15:23:08     72s] Begin: GigaOpt high fanout net optimization
[05/07 15:23:08     72s] GigaOpt HFN: use maxLocalDensity 1.2
[05/07 15:23:08     72s] GigaOpt HFN: use maxLocalDensity 1.2
[05/07 15:23:08     72s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 15:23:08     72s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 15:23:08     72s] Info: 4 clock nets excluded from IPO operation.
[05/07 15:23:08     72s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:12.8/0:01:30.8 (0.8), mem = 1827.9M
[05/07 15:23:08     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.2
[05/07 15:23:08     72s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:23:08     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=1827.9M
[05/07 15:23:08     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:1827.9M
[05/07 15:23:08     72s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:08     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1827.9M
[05/07 15:23:08     72s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:08     72s] OPERPROF:     Starting CMU at level 3, MEM:1827.9M
[05/07 15:23:08     72s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1827.9M
[05/07 15:23:08     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.083, REAL:0.084, MEM:1827.9M
[05/07 15:23:08     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1827.9MB).
[05/07 15:23:08     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.114, MEM:1827.9M
[05/07 15:23:08     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=1827.9M
[05/07 15:23:08     73s] 
[05/07 15:23:08     73s] Creating Lib Analyzer ...
[05/07 15:23:08     73s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:08     73s] Summary for sequential cells identification: 
[05/07 15:23:08     73s]   Identified SBFF number: 68
[05/07 15:23:08     73s]   Identified MBFF number: 0
[05/07 15:23:08     73s]   Identified SB Latch number: 0
[05/07 15:23:08     73s]   Identified MB Latch number: 0
[05/07 15:23:08     73s]   Not identified SBFF number: 0
[05/07 15:23:08     73s]   Not identified MBFF number: 0
[05/07 15:23:08     73s]   Not identified SB Latch number: 0
[05/07 15:23:08     73s]   Not identified MB Latch number: 0
[05/07 15:23:08     73s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:08     73s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:08     73s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:08     73s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:08     73s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:08     73s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:08     73s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:08     73s]  Setting StdDelay to 2.60
[05/07 15:23:08     73s] Creating Cell Server, finished. 
[05/07 15:23:08     73s] 
[05/07 15:23:08     73s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:23:08     73s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:23:08     73s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:23:08     73s] 
[05/07 15:23:09     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:14 mem=1827.9M
[05/07 15:23:09     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:14 mem=1827.9M
[05/07 15:23:09     73s] Creating Lib Analyzer, finished. 
[05/07 15:23:09     73s] 
[05/07 15:23:09     73s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/07 15:23:11     75s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:23:11     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.2
[05/07 15:23:11     75s] *** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:01:15.7/0:01:33.7 (0.8), mem = 1827.9M
[05/07 15:23:11     75s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/07 15:23:11     75s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/07 15:23:11     75s] End: GigaOpt high fanout net optimization
[05/07 15:23:11     75s] Begin: GigaOpt DRV Optimization
[05/07 15:23:11     75s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 15:23:11     75s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 15:23:11     75s] Info: 4 clock nets excluded from IPO operation.
[05/07 15:23:11     75s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:15.7/0:01:33.7 (0.8), mem = 1827.9M
[05/07 15:23:11     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.3
[05/07 15:23:11     75s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:23:11     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:16 mem=1827.9M
[05/07 15:23:11     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:1827.9M
[05/07 15:23:11     75s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:11     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1827.9M
[05/07 15:23:11     75s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:11     75s] OPERPROF:     Starting CMU at level 3, MEM:1827.9M
[05/07 15:23:11     75s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1827.9M
[05/07 15:23:11     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.083, REAL:0.085, MEM:1827.9M
[05/07 15:23:11     75s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1827.9MB).
[05/07 15:23:11     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.114, MEM:1827.9M
[05/07 15:23:11     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:16 mem=1827.9M
[05/07 15:23:11     75s] 
[05/07 15:23:11     75s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/07 15:23:13     77s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1847.0M
[05/07 15:23:13     77s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1847.0M
[05/07 15:23:13     77s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:23:13     77s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 15:23:13     77s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:23:13     77s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 15:23:13     77s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:23:13     77s] Info: violation cost 1967.198364 (cap = 26.608194, tran = 1940.590210, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:23:13     77s] |   117|   771|    -2.65|    19|    19|    -0.06|     0|     0|     0|     0|    15.57|     0.00|       0|       0|       0|   1.21|          |         |
[05/07 15:23:14     78s] Info: violation cost 0.646875 (cap = 0.000000, tran = 0.646875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:23:14     78s] |    16|    25|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    15.58|     0.00|      95|       0|      21|   1.25| 0:00:01.0|  1900.8M|
[05/07 15:23:14     78s] Info: violation cost 0.277734 (cap = 0.000000, tran = 0.277734, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:23:14     78s] |     8|    12|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] ###############################################################################
[05/07 15:23:14     78s] #
[05/07 15:23:14     78s] #  Large fanout net report:  
    15.58|     0.00|       0|       0|       8|   1.25| 0:00:00.0|  1900.8M|
[05/07 15:23:14     78s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:23:14     78s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/07 15:23:14     78s] #     - current density: 1.25
[05/07 15:23:14     78s] #
[05/07 15:23:14     78s] #  List of high fanout nets:
[05/07 15:23:14     78s] #
[05/07 15:23:14     78s] ###############################################################################
[05/07 15:23:14     78s] **** Begin NDR-Layer Usage Statistics ****
[05/07 15:23:14     78s] Layer 4 has 72 constrained nets 
[05/07 15:23:14     78s] **** End NDR-Layer Usage Statistics ****
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] =======================================================================
[05/07 15:23:14     78s]                 Reasons for remaining drv violations
[05/07 15:23:14     78s] =======================================================================
[05/07 15:23:14     78s] *info: Total 8 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1900.8M) ***
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.3
[05/07 15:23:14     78s] *** DrvOpt [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:18.4/0:01:36.4 (0.8), mem = 1881.7M
[05/07 15:23:14     78s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
[05/07 15:23:14     78s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
[05/07 15:23:14     78s] End: GigaOpt DRV Optimization
[05/07 15:23:14     78s] **opt_design ... cpu = 0:00:14, real = 0:00:14, mem = 1647.0M, totSessionCpu=0:01:18 **
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] Active setup views:
[05/07 15:23:14     78s]  PVT_0P63V_100C.setup_view
[05/07 15:23:14     78s]   Dominating endpoints: 0
[05/07 15:23:14     78s]   Dominating TNS: -0.000
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] Deleting Cell Server ...
[05/07 15:23:14     78s] Deleting Lib Analyzer.
[05/07 15:23:14     78s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:23:14     78s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:14     78s] Summary for sequential cells identification: 
[05/07 15:23:14     78s]   Identified SBFF number: 68
[05/07 15:23:14     78s]   Identified MBFF number: 0
[05/07 15:23:14     78s]   Identified SB Latch number: 0
[05/07 15:23:14     78s]   Identified MB Latch number: 0
[05/07 15:23:14     78s]   Not identified SBFF number: 0
[05/07 15:23:14     78s]   Not identified MBFF number: 0
[05/07 15:23:14     78s]   Not identified SB Latch number: 0
[05/07 15:23:14     78s]   Not identified MB Latch number: 0
[05/07 15:23:14     78s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:14     78s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:14     78s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:14     78s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:14     78s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:14     78s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:14     78s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:14     78s]  Setting StdDelay to 2.60
[05/07 15:23:14     78s] Creating Cell Server, finished. 
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] Deleting Cell Server ...
[05/07 15:23:14     78s] Begin: GigaOpt Global Optimization
[05/07 15:23:14     78s] *info: use new DP (enabled)
[05/07 15:23:14     78s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/07 15:23:14     78s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/07 15:23:14     78s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/07 15:23:14     78s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/07 15:23:14     78s] Info: 4 clock nets excluded from IPO operation.
[05/07 15:23:14     78s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:18.6/0:01:36.5 (0.8), mem = 1837.7M
[05/07 15:23:14     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.4
[05/07 15:23:14     78s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:23:14     78s] ### Creating PhyDesignMc. totSessionCpu=0:01:19 mem=1837.7M
[05/07 15:23:14     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:1837.7M
[05/07 15:23:14     78s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:14     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1837.7M
[05/07 15:23:14     78s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:14     78s] OPERPROF:     Starting CMU at level 3, MEM:1837.7M
[05/07 15:23:14     78s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1837.7M
[05/07 15:23:14     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.084, REAL:0.085, MEM:1837.7M
[05/07 15:23:14     78s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1837.7MB).
[05/07 15:23:14     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.115, MEM:1837.7M
[05/07 15:23:14     78s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:19 mem=1837.7M
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] Creating Lib Analyzer ...
[05/07 15:23:14     78s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:14     78s] Summary for sequential cells identification: 
[05/07 15:23:14     78s]   Identified SBFF number: 68
[05/07 15:23:14     78s]   Identified MBFF number: 0
[05/07 15:23:14     78s]   Identified SB Latch number: 0
[05/07 15:23:14     78s]   Identified MB Latch number: 0
[05/07 15:23:14     78s]   Not identified SBFF number: 0
[05/07 15:23:14     78s]   Not identified MBFF number: 0
[05/07 15:23:14     78s]   Not identified SB Latch number: 0
[05/07 15:23:14     78s]   Not identified MB Latch number: 0
[05/07 15:23:14     78s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:14     78s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:14     78s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:14     78s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:14     78s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:14     78s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:14     78s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:14     78s]  Setting StdDelay to 2.60
[05/07 15:23:14     78s] Creating Cell Server, finished. 
[05/07 15:23:14     78s] 
[05/07 15:23:14     78s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:23:14     78s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:23:14     78s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:23:14     78s] 
[05/07 15:23:15     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:20 mem=1837.7M
[05/07 15:23:15     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:20 mem=1837.7M
[05/07 15:23:15     79s] Creating Lib Analyzer, finished. 
[05/07 15:23:15     79s] 
[05/07 15:23:15     79s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/07 15:23:18     83s] *info: 4 clock nets excluded
[05/07 15:23:18     83s] *info: 2 special nets excluded.
[05/07 15:23:18     83s] *info: 494 no-driver nets excluded.
[05/07 15:23:20     84s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1856.8M
[05/07 15:23:20     84s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1856.8M
[05/07 15:23:20     84s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/07 15:23:20     84s] +--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
[05/07 15:23:20     84s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                  End Point                  |
[05/07 15:23:20     84s] +--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
[05/07 15:23:20     84s] |   0.000|   0.000|     1.25%|   0:00:00.0| 1872.8M|PVT_0P63V_100C.setup_view|       NA| NA                                          |
[05/07 15:23:20     84s] +--------+--------+----------+------------+--------+-------------------------+---------+---------------------------------------------+
[05/07 15:23:20     84s] 
[05/07 15:23:20     84s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1872.8M) ***
[05/07 15:23:20     84s] 
[05/07 15:23:20     84s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1872.8M) ***
[05/07 15:23:20     84s] **** Begin NDR-Layer Usage Statistics ****
[05/07 15:23:20     84s] Layer 4 has 72 constrained nets 
[05/07 15:23:20     84s] **** End NDR-Layer Usage Statistics ****
[05/07 15:23:20     84s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/07 15:23:20     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.4
[05/07 15:23:20     84s] *** SetupOpt [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:01:24.6/0:01:42.6 (0.8), mem = 1837.7M
[05/07 15:23:20     84s] Global Opt: restore maxLocalDensity to 0.92
[05/07 15:23:20     84s] Global Opt: restore maxLocalDensity to 0.92
[05/07 15:23:20     84s] End: GigaOpt Global Optimization
[05/07 15:23:20     84s] *** Timing Is met
[05/07 15:23:20     84s] *** Check timing (0:00:00.0)
[05/07 15:23:20     84s] Deleting Cell Server ...
[05/07 15:23:20     84s] Deleting Lib Analyzer.
[05/07 15:23:20     84s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:23:20     84s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:20     84s] Summary for sequential cells identification: 
[05/07 15:23:20     84s]   Identified SBFF number: 68
[05/07 15:23:20     84s]   Identified MBFF number: 0
[05/07 15:23:20     84s]   Identified SB Latch number: 0
[05/07 15:23:20     84s]   Identified MB Latch number: 0
[05/07 15:23:20     84s]   Not identified SBFF number: 0
[05/07 15:23:20     84s]   Not identified MBFF number: 0
[05/07 15:23:20     84s]   Not identified SB Latch number: 0
[05/07 15:23:20     84s]   Not identified MB Latch number: 0
[05/07 15:23:20     84s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:20     84s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:20     84s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:20     84s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:20     84s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:20     84s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:20     84s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:20     84s]  Setting StdDelay to 2.60
[05/07 15:23:20     84s] Creating Cell Server, finished. 
[05/07 15:23:20     84s] 
[05/07 15:23:20     84s] Deleting Cell Server ...
[05/07 15:23:20     84s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/07 15:23:20     84s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/07 15:23:20     84s] Info: 4 clock nets excluded from IPO operation.
[05/07 15:23:20     84s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=1835.7M
[05/07 15:23:20     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=1835.7M
[05/07 15:23:20     84s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:20     84s] Summary for sequential cells identification: 
[05/07 15:23:20     84s]   Identified SBFF number: 68
[05/07 15:23:20     84s]   Identified MBFF number: 0
[05/07 15:23:20     84s]   Identified SB Latch number: 0
[05/07 15:23:20     84s]   Identified MB Latch number: 0
[05/07 15:23:20     84s]   Not identified SBFF number: 0
[05/07 15:23:20     84s]   Not identified MBFF number: 0
[05/07 15:23:20     84s]   Not identified SB Latch number: 0
[05/07 15:23:20     84s]   Not identified MB Latch number: 0
[05/07 15:23:20     84s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:20     84s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:20     84s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:20     84s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:20     84s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:20     84s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:20     84s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:20     84s]  Setting StdDelay to 2.60
[05/07 15:23:20     84s] Creating Cell Server, finished. 
[05/07 15:23:20     84s] 
[05/07 15:23:20     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1835.7M
[05/07 15:23:20     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.088, REAL:0.089, MEM:1835.7M
[05/07 15:23:20     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1831.7M
[05/07 15:23:20     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.086, REAL:0.086, MEM:1831.7M
[05/07 15:23:20     85s] **INFO: Flow update: Design is easy to close.
[05/07 15:23:20     85s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/07 15:23:20     85s] User Input Parameters:
[05/07 15:23:20     85s] 
[05/07 15:23:20     85s] *** Start incrementalPlace ***
[05/07 15:23:20     85s] - Congestion Driven    : On
[05/07 15:23:20     85s] - Timing Driven        : On
[05/07 15:23:20     85s] - Area-Violation Based : On
[05/07 15:23:20     85s] - Start Rollback Level : -5
[05/07 15:23:20     85s] - Legalized            : On
[05/07 15:23:20     85s] - Window Based         : Off
[05/07 15:23:20     85s] - eDen incr mode       : Off
[05/07 15:23:20     85s] 
[05/07 15:23:20     85s] no activity file in design. spp won't run.
[05/07 15:23:20     85s] Effort level <high> specified for reg2reg path_group
[05/07 15:23:21     85s] Collecting buffer chain nets ...
[05/07 15:23:21     85s] No Views given, use default active views for adaptive view pruning
[05/07 15:23:21     85s] SKP will enable view:
[05/07 15:23:21     85s]   PVT_0P63V_100C.setup_view
[05/07 15:23:21     85s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1833.7M
[05/07 15:23:21     85s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1833.7M
[05/07 15:23:21     85s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1833.7M
[05/07 15:23:21     85s] Starting Early Global Route congestion estimation: mem = 1833.7M
[05/07 15:23:21     85s] (I)       Started Loading and Dumping File ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Reading DB...
[05/07 15:23:21     85s] (I)       Read data from FE... (mem=1833.7M)
[05/07 15:23:21     85s] (I)       Read nodes and places... (mem=1833.7M)
[05/07 15:23:21     85s] (I)       Done Read nodes and places (cpu=0.004s, mem=1833.7M)
[05/07 15:23:21     85s] (I)       Read nets... (mem=1833.7M)
[05/07 15:23:21     85s] (I)       Done Read nets (cpu=0.004s, mem=1833.7M)
[05/07 15:23:21     85s] (I)       Done Read data from FE (cpu=0.008s, mem=1833.7M)
[05/07 15:23:21     85s] (I)       before initializing RouteDB syMemory usage = 1833.7 MB
[05/07 15:23:21     85s] (I)       Honor MSV route constraint: false
[05/07 15:23:21     85s] (I)       Maximum routing layer  : 7
[05/07 15:23:21     85s] (I)       Minimum routing layer  : 2
[05/07 15:23:21     85s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:21     85s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:21     85s] (I)       Tracks used by clock wire: 0
[05/07 15:23:21     85s] (I)       Reverse direction      : 
[05/07 15:23:21     85s] (I)       Honor partition pin guides: true
[05/07 15:23:21     85s] (I)       Route selected nets only: false
[05/07 15:23:21     85s] (I)       Route secondary PG pins: false
[05/07 15:23:21     85s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:21     85s] (I)       Apply function for special wires: true
[05/07 15:23:21     85s] (I)       Layer by layer blockage reading: true
[05/07 15:23:21     85s] (I)       Offset calculation fix : true
[05/07 15:23:21     85s] (I)       Route stripe layer range: 
[05/07 15:23:21     85s] (I)       Honor partition fences : 
[05/07 15:23:21     85s] (I)       Honor partition pin    : 
[05/07 15:23:21     85s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:21     85s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:21     85s] (I)       build grid graph
[05/07 15:23:21     85s] (I)       build grid graph start
[05/07 15:23:21     85s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:21     85s] [NR-eGR] M1 has no routable track
[05/07 15:23:21     85s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:21     85s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:21     85s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:21     85s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:21     85s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:21     85s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:21     85s] (I)       build grid graph end
[05/07 15:23:21     85s] (I)       ===========================================================================
[05/07 15:23:21     85s] (I)       == Report All Rule Vias ==
[05/07 15:23:21     85s] (I)       ===========================================================================
[05/07 15:23:21     85s] (I)        Via Rule : (Default)
[05/07 15:23:21     85s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:21     85s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:21     85s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:21     85s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:21     85s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:21     85s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:21     85s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:21     85s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:21     85s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:21     85s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:21     85s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:21     85s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:21     85s] (I)       ===========================================================================
[05/07 15:23:21     85s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:21     85s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:21     85s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:21     85s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:21     85s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:21     85s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:21     85s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:21     85s] [NR-eGR] Read 944 PG shapes
[05/07 15:23:21     85s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:21     85s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:21     85s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:21     85s] [NR-eGR] #PG Blockages       : 944
[05/07 15:23:21     85s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:21     85s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:21     85s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:21     85s] (I)       readDataFromPlaceDB
[05/07 15:23:21     85s] (I)       Read net information..
[05/07 15:23:21     85s] (I)       Read testcase time = 0.001 seconds
[05/07 15:23:21     85s] 
[05/07 15:23:21     85s] [NR-eGR] Read numTotalNets=2383  numIgnoredNets=0
[05/07 15:23:21     85s] (I)       early_global_route_priority property id does not exist.
[05/07 15:23:21     85s] (I)       Start initializing grid graph
[05/07 15:23:21     85s] (I)       End initializing grid graph
[05/07 15:23:21     85s] (I)       Model blockages into capacity
[05/07 15:23:21     85s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:21     85s] (I)       Started Modeling ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Started Modeling Layer 1 ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Started Modeling Layer 2 ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:21     85s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Started Modeling Layer 3 ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:21     85s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Started Modeling Layer 4 ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:23:21     85s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Started Modeling Layer 5 ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:21     85s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Started Modeling Layer 6 ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:23:21     85s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Started Modeling Layer 7 ( Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:23:21     85s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1833.71 MB )
[05/07 15:23:21     85s] (I)       Number of ignored nets = 0
[05/07 15:23:21     85s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:21     85s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:23:21     85s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:21     85s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:21     85s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:21     85s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:21     85s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:21     85s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:21     85s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:21     85s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:23:21     85s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1833.7 MB
[05/07 15:23:21     85s] (I)       Ndr track 0 does not exist
[05/07 15:23:21     85s] (I)       Layer1  viaCost=100.00
[05/07 15:23:21     85s] (I)       Layer2  viaCost=100.00
[05/07 15:23:21     85s] (I)       Layer3  viaCost=100.00
[05/07 15:23:21     85s] (I)       Layer4  viaCost=100.00
[05/07 15:23:21     85s] (I)       Layer5  viaCost=100.00
[05/07 15:23:21     85s] (I)       Layer6  viaCost=100.00
[05/07 15:23:21     85s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:21     85s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:21     85s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:21     85s] (I)       Site width          :    54  (dbu)
[05/07 15:23:21     85s] (I)       Row height          :   270  (dbu)
[05/07 15:23:21     85s] (I)       GCell width         :   270  (dbu)
[05/07 15:23:21     85s] (I)       GCell height        :   270  (dbu)
[05/07 15:23:21     85s] (I)       Grid                :   878   668     7
[05/07 15:23:21     85s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:21     85s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:23:21     85s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:23:21     85s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:21     85s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:21     85s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:21     85s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:21     85s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:21     85s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:23:21     85s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:21     85s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:21     85s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:21     85s] (I)       --------------------------------------------------------
[05/07 15:23:21     85s] 
[05/07 15:23:21     85s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:21     85s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:21     85s] [NR-eGR] Rule id: 0  Nets: 2383 
[05/07 15:23:21     85s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:21     85s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:21     85s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:21     85s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:21     85s] [NR-eGR] ========================================
[05/07 15:23:21     85s] [NR-eGR] 
[05/07 15:23:21     85s] (I)       blocked tracks on layer2 : = 1645516 / 4104650 (40.09%)
[05/07 15:23:21     85s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:23:21     85s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:23:21     85s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:23:21     85s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:23:21     85s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:23:21     85s] (I)       After initializing earlyGlobalRoute syMemory usage = 1870.6 MB
[05/07 15:23:21     85s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.22 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Started Global Routing ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       ============= Initialization =============
[05/07 15:23:21     85s] (I)       totalPins=8249  totalGlobalPin=8242 (99.92%)
[05/07 15:23:21     85s] (I)       Started Build MST ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Generate topology with single threads
[05/07 15:23:21     85s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       total 2D Cap : 10528399 = (5237171 H, 5291228 V)
[05/07 15:23:21     85s] (I)       ============  Phase 1a Route ============
[05/07 15:23:21     85s] [NR-eGR] Layer group 1: route 72 net(s) in layer range [4, 7]
[05/07 15:23:21     85s] (I)       Started Phase 1a ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:21     85s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 22542 = (12776 H, 9766 V) = (0.24% H, 0.18% V) = (3.450e+03um H, 2.637e+03um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] (I)       ============  Phase 1b Route ============
[05/07 15:23:21     85s] (I)       Started Phase 1b ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 22545 = (12779 H, 9766 V) = (0.24% H, 0.18% V) = (3.450e+03um H, 2.637e+03um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.087150e+03um
[05/07 15:23:21     85s] (I)       ============  Phase 1c Route ============
[05/07 15:23:21     85s] (I)       Started Phase 1c ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Level2 Grid: 176 x 134
[05/07 15:23:21     85s] (I)       Started Two Level Routing ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 22545 = (12779 H, 9766 V) = (0.24% H, 0.18% V) = (3.450e+03um H, 2.637e+03um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] (I)       ============  Phase 1d Route ============
[05/07 15:23:21     85s] (I)       Usage: 22545 = (12779 H, 9766 V) = (0.24% H, 0.18% V) = (3.450e+03um H, 2.637e+03um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] (I)       ============  Phase 1e Route ============
[05/07 15:23:21     85s] (I)       Started Phase 1e ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 22545 = (12779 H, 9766 V) = (0.24% H, 0.18% V) = (3.450e+03um H, 2.637e+03um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.087150e+03um
[05/07 15:23:21     85s] [NR-eGR] 
[05/07 15:23:21     85s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:21     85s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Started Build MST ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Generate topology with single threads
[05/07 15:23:21     85s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       total 2D Cap : 15664914 = (7709364 H, 7955550 V)
[05/07 15:23:21     85s] (I)       ============  Phase 1a Route ============
[05/07 15:23:21     85s] [NR-eGR] Layer group 2: route 2311 net(s) in layer range [2, 7]
[05/07 15:23:21     85s] (I)       Started Phase 1a ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:21     85s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 97780 = (56981 H, 40799 V) = (0.74% H, 0.51% V) = (1.538e+04um H, 1.102e+04um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] (I)       ============  Phase 1b Route ============
[05/07 15:23:21     85s] (I)       Started Phase 1b ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 97783 = (56984 H, 40799 V) = (0.74% H, 0.51% V) = (1.539e+04um H, 1.102e+04um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.640141e+04um
[05/07 15:23:21     85s] (I)       ============  Phase 1c Route ============
[05/07 15:23:21     85s] (I)       Started Phase 1c ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Level2 Grid: 176 x 134
[05/07 15:23:21     85s] (I)       Started Two Level Routing ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 97783 = (56984 H, 40799 V) = (0.74% H, 0.51% V) = (1.539e+04um H, 1.102e+04um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] (I)       ============  Phase 1d Route ============
[05/07 15:23:21     85s] (I)       Started Phase 1d ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 97783 = (56984 H, 40799 V) = (0.74% H, 0.51% V) = (1.539e+04um H, 1.102e+04um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] (I)       ============  Phase 1e Route ============
[05/07 15:23:21     85s] (I)       Started Phase 1e ( Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Usage: 97783 = (56984 H, 40799 V) = (0.74% H, 0.51% V) = (1.539e+04um H, 1.102e+04um V)
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.640141e+04um
[05/07 15:23:21     85s] [NR-eGR] 
[05/07 15:23:21     85s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:21     85s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       ============  Phase 1l Route ============
[05/07 15:23:21     85s] (I)       
[05/07 15:23:21     85s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:21     85s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[05/07 15:23:21     85s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[05/07 15:23:21     85s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[05/07 15:23:21     85s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/07 15:23:21     85s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:21     85s] [NR-eGR]      M2  (2)         1( 0.00%)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:21     85s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:21     85s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[05/07 15:23:21     85s] [NR-eGR]      M5  (5)         5( 0.00%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:21     85s] [NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:21     85s] [NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:21     85s] [NR-eGR] -------------------------------------------------------------------------------------------------
[05/07 15:23:21     85s] [NR-eGR] Total               10( 0.00%)         2( 0.00%)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[05/07 15:23:21     85s] [NR-eGR] 
[05/07 15:23:21     85s] (I)       Finished Global Routing ( CPU: 0.19 sec, Real: 0.25 sec, Curr Mem: 1870.63 MB )
[05/07 15:23:21     85s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:23:21     85s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:21     85s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:21     85s] Early Global Route congestion estimation runtime: 0.44 seconds, mem = [05/07 15:23:21     85s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.437, REAL:0.511, MEM:1870.6M
1870.6M
[05/07 15:23:21     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:1870.6M
[05/07 15:23:21     85s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:21     85s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:23:21     85s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:21     85s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:23:21     85s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:21     85s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:23:21     85s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:23:21     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.013, MEM:1870.6M
[05/07 15:23:21     85s] 
[05/07 15:23:21     85s] === incrementalPlace Internal Loop 1 ===
[05/07 15:23:21     85s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[05/07 15:23:21     85s] OPERPROF: Starting IPInitSPData at level 1, MEM:1870.6M
[05/07 15:23:21     85s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:21     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1870.6M
[05/07 15:23:21     85s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:21     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.290, REAL:0.297, MEM:1870.6M
[05/07 15:23:21     85s] OPERPROF:   Starting post-place ADS at level 2, MEM:1870.6M
[05/07 15:23:21     86s] ADSU 0.013 -> 0.013. GS 2.160
[05/07 15:23:21     86s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.104, REAL:0.105, MEM:1870.6M
[05/07 15:23:21     86s] OPERPROF:   Starting spMPad at level 2, MEM:1870.6M
[05/07 15:23:21     86s] OPERPROF:     Starting spContextMPad at level 3, MEM:1870.6M
[05/07 15:23:21     86s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1870.6M
[05/07 15:23:21     86s] MP  (2226): mp=1.125. U=0.013.
[05/07 15:23:21     86s] OPERPROF:   Finished spMPad at level 2, CPU:0.025, REAL:0.025, MEM:1870.6M
[05/07 15:23:21     86s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1870.6M
[05/07 15:23:21     86s] no activity file in design. spp won't run.
[05/07 15:23:21     86s] [spp] 0
[05/07 15:23:21     86s] [adp] 0:1:1:3
[05/07 15:23:21     86s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:1870.6M
[05/07 15:23:21     86s] SP #FI/SF FL/PI 0/0 2226/0
[05/07 15:23:21     86s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.452, REAL:0.460, MEM:1870.6M
[05/07 15:23:21     86s] PP off. flexM 0
[05/07 15:23:22     86s] OPERPROF: Starting CDPad at level 1, MEM:1870.6M
[05/07 15:23:22     86s] 3DP is on.
[05/07 15:23:22     86s] 3DP OF M2 0.000, M4 0.000. Diff 0
[05/07 15:23:22     86s] design sh 0.015.
[05/07 15:23:22     86s] design sh 0.015.
[05/07 15:23:22     86s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/07 15:23:22     86s] design sh 0.014.
[05/07 15:23:23     87s] CDPadU 0.031 -> 0.017. R=0.013, N=2226, GS=0.270
[05/07 15:23:23     87s] OPERPROF: Finished CDPad at level 1, CPU:1.237, REAL:1.246, MEM:1915.3M
[05/07 15:23:23     87s] OPERPROF: Starting InitSKP at level 1, MEM:1915.3M
[05/07 15:23:23     87s] no activity file in design. spp won't run.
[05/07 15:23:23     87s] no activity file in design. spp won't run.
[05/07 15:23:23     87s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[05/07 15:23:23     87s] OPERPROF: Finished InitSKP at level 1, CPU:0.268, REAL:0.270, MEM:1915.3M
[05/07 15:23:23     87s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:23     87s] no activity file in design. spp won't run.
[05/07 15:23:23     87s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:23     87s] 
[05/07 15:23:23     87s] AB Est...
[05/07 15:23:23     87s] OPERPROF: Starting npPlace at level 1, MEM:1915.3M
[05/07 15:23:23     88s] OPERPROF: Finished npPlace at level 1, CPU:0.384, REAL:0.387, MEM:2011.3M
[05/07 15:23:23     88s] Iteration  6: Skipped, with CDP Off
[05/07 15:23:23     88s] 
[05/07 15:23:23     88s] AB Est...
[05/07 15:23:23     88s] no activity file in design. spp won't run.
[05/07 15:23:23     88s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:23     88s] no activity file in design. spp won't run.
[05/07 15:23:23     88s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:23     88s] OPERPROF: Starting npPlace at level 1, MEM:2011.3M
[05/07 15:23:24     88s] OPERPROF: Finished npPlace at level 1, CPU:0.385, REAL:0.387, MEM:2011.3M
[05/07 15:23:24     88s] Iteration  7: Skipped, with CDP Off
[05/07 15:23:24     88s] 
[05/07 15:23:24     88s] AB Est...
[05/07 15:23:24     88s] no activity file in design. spp won't run.
[05/07 15:23:24     88s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:24     88s] no activity file in design. spp won't run.
[05/07 15:23:24     88s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:24     88s] OPERPROF: Starting npPlace at level 1, MEM:2011.3M
[05/07 15:23:24     88s] OPERPROF: Finished npPlace at level 1, CPU:0.380, REAL:0.383, MEM:2011.3M
[05/07 15:23:24     88s] Iteration  8: Skipped, with CDP Off
[05/07 15:23:24     88s] no activity file in design. spp won't run.
[05/07 15:23:24     88s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:24     88s] no activity file in design. spp won't run.
[05/07 15:23:24     88s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:24     88s] OPERPROF: Starting npPlace at level 1, MEM:2011.3M
[05/07 15:23:25     89s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/07 15:23:25     89s] No instances found in the vector
[05/07 15:23:25     89s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2011.3M, DRC: 0)
[05/07 15:23:25     89s] 0 (out of 0) MH cells were successfully legalized.
[05/07 15:23:25     89s] Iteration  9: Total net bbox = 2.460e+04 (1.45e+04 1.01e+04)
[05/07 15:23:25     89s]               Est.  stn bbox = 2.827e+04 (1.70e+04 1.13e+04)
[05/07 15:23:25     89s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1915.9M
[05/07 15:23:25     89s] OPERPROF: Finished npPlace at level 1, CPU:0.633, REAL:0.640, MEM:1915.9M
[05/07 15:23:25     89s] no activity file in design. spp won't run.
[05/07 15:23:25     89s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:25     89s] no activity file in design. spp won't run.
[05/07 15:23:25     89s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:25     89s] OPERPROF: Starting npPlace at level 1, MEM:1915.9M
[05/07 15:23:25     89s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/07 15:23:25     89s] No instances found in the vector
[05/07 15:23:25     89s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1915.9M, DRC: 0)
[05/07 15:23:25     89s] 0 (out of 0) MH cells were successfully legalized.
[05/07 15:23:25     90s] Iteration 10: T[05/07 15:23:25     90s] OPERPROF: Finished npPlace at level 1, CPU:0.553, REAL:0.559, MEM:1915.9M
[05/07 15:23:25     90s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1915.9M
[05/07 15:23:25     90s] Starting Early Global Route rough congestion estimation: mem = 1915.9M
[05/07 15:23:25     90s] (I)       Started Loading and Dumping File ( Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] (I)       Reading DB...
[05/07 15:23:25     90s] (I)       Read data from FE... (mem=1915.9M)
[05/07 15:23:25     90s] (I)       Read nodes and places... (mem=1915.9M)
[05/07 15:23:25     90s] (I)       Done Read nodes and places (cpu=0.005s, mem=1915.9M)
[05/07 15:23:25     90s] (I)       Read nets... (mem=1915.9M)
otal net bbox = 2.462e+04 (1.45e+04 1.01e+04)
[05/07 15:23:25     90s]               Est.  stn bbox = 2.829e+04 (1.70e+04 1.13e+04)
[05/07 15:23:25     90s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1915.9M
[05/07 15:23:25     90s] (I)       Done Read nets (cpu=0.004s, mem=1915.9M)
[05/07 15:23:25     90s] (I)       Done Read data from FE (cpu=0.009s, mem=1915.9M)
[05/07 15:23:25     90s] (I)       before initializing RouteDB syMemory usage = 1915.9 MB
[05/07 15:23:25     90s] (I)       Print mode             : 2
[05/07 15:23:25     90s] (I)       Stop if highly congested: false
[05/07 15:23:25     90s] (I)       Honor MSV route constraint: false
[05/07 15:23:25     90s] (I)       Maximum routing layer  : 7
[05/07 15:23:25     90s] (I)       Minimum routing layer  : 2
[05/07 15:23:25     90s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:25     90s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:25     90s] (I)       Tracks used by clock wire: 0
[05/07 15:23:25     90s] (I)       Reverse direction      : 
[05/07 15:23:25     90s] (I)       Honor partition pin guides: true
[05/07 15:23:25     90s] (I)       Route selected nets only: false
[05/07 15:23:25     90s] (I)       Route secondary PG pins: false
[05/07 15:23:25     90s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:25     90s] (I)       Assign partition pins  : false
[05/07 15:23:25     90s] (I)       Support large GCell    : true
[05/07 15:23:25     90s] (I)       Number of rows per GCell: 3
[05/07 15:23:25     90s] (I)       Max num rows per GCell : 32
[05/07 15:23:25     90s] (I)       Apply function for special wires: true
[05/07 15:23:25     90s] (I)       Layer by layer blockage reading: true
[05/07 15:23:25     90s] (I)       Offset calculation fix : true
[05/07 15:23:25     90s] (I)       Route stripe layer range: 
[05/07 15:23:25     90s] (I)       Honor partition fences : 
[05/07 15:23:25     90s] (I)       Honor partition pin    : 
[05/07 15:23:25     90s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:25     90s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:25     90s] (I)       build grid graph
[05/07 15:23:25     90s] (I)       build grid graph start
[05/07 15:23:25     90s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:25     90s] [NR-eGR] M1 has no routable track
[05/07 15:23:25     90s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:25     90s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:25     90s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:25     90s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:25     90s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:25     90s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:25     90s] (I)       build grid graph end
[05/07 15:23:25     90s] (I)       ===========================================================================
[05/07 15:23:25     90s] (I)       == Report All Rule Vias ==
[05/07 15:23:25     90s] (I)       ===========================================================================
[05/07 15:23:25     90s] (I)        Via Rule : (Default)
[05/07 15:23:25     90s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:25     90s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:25     90s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:25     90s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:25     90s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:25     90s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:25     90s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:25     90s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:25     90s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:25     90s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:25     90s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:25     90s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:25     90s] (I)       ===========================================================================
[05/07 15:23:25     90s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:25     90s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:25     90s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:25     90s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:25     90s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:25     90s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:25     90s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:25     90s] [NR-eGR] Read 944 PG shapes
[05/07 15:23:25     90s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:25     90s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:25     90s] [NR-eGR] #PG Blockages       : 944
[05/07 15:23:25     90s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:25     90s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:25     90s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:25     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:25     90s] (I)       readDataFromPlaceDB
[05/07 15:23:25     90s] (I)       Read net information..
[05/07 15:23:25     90s] [NR-eGR] Read numTotalNets=2383  numIgnoredNets=0
[05/07 15:23:25     90s] (I)       Read testcase time = 0.001 seconds
[05/07 15:23:25     90s] 
[05/07 15:23:25     90s] (I)       early_global_route_priority property id does not exist.
[05/07 15:23:25     90s] (I)       Start initializing grid graph
[05/07 15:23:25     90s] (I)       End initializing grid graph
[05/07 15:23:25     90s] (I)       Model blockages into capacity
[05/07 15:23:25     90s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:25     90s] (I)       Started Modeling ( Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] (I)       Started Modeling Layer 1 ( Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] (I)       Started Modeling Layer 2 ( Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:25     90s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] (I)       Started Modeling Layer 3 ( Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:25     90s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:25     90s] (I)       Started Modeling Layer 4 ( Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:23:26     90s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Started Modeling Layer 5 ( Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:26     90s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Started Modeling Layer 6 ( Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:23:26     90s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Started Modeling Layer 7 ( Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:23:26     90s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Finished Modeling ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Number of ignored nets = 0
[05/07 15:23:26     90s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:26     90s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:23:26     90s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:26     90s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:26     90s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:26     90s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:26     90s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:26     90s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:26     90s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:26     90s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:23:26     90s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1915.9 MB
[05/07 15:23:26     90s] (I)       Ndr track 0 does not exist
[05/07 15:23:26     90s] (I)       Layer1  viaCost=100.00
[05/07 15:23:26     90s] (I)       Layer2  viaCost=100.00
[05/07 15:23:26     90s] (I)       Layer3  viaCost=100.00
[05/07 15:23:26     90s] (I)       Layer4  viaCost=100.00
[05/07 15:23:26     90s] (I)       Layer5  viaCost=100.00
[05/07 15:23:26     90s] (I)       Layer6  viaCost=100.00
[05/07 15:23:26     90s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:26     90s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:26     90s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:26     90s] (I)       Site width          :    54  (dbu)
[05/07 15:23:26     90s] (I)       Row height          :   270  (dbu)
[05/07 15:23:26     90s] (I)       GCell width         :   810  (dbu)
[05/07 15:23:26     90s] (I)       GCell height        :   810  (dbu)
[05/07 15:23:26     90s] (I)       Grid                :   293   223     7
[05/07 15:23:26     90s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:26     90s] (I)       Vertical capacity   :     0     0   810     0   810     0   810
[05/07 15:23:26     90s] (I)       Horizontal capacity :     0   810     0   810     0   810     0
[05/07 15:23:26     90s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:26     90s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:26     90s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:26     90s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:26     90s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:26     90s] (I)       Num tracks per GCell: 22.50 22.50 22.50 16.88 16.88 12.66 12.66
[05/07 15:23:26     90s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:26     90s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:26     90s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:26     90s] (I)       --------------------------------------------------------
[05/07 15:23:26     90s] 
[05/07 15:23:26     90s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:26     90s] [NR-eGR] Rule id: 0  Nets: 2383 
[05/07 15:23:26     90s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:26     90s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:26     90s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:26     90s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:26     90s] [NR-eGR] ========================================
[05/07 15:23:26     90s] [NR-eGR] 
[05/07 15:23:26     90s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:26     90s] (I)       blocked tracks on layer2 : = 559871 / 1369775 (40.87%)
[05/07 15:23:26     90s] (I)       blocked tracks on layer3 : = 587923 / 1467117 (40.07%)
[05/07 15:23:26     90s] (I)       blocked tracks on layer4 : = 18596 / 1100508 (1.69%)
[05/07 15:23:26     90s] (I)       blocked tracks on layer5 : = 0 / 1100282 (0.00%)
[05/07 15:23:26     90s] (I)       blocked tracks on layer6 : = 159978 / 825381 (19.38%)
[05/07 15:23:26     90s] (I)       blocked tracks on layer7 : = 159222 / 825323 (19.29%)
[05/07 15:23:26     90s] (I)       After initializing earlyGlobalRoute syMemory usage = 1915.9 MB
[05/07 15:23:26     90s] (I)       Finished Loading and Dumping File ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       ============= Initialization =============
[05/07 15:23:26     90s] (I)       numLocalWires=3222  numGlobalNetBranches=1167  numLocalNetBranches=446
[05/07 15:23:26     90s] (I)       totalPins=8249  totalGlobalPin=6244 (75.69%)
[05/07 15:23:26     90s] (I)       Started Build MST ( Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Generate topology with single threads
[05/07 15:23:26     90s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       total 2D Cap : 5231219 = (2574667 H, 2656552 V)
[05/07 15:23:26     90s] (I)       ============  Phase 1a Route ============
[05/07 15:23:26     90s] (I)       Started Phase 1a ( Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:26     90s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1915.90 MB )
[05/07 15:23:26     90s] (I)       Usage: 31983 = (18878 H, 13105 V) = (0.73% H, 0.49% V) = (1.529e+04um H, 1.062e+04um V)
[05/07 15:23:26     90s] (I)       
[05/07 15:23:26     90s] (I)       ============  Phase 1b Route ============
[05/07 15:23:26     90s] (I)       Usage: 31983 = (18878 H, 13105 V) = (0.73% H, 0.49% V) = (1.529e+04um H, 1.062e+04um V)
[05/07 15:23:26     90s] (I)       
[05/07 15:23:26     90s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/07 15:23:26     90s] 
[05/07 15:23:26     90s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:26     90s] Finished Early Global Route rough congestion estimation: mem = 1915.9M
[05/07 15:23:26     90s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.084, REAL:0.085, MEM:1915.9M
[05/07 15:23:26     90s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/07 15:23:26     90s] OPERPROF: Starting CDPad at level 1, MEM:1915.9M
[05/07 15:23:26     90s] CDPadU 0.017 -> 0.017. R=0.013, N=2226, GS=0.810
[05/07 15:23:26     90s] OPERPROF: Finished CDPad at level 1, CPU:0.202, REAL:0.203, MEM:1915.9M
[05/07 15:23:26     90s] no activity file in design. spp won't run.
[05/07 15:23:26     90s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:26     90s] no activity file in design. spp won't run.
[05/07 15:23:26     90s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:26     90s] OPERPROF: Starting npPlace at level 1, MEM:1915.9M
[05/07 15:23:26     90s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/07 15:23:26     90s] No instances found in the vector
[05/07 15:23:26     90s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1915.9M, DRC: 0)
[05/07 15:23:26     90s] 0 (out of 0) MH cells were successfully legalized.
[05/07 15:23:26     90s] OPERPROF: Finished npPlace at level 1, CPU:0.537, REAL:0.539, MEM:1897.9M
[05/07 15:23:26     90s] no activity file in design. spp won't run.
[05/07 15:23:26     90s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:26     90s] no activity file in design. spp won't run.
[05/07 15:23:26     90s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:26     90s] OPERPROF: Starting npPlace at level 1, MEM:1833.9M
[05/07 15:23:27     91s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/07 15:23:27     91s] No instances found in the vector
[05/07 15:23:27     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1897.9M, DRC: 0)
[05/07 15:23:27     91s] 0 (out of 0) MH cells were successfully legalized.
[05/07 15:23:27     91s] Iteration 11: [05/07 15:23:27     91s] OPERPROF: Finished npPlace at level 1, CPU:0.692, REAL:0.715, MEM:1897.9M
[05/07 15:23:27     91s] no activity file in design. spp won't run.
[05/07 15:23:27     91s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:27     91s] no activity file in design. spp won't run.
Total net bbox = 2.469e+04 (1.46e+04 1.01e+04)
[05/07 15:23:27     91s]               Est.  stn bbox = 2.836e+04 (1.70e+04 1.14e+04)
[05/07 15:23:27     91s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1897.9M
[05/07 15:23:27     91s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:27     91s] OPERPROF: Starting npPlace at level 1, MEM:1897.9M
[05/07 15:23:27     91s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[05/07 15:23:27     91s] No instances found in the vector
[05/07 15:23:27     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1897.9M, DRC: 0)
[05/07 15:23:27     91s] 0 (out of 0) MH cells were successfully legalized.
[05/07 15:23:28     92s] Iteration 12: Total net bbox = 2.498e+04 (1.47e+04 1.02e+04)
[05/07 15:23:28     92s]               Est.  stn bbox = 2.867e+04 (1.72e+04 1.15e+04)
[05/07 15:23:28     92s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1897.9M
[05/07 15:23:28     92s] OPERPROF: Finished npPlace at level 1, CPU:1.374, REAL:1.393, MEM:1897.9M
[05/07 15:23:28     92s] no activity file in design. spp won't run.
[05/07 15:23:28     92s] NP #FI/FS/SF FL/PI: 4428/0/0 2226/0
[05/07 15:23:28     92s] no activity file in design. spp won't run.
[05/07 15:23:28     92s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[05/07 15:23:28     92s] OPERPROF: Starting npPlace at level 1, MEM:1893.9M
[05/07 15:23:29     93s] Legalizing MH Cells... 0 / 0 / 0 (level 11)
[05/07 15:23:29     93s] No instances found in the vector
[05/07 15:23:29     93s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1893.9M, DRC: 0)
[05/07 15:23:29     93s] 0 (out of 0) MH cells were successfully legalized.
[05/07 15:23:33     97s] Iteration 13: Total net bbox = 2.510e+04 (1.48e+04 1.03e+04)
[05/07 15:23:33     97s]               Est.  stn bbox = 2.879e+04 (1.73e+04 1.15e+04)
[05/07 15:23:33     97s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1909.9M
[05/07 15:23:33     97s] OPERPROF: Finished npPlace at level 1, CPU:4.133, REAL:4.168, MEM:1909.9M
[05/07 15:23:33     97s] Move report: Timing Driven Placement moves 2226 insts, mean move: 0.56 um, max move: 5.81 um
[05/07 15:23:33     97s] 	Max move on inst (Data_mem_R/FE_OFC22_dataR_8): (138.94, 6.48) --> (136.09, 9.45)
[05/07 15:23:33     97s] no activity file in design. spp won't run.
[05/07 15:23:33     97s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.034, REAL:0.035, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:1898.2M
[05/07 15:23:33     97s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.074, REAL:0.074, MEM:1898.2M
[05/07 15:23:33     97s] 
[05/07 15:23:33     97s] Finished Incremental Placement (cpu=0:00:11.5, real=0:00:12.0, mem=1898.2M)
[05/07 15:23:33     97s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/07 15:23:33     97s] Type 'man IMPSP-9025' for more detail.
[05/07 15:23:33     97s] CongRepair sets shifter mode to gplace
[05/07 15:23:33     97s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1898.2M
[05/07 15:23:33     97s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1898.2M
[05/07 15:23:33     97s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1898.2M
[05/07 15:23:33     97s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:33     97s] All LLGs are deleted
[05/07 15:23:33     97s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1898.2M
[05/07 15:23:33     97s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1898.2M
[05/07 15:23:33     97s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1898.2M
[05/07 15:23:33     97s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1898.2M
[05/07 15:23:33     97s] Core basic site is asap7sc7p5t
[05/07 15:23:33     97s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:33     97s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:23:33     97s] SiteArray: use 12,296,192 bytes
[05/07 15:23:33     97s] SiteArray: current memory after site array memory allocation 1909.9M
[05/07 15:23:33     97s] SiteArray: FP blocked sites are writable
[05/07 15:23:33     97s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:23:33     97s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1909.9M
[05/07 15:23:33     97s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:23:33     97s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.003, REAL:0.003, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.085, REAL:0.085, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:         Starting CMU at level 5, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.107, REAL:0.107, MEM:1909.9M
[05/07 15:23:33     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1909.9MB).
[05/07 15:23:33     97s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.136, REAL:0.136, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.136, REAL:0.136, MEM:1909.9M
[05/07 15:23:33     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.2
[05/07 15:23:33     97s] OPERPROF:   Starting RefinePlace at level 2, MEM:1909.9M
[05/07 15:23:33     97s] *** Starting place_detail (0:01:37 mem=1909.9M) ***
[05/07 15:23:33     97s] Total net bbox length = 2.528e+04 (1.501e+04 1.027e+04) (ext = 1.938e+03)
[05/07 15:23:33     97s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/07 15:23:33     97s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:23:33     97s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:33     97s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:     Starting CellHaloInit at level 3, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.001, REAL:0.001, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1909.9M
[05/07 15:23:33     97s] Starting refinePlace ...
[05/07 15:23:33     97s]   Spread Effort: high, pre-route mode, useDDP on.
[05/07 15:23:33     97s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1909.9MB) @(0:01:37 - 0:01:37).
[05/07 15:23:33     97s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:33     97s] wireLenOptFixPriorityInst 0 inst fixed
[05/07 15:23:33     97s] Placement tweakage begins.
[05/07 15:23:33     97s] wire length = 2.701e+04
[05/07 15:23:33     97s] wire length = 2.664e+04
[05/07 15:23:33     97s] Placement tweakage ends.
[05/07 15:23:33     97s] Move report: tweak moves 2 insts, mean move: 0.50 um, max move: 0.50 um
[05/07 15:23:33     97s] 	Max move on inst (PISOL/g3622__6260): (44.19, 48.02) --> (43.69, 48.02)
[05/07 15:23:33     97s] 
[05/07 15:23:33     97s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:23:33     97s] Move report: legalization moves 2226 insts, mean move: 0.16 um, max move: 0.56 um
[05/07 15:23:33     97s] 	Max move on inst (PISOR/g3613__2883): (195.19, 49.40) --> (195.16, 48.87)
[05/07 15:23:33     97s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1909.9MB) @(0:01:37 - 0:01:37).
[05/07 15:23:33     97s] Move report: Detail placement moves 2226 insts, mean move: 0.16 um, max move: 0.73 um
[05/07 15:23:33     97s] 	Max move on inst (PISOL/g3622__6260): (44.19, 48.02) --> (43.69, 47.79)
[05/07 15:23:33     97s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1909.9MB
[05/07 15:23:33     97s] Statistics of distance of Instance movement in refine placement:
[05/07 15:23:33     97s]   maximum (X+Y) =         0.73 um
[05/07 15:23:33     97s]   inst (PISOL/g3622__6260) with max move: (44.188, 48.023) -> (43.686, 47.79)
[05/07 15:23:33     97s]   mean    (X+Y) =         0.16 um
[05/07 15:23:33     97s] Summary Report:
[05/07 15:23:33     97s] Instances move: 2226 (out of 2226 movable)
[05/07 15:23:33     97s] Instances flipped: 0
[05/07 15:23:33     97s] Mean displacement: 0.16 um
[05/07 15:23:33     97s] Max displacement: 0.73 um (Instance: PISOL/g3622__6260) (44.188, 48.023) -> (43.686, 47.79)
[05/07 15:23:33     97s] Total instances moved : 2226
[05/07 15:23:33     97s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AND2x2_ASAP7_75t_SL
[05/07 15:23:33     97s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.103, REAL:0.106, MEM:1909.9M
[05/07 15:23:33     97s] Total net bbox length = 2.496e+04 (1.467e+04 1.029e+04) (ext = 1.933e+03)
[05/07 15:23:33     97s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1909.9MB
[05/07 15:23:33     97s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1909.9MB) @(0:01:37 - 0:01:37).
[05/07 15:23:33     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.2
[05/07 15:23:33     97s] *** Finished place_detail (0:01:37 mem=1909.9M) ***
[05/07 15:23:33     97s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.121, REAL:0.124, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.266, REAL:0.270, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1909.9M
[05/07 15:23:33     97s] Starting Early Global Route congestion estimation: mem = 1909.9M
[05/07 15:23:33     97s] (I)       Started Loading and Dumping File ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Reading DB...
[05/07 15:23:33     97s] (I)       Read data from FE... (mem=1909.9M)
[05/07 15:23:33     97s] (I)       Read nodes and places... (mem=1909.9M)
[05/07 15:23:33     97s] (I)       Done Read nodes and places (cpu=0.004s, mem=1909.9M)
[05/07 15:23:33     97s] (I)       Read nets... (mem=1909.9M)
[05/07 15:23:33     97s] (I)       Done Read nets (cpu=0.004s, mem=1909.9M)
[05/07 15:23:33     97s] (I)       Done Read data from FE (cpu=0.007s, mem=1909.9M)
[05/07 15:23:33     97s] (I)       before initializing RouteDB syMemory usage = 1909.9 MB
[05/07 15:23:33     97s] (I)       Honor MSV route constraint: false
[05/07 15:23:33     97s] (I)       Maximum routing layer  : 7
[05/07 15:23:33     97s] (I)       Minimum routing layer  : 2
[05/07 15:23:33     97s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:33     97s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:33     97s] (I)       Tracks used by clock wire: 0
[05/07 15:23:33     97s] (I)       Reverse direction      : 
[05/07 15:23:33     97s] (I)       Honor partition pin guides: true
[05/07 15:23:33     97s] (I)       Route selected nets only: false
[05/07 15:23:33     97s] (I)       Route secondary PG pins: false
[05/07 15:23:33     97s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:33     97s] (I)       Apply function for special wires: true
[05/07 15:23:33     97s] (I)       Layer by layer blockage reading: true
[05/07 15:23:33     97s] (I)       Offset calculation fix : true
[05/07 15:23:33     97s] (I)       Route stripe layer range: 
[05/07 15:23:33     97s] (I)       Honor partition fences : 
[05/07 15:23:33     97s] (I)       Honor partition pin    : 
[05/07 15:23:33     97s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:33     97s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:33     97s] (I)       build grid graph
[05/07 15:23:33     97s] (I)       build grid graph start
[05/07 15:23:33     97s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:33     97s] [NR-eGR] M1 has no routable track
[05/07 15:23:33     97s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:33     97s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:33     97s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:33     97s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:33     97s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:33     97s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:33     97s] (I)       build grid graph end
[05/07 15:23:33     97s] (I)       ===========================================================================
[05/07 15:23:33     97s] (I)       == Report All Rule Vias ==
[05/07 15:23:33     97s] (I)       ===========================================================================
[05/07 15:23:33     97s] (I)        Via Rule : (Default)
[05/07 15:23:33     97s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:33     97s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:33     97s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:33     97s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:33     97s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:33     97s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:33     97s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:33     97s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:33     97s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:33     97s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:33     97s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:33     97s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:33     97s] (I)       ===========================================================================
[05/07 15:23:33     97s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:33     97s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:33     97s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:33     97s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:33     97s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:33     97s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:33     97s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:33     97s] [NR-eGR] Read 944 PG shapes
[05/07 15:23:33     97s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:33     97s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:33     97s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:33     97s] [NR-eGR] #PG Blockages       : 944
[05/07 15:23:33     97s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:33     97s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:33     97s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:33     97s] (I)       readDataFromPlaceDB
[05/07 15:23:33     97s] (I)       Read net information..
[05/07 15:23:33     97s] (I)       Read testcase time = 0.000 seconds
[05/07 15:23:33     97s] 
[05/07 15:23:33     97s] [NR-eGR] Read numTotalNets=2383  numIgnoredNets=0
[05/07 15:23:33     97s] (I)       early_global_route_priority property id does not exist.
[05/07 15:23:33     97s] (I)       Start initializing grid graph
[05/07 15:23:33     97s] (I)       End initializing grid graph
[05/07 15:23:33     97s] (I)       Model blockages into capacity
[05/07 15:23:33     97s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:33     97s] (I)       Started Modeling ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Modeling Layer 1 ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Modeling Layer 2 ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:33     97s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Modeling Layer 3 ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:33     97s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Modeling Layer 4 ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:23:33     97s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Modeling Layer 5 ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:33     97s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Modeling Layer 6 ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:23:33     97s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Modeling Layer 7 ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:23:33     97s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Number of ignored nets = 0
[05/07 15:23:33     97s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:33     97s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:23:33     97s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:33     97s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:33     97s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:33     97s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:33     97s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:33     97s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:33     97s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:33     97s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:23:33     97s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1909.9 MB
[05/07 15:23:33     97s] (I)       Ndr track 0 does not exist
[05/07 15:23:33     97s] (I)       Layer1  viaCost=100.00
[05/07 15:23:33     97s] (I)       Layer2  viaCost=100.00
[05/07 15:23:33     97s] (I)       Layer3  viaCost=100.00
[05/07 15:23:33     97s] (I)       Layer4  viaCost=100.00
[05/07 15:23:33     97s] (I)       Layer5  viaCost=100.00
[05/07 15:23:33     97s] (I)       Layer6  viaCost=100.00
[05/07 15:23:33     97s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:33     97s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:33     97s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:33     97s] (I)       Site width          :    54  (dbu)
[05/07 15:23:33     97s] (I)       Row height          :   270  (dbu)
[05/07 15:23:33     97s] (I)       GCell width         :   270  (dbu)
[05/07 15:23:33     97s] (I)       GCell height        :   270  (dbu)
[05/07 15:23:33     97s] (I)       Grid                :   878   668     7
[05/07 15:23:33     97s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:33     97s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:23:33     97s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:23:33     97s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:33     97s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:33     97s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:33     97s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:33     97s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:33     97s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:23:33     97s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:33     97s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:33     97s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:33     97s] (I)       --------------------------------------------------------
[05/07 15:23:33     97s] 
[05/07 15:23:33     97s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:33     97s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48[05/07 15:23:33     97s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:33     97s] [NR-eGR] Rule id: 0  Nets: 2383 
  L6=64  L7=64
[05/07 15:23:33     97s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:33     97s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:33     97s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:33     97s] [NR-eGR] ========================================
[05/07 15:23:33     97s] [NR-eGR] 
[05/07 15:23:33     97s] (I)       blocked tracks on layer2 : = 1645518 / 4104650 (40.09%)
[05/07 15:23:33     97s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:23:33     97s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:23:33     97s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:23:33     97s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:23:33     97s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:23:33     97s] (I)       After initializing earlyGlobalRoute syMemory usage = 1909.9 MB
[05/07 15:23:33     97s] (I)       Finished Loading and Dumping File ( CPU: 0.19 sec, Real: 0.21 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Global Routing ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       ============= Initialization =============
[05/07 15:23:33     97s] (I)       totalPins=8249  totalGlobalPin=8222 (99.67%)
[05/07 15:23:33     97s] (I)       Started Build MST ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Generate topology with single threads
[05/07 15:23:33     97s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       total 2D Cap : 10528399 = (5237171 H, 5291228 V)
[05/07 15:23:33     97s] (I)       ============  Phase 1a Route ============
[05/07 15:23:33     97s] [NR-eGR] Layer group 1: route 72 net(s) in layer range [4, 7]
[05/07 15:23:33     97s] (I)       Started Phase 1a ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:33     97s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Usage: 22546 = (12697 H, 9849 V) = (0.24% H, 0.19% V) = (3.428e+03um H, 2.659e+03um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] (I)       ============  Phase 1b Route ============
[05/07 15:23:33     97s] (I)       Started Phase 1b ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Usage: 22554 = (12705 H, 9849 V) = (0.24% H, 0.19% V) = (3.430e+03um H, 2.659e+03um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.089580e+03um
[05/07 15:23:33     97s] (I)       ============  Phase 1c Route ============
[05/07 15:23:33     97s] (I)       Started Phase 1c ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Level2 Grid: 176 x 134
[05/07 15:23:33     97s] (I)       Started Two Level Routing ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Usage: 22554 = (12705 H, 9849 V) = (0.24% H, 0.19% V) = (3.430e+03um H, 2.659e+03um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] (I)       ============  Phase 1d Route ============
[05/07 15:23:33     97s] (I)       Usage: 22554 = (12705 H, 9849 V) = (0.24% H, 0.19% V) = (3.430e+03um H, 2.659e+03um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] (I)       ============  Phase 1e Route ============
[05/07 15:23:33     97s] (I)       Started Phase 1e ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Usage: 22554 = (12705 H, 9849 V) = (0.24% H, 0.19% V) = (3.430e+03um H, 2.659e+03um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.089580e+03um
[05/07 15:23:33     97s] [NR-eGR] 
[05/07 15:23:33     97s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:33     97s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Build MST ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Generate topology with single threads
[05/07 15:23:33     97s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       total 2D Cap : 15664909 = (7709359 H, 7955550 V)
[05/07 15:23:33     97s] (I)       ============  Phase 1a Route ============
[05/07 15:23:33     97s] [NR-eGR] Layer group 2: route 2311 net(s) in layer range [2, 7]
[05/07 15:23:33     97s] (I)       Started Phase 1a ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:33     97s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Usage: 97128 = (56774 H, 40354 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] (I)       ============  Phase 1b Route ============
[05/07 15:23:33     97s] (I)       Started Phase 1b ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Usage: 97128 = (56774 H, 40354 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.622456e+04um
[05/07 15:23:33     97s] (I)       ============  Phase 1c Route ============
[05/07 15:23:33     97s] (I)       Usage: 97128 = (56774 H, 40354 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] (I)       ============  Phase 1d Route ============
[05/07 15:23:33     97s] (I)       Usage: 97128 = (56774 H, 40354 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] (I)       ============  Phase 1e Route ============
[05/07 15:23:33     97s] (I)       Started Phase 1e ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Usage: 97128 = (56774 H, 40354 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.622456e+04um
[05/07 15:23:33     97s] [NR-eGR] 
[05/07 15:23:33     97s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:33     97s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       ============  Phase 1l Route ============
[05/07 15:23:33     97s] (I)       
[05/07 15:23:33     97s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:33     97s] [NR-eGR]                        OverCon            
[05/07 15:23:33     97s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:23:33     97s] [NR-eGR]       Layer                (1)    OverCon 
[05/07 15:23:33     97s] [NR-eGR] ----------------------------------------------
[05/07 15:23:33     97s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:33     97s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:33     97s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:33     97s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:33     97s] [NR-eGR]      M5  (5)         2( 0.00%)   ( 0.00%) 
[05/07 15:23:33     97s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:33     97s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:33     97s] [NR-eGR] ----------------------------------------------
[05/07 15:23:33     97s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/07 15:23:33     97s] [NR-eGR] 
[05/07 15:23:33     97s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.19 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       total 2D Cap : 15669699 = (7712621 H, 7957078 V)
[05/07 15:23:33     97s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:33     97s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:33     97s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 1909.9M
[05/07 15:23:33     97s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.404, REAL:0.448, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF: Starting HotSpotCal at level 1, MEM:1909.9M
[05/07 15:23:33     97s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:33     97s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:23:33     97s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:33     97s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:23:33     97s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:33     97s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:23:33     97s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:23:33     97s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.013, MEM:1909.9M
[05/07 15:23:33     97s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1909.9M
[05/07 15:23:33     97s] Starting Early Global Route wiring: mem = 1909.9M
[05/07 15:23:33     97s] (I)       ============= track Assignment ============
[05/07 15:23:33     97s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Started Greedy Track Assignment ( Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:23:33     97s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:33     97s] (I)       Run Multi-thread track assignment
[05/07 15:23:34     97s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1909.92 MB )
[05/07 15:23:34     97s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:34     97s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7714
[05/07 15:23:34     97s] [NR-eGR]     M2  (2H) length: 6.060456e+03um, number of vias: 11658
[05/07 15:23:34     97s] [NR-eGR]     M3  (3V) length: 6.842184e+03um, number of vias: 1117
[05/07 15:23:34     97s] [NR-eGR]     M4  (4H) length: 5.013802e+03um, number of vias: 910
[05/07 15:23:34     97s] [NR-eGR]     M5  (5V) length: 4.016213e+03um, number of vias: 407
[05/07 15:23:34     97s] [NR-eGR]     M6  (6H) length: 4.373562e+03um, number of vias: 41
[05/07 15:23:34     97s] [NR-eGR]     M7  (7V) length: 1.376800e+02um, number of vias: 0
[05/07 15:23:34     97s] [NR-eGR] Total length: 2.644390e+04um, number of vias: 21847
[05/07 15:23:34     97s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:34     97s] [NR-eGR] Total eGR-routed clock nets wire length: 1.049600e+03um 
[05/07 15:23:34     97s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:34     97s] Early Global Route wiring runtime: 0.10 seconds, mem = [05/07 15:23:34     97s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.096, REAL:0.097, MEM:1802.9M
1802.9M
[05/07 15:23:34     97s] SKP cleared!
[05/07 15:23:34     97s] Clear Wl Manager.
[05/07 15:23:34     97s] 0 delay mode for cte disabled.
[05/07 15:23:34     97s] Clear WL bound data that no need be kept to net call of ip
[05/07 15:23:34     97s] 
[05/07 15:23:34     97s] *** Finished incrementalPlace (cpu=0:00:12.9, real=0:00:14.0)***
[05/07 15:23:34     98s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/07 15:23:34     98s] All LLGs are deleted
[05/07 15:23:34     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1802.9M
[05/07 15:23:34     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1791.2M
[05/07 15:23:34     98s] Start to check current routing status for nets...
[05/07 15:23:34     98s] All nets are already routed correctly.
[05/07 15:23:34     98s] End to check current routing status for nets (mem=1791.2M)
[05/07 15:23:34     98s] Extraction called for design 'MSDAP' of instances=6654 and nets=2917 using extraction engine 'pre_route' .
[05/07 15:23:34     98s] pre_route RC Extraction called for design MSDAP.
[05/07 15:23:34     98s] RC Extraction called in multi-corner(2) mode.
[05/07 15:23:34     98s] RCMode: PreRoute
[05/07 15:23:34     98s]       RC Corner Indexes            0       1   
[05/07 15:23:34     98s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 15:23:34     98s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:34     98s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:34     98s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:34     98s] Shrink Factor                : 1.00000
[05/07 15:23:34     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 15:23:34     98s] Using Quantus QRC technology file ...
[05/07 15:23:34     98s] LayerId::1 widthSet size::1
[05/07 15:23:34     98s] LayerId::2 widthSet size::1
[05/07 15:23:34     98s] LayerId::3 widthSet size::1
[05/07 15:23:34     98s] LayerId::4 widthSet size::1
[05/07 15:23:34     98s] LayerId::5 widthSet size::1
[05/07 15:23:34     98s] LayerId::6 widthSet size::1
[05/07 15:23:34     98s] LayerId::7 widthSet size::1
[05/07 15:23:34     98s] LayerId::8 widthSet size::1
[05/07 15:23:34     98s] LayerId::9 widthSet size::1
[05/07 15:23:34     98s] LayerId::10 widthSet size::1
[05/07 15:23:34     98s] Updating RC grid for preRoute extraction ...
[05/07 15:23:34     98s] Initializing multi-corner resistance tables ...
[05/07 15:23:34     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1791.191M)
[05/07 15:23:34     98s] Compute RC Scale Done ...
[05/07 15:23:34     98s] **opt_design ... cpu = 0:00:33, real = 0:00:34, mem = 1591.8M, totSessionCpu=0:01:38 **
[05/07 15:23:34     98s] #################################################################################
[05/07 15:23:34     98s] # Design Stage: PreRoute
[05/07 15:23:34     98s] # Design Name: MSDAP
[05/07 15:23:34     98s] # Design Mode: 7nm
[05/07 15:23:34     98s] # Analysis Mode: MMMC OCV 
[05/07 15:23:34     98s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:23:34     98s] # Signoff Settings: SI Off 
[05/07 15:23:34     98s] #################################################################################
[05/07 15:23:34     98s] Calculate early delays in OCV mode...
[05/07 15:23:34     98s] Calculate late delays in OCV mode...
[05/07 15:23:34     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 1798.7M, InitMEM = 1798.7M)
[05/07 15:23:34     98s] Start delay calculation (fullDC) (1 T). (MEM=1798.75)
[05/07 15:23:34     98s] End AAE Lib Interpolated Model. (MEM=1823.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:35     98s] Total number of fetched objects 2462
[05/07 15:23:35     98s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:23:35     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:35     98s] End delay calculation. (MEM=1870.86 CPU=0:00:00.3 REAL=0:00:01.0)
[05/07 15:23:35     98s] End delay calculation (fullDC). (MEM=1870.86 CPU=0:00:00.6 REAL=0:00:01.0)
[05/07 15:23:35     98s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1870.9M) ***
[05/07 15:23:35     99s] *** Timing Is met
[05/07 15:23:35     99s] *** Check timing (0:00:00.0)
[05/07 15:23:35     99s] *** Timing Is met
[05/07 15:23:35     99s] *** Check timing (0:00:00.0)
[05/07 15:23:35     99s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/07 15:23:35     99s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/07 15:23:35     99s] Info: 4 clock nets excluded from IPO operation.
[05/07 15:23:35     99s] ### Creating LA Mngr. totSessionCpu=0:01:39 mem=1870.9M
[05/07 15:23:35     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:39 mem=1870.9M
[05/07 15:23:35     99s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:23:35     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:39 mem=1889.9M
[05/07 15:23:35     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:1889.9M
[05/07 15:23:35     99s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/07 15:23:35     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1889.9M
[05/07 15:23:35     99s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1889.9M
[05/07 15:23:35     99s] Core basic site is asap7sc7p5t
[05/07 15:23:35     99s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:35     99s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:23:35     99s] SiteArray: use 12,296,192 bytes
[05/07 15:23:35     99s] SiteArray: current memory after site array memory allocation 1901.7M
[05/07 15:23:35     99s] SiteArray: FP blocked sites are writable
[05/07 15:23:35     99s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:23:35     99s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1901.7M
[05/07 15:23:35     99s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:23:35     99s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1901.7M
[05/07 15:23:35     99s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.086, REAL:0.086, MEM:1901.7M
[05/07 15:23:35     99s] OPERPROF:     Starting CMU at level 3, MEM:1901.7M
[05/07 15:23:35     99s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1901.7M
[05/07 15:23:35     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.104, MEM:1901.7M
[05/07 15:23:35     99s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1901.7MB).
[05/07 15:23:35     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.135, REAL:0.137, MEM:1901.7M
[05/07 15:23:35     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:39 mem=1901.7M
[05/07 15:23:35     99s] 
[05/07 15:23:35     99s] Creating Lib Analyzer ...
[05/07 15:23:35     99s] Begin: Area Reclaim Optimization
[05/07 15:23:35     99s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:23:35     99s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:23:35     99s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:23:35     99s] 
[05/07 15:23:36    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=1917.7M
[05/07 15:23:36    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=1917.7M
[05/07 15:23:36    100s] Creating Lib Analyzer, finished. 
[05/07 15:23:36    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.5
[05/07 15:23:36    100s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:40.2/0:01:58.5 (0.8), mem = 1917.7M
[05/07 15:23:36    100s] 
[05/07 15:23:36    100s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/07 15:23:36    100s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1917.7M
[05/07 15:23:36    100s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1917.7M
[05/07 15:23:37    101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1917.7M
[05/07 15:23:37    101s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 1.25
[05/07 15:23:37    101s] +----------+---------+--------+--------+------------+--------+
[05/07 15:23:37    101s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/07 15:23:37    101s] +----------+---------+--------+--------+------------+--------+
[05/07 15:23:37    101s] |     1.25%|        -|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] #optDebug: <stH: 0.2700 MiSeL: 6.8060>
[05/07 15:23:37    101s] |     1.25%|       71|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] |     1.25%|        1|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] |     1.25%|       34|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] |     1.25%|       10|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] |     1.25%|        7|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] |     1.25%|        7|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] |     1.25%|        7|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] #optDebug: <stH: 0.2700 MiSeL: 6.8060>
[05/07 15:23:37    101s] |     1.25%|        0|   0.000|   0.000|   0:00:00.0| 1917.7M|
[05/07 15:23:37    101s] +----------+---------+--------+--------+------------+--------+
[05/07 15:23:37    101s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 1.25
[05/07 15:23:37    101s] 
[05/07 15:23:37    101s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 30 **
[05/07 15:23:37    101s] --------------------------------------------------------------
[05/07 15:23:37    101s] |                                   | Total     | Sequential |
[05/07 15:23:37    101s] --------------------------------------------------------------
[05/07 15:23:37    101s] | Num insts resized                 |      27  |       0    |
[05/07 15:23:37    101s] | Num insts undone                  |      35  |       0    |
[05/07 15:23:37    101s] | Num insts Downsized               |      27  |       0    |
[05/07 15:23:37    101s] | Num insts Samesized               |       0  |       0    |
[05/07 15:23:37    101s] | Num insts Upsized                 |       0  |       0    |
[05/07 15:23:37    101s] | Num multiple commits+uncommits    |       3  |       -    |
[05/07 15:23:37    101s] --------------------------------------------------------------
[05/07 15:23:37    101s] **** Begin NDR-Layer Usage Statistics ****
[05/07 15:23:37    101s] Layer 4 has 1 constrained nets 
[05/07 15:23:37    101s] **** End NDR-Layer Usage Statistics ****
[05/07 15:23:37    101s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[05/07 15:23:37    101s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:       Starting CMU at level 4, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.092, REAL:0.093, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.122, REAL:0.123, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.122, REAL:0.123, MEM:1917.7M
[05/07 15:23:37    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.3
[05/07 15:23:37    101s] OPERPROF: Starting RefinePlace at level 1, MEM:1917.7M
[05/07 15:23:37    101s] *** Starting place_detail (0:01:42 mem=1917.7M) ***
[05/07 15:23:37    101s] Total net bbox length = 2.496e+04 (1.467e+04 1.029e+04) (ext = 1.933e+03)
[05/07 15:23:37    101s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:23:37    101s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:23:37    101s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:37    101s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1917.7M
[05/07 15:23:37    101s] Starting refinePlace ...
[05/07 15:23:37    101s] 
[05/07 15:23:37    101s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:23:37    101s] Move report: legalization moves 12 insts, mean move: 0.08 um, max move: 0.32 um
[05/07 15:23:37    101s] 	Max move on inst (alu_ctrl/g9288__6161): (56.86, 67.23) --> (56.92, 66.96)
[05/07 15:23:37    101s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1917.7MB) @(0:01:42 - 0:01:42).
[05/07 15:23:37    101s] Move report: Detail placement moves 12 insts, mean move: 0.08 um, max move: 0.32 um
[05/07 15:23:37    101s] 	Max move on inst (alu_ctrl/g9288__6161): (56.86, 67.23) --> (56.92, 66.96)
[05/07 15:23:37    101s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1917.7MB
[05/07 15:23:37    101s] Statistics of distance of Instance movement in refine placement:
[05/07 15:23:37    101s]   maximum (X+Y) =         0.32 um
[05/07 15:23:37    101s]   inst (alu_ctrl/g9288__6161) with max move: (56.862, 67.23) -> (56.916, 66.96)
[05/07 15:23:37    101s]   mean    (X+Y) =         0.08 um
[05/07 15:23:37    101s] Summary Report:
[05/07 15:23:37    101s] Instances move: 12 (out of 2225 movable)
[05/07 15:23:37    101s] Instances flipped: 0
[05/07 15:23:37    101s] Mean displacement: 0.08 um
[05/07 15:23:37    101s] Max displacement: 0.32 um (Instance: alu_ctrl/g9288__6161) (56.862, 67.23) -> (56.916, 66.96)
[05/07 15:23:37    101s] Total instances moved : 12
[05/07 15:23:37    101s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: NAND2xp5_ASAP7_75t_SL
[05/07 15:23:37    101s] 	Violation at original loc: Placement Blockage Violation
[05/07 15:23:37    101s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.030, MEM:1917.7M
[05/07 15:23:37    101s] Total net bbox length = 2.496e+04 (1.467e+04 1.029e+04) (ext = 1.933e+03)
[05/07 15:23:37    101s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1917.7MB
[05/07 15:23:37    101s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1917.7MB) @(0:01:42 - 0:01:42).
[05/07 15:23:37    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.3
[05/07 15:23:37    101s] *** Finished place_detail (0:01:42 mem=1917.7M) ***
[05/07 15:23:37    101s] OPERPROF: Finished RefinePlace at level 1, CPU:0.048, REAL:0.048, MEM:1917.7M
[05/07 15:23:37    101s] *** maximum move = 0.32 um ***
[05/07 15:23:37    101s] *** Finished re-routing un-routed nets (1917.7M) ***
[05/07 15:23:37    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:     Starting CMU at level 3, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.083, REAL:0.083, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1917.7M
[05/07 15:23:37    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.113, MEM:1917.7M
[05/07 15:23:38    101s] 
[05/07 15:23:38    101s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1917.7M) ***
[05/07 15:23:38    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.5
[05/07 15:23:38    101s] *** AreaOpt [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:01:42.0/0:02:00.2 (0.8), mem = 1917.7M
[05/07 15:23:38    102s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1841.58M, totSessionCpu=0:01:42).
[05/07 15:23:38    102s] **INFO: Flow update: Design timing is met.
[05/07 15:23:38    102s] 
[05/07 15:23:38    102s] Active setup views:
[05/07 15:23:38    102s]  PVT_0P63V_100C.setup_view
[05/07 15:23:38    102s]   Dominating endpoints: 0
[05/07 15:23:38    102s]   Dominating TNS: -0.000
[05/07 15:23:38    102s] 
[05/07 15:23:38    102s] Extraction called for design 'MSDAP' of instances=6653 and nets=2916 using extraction engine 'pre_route' .
[05/07 15:23:38    102s] pre_route RC Extraction called for design MSDAP.
[05/07 15:23:38    102s] RC Extraction called in multi-corner(2) mode.
[05/07 15:23:38    102s] RCMode: PreRoute
[05/07 15:23:38    102s]       RC Corner Indexes            0       1   
[05/07 15:23:38    102s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 15:23:38    102s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:38    102s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:38    102s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:38    102s] Shrink Factor                : 1.00000
[05/07 15:23:38    102s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 15:23:38    102s] Using Quantus QRC technology file ...
[05/07 15:23:38    102s] RC Grid backup saved.
[05/07 15:23:38    102s] LayerId::1 widthSet size::1
[05/07 15:23:38    102s] LayerId::2 widthSet size::1
[05/07 15:23:38    102s] LayerId::3 widthSet size::1
[05/07 15:23:38    102s] LayerId::4 widthSet size::1
[05/07 15:23:38    102s] LayerId::5 widthSet size::1
[05/07 15:23:38    102s] LayerId::6 widthSet size::1
[05/07 15:23:38    102s] LayerId::7 widthSet size::1
[05/07 15:23:38    102s] LayerId::8 widthSet size::1
[05/07 15:23:38    102s] LayerId::9 widthSet size::1
[05/07 15:23:38    102s] LayerId::10 widthSet size::1
[05/07 15:23:38    102s] Skipped RC grid update for preRoute extraction.
[05/07 15:23:38    102s] Initializing multi-corner resistance tables ...
[05/07 15:23:38    102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1800.168M)
[05/07 15:23:38    102s] Skewing Data Summary (End_of_FINAL)
[05/07 15:23:38    102s] --------------------------------------------------
[05/07 15:23:38    102s]  Total skewed count:0
[05/07 15:23:38    102s] --------------------------------------------------
[05/07 15:23:38    102s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Started Loading and Dumping File ( Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Reading DB...
[05/07 15:23:38    102s] (I)       Read data from FE... (mem=1817.7M)
[05/07 15:23:38    102s] (I)       Read nodes and places... (mem=1817.7M)
[05/07 15:23:38    102s] (I)       Done Read nodes and places (cpu=0.004s, mem=1817.7M)
[05/07 15:23:38    102s] (I)       Read nets... (mem=1817.7M)
[05/07 15:23:38    102s] (I)       Done Read nets (cpu=0.003s, mem=1817.7M)
[05/07 15:23:38    102s] (I)       Done Read data from FE (cpu=0.008s, mem=1817.7M)
[05/07 15:23:38    102s] (I)       before initializing RouteDB syMemory usage = 1817.7 MB
[05/07 15:23:38    102s] (I)       Build term to term wires: false
[05/07 15:23:38    102s] (I)       Honor MSV route constraint: false
[05/07 15:23:38    102s] (I)       Maximum routing layer  : 7
[05/07 15:23:38    102s] (I)       Minimum routing layer  : 2
[05/07 15:23:38    102s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:38    102s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:38    102s] (I)       Tracks used by clock wire: 0
[05/07 15:23:38    102s] (I)       Reverse direction      : 
[05/07 15:23:38    102s] (I)       Honor partition pin guides: true
[05/07 15:23:38    102s] (I)       Route selected nets only: false
[05/07 15:23:38    102s] (I)       Route secondary PG pins: false
[05/07 15:23:38    102s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:38    102s] (I)       Apply function for special wires: true
[05/07 15:23:38    102s] (I)       Layer by layer blockage reading: true
[05/07 15:23:38    102s] (I)       Offset calculation fix : true
[05/07 15:23:38    102s] (I)       Route stripe layer range: 
[05/07 15:23:38    102s] (I)       Honor partition fences : 
[05/07 15:23:38    102s] (I)       Honor partition pin    : 
[05/07 15:23:38    102s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:38    102s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:38    102s] (I)       build grid graph
[05/07 15:23:38    102s] (I)       build grid graph start
[05/07 15:23:38    102s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:38    102s] [NR-eGR] M1 has no routable track
[05/07 15:23:38    102s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:38    102s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:38    102s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:38    102s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:38    102s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:38    102s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:38    102s] (I)       build grid graph end
[05/07 15:23:38    102s] (I)       ===========================================================================
[05/07 15:23:38    102s] (I)       == Report All Rule Vias ==
[05/07 15:23:38    102s] (I)       ===========================================================================
[05/07 15:23:38    102s] (I)        Via Rule : (Default)
[05/07 15:23:38    102s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:38    102s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:38    102s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:38    102s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:38    102s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:38    102s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:38    102s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:38    102s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:38    102s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:38    102s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:38    102s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:38    102s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:38    102s] (I)       ===========================================================================
[05/07 15:23:38    102s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:38    102s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:38    102s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:38    102s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:38    102s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:38    102s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:38    102s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:38    102s] [NR-eGR] Read 944 PG shapes
[05/07 15:23:38    102s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:38    102s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:38    102s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:38    102s] [NR-eGR] #PG Blockages       : 944
[05/07 15:23:38    102s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:38    102s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:38    102s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:38    102s] (I)       readDataFromPlaceDB
[05/07 15:23:38    102s] (I)       Read net information..
[05/07 15:23:38    102s] (I)       Read testcase time = 0.001 seconds
[05/07 15:23:38    102s] 
[05/07 15:23:38    102s] [NR-eGR] Read numTotalNets=2382  numIgnoredNets=0
[05/07 15:23:38    102s] (I)       early_global_route_priority property id does not exist.
[05/07 15:23:38    102s] (I)       Start initializing grid graph
[05/07 15:23:38    102s] (I)       End initializing grid graph
[05/07 15:23:38    102s] (I)       Model blockages into capacity
[05/07 15:23:38    102s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:38    102s] (I)       Started Modeling ( Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Started Modeling Layer 1 ( Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Started Modeling Layer 2 ( Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:38    102s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Started Modeling Layer 3 ( Curr Mem: 1817.72 MB )
[05/07 15:23:38    102s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:38    102s] (I)       Finished Modeling Layer 3 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Started Modeling Layer 4 ( Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:23:38    102s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Started Modeling Layer 5 ( Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:38    102s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Started Modeling Layer 6 ( Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:23:38    102s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Started Modeling Layer 7 ( Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:23:38    102s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1818.72 MB )
[05/07 15:23:38    102s] (I)       Number of ignored nets = 0
[05/07 15:23:38    102s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:38    102s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:23:38    102s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:38    102s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:38    102s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:38    102s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:38    102s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:38    102s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:38    102s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:38    102s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:23:38    102s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1818.7 MB
[05/07 15:23:38    102s] (I)       Ndr track 0 does not exist
[05/07 15:23:38    102s] (I)       Layer1  viaCost=100.00
[05/07 15:23:38    102s] (I)       Layer2  viaCost=100.00
[05/07 15:23:38    102s] (I)       Layer3  viaCost=100.00
[05/07 15:23:38    102s] (I)       Layer4  viaCost=100.00
[05/07 15:23:38    102s] (I)       Layer5  viaCost=100.00
[05/07 15:23:38    102s] (I)       Layer6  viaCost=100.00
[05/07 15:23:38    102s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:38    102s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:38    102s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:38    102s] (I)       Site width          :    54  (dbu)
[05/07 15:23:38    102s] (I)       Row height          :   270  (dbu)
[05/07 15:23:38    102s] (I)       GCell width         :   270  (dbu)
[05/07 15:23:38    102s] (I)       GCell height        :   270  (dbu)
[05/07 15:23:38    102s] (I)       Grid                :   878   668     7
[05/07 15:23:38    102s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:38    102s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:23:38    102s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:23:38    102s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:38    102s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:38    102s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:38    102s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:38    102s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:38    102s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:23:38    102s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:38    102s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:38    102s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:38    102s] (I)       --------------------------------------------------------
[05/07 15:23:38    102s] 
[05/07 15:23:38    102s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:38    102s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:38    102s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:38    102s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:38    102s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:38    102s] (I)       blocked tracks on layer2 : = 1645518 / 4104650 (40.09%)
[05/07 15:23:38    102s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:23:38    102s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:23:38    102s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:23:38    102s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:23:38    102s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:23:38    102s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:38    102s] [NR-eGR] Rule id: 0  Nets: 2382 
[05/07 15:23:38    102s] [NR-eGR] ========================================
[05/07 15:23:38    102s] [NR-eGR] 
[05/07 15:23:38    102s] (I)       After initializing earlyGlobalRoute syMemory usage = 1855.6 MB
[05/07 15:23:38    102s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Started Global Routing ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       ============= Initialization =============
[05/07 15:23:38    102s] (I)       totalPins=8247  totalGlobalPin=8220 (99.67%)
[05/07 15:23:38    102s] (I)       Started Build MST ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Generate topology with single threads
[05/07 15:23:38    102s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       total 2D Cap : 15664909 = (7709359 H, 7955550 V)
[05/07 15:23:38    102s] (I)       ============  Phase 1a Route ============
[05/07 15:23:38    102s] [NR-eGR] Layer group 1: route 2382 net(s) in layer range [2, 7]
[05/07 15:23:38    102s] (I)       Started Phase 1a ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:38    102s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:38    102s] (I)       
[05/07 15:23:38    102s] (I)       ============  Phase 1b Route ============
[05/07 15:23:38    102s] (I)       Started Phase 1b ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:38    102s] (I)       
[05/07 15:23:38    102s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.622213e+04um
[05/07 15:23:38    102s] (I)       ============  Phase 1c Route ============
[05/07 15:23:38    102s] (I)       Started Phase 1c ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Level2 Grid: 176 x 134
[05/07 15:23:38    102s] (I)       Started Two Level Routing ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:38    102s] (I)       
[05/07 15:23:38    102s] (I)       ============  Phase 1d Route ============
[05/07 15:23:38    102s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:38    102s] (I)       
[05/07 15:23:38    102s] (I)       ============  Phase 1e Route ============
[05/07 15:23:38    102s] (I)       Started Phase 1e ( Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:38    102s] (I)       
[05/07 15:23:38    102s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.622213e+04um
[05/07 15:23:38    102s] [NR-eGR] 
[05/07 15:23:38    102s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:38    102s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       ============  Phase 1l Route ============
[05/07 15:23:38    102s] (I)       
[05/07 15:23:38    102s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:38    102s] [NR-eGR]                        OverCon            
[05/07 15:23:38    102s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:23:38    102s] [NR-eGR]       Layer                (0)    OverCon 
[05/07 15:23:38    102s] [NR-eGR] ----------------------------------------------
[05/07 15:23:38    102s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:38    102s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:38    102s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:38    102s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:38    102s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:38    102s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:38    102s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:38    102s] [NR-eGR] ----------------------------------------------
[05/07 15:23:38    102s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/07 15:23:38    102s] [NR-eGR] 
[05/07 15:23:38    102s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.18 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] (I)       total 2D Cap : 15669699 = (7712621 H, 7957078 V)
[05/07 15:23:38    102s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:38    102s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:38    102s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.45 sec, Curr Mem: 1855.64 MB )
[05/07 15:23:38    102s] OPERPROF: Starting HotSpotCal at level 1, MEM:1855.6M
[05/07 15:23:38    102s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:38    102s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:23:38    102s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:38    102s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:23:38    102s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:23:38    102s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:38    102s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:23:38    102s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.013, MEM:1855.6M
[05/07 15:23:38    102s] Starting delay calculation for Setup views
[05/07 15:23:38    102s] #################################################################################
[05/07 15:23:38    102s] # Design Stage: PreRoute
[05/07 15:23:38    102s] # Design Name: MSDAP
[05/07 15:23:38    102s] # Design Mode: 7nm
[05/07 15:23:38    102s] # Analysis Mode: MMMC OCV 
[05/07 15:23:38    102s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:23:38    102s] # Signoff Settings: SI Off 
[05/07 15:23:38    102s] #################################################################################
[05/07 15:23:38    102s] Calculate early delays in OCV mode...
[05/07 15:23:38    102s] Calculate late delays in OCV mode...
[05/07 15:23:38    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 1853.6M, InitMEM = 1853.6M)
[05/07 15:23:38    102s] Start delay calculation (fullDC) (1 T). (MEM=1853.64)
[05/07 15:23:38    102s] End AAE Lib Interpolated Model. (MEM=1878.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:39    103s] Total number of fetched objects 2461
[05/07 15:23:39    103s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:23:39    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:39    103s] End delay calculation. (MEM=1897.14 CPU=0:00:00.3 REAL=0:00:00.0)
[05/07 15:23:39    103s] End delay calculation (fullDC). (MEM=1897.14 CPU=0:00:00.6 REAL=0:00:01.0)
[05/07 15:23:39    103s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1897.1M) ***
[05/07 15:23:39    103s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:43 mem=1897.1M)
[05/07 15:23:39    103s] Reported timing to dir ./timingReports
[05/07 15:23:39    103s] **opt_design ... cpu = 0:00:39, real = 0:00:39, mem = 1749.3M, totSessionCpu=0:01:43 **
[05/07 15:23:39    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1844.1M
[05/07 15:23:39    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.082, REAL:0.084, MEM:1844.1M
[05/07 15:23:39    103s] 2025/05/07 15:23:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:23:39    103s] 2025/05/07 15:23:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:23:40    103s] 2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:23:40    103s] 2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:23:40    103s] 2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:23:40    103s] 2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:23:40    103s] 2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:23:40    103s] 2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:23:40    103s] 2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:23:40    103s] 2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:23:40    103s] 2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:23:40    103s] 2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:23:40    103s] 2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:23:40    103s] 2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:23:40    103s] 2025/05/07 15:23:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:23:40    103s] 2025/05/07 15:23:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:23:40    103s] 
[05/07 15:23:40    103s] ------------------------------------------------------------
[05/07 15:23:40    103s]      opt_design Final Summary                             
[05/07 15:23:40    103s] ------------------------------------------------------------
[05/07 15:23:40    103s] 
[05/07 15:23:40    103s] Setup views included:
[05/07 15:23:40    103s]  PVT_0P63V_100C.setup_view 
[05/07 15:23:40    103s] 
[05/07 15:23:40    103s] +--------------------+---------+---------+---------+
[05/07 15:23:40    103s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:23:40    103s] +--------------------+---------+---------+---------+
[05/07 15:23:40    103s] |           WNS (ns):| 15.575  | 15.575  | 32.927  |
[05/07 15:23:40    103s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:23:40    103s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:23:40    103s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:23:40    103s] +--------------------+---------+---------+---------+
[05/07 15:23:40    103s] 
[05/07 15:23:40    103s] +----------------+-------------------------------+------------------+
[05/07 15:23:40    103s] |                |              Real             |       Total      |
[05/07 15:23:40    103s] |    DRVs        +------------------+------------+------------------|
[05/07 15:23:40    103s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:23:40    103s] +----------------+------------------+------------+------------------+
[05/07 15:23:40    103s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:23:40    103s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:23:40    103s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:23:40    103s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:23:40    103s] +----------------+------------------+------------+------------------+
[05/07 15:23:40    103s] 
[05/07 15:23:40    103s] Density: 1.246%
[05/07 15:23:40    103s] Routing Overflow: 0.00% H and 0.00% V
[05/07 15:23:40    103s] ------------------------------------------------------------
[05/07 15:23:40    103s] **opt_design ... cpu = 0:00:39, real = 0:00:40, mem = 1744.2M, totSessionCpu=0:01:44 **
[05/07 15:23:40    103s] Deleting Cell Server ...
[05/07 15:23:40    103s] Deleting Lib Analyzer.
[05/07 15:23:40    103s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/07 15:23:40    103s] Type 'man IMPOPT-3195' for more detail.
[05/07 15:23:40    103s] *** Finished opt_design ***
[05/07 15:23:40    103s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:40    103s] UM:*          0.000 ns         15.575 ns  final
[05/07 15:23:40    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1844.2M
[05/07 15:23:40    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.072, MEM:1844.2M
[05/07 15:23:40    103s] 
[05/07 15:23:40    103s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1844.2M
[05/07 15:23:40    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1832.4M
[05/07 15:23:41    104s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:41    104s] UM:                                       opt_design_prects
[05/07 15:23:41    104s] 
[05/07 15:23:41    104s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:42.5 real=0:00:43.9)
[05/07 15:23:41    104s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[05/07 15:23:41    104s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.1 real=0:00:06.2)
[05/07 15:23:41    104s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.0 real=0:00:03.0)
[05/07 15:23:41    104s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:13.2 real=0:00:13.4)
[05/07 15:23:41    104s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:23:41    104s] Info: pop threads available for lower-level modules during optimization.
[05/07 15:23:41    104s] Reset maxLocalDensity to default value from 7nm/5nm setting.
[05/07 15:23:41    104s] clean pInstBBox. size 0
[05/07 15:23:41    104s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/07 15:23:41    104s] All LLGs are deleted
[05/07 15:23:41    104s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1832.4M
[05/07 15:23:41    104s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1832.4M
[05/07 15:23:41    104s] #optDebug: fT-D <X 1 0 0 0>
[05/07 15:23:41    104s] #optDebug: fT-D <X 1 0 0 0>
[05/07 15:23:41    104s] VSMManager cleared!
[05/07 15:23:41    104s] **place_opt_design ... cpu = 0:01:09, real = 0:01:13, mem = 1771.4M **
[05/07 15:23:41    104s] *** Finished GigaPlace ***
[05/07 15:23:41    104s] 
[05/07 15:23:41    104s] *** Summary of all messages that are not suppressed in this session:
[05/07 15:23:41    104s] Severity  ID               Count  Summary                                  
[05/07 15:23:41    104s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/07 15:23:41    104s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/07 15:23:41    104s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[05/07 15:23:41    104s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/07 15:23:41    104s] *** Message Summary: 6 warning(s), 0 error(s)
[05/07 15:23:41    104s] 
[05/07 15:23:41    104s] @file 118:
[05/07 15:23:41    104s] @file 119: # 15. Synthesize clock tree
[05/07 15:23:41    104s] @file 120: create_clock_tree_spec
[05/07 15:23:41    104s] Creating clock tree spec for modes (timing configs): my_constraint_mode
[05/07 15:23:41    104s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/07 15:23:41    104s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:23:41    104s] Summary for sequential cells identification: 
[05/07 15:23:41    104s]   Identified SBFF number: 68
[05/07 15:23:41    104s]   Identified MBFF number: 0
[05/07 15:23:41    104s]   Identified SB Latch number: 0
[05/07 15:23:41    104s]   Identified MB Latch number: 0
[05/07 15:23:41    104s]   Not identified SBFF number: 0
[05/07 15:23:41    104s]   Not identified MBFF number: 0
[05/07 15:23:41    104s]   Not identified SB Latch number: 0
[05/07 15:23:41    104s]   Not identified MB Latch number: 0
[05/07 15:23:41    104s]   Number of sequential cells which are not FFs: 64
[05/07 15:23:41    104s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:23:41    104s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:23:41    104s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:23:41    104s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:23:41    104s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:23:41    104s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:23:41    104s]  Setting StdDelay to 2.60
[05/07 15:23:41    104s] Creating Cell Server, finished. 
[05/07 15:23:41    104s] 
[05/07 15:23:41    104s] Reset timing graph...
[05/07 15:23:41    104s] Ignoring AAE DB Resetting ...
[05/07 15:23:41    104s] Reset timing graph done.
[05/07 15:23:41    104s] Ignoring AAE DB Resetting ...
[05/07 15:23:41    104s] Analyzing clock structure...
[05/07 15:23:41    104s] Analyzing clock structure done.
[05/07 15:23:41    104s] Reset timing graph...
[05/07 15:23:41    104s] Ignoring AAE DB Resetting ...
[05/07 15:23:41    104s] Reset timing graph done.
[05/07 15:23:41    104s] Extracting original clock gating for Sclk...
[05/07 15:23:41    104s]   clock_tree Sclk contains 354 sinks and 0 clock gates.
[05/07 15:23:41    104s]   Extraction for Sclk complete.
[05/07 15:23:41    104s] Extracting original clock gating for Sclk done.
[05/07 15:23:41    104s] Extracting original clock gating for Dclk...
[05/07 15:23:41    104s]   clock_tree Dclk contains 38 sinks and 0 clock gates.
[05/07 15:23:41    104s]   Extraction for Dclk complete.
[05/07 15:23:41    104s] Extracting original clock gating for Dclk done.
[05/07 15:23:41    104s] The skew group Dclk/my_constraint_mode was created. It contains 38 sinks and 1 sources.
[05/07 15:23:41    104s] The skew group Sclk/my_constraint_mode was created. It contains 354 sinks and 1 sources.
[05/07 15:23:41    104s] Checking clock tree convergence...
[05/07 15:23:41    104s] Checking clock tree convergence done.
[05/07 15:23:41    104s] @file 121: ccopt_design -hold -report_dir hammer_cts_debug -report_prefix hammer_cts
[05/07 15:23:41    104s] #% Begin ccopt_design (date=05/07 15:23:41, mem=1609.3M)
[05/07 15:23:41    104s] Setting ::DelayCal::PrerouteDcFastMode 0
[05/07 15:23:41    104s] Runtime...
[05/07 15:23:41    104s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/07 15:23:41    104s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[05/07 15:23:41    104s] Set place::cacheFPlanSiteMark to 1
[05/07 15:23:41    104s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/07 15:23:41    104s] Using CCOpt effort standard.
[05/07 15:23:41    104s] CCOpt::Phase::Initialization...
[05/07 15:23:41    104s] Check Prerequisites...
[05/07 15:23:41    104s] Leaving CCOpt scope - CheckPlace...
[05/07 15:23:41    104s] OPERPROF: Starting checkPlace at level 1, MEM:1729.0M
[05/07 15:23:41    104s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T pinDensity cut2cut 
[05/07 15:23:41    104s] OPERPROF:   Starting FgcInit at level 2, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:   Finished FgcInit at level 2, CPU:0.003, REAL:0.003, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1729.0M
[05/07 15:23:41    104s] Core basic site is asap7sc7p5t
[05/07 15:23:41    104s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:23:41    104s] SiteArray: use 12,296,192 bytes
[05/07 15:23:41    104s] SiteArray: current memory after site array memory allocation 1740.8M
[05/07 15:23:41    104s] SiteArray: FP blocked sites are writable
[05/07 15:23:41    104s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.032, REAL:0.032, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:1740.8M
[05/07 15:23:41    104s] 
[05/07 15:23:41    104s] Begin checking placement ... (start mem=1729.0M, init mem=1740.8M)
[05/07 15:23:41    104s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.016, REAL:0.017, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.006, REAL:0.006, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:1740.8M
[05/07 15:23:41    104s] *info: Placed = 6653           (Fixed = 4428)
[05/07 15:23:41    104s] *info: Unplaced = 0           
[05/07 15:23:41    104s] Placement Density:1.25%(277/22263)
[05/07 15:23:41    104s] Placement Density (including fixed std cells):1.81%(406/22392)
[05/07 15:23:41    104s] PowerDomain Density <AO>:1.24%(276/22263)
[05/07 15:23:41    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1729.0M
[05/07 15:23:41    104s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1729.0M)
[05/07 15:23:41    104s] OPERPROF: Finished checkPlace at level 1, CPU:0.105, REAL:0.105, MEM:1729.0M
[05/07 15:23:41    104s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:41    104s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:41    104s] UM:*                                      Leaving CCOpt scope - CheckPlace
[05/07 15:23:41    104s] Validating CTS configuration...
[05/07 15:23:41    104s] CCOpt power management detected and enabled.
[05/07 15:23:41    104s] Checking module port directions...
[05/07 15:23:41    104s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:41    104s] Non-default CCOpt properties:
[05/07 15:23:41    104s] route_type is set for at least one key
[05/07 15:23:41    104s] Using cell based legalization.
[05/07 15:23:41    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:1729.0M
[05/07 15:23:41    104s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:41    104s] OPERPROF:   Starting FgcInit at level 2, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1729.0M
[05/07 15:23:41    104s] All LLGs are deleted
[05/07 15:23:41    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1729.0M
[05/07 15:23:41    104s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1729.0M
[05/07 15:23:41    104s] Core basic site is asap7sc7p5t
[05/07 15:23:41    104s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:41    104s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:23:41    104s] SiteArray: use 12,296,192 bytes
[05/07 15:23:41    104s] SiteArray: current memory after site array memory allocation 1740.8M
[05/07 15:23:41    104s] SiteArray: FP blocked sites are writable
[05/07 15:23:41    104s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:23:41    104s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1740.8M
[05/07 15:23:41    104s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:23:41    104s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.008, REAL:0.008, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.093, REAL:0.094, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:     Starting CMU at level 3, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1740.8M
[05/07 15:23:41    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.117, REAL:0.117, MEM:1740.8M
[05/07 15:23:41    104s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1740.8MB).
[05/07 15:23:41    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.151, MEM:1740.8M
[05/07 15:23:41    104s] (I)       Load db... (mem=1740.8M)
[05/07 15:23:41    104s] (I)       Read data from FE... (mem=1740.8M)
[05/07 15:23:41    104s] (I)       Read nodes and places... (mem=1740.8M)
[05/07 15:23:41    104s] (I)       Number of ignored instance 0
[05/07 15:23:41    104s] (I)       Number of inbound cells 0
[05/07 15:23:41    104s] (I)       numMoveCells=2225, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/07 15:23:41    104s] (I)       Done Read nodes and places (cpu=0.006s, mem=1740.8M)
[05/07 15:23:41    104s] (I)       Read rows... (mem=1740.8M)
[05/07 15:23:41    104s] (I)       Done Read rows (cpu=0.000s, mem=1740.8M)
[05/07 15:23:41    104s] (I)       Read module constraints... (mem=1740.8M)
[05/07 15:23:41    104s] (I)       Done Read module constraints (cpu=0.000s, mem=1740.8M)
[05/07 15:23:41    104s] (I)       Done Read data from FE (cpu=0.006s, mem=1740.8M)
[05/07 15:23:41    104s] (I)       Done Load db (cpu=0.006s, mem=1740.8M)
[05/07 15:23:41    104s] (I)       Constructing placeable region... (mem=1740.8M)
[05/07 15:23:41    104s] (I)       Constructing bin map
[05/07 15:23:41    104s] (I)       Initialize bin information with width=2700 height=2700
[05/07 15:23:41    104s] (I)       Done constructing bin map
[05/07 15:23:41    104s] (I)       Removing 2504 blocked bin with high fixed inst density
[05/07 15:23:41    104s] (I)       Compute region effective width... (mem=1740.8M)
[05/07 15:23:41    104s] (I)       Done Compute region effective width (cpu=0.001s, mem=1740.8M)
[05/07 15:23:41    104s] (I)       Done Constructing placeable region (cpu=0.007s, mem=1740.8M)
[05/07 15:23:41    104s] Route type trimming info:
[05/07 15:23:41    104s]   No route type modifications were made.
[05/07 15:23:41    104s] Accumulated time to calculate placeable region: 0.000714
[05/07 15:23:41    104s] Accumulated time to calculate placeable region: 0.00131
[05/07 15:23:41    104s] Accumulated time to calculate placeable region: 0.00247
[05/07 15:23:41    104s] (I)       Initializing Steiner engine. 
[05/07 15:23:42    105s] End AAE Lib Interpolated Model. (MEM=1822.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:43    106s] Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
[05/07 15:23:43    106s] Original list had 10 cells:
[05/07 15:23:43    106s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/07 15:23:43    106s] New trimmed list has 9 cells:
[05/07 15:23:43    106s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/07 15:23:43    106s] Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
[05/07 15:23:43    106s] Original list had 21 cells:
[05/07 15:23:43    106s] CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/07 15:23:43    106s] New trimmed list has 13 cells:
[05/07 15:23:43    106s] CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/07 15:23:43    106s] Clock tree balancer configuration for clock_trees Dclk Sclk:
[05/07 15:23:43    106s] Non-default CCOpt properties:
[05/07 15:23:43    106s]   route_type (leaf): default_route_type_leaf (default: default)
[05/07 15:23:43    106s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/07 15:23:43    106s]   route_type (top): default_route_type_nonleaf (default: default)
[05/07 15:23:43    106s] For power domain AO:
[05/07 15:23:43    106s]   Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
[05/07 15:23:43    106s]   Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
[05/07 15:23:43    106s]   Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
[05/07 15:23:43    106s]   Unblocked area available for placement of any clock cells in power_domain AO: 22045.514um^2
[05/07 15:23:43    106s] Top Routing info:
[05/07 15:23:43    106s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:23:43    106s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:23:43    106s] Trunk Routing info:
[05/07 15:23:43    106s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:23:43    106s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:23:43    106s] Leaf Routing info:
[05/07 15:23:43    106s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:23:43    106s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:23:43    106s] For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
[05/07 15:23:43    106s]   Slew time target (leaf):    59.7ps
[05/07 15:23:43    106s]   Slew time target (trunk):   59.7ps
[05/07 15:23:43    106s]   Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
[05/07 15:23:43    106s]   Buffer unit delay: 21.4ps
[05/07 15:23:43    106s]   Buffer max distance: 124.870um
[05/07 15:23:43    106s] Fastest wire driving cells and distances:
[05/07 15:23:43    106s]   Buffer    : {lib_cell:BUFx3_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=195.844um, saturatedSlew=56.8ps, speed=2705.028um per ns, cellArea=0.447um^2 per 1000um}
[05/07 15:23:43    106s]   Inverter  : {lib_cell:INVx2_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=128.422um, saturatedSlew=55.4ps, speed=2983.089um per ns, cellArea=0.454um^2 per 1000um}
[05/07 15:23:43    106s]   Clock gate: {lib_cell:ICGx2_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=109.238um, saturatedSlew=58.4ps, speed=2758.535um per ns, cellArea=2.536um^2 per 1000um}
[05/07 15:23:43    106s] 
[05/07 15:23:43    106s] 
[05/07 15:23:43    106s] Logic Sizing Table:
[05/07 15:23:43    106s] 
[05/07 15:23:43    106s] ----------------------------------------------------------
[05/07 15:23:43    106s] Cell    Instance count    Source    Eligible library cells
[05/07 15:23:43    106s] ----------------------------------------------------------
[05/07 15:23:43    106s]   (empty table)
[05/07 15:23:43    106s] ----------------------------------------------------------
[05/07 15:23:43    106s] 
[05/07 15:23:43    106s] 
[05/07 15:23:43    106s] Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
[05/07 15:23:43    106s]   Sources:                     pin Dclk
[05/07 15:23:43    106s]   Total number of sinks:       38
[05/07 15:23:43    106s]   Delay constrained sinks:     38
[05/07 15:23:43    106s]   Non-leaf sinks:              0
[05/07 15:23:43    106s]   Ignore pins:                 0
[05/07 15:23:43    106s]  Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/07 15:23:43    106s]   Skew target:                 21.4ps
[05/07 15:23:43    106s] Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
[05/07 15:23:43    106s]   Sources:                     pin Sclk
[05/07 15:23:43    106s]   Total number of sinks:       354
[05/07 15:23:43    106s]   Delay constrained sinks:     354
[05/07 15:23:43    106s]   Non-leaf sinks:              0
[05/07 15:23:43    106s]   Ignore pins:                 0
[05/07 15:23:43    106s]  Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/07 15:23:43    106s]   Skew target:                 21.4ps
[05/07 15:23:43    106s] Primary reporting skew groups are:
[05/07 15:23:43    106s] skew_group Sclk/my_constraint_mode with 354 clock sinks
[05/07 15:23:43    106s] 
[05/07 15:23:43    106s] Via Selection for Estimated Routes (rule default):
[05/07 15:23:43    106s] 
[05/07 15:23:43    106s] --------------------------------------------------------------
[05/07 15:23:43    106s] Layer     Via Cell    Res.      Cap.     RC       Top of Stack
[05/07 15:23:43    106s] Range                 (Ohm)     (fF)     (fs)     Only
[05/07 15:23:43    106s] --------------------------------------------------------------
[05/07 15:23:43    106s] M1-M2     VIA12       10.000    0.000    0.003    false
[05/07 15:23:43    106s] M2-M3     VIA23       10.000    0.000    0.004    false
[05/07 15:23:43    106s] M3-M4     VIA34       10.000    0.001    0.007    false
[05/07 15:23:43    106s] M4-M5     VIA45       10.000    0.001    0.011    false
[05/07 15:23:43    106s] M5-M6     VIA56       10.000    0.001    0.010    false
[05/07 15:23:43    106s] M6-M7     VIA67       10.000    0.001    0.009    false
[05/07 15:23:43    106s] M7-M8     VIA78       10.000    0.002    0.017    false
[05/07 15:23:43    106s] M8-M9     VIA89       10.000    0.003    0.025    false
[05/07 15:23:43    106s] M9-Pad    VIA9Pad     10.000    0.003    0.031    false
[05/07 15:23:43    106s] --------------------------------------------------------------
[05/07 15:23:43    106s] 
[05/07 15:23:43    106s] No ideal or dont_touch nets found in the clock tree
[05/07 15:23:43    106s] No dont_touch hnets found in the clock tree
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] Filtering reasons for cell type: buffer
[05/07 15:23:43    107s] =======================================
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:43    107s] Clock trees    Power domain    Reason                         Library cells
[05/07 15:23:43    107s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:43    107s] all            AO              Unbalanced rise/fall delays    { BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L
[05/07 15:23:43    107s]                                                                 BUFx12_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R
[05/07 15:23:43    107s]                                                                 BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx16f_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R
[05/07 15:23:43    107s]                                                                 BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx3_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L
[05/07 15:23:43    107s]                                                                 BUFx4f_ASAP7_75t_R BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx5_ASAP7_75t_R
[05/07 15:23:43    107s]                                                                 BUFx5_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx6f_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[05/07 15:23:43    107s]                                                                 HB1xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R
[05/07 15:23:43    107s]                                                                 HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL }
[05/07 15:23:43    107s] all            AO              Library trimming               { BUFx4f_ASAP7_75t_SRAM }
[05/07 15:23:43    107s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] Filtering reasons for cell type: inverter
[05/07 15:23:43    107s] =========================================
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:43    107s] Clock trees    Power domain    Reason                         Library cells
[05/07 15:23:43    107s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:43    107s] all            AO              Unbalanced rise/fall delays    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx10_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx11_ASAP7_75t_L CKINVDCx11_ASAP7_75t_R CKINVDCx11_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_R CKINVDCx14_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L
[05/07 15:23:43    107s]                                                                 INVx13_ASAP7_75t_R INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx1_ASAP7_75t_R
[05/07 15:23:43    107s]                                                                 INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx2_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_L
[05/07 15:23:43    107s]                                                                 INVx4_ASAP7_75t_R INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R
[05/07 15:23:43    107s]                                                                 INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx6_ASAP7_75t_SL
[05/07 15:23:43    107s]                                                                 INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx8_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[05/07 15:23:43    107s]                                                                 INVxp33_ASAP7_75t_R INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_R
[05/07 15:23:43    107s]                                                                 INVxp67_ASAP7_75t_SL }
[05/07 15:23:43    107s] all            AO              Library trimming               { CKINVDCx10_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM
[05/07 15:23:43    107s]                                                                 CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM
[05/07 15:23:43    107s]                                                                 CKINVDCx9p33_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM }
[05/07 15:23:43    107s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.4)
[05/07 15:23:43    107s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:43    107s] UM:*                                      Validating CTS configuration
[05/07 15:23:43    107s] CCOpt configuration status: all checks passed.
[05/07 15:23:43    107s] External - Set all clocks to propagated mode...
[05/07 15:23:43    107s] Innovus will update I/O latencies
[05/07 15:23:43    107s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] 
[05/07 15:23:43    107s] Check Prerequisites done. (took cpu=0:00:02.6 real=0:00:02.7)
[05/07 15:23:44    107s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:44    107s] UM:*                                      Check Prerequisites
[05/07 15:23:44    107s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.7 real=0:00:02.7)
[05/07 15:23:44    107s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:44    107s] UM:*                                      CCOpt::Phase::Initialization
[05/07 15:23:44    107s] OPERPROF: Starting FgcCleanup at level 1, MEM:1856.6M
[05/07 15:23:44    107s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1856.6M
[05/07 15:23:44    107s] Executing ccopt post-processing.
[05/07 15:23:44    107s] Synthesizing clock trees with CCOpt...
[05/07 15:23:44    107s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 15:23:44    107s] CCOpt::Phase::PreparingToBalance...
[05/07 15:23:44    107s] 
[05/07 15:23:44    107s] Positive (advancing) pin insertion delays
[05/07 15:23:44    107s] =========================================
[05/07 15:23:44    107s] 
[05/07 15:23:44    107s] 
[05/07 15:23:44    107s] Negative (delaying) pin insertion delays
[05/07 15:23:44    107s] ========================================
[05/07 15:23:44    107s] 
[05/07 15:23:44    107s] Found 0 pin insertion delay advances (0 of 392 clock tree sinks)
[05/07 15:23:44    107s] Found 0 pin insertion delay delays (0 of 392 clock tree sinks)
[05/07 15:23:44    107s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/07 15:23:44    107s] All LLGs are deleted
[05/07 15:23:44    107s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1856.6M
[05/07 15:23:44    107s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1844.9M
[05/07 15:23:44    107s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=1844.9M
[05/07 15:23:44    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=1844.9M
[05/07 15:23:44    107s] (I)       Started Loading and Dumping File ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Reading DB...
[05/07 15:23:44    107s] (I)       Read data from FE... (mem=1844.9M)
[05/07 15:23:44    107s] (I)       Read nodes and places... (mem=1844.9M)
[05/07 15:23:44    107s] (I)       Done Read nodes and places (cpu=0.003s, mem=1844.9M)
[05/07 15:23:44    107s] (I)       Read nets... (mem=1844.9M)
[05/07 15:23:44    107s] (I)       Done Read nets (cpu=0.003s, mem=1844.9M)
[05/07 15:23:44    107s] (I)       Done Read data from FE (cpu=0.007s, mem=1844.9M)
[05/07 15:23:44    107s] (I)       before initializing RouteDB syMemory usage = 1844.9 MB
[05/07 15:23:44    107s] (I)       Honor MSV route constraint: false
[05/07 15:23:44    107s] (I)       Maximum routing layer  : 7
[05/07 15:23:44    107s] (I)       Minimum routing layer  : 2
[05/07 15:23:44    107s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:44    107s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:44    107s] (I)       Tracks used by clock wire: 0
[05/07 15:23:44    107s] (I)       Reverse direction      : 
[05/07 15:23:44    107s] (I)       Honor partition pin guides: true
[05/07 15:23:44    107s] (I)       Route selected nets only: false
[05/07 15:23:44    107s] (I)       Route secondary PG pins: false
[05/07 15:23:44    107s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:44    107s] (I)       Apply function for special wires: true
[05/07 15:23:44    107s] (I)       Layer by layer blockage reading: true
[05/07 15:23:44    107s] (I)       Offset calculation fix : true
[05/07 15:23:44    107s] (I)       Route stripe layer range: 
[05/07 15:23:44    107s] (I)       Honor partition fences : 
[05/07 15:23:44    107s] (I)       Honor partition pin    : 
[05/07 15:23:44    107s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:44    107s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:44    107s] (I)       build grid graph
[05/07 15:23:44    107s] (I)       build grid graph start
[05/07 15:23:44    107s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:44    107s] [NR-eGR] M1 has no routable track
[05/07 15:23:44    107s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:44    107s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:44    107s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:44    107s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:44    107s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:44    107s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:44    107s] (I)       build grid graph end
[05/07 15:23:44    107s] (I)       ===========================================================================
[05/07 15:23:44    107s] (I)       == Report All Rule Vias ==
[05/07 15:23:44    107s] (I)       ===========================================================================
[05/07 15:23:44    107s] (I)        Via Rule : (Default)
[05/07 15:23:44    107s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:44    107s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:44    107s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:44    107s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:44    107s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:44    107s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:44    107s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:44    107s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:44    107s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:44    107s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:44    107s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:44    107s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:44    107s] (I)       ===========================================================================
[05/07 15:23:44    107s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:44    107s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:44    107s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:44    107s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:44    107s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:44    107s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:44    107s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:44    107s] [NR-eGR] Read 944 PG shapes
[05/07 15:23:44    107s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:44    107s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:44    107s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:44    107s] [NR-eGR] #PG Blockages       : 944
[05/07 15:23:44    107s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:44    107s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:44    107s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:44    107s] (I)       readDataFromPlaceDB
[05/07 15:23:44    107s] (I)       Read net information..
[05/07 15:23:44    107s] (I)       Read testcase time = 0.000 seconds
[05/07 15:23:44    107s] 
[05/07 15:23:44    107s] [NR-eGR] Read numTotalNets=2382  numIgnoredNets=0
[05/07 15:23:44    107s] (I)       early_global_route_priority property id does not exist.
[05/07 15:23:44    107s] (I)       Start initializing grid graph
[05/07 15:23:44    107s] (I)       End initializing grid graph
[05/07 15:23:44    107s] (I)       Model blockages into capacity
[05/07 15:23:44    107s] (I)       Read Num Blocks=3092  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:44    107s] (I)       Started Modeling ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Modeling Layer 1 ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Modeling Layer 2 ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:44    107s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Modeling Layer 3 ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:44    107s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Modeling Layer 4 ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 0
[05/07 15:23:44    107s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Modeling Layer 5 ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:44    107s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Modeling Layer 6 ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:23:44    107s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Modeling Layer 7 ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:23:44    107s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Finished Modeling ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Number of ignored nets = 0
[05/07 15:23:44    107s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:44    107s] (I)       Number of clock nets = 4.  Ignored: No
[05/07 15:23:44    107s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:44    107s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:44    107s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:44    107s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:44    107s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:44    107s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:44    107s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:44    107s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[05/07 15:23:44    107s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1844.9 MB
[05/07 15:23:44    107s] (I)       Ndr track 0 does not exist
[05/07 15:23:44    107s] (I)       Layer1  viaCost=100.00
[05/07 15:23:44    107s] (I)       Layer2  viaCost=100.00
[05/07 15:23:44    107s] (I)       Layer3  viaCost=100.00
[05/07 15:23:44    107s] (I)       Layer4  viaCost=100.00
[05/07 15:23:44    107s] (I)       Layer5  viaCost=100.00
[05/07 15:23:44    107s] (I)       Layer6  viaCost=100.00
[05/07 15:23:44    107s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:44    107s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:44    107s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:44    107s] (I)       Site width          :    54  (dbu)
[05/07 15:23:44    107s] (I)       Row height          :   270  (dbu)
[05/07 15:23:44    107s] (I)       GCell width         :   270  (dbu)
[05/07 15:23:44    107s] (I)       GCell height        :   270  (dbu)
[05/07 15:23:44    107s] (I)       Grid                :   878   668     7
[05/07 15:23:44    107s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:44    107s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:23:44    107s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:23:44    107s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:44    107s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:44    107s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:44    107s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:44    107s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:44    107s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:23:44    107s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:44    107s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:44    107s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:44    107s] (I)       --------------------------------------------------------
[05/07 15:23:44    107s] 
[05/07 15:23:44    107s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:44    107s] (I)       [05/07 15:23:44    107s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:44    107s] [NR-eGR] Rule id: 0  Nets: 2382 
Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:44    107s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:44    107s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:44    107s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:44    107s] [NR-eGR] ========================================
[05/07 15:23:44    107s] [NR-eGR] 
[05/07 15:23:44    107s] (I)       blocked tracks on layer2 : = 1645518 / 4104650 (40.09%)
[05/07 15:23:44    107s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:23:44    107s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:23:44    107s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:23:44    107s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:23:44    107s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:23:44    107s] (I)       After initializing earlyGlobalRoute syMemory usage = 1844.9 MB
[05/07 15:23:44    107s] (I)       Finished Loading and Dumping File ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Global Routing ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       ============= Initialization =============
[05/07 15:23:44    107s] (I)       totalPins=8247  totalGlobalPin=8220 (99.67%)
[05/07 15:23:44    107s] (I)       Started Build MST ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Generate topology with single threads
[05/07 15:23:44    107s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       total 2D Cap : 15664909 = (7709359 H, 7955550 V)
[05/07 15:23:44    107s] (I)       ============  Phase 1a Route ============
[05/07 15:23:44    107s] [NR-eGR] Layer group 1: route 2382 net(s) in layer range [2, 7]
[05/07 15:23:44    107s] (I)       Started Phase 1a ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:44    107s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:44    107s] (I)       
[05/07 15:23:44    107s] (I)       ============  Phase 1b Route ============
[05/07 15:23:44    107s] (I)       Started Phase 1b ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:44    107s] (I)       
[05/07 15:23:44    107s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.622213e+04um
[05/07 15:23:44    107s] (I)       ============  Phase 1c Route ============
[05/07 15:23:44    107s] (I)       Started Phase 1c ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Level2 Grid: 176 x 134
[05/07 15:23:44    107s] (I)       Started Two Level Routing ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:44    107s] (I)       
[05/07 15:23:44    107s] (I)       ============  Phase 1d Route ============
[05/07 15:23:44    107s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:44    107s] (I)       
[05/07 15:23:44    107s] (I)       ============  Phase 1e Route ============
[05/07 15:23:44    107s] (I)       Started Phase 1e ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Usage: 97119 = (56763 H, 40356 V) = (0.74% H, 0.51% V) = (1.533e+04um H, 1.090e+04um V)
[05/07 15:23:44    107s] (I)       
[05/07 15:23:44    107s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.622213e+04um
[05/07 15:23:44    107s] [NR-eGR] 
[05/07 15:23:44    107s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:44    107s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       ============  Phase 1l Route ============
[05/07 15:23:44    107s] (I)       
[05/07 15:23:44    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:44    107s] [NR-eGR]                        OverCon            
[05/07 15:23:44    107s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:23:44    107s] [NR-eGR]       Layer                (0)    OverCon 
[05/07 15:23:44    107s] [NR-eGR] ----------------------------------------------
[05/07 15:23:44    107s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:44    107s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:44    107s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:44    107s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:44    107s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:44    107s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:44    107s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:44    107s] [NR-eGR] ----------------------------------------------
[05/07 15:23:44    107s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/07 15:23:44    107s] [NR-eGR] 
[05/07 15:23:44    107s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.17 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       total 2D Cap : 15669699 = (7712621 H, 7957078 V)
[05/07 15:23:44    107s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:44    107s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:44    107s] (I)       ============= track Assignment ============
[05/07 15:23:44    107s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Started Greedy Track Assignment ( Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:23:44    107s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] (I)       Run Multi-thread track assignment
[05/07 15:23:44    107s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1844.90 MB )
[05/07 15:23:44    107s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:44    107s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7712
[05/07 15:23:44    107s] [NR-eGR]     M2  (2H) length: 6.691188e+03um, number of vias: 11826
[05/07 15:23:44    107s] [NR-eGR]     M3  (3V) length: 8.816602e+03um, number of vias: 1081
[05/07 15:23:44    107s] [NR-eGR]     M4  (4H) length: 4.553876e+03um, number of vias: 613
[05/07 15:23:44    107s] [NR-eGR]     M5  (5V) length: 2.162910e+03um, number of vias: 338
[05/07 15:23:44    107s] [NR-eGR]     M6  (6H) length: 4.199000e+03um, number of vias: 26
[05/07 15:23:44    107s] [NR-eGR]     M7  (7V) length: 1.521600e+01um, number of vias: 0
[05/07 15:23:44    107s] [NR-eGR] Total length: 2.643879e+04um, number of vias: 21596
[05/07 15:23:44    107s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:44    107s] [NR-eGR] Total eGR-routed clock nets wire length: 1.050528e+03um 
[05/07 15:23:44    107s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:44    107s] Saved RC grid cleaned up.
[05/07 15:23:44    107s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.51 sec, Curr Mem: 1731.90 MB )
[05/07 15:23:44    107s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/07 15:23:44    107s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:44    107s] UM:*                                      Leaving CCOpt scope - optDesignGlobalRouteStep
[05/07 15:23:44    107s] Rebuilding timing graph...
[05/07 15:23:44    107s] Rebuilding timing graph done.
[05/07 15:23:44    107s] Legalization setup...
[05/07 15:23:44    107s] Using cell based legalization.
[05/07 15:23:44    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:1749.5M
[05/07 15:23:44    107s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:44    107s] OPERPROF:   Starting FgcInit at level 2, MEM:1749.5M
[05/07 15:23:44    107s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1749.5M
[05/07 15:23:44    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1749.5M
[05/07 15:23:44    107s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1749.5M
[05/07 15:23:44    107s] Core basic site is asap7sc7p5t
[05/07 15:23:44    107s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:44    107s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:23:44    107s] SiteArray: use 12,296,192 bytes
[05/07 15:23:44    107s] SiteArray: current memory after site array memory allocation 1761.2M
[05/07 15:23:44    107s] SiteArray: FP blocked sites are writable
[05/07 15:23:44    107s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:23:44    107s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1761.2M
[05/07 15:23:44    107s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:23:44    107s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.011, REAL:0.011, MEM:1761.2M
[05/07 15:23:44    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.095, REAL:0.096, MEM:1761.2M
[05/07 15:23:44    107s] OPERPROF:     Starting CMU at level 3, MEM:1761.2M
[05/07 15:23:44    107s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1761.2M
[05/07 15:23:44    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.122, REAL:0.123, MEM:1761.2M
[05/07 15:23:44    107s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1761.2MB).
[05/07 15:23:44    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.154, REAL:0.155, MEM:1761.2M
[05/07 15:23:44    107s] (I)       Load db... (mem=1761.2M)
[05/07 15:23:44    107s] (I)       Read data from FE... (mem=1761.2M)
[05/07 15:23:44    107s] (I)       Read nodes and places... (mem=1761.2M)
[05/07 15:23:44    107s] (I)       Number of ignored instance 0
[05/07 15:23:44    107s] (I)       Number of inbound cells 0
[05/07 15:23:44    107s] (I)       numMoveCells=2225, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/07 15:23:44    107s] (I)       Done Read nodes and places (cpu=0.006s, mem=1762.2M)
[05/07 15:23:44    107s] (I)       Read rows... (mem=1762.2M)
[05/07 15:23:44    107s] (I)       Done Read rows (cpu=0.000s, mem=1762.2M)
[05/07 15:23:44    107s] (I)       Read module constraints... (mem=1762.2M)
[05/07 15:23:44    107s] (I)       Done Read module constraints (cpu=0.000s, mem=1762.2M)
[05/07 15:23:44    107s] (I)       Done Read data from FE (cpu=0.006s, mem=1762.2M)
[05/07 15:23:44    107s] (I)       Done Load db (cpu=0.006s, mem=1762.2M)
[05/07 15:23:44    107s] (I)       Constructing placeable region... (mem=1762.2M)
[05/07 15:23:44    107s] (I)       Constructing bin map
[05/07 15:23:44    107s] (I)       Initialize bin information with width=2700 height=2700
[05/07 15:23:44    107s] (I)       Done constructing bin map
[05/07 15:23:44    107s] (I)       Removing 2504 blocked bin with high fixed inst density
[05/07 15:23:44    107s] (I)       Compute region effective width... (mem=1764.7M)
[05/07 15:23:44    107s] (I)       Done Compute region effective width (cpu=0.001s, mem=1764.7M)
[05/07 15:23:44    107s] (I)       Done Constructing placeable region (cpu=0.006s, mem=1764.7M)
[05/07 15:23:44    107s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 15:23:45    108s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:45    108s] UM:*                                      Legalization setup
[05/07 15:23:45    108s] Validating CTS configuration...
[05/07 15:23:45    108s] Checking module port directions...
[05/07 15:23:45    108s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:45    108s] Non-default CCOpt properties:
[05/07 15:23:45    108s] cts_merge_clock_gates is set for at least one key
[05/07 15:23:45    108s] cts_merge_clock_logic is set for at least one key
[05/07 15:23:45    108s] route_type is set for at least one key
[05/07 15:23:45    108s] Route type trimming info:
[05/07 15:23:45    108s]   No route type modifications were made.
[05/07 15:23:45    108s] Accumulated time to calculate placeable region: 0.00318
[05/07 15:23:45    108s] Accumulated time to calculate placeable region: 0.00381
[05/07 15:23:45    108s] Accumulated time to calculate placeable region: 0.00447
[05/07 15:23:45    108s] (I)       Initializing Steiner engine. 
[05/07 15:23:45    108s] LayerId::1 widthSet size::1
[05/07 15:23:45    108s] LayerId::2 widthSet size::1
[05/07 15:23:45    108s] LayerId::3 widthSet size::1
[05/07 15:23:45    108s] LayerId::4 widthSet size::1
[05/07 15:23:45    108s] LayerId::5 widthSet size::1
[05/07 15:23:45    108s] LayerId::6 widthSet size::1
[05/07 15:23:45    108s] LayerId::7 widthSet size::1
[05/07 15:23:45    108s] LayerId::8 widthSet size::1
[05/07 15:23:45    108s] LayerId::9 widthSet size::1
[05/07 15:23:45    108s] LayerId::10 widthSet size::1
[05/07 15:23:45    108s] Updating RC grid for preRoute extraction ...
[05/07 15:23:45    108s] Initializing multi-corner resistance tables ...
[05/07 15:23:45    108s] End AAE Lib Interpolated Model. (MEM=1846.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:47    110s] Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
[05/07 15:23:47    110s] Original list had 10 cells:
[05/07 15:23:47    110s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/07 15:23:47    110s] New trimmed list has 9 cells:
[05/07 15:23:47    110s] BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/07 15:23:47    110s] Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
[05/07 15:23:47    110s] Original list had 21 cells:
[05/07 15:23:47    110s] CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/07 15:23:47    110s] New trimmed list has 13 cells:
[05/07 15:23:47    110s] CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/07 15:23:47    110s] Clock tree balancer configuration for clock_trees Dclk Sclk:
[05/07 15:23:47    110s] Non-default CCOpt properties:
[05/07 15:23:47    110s]   cts_merge_clock_gates: true (default: false)
[05/07 15:23:47    110s]   cts_merge_clock_logic: true (default: false)
[05/07 15:23:47    110s]   route_type (leaf): default_route_type_leaf (default: default)
[05/07 15:23:47    110s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/07 15:23:47    110s]   route_type (top): default_route_type_nonleaf (default: default)
[05/07 15:23:47    110s] For power domain AO:
[05/07 15:23:47    110s]   Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
[05/07 15:23:47    110s]   Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
[05/07 15:23:47    110s]   Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
[05/07 15:23:47    110s]   Unblocked area available for placement of any clock cells in power_domain AO: 22045.514um^2
[05/07 15:23:47    110s] Top Routing info:
[05/07 15:23:47    110s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:23:47    110s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:23:47    110s] Trunk Routing info:
[05/07 15:23:47    110s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:23:47    110s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:23:47    110s] Leaf Routing info:
[05/07 15:23:47    110s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:23:47    110s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:23:47    110s] For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
[05/07 15:23:47    110s]   Slew time target (leaf):    59.7ps
[05/07 15:23:47    110s]   Slew time target (trunk):   59.7ps
[05/07 15:23:47    110s]   Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
[05/07 15:23:47    110s]   Buffer unit delay: 21.4ps
[05/07 15:23:47    110s]   Buffer max distance: 124.870um
[05/07 15:23:47    110s] Fastest wire driving cells and distances:
[05/07 15:23:47    110s]   Buffer    : {lib_cell:BUFx3_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=195.844um, saturatedSlew=56.8ps, speed=2705.028um per ns, cellArea=0.447um^2 per 1000um}
[05/07 15:23:47    110s]   Inverter  : {lib_cell:INVx2_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=128.422um, saturatedSlew=55.4ps, speed=2983.089um per ns, cellArea=0.454um^2 per 1000um}
[05/07 15:23:47    110s]   Clock gate: {lib_cell:ICGx2_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=109.238um, saturatedSlew=58.4ps, speed=2758.535um per ns, cellArea=2.536um^2 per 1000um}
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] Logic Sizing Table:
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] ----------------------------------------------------------
[05/07 15:23:47    110s] Cell    Instance count    Source    Eligible library cells
[05/07 15:23:47    110s] ----------------------------------------------------------
[05/07 15:23:47    110s]   (empty table)
[05/07 15:23:47    110s] ----------------------------------------------------------
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
[05/07 15:23:47    110s]   Sources:                     pin Dclk
[05/07 15:23:47    110s]   Total number of sinks:       38
[05/07 15:23:47    110s]   Delay constrained sinks:     38
[05/07 15:23:47    110s]   Non-leaf sinks:              0
[05/07 15:23:47    110s]   Ignore pins:                 0
[05/07 15:23:47    110s]  Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/07 15:23:47    110s]   Skew target:                 21.4ps
[05/07 15:23:47    110s] Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
[05/07 15:23:47    110s]   Sources:                     pin Sclk
[05/07 15:23:47    110s]   Total number of sinks:       354
[05/07 15:23:47    110s]   Delay constrained sinks:     354
[05/07 15:23:47    110s]   Non-leaf sinks:              0
[05/07 15:23:47    110s]   Ignore pins:                 0
[05/07 15:23:47    110s]  Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/07 15:23:47    110s]   Skew target:                 21.4ps
[05/07 15:23:47    110s] Primary reporting skew groups are:
[05/07 15:23:47    110s] skew_group Sclk/my_constraint_mode with 354 clock sinks
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] Via Selection for Estimated Routes (rule default):
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] --------------------------------------------------------------
[05/07 15:23:47    110s] Layer     Via Cell    Res.      Cap.     RC       Top of Stack
[05/07 15:23:47    110s] Range                 (Ohm)     (fF)     (fs)     Only
[05/07 15:23:47    110s] --------------------------------------------------------------
[05/07 15:23:47    110s] M1-M2     VIA12       10.000    0.000    0.003    false
[05/07 15:23:47    110s] M2-M3     VIA23       10.000    0.000    0.004    false
[05/07 15:23:47    110s] M3-M4     VIA34       10.000    0.001    0.007    false
[05/07 15:23:47    110s] M4-M5     VIA45       10.000    0.001    0.011    false
[05/07 15:23:47    110s] M5-M6     VIA56       10.000    0.001    0.010    false
[05/07 15:23:47    110s] M6-M7     VIA67       10.000    0.001    0.009    false
[05/07 15:23:47    110s] M7-M8     VIA78       10.000    0.002    0.017    false
[05/07 15:23:47    110s] M8-M9     VIA89       10.000    0.003    0.025    false
[05/07 15:23:47    110s] M9-Pad    VIA9Pad     10.000    0.003    0.031    false
[05/07 15:23:47    110s] --------------------------------------------------------------
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] No ideal or dont_touch nets found in the clock tree
[05/07 15:23:47    110s] No dont_touch hnets found in the clock tree
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] Filtering reasons for cell type: buffer
[05/07 15:23:47    110s] =======================================
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:47    110s] Clock trees    Power domain    Reason                         Library cells
[05/07 15:23:47    110s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:47    110s] all            AO              Unbalanced rise/fall delays    { BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L
[05/07 15:23:47    110s]                                                                 BUFx12_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R
[05/07 15:23:47    110s]                                                                 BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx16f_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R
[05/07 15:23:47    110s]                                                                 BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx3_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L
[05/07 15:23:47    110s]                                                                 BUFx4f_ASAP7_75t_R BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx5_ASAP7_75t_R
[05/07 15:23:47    110s]                                                                 BUFx5_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx6f_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[05/07 15:23:47    110s]                                                                 HB1xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R
[05/07 15:23:47    110s]                                                                 HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL }
[05/07 15:23:47    110s] all            AO              Library trimming               { BUFx4f_ASAP7_75t_SRAM }
[05/07 15:23:47    110s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] Filtering reasons for cell type: inverter
[05/07 15:23:47    110s] =========================================
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:47    110s] Clock trees    Power domain    Reason                         Library cells
[05/07 15:23:47    110s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:47    110s] all            AO              Unbalanced rise/fall delays    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx10_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx11_ASAP7_75t_L CKINVDCx11_ASAP7_75t_R CKINVDCx11_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_R CKINVDCx14_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L
[05/07 15:23:47    110s]                                                                 INVx13_ASAP7_75t_R INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx1_ASAP7_75t_R
[05/07 15:23:47    110s]                                                                 INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx2_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_L
[05/07 15:23:47    110s]                                                                 INVx4_ASAP7_75t_R INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R
[05/07 15:23:47    110s]                                                                 INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx6_ASAP7_75t_SL
[05/07 15:23:47    110s]                                                                 INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx8_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[05/07 15:23:47    110s]                                                                 INVxp33_ASAP7_75t_R INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_R
[05/07 15:23:47    110s]                                                                 INVxp67_ASAP7_75t_SL }
[05/07 15:23:47    110s] all            AO              Library trimming               { CKINVDCx10_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM
[05/07 15:23:47    110s]                                                                 CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM
[05/07 15:23:47    110s]                                                                 CKINVDCx9p33_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM }
[05/07 15:23:47    110s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] 
[05/07 15:23:47    110s] Validating CTS configuration done. (took cpu=0:00:02.2 real=0:00:02.2)
[05/07 15:23:47    110s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:47    110s] UM:*                                      Validating CTS configuration
[05/07 15:23:47    110s] CCOpt configuration status: all checks passed.
[05/07 15:23:47    110s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[05/07 15:23:47    110s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/07 15:23:47    110s]   No exclusion drivers are needed.
[05/07 15:23:47    110s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[05/07 15:23:47    110s] Antenna diode management...
[05/07 15:23:47    110s]   Found 0 antenna diodes in the clock trees.
[05/07 15:23:47    110s]   
[05/07 15:23:47    110s] Antenna diode management done.
[05/07 15:23:47    110s] Adding driver cells for primary IOs...
[05/07 15:23:47    110s]   
[05/07 15:23:47    110s]   ----------------------------------------------------------------------------------------------
[05/07 15:23:47    110s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/07 15:23:47    110s]   ----------------------------------------------------------------------------------------------
[05/07 15:23:47    110s]     (empty table)
[05/07 15:23:47    110s]   ----------------------------------------------------------------------------------------------
[05/07 15:23:47    110s]   
[05/07 15:23:47    110s]   
[05/07 15:23:47    110s] Adding driver cells for primary IOs done.
[05/07 15:23:47    110s] Adding driver cell for primary IO roots...
[05/07 15:23:47    110s] Adding driver cell for primary IO roots done.
[05/07 15:23:47    110s] Maximizing clock DAG abstraction...
[05/07 15:23:47    110s] Maximizing clock DAG abstraction done.
[05/07 15:23:47    110s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.1 real=0:00:03.2)
[05/07 15:23:47    110s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:47    110s] UM:*                                      CCOpt::Phase::PreparingToBalance
[05/07 15:23:47    110s] Synthesizing clock trees...
[05/07 15:23:47    110s]   Preparing To Balance...
[05/07 15:23:47    110s] OPERPROF: Starting FgcCleanup at level 1, MEM:1894.0M
[05/07 15:23:47    110s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1894.0M
[05/07 15:23:47    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.0M
[05/07 15:23:47    110s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:47    110s] OPERPROF:   Starting FgcInit at level 2, MEM:1894.0M
[05/07 15:23:47    110s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1894.0M
[05/07 15:23:47    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.0M
[05/07 15:23:47    110s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:47    110s] OPERPROF:     Starting CMU at level 3, MEM:1894.0M
[05/07 15:23:47    110s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1894.0M
[05/07 15:23:47    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.093, REAL:0.094, MEM:1894.0M
[05/07 15:23:47    110s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1894.0MB).
[05/07 15:23:47    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.125, REAL:0.126, MEM:1894.0M
[05/07 15:23:47    110s]   Checking for inverting clock gates...
[05/07 15:23:47    110s]   Checking for inverting clock gates done.
[05/07 15:23:47    110s]   Merging duplicate siblings in DAG...
[05/07 15:23:47    110s]     Clock DAG stats before merging:
[05/07 15:23:47    110s]       cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
[05/07 15:23:47    110s]       cell areas       : b=0.000um^2, i=0.044um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.044um^2
[05/07 15:23:47    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=150.102um, total=150.102um
[05/07 15:23:47    110s]     Clock DAG library cell distribution before merging {count}:
[05/07 15:23:47    110s]        Invs: INVx1_ASAP7_75t_SL: 1 
[05/07 15:23:47    110s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:47    110s] UM:*                                      before merging
[05/07 15:23:47    110s]     Resynthesising clock tree into netlist...
[05/07 15:23:47    110s]       Reset timing graph...
[05/07 15:23:47    110s] Ignoring AAE DB Resetting ...
[05/07 15:23:47    110s]       Reset timing graph done.
[05/07 15:23:47    110s]     Resynthesising clock tree into netlist done.
[05/07 15:23:47    110s]     
[05/07 15:23:47    110s]     Disconnecting clock tree from netlist...
[05/07 15:23:47    110s]     Disconnecting clock tree from netlist done.
[05/07 15:23:47    110s]   Merging duplicate siblings in DAG done.
[05/07 15:23:47    110s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 15:23:47    110s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:47    110s] UM:*                                      Preparing To Balance
[05/07 15:23:47    110s]   CCOpt::Phase::Construction...
[05/07 15:23:47    110s]   Stage::Clustering...
[05/07 15:23:47    110s]   Clustering...
[05/07 15:23:47    110s]     Initialize for clustering...
[05/07 15:23:47    110s]     Clock DAG stats before clustering:
[05/07 15:23:47    110s]       cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
[05/07 15:23:47    110s]       cell areas       : b=0.000um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.554um^2
[05/07 15:23:47    110s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=150.102um, total=150.102um
[05/07 15:23:47    110s]     Clock DAG library cell distribution before clustering {count}:
[05/07 15:23:47    110s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:47    110s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:47    110s] UM:*                                      before clustering
[05/07 15:23:47    110s]     Computing max distances from locked parents...
[05/07 15:23:47    110s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/07 15:23:47    110s]     Computing max distances from locked parents done.
[05/07 15:23:47    110s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:47    110s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:47    110s] UM:*                                      Initialize for clustering
[05/07 15:23:47    110s]     Bottom-up phase...
[05/07 15:23:47    110s]     Clustering clock_tree Sclk...
[05/07 15:23:47    110s] End AAE Lib Interpolated Model. (MEM=1884.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:47    110s] Accumulated time to calculate placeable region: 0.00508
[05/07 15:23:47    110s] Accumulated time to calculate placeable region: 0.00553
[05/07 15:23:47    110s] Accumulated time to calculate placeable region: 0.006
[05/07 15:23:47    110s] Accumulated time to calculate placeable region: 0.00647
[05/07 15:23:47    110s] Accumulated time to calculate placeable region: 0.00695
[05/07 15:23:48    111s]       Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:23:48    111s]       Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:48    111s]     Clustering clock_tree Sclk done.
[05/07 15:23:48    111s]     Clustering clock_tree Dclk...
[05/07 15:23:48    111s]     Clustering clock_tree Dclk done.
[05/07 15:23:48    111s]     Clock DAG stats after bottom-up phase:
[05/07 15:23:48    111s]       cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
[05/07 15:23:48    111s]       cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
[05/07 15:23:48    111s]       hp wire lengths  : top=0.000um, trunk=488.376um, leaf=939.956um, total=1428.332um
[05/07 15:23:48    111s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/07 15:23:48    111s]        Bufs: BUFx24_ASAP7_75t_SL: 31 
[05/07 15:23:48    111s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:48    111s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:48    111s] UM:*                                      after bottom-up phase
[05/07 15:23:48    111s]     Bottom-up phase done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/07 15:23:48    111s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:48    111s] UM:*                                      Bottom-up phase
[05/07 15:23:48    111s]     Legalizing clock trees...
[05/07 15:23:48    111s]     Resynthesising clock tree into netlist...
[05/07 15:23:48    111s]       Reset timing graph...
[05/07 15:23:48    111s] Ignoring AAE DB Resetting ...
[05/07 15:23:48    111s]       Reset timing graph done.
[05/07 15:23:48    111s]     Resynthesising clock tree into netlist done.
[05/07 15:23:48    111s]     Commiting net attributes....
[05/07 15:23:48    111s]     Commiting net attributes. done.
[05/07 15:23:48    111s]     Leaving CCOpt scope - ClockRefiner...
[05/07 15:23:48    111s] OPERPROF: Starting FgcCleanup at level 1, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1884.5M
[05/07 15:23:48    111s] Assigned high priority to 424 cells.
[05/07 15:23:48    111s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[05/07 15:23:48    111s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[05/07 15:23:48    111s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1884.5M
[05/07 15:23:48    111s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:48    111s] OPERPROF:     Starting FgcInit at level 3, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1884.5M
[05/07 15:23:48    111s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:48    111s] OPERPROF:       Starting CMU at level 4, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.097, REAL:0.098, MEM:1884.5M
[05/07 15:23:48    111s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1884.5MB).
[05/07 15:23:48    111s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.131, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.131, MEM:1884.5M
[05/07 15:23:48    111s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.4
[05/07 15:23:48    111s] OPERPROF: Starting RefinePlace at level 1, MEM:1884.5M
[05/07 15:23:48    111s] *** Starting place_detail (0:01:52 mem=1884.5M) ***
[05/07 15:23:48    111s] Total net bbox length = 2.599e+04 (1.514e+04 1.084e+04) (ext = 2.017e+03)
[05/07 15:23:48    111s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:23:48    111s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:23:48    111s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:48    111s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1884.5M
[05/07 15:23:48    111s] Starting refinePlace ...
[05/07 15:23:48    111s] ** Cut row section cpu time 0:00:00.0.
[05/07 15:23:48    111s]    Spread Effort: high, standalone mode, useDDP on.
[05/07 15:23:48    111s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1884.5MB) @(0:01:52 - 0:01:52).
[05/07 15:23:48    111s] Move report: preRPlace moves 79 insts, mean move: 0.31 um, max move: 1.08 um
[05/07 15:23:48    111s] 	Max move on inst (Co_mem_R/CTS_ccl_buf_00103): (192.94, 117.18) --> (192.94, 116.10)
[05/07 15:23:48    111s] 	Length: 30 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx24_ASAP7_75t_SL
[05/07 15:23:48    111s] wireLenOptFixPriorityInst 378 inst fixed
[05/07 15:23:48    111s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:48    111s] 
[05/07 15:23:48    111s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:23:48    111s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:48    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1884.5MB) @(0:01:52 - 0:01:52).
[05/07 15:23:48    111s] Move report: Detail placement moves 79 insts, mean move: 0.31 um, max move: 1.08 um
[05/07 15:23:48    111s] 	Max move on inst (Co_mem_R/CTS_ccl_buf_00103): (192.94, 117.18) --> (192.94, 116.10)
[05/07 15:23:48    111s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1884.5MB
[05/07 15:23:48    111s] Statistics of distance of Instance movement in refine placement:
[05/07 15:23:48    111s]   maximum (X+Y) =         1.08 um
[05/07 15:23:48    111s]   inst (Co_mem_R/CTS_ccl_buf_00103) with max move: (192.942, 117.18) -> (192.942, 116.1)
[05/07 15:23:48    111s]   mean    (X+Y) =         0.31 um
[05/07 15:23:48    111s] Summary Report:
[05/07 15:23:48    111s] Instances move: 79 (out of 2255 movable)
[05/07 15:23:48    111s] Instances flipped: 0
[05/07 15:23:48    111s] Mean displacement: 0.31 um
[05/07 15:23:48    111s] Max displacement: 1.08 um (Instance: Co_mem_R/CTS_ccl_buf_00103) (192.942, 117.18) -> (192.942, 116.1)
[05/07 15:23:48    111s] Total instances moved : 79
[05/07 15:23:48    111s] 	Length: 30 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx24_ASAP7_75t_SL
[05/07 15:23:48    111s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.150, REAL:0.151, MEM:1884.5M
[05/07 15:23:48    111s] Total net bbox length = 2.600e+04 (1.515e+04 1.085e+04) (ext = 2.016e+03)
[05/07 15:23:48    111s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1884.5MB
[05/07 15:23:48    111s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1884.5MB) @(0:01:52 - 0:01:52).
[05/07 15:23:48    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.4
[05/07 15:23:48    111s] *** Finished place_detail (0:01:52 mem=1884.5M) ***
[05/07 15:23:48    111s] OPERPROF: Finished RefinePlace at level 1, CPU:0.168, REAL:0.169, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF: Starting FgcCleanup at level 1, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1884.5M
[05/07 15:23:48    111s]     Moved 22, flipped 7 and cell swapped 0 of 424 clock instance(s) during refinement.
[05/07 15:23:48    111s] Moved 11 and flipped 0 of 32 clock instances (excluding sinks) during refinement
[05/07 15:23:48    111s]     The largest move was 1.08 microns for Co_mem_R/CTS_ccl_buf_00103.
[05/07 15:23:48    111s] The largest move for clock insts (excluding sinks) was 1.08 microns. The inst with this movement was Co_mem_R/CTS_ccl_buf_00103
[05/07 15:23:48    111s] Moved 11 and flipped 7 of 392 clock sinks during refinement.
[05/07 15:23:48    111s] The largest move for clock sinks was 0.486 microns. The inst with this movement was PISOL/register_dataout_reg[11]
[05/07 15:23:48    111s] Revert refine place priority changes on 0 cells.
[05/07 15:23:48    111s] OPERPROF: Starting DPlace-Init at level 1, MEM:1884.5M
[05/07 15:23:48    111s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:48    111s] OPERPROF:   Starting FgcInit at level 2, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1884.5M
[05/07 15:23:48    111s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1884.5M
[05/07 15:23:49    111s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:49    112s] OPERPROF:     Starting CMU at level 3, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.092, REAL:0.093, MEM:1884.5M
[05/07 15:23:49    112s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1884.5MB).
[05/07 15:23:49    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.124, REAL:0.124, MEM:1884.5M
[05/07 15:23:49    112s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/07 15:23:49    112s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:49    112s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[05/07 15:23:49    112s]     Disconnecting clock tree from netlist...
[05/07 15:23:49    112s]     Disconnecting clock tree from netlist done.
[05/07 15:23:49    112s] OPERPROF: Starting FgcCleanup at level 1, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:1884.5M
[05/07 15:23:49    112s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:49    112s] OPERPROF:   Starting FgcInit at level 2, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1884.5M
[05/07 15:23:49    112s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:49    112s] OPERPROF:     Starting CMU at level 3, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.006, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.094, REAL:0.094, MEM:1884.5M
[05/07 15:23:49    112s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1884.5MB).
[05/07 15:23:49    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.126, REAL:0.127, MEM:1884.5M
[05/07 15:23:49    112s]     Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:23:49    112s] End AAE Lib Interpolated Model. (MEM=1884.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:49    112s]     Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:49    112s]     
[05/07 15:23:49    112s]     Clock tree legalization - Histogram:
[05/07 15:23:49    112s]     ====================================
[05/07 15:23:49    112s]     
[05/07 15:23:49    112s]     --------------------------------
[05/07 15:23:49    112s]     Movement (um)    Number of cells
[05/07 15:23:49    112s]     --------------------------------
[05/07 15:23:49    112s]     [0.54,0.594)            8
[05/07 15:23:49    112s]     [0.594,0.648)           0
[05/07 15:23:49    112s]     [0.648,0.702)           0
[05/07 15:23:49    112s]     [0.702,0.756)           0
[05/07 15:23:49    112s]     [0.756,0.81)            0
[05/07 15:23:49    112s]     [0.81,0.864)            0
[05/07 15:23:49    112s]     [0.864,0.918)           0
[05/07 15:23:49    112s]     [0.918,0.972)           0
[05/07 15:23:49    112s]     [0.972,1.026)           0
[05/07 15:23:49    112s]     [1.026,1.08)            3
[05/07 15:23:49    112s]     --------------------------------
[05/07 15:23:49    112s]     
[05/07 15:23:49    112s]     
[05/07 15:23:49    112s]     Clock tree legalization - Top 10 Movements:
[05/07 15:23:49    112s]     ===========================================
[05/07 15:23:49    112s]     
[05/07 15:23:49    112s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:49    112s]     Movement (um)    Desired              Achieved             Node
[05/07 15:23:49    112s]                      location             location             
[05/07 15:23:49    112s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:49    112s]         1.08         (39.798,48.870)      (39.798,47.790)      ccl_a clock buffer, uid:A4683 (a lib_cell BUFx24_ASAP7_75t_SL) at (39.798,47.790), in power domain AO
[05/07 15:23:49    112s]         1.08         (192.942,57.240)     (192.942,56.160)     ccl_a clock buffer, uid:A4681 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,56.160), in power domain AO
[05/07 15:23:49    112s]         1.08         (192.942,117.180)    (192.942,116.100)    ccl clock buffer, uid:A46d2 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,116.100), in power domain AO
[05/07 15:23:49    112s]         0.54         (192.942,57.240)     (192.942,57.780)     ccl_a clock buffer, uid:A4685 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,57.780), in power domain AO
[05/07 15:23:49    112s]         0.54         (192.942,117.180)    (192.942,117.720)    ccl_a clock buffer, uid:A4693 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,117.720), in power domain AO
[05/07 15:23:49    112s]         0.54         (192.942,117.180)    (192.942,116.640)    ccl_a clock buffer, uid:A4691 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,116.640), in power domain AO
[05/07 15:23:49    112s]         0.54         (39.798,48.870)      (39.798,48.330)      ccl clock buffer, uid:A46d0 (a lib_cell BUFx24_ASAP7_75t_SL) at (39.798,48.330), in power domain AO
[05/07 15:23:49    112s]         0.54         (192.942,57.240)     (192.942,56.700)     ccl clock buffer, uid:A46d3 (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,56.700), in power domain AO
[05/07 15:23:49    112s]         0.54         (116.640,69.930)     (116.640,69.390)     ccl clock buffer, uid:A46d9 (a lib_cell BUFx24_ASAP7_75t_SL) at (116.640,69.390), in power domain AO
[05/07 15:23:49    112s]         0.54         (192.942,69.930)     (192.942,69.390)     ccl clock buffer, uid:A46db (a lib_cell BUFx24_ASAP7_75t_SL) at (192.942,69.390), in power domain AO
[05/07 15:23:49    112s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:23:49    112s]     
[05/07 15:23:49    112s]     Legalizing clock trees done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/07 15:23:49    112s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:49    112s] UM:*                                      Legalizing clock trees
[05/07 15:23:49    112s]     Clock DAG stats after 'Clustering':
[05/07 15:23:49    112s]       cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
[05/07 15:23:49    112s]       cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
[05/07 15:23:49    112s]       cell capacitance : b=72.735fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=83.130fF
[05/07 15:23:49    112s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:49    112s]       wire capacitance : top=0.000fF, trunk=3.518fF, leaf=6.658fF, total=10.176fF
[05/07 15:23:49    112s]       wire lengths     : top=0.000um, trunk=654.655um, leaf=1114.518um, total=1769.173um
[05/07 15:23:49    112s]       hp wire lengths  : top=0.000um, trunk=491.616um, leaf=941.036um, total=1432.652um
[05/07 15:23:49    112s]     Clock DAG net violations after 'Clustering': none
[05/07 15:23:49    112s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/07 15:23:49    112s]       Trunk : target=59.7ps count=12 avg=29.2ps sd=14.3ps min=11.0ps max=50.2ps {8 <= 35.8ps, 2 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:49    112s]       Leaf  : target=59.7ps count=22 avg=34.6ps sd=12.3ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:49    112s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/07 15:23:49    112s]        Bufs: BUFx24_ASAP7_75t_SL: 31 
[05/07 15:23:49    112s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:49    112s]     Primary reporting skew groups after 'Clustering':
[05/07 15:23:49    112s]       skew_group Sclk/my_constraint_mode: insertion delay [min=90.7, max=153.4, avg=116.6, sd=15.8], skew [62.7 vs 21.4*], 62.1% {97.4, 118.8} (wid=72.7 ws=54.0) (gid=91.1 gs=23.1)
[05/07 15:23:49    112s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:49    112s]       max path sink: Co_mem_L/mem_0_0/CE
[05/07 15:23:49    112s]     Skew group summary after 'Clustering':
[05/07 15:23:49    112s]       skew_group Dclk/my_constraint_mode: insertion delay [min=76.2, max=98.3, avg=88.2, sd=8.5], skew [22.1 vs 21.4*], 89.5% {76.2, 97.6} (wid=39.1 ws=17.4) (gid=59.2 gs=4.7)
[05/07 15:23:49    112s]       skew_group Sclk/my_constraint_mode: insertion delay [min=90.7, max=153.4, avg=116.6, sd=15.8], skew [62.7 vs 21.4*], 62.1% {97.4, 118.8} (wid=72.7 ws=54.0) (gid=91.1 gs=23.1)
[05/07 15:23:49    112s]     Legalizer API calls during this step: 788 succeeded with high effort: 788 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:49    112s]   Clustering done. (took cpu=0:00:01.7 real=0:00:01.7)
[05/07 15:23:49    112s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:49    112s] UM:*                                      Clustering
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] Post-Clustering Statistics Report
[05/07 15:23:49    112s] =================================
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] Fanout Statistics:
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] --------------------------------------------------------------------------------------------------------------
[05/07 15:23:49    112s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[05/07 15:23:49    112s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[05/07 15:23:49    112s] --------------------------------------------------------------------------------------------------------------
[05/07 15:23:49    112s] Trunk        13       2.615      1          5        1.325      {3 <= 1, 4 <= 2, 2 <= 3, 3 <= 4, 1 <= 5}
[05/07 15:23:49    112s] Leaf         22      17.818      1         83       26.021      {14 <= 17, 2 <= 34, 3 <= 51, 2 <= 68, 1 <= 85}
[05/07 15:23:49    112s] --------------------------------------------------------------------------------------------------------------
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] Clustering Failure Statistics:
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] ----------------------------------------------------------
[05/07 15:23:49    112s] Net Type    Clusters    Clusters    Net Skew    Transition
[05/07 15:23:49    112s]             Tried       Failed      Failures    Failures
[05/07 15:23:49    112s] ----------------------------------------------------------
[05/07 15:23:49    112s] Trunk          73          22          22           18
[05/07 15:23:49    112s] Leaf           32           7           7            6
[05/07 15:23:49    112s] ----------------------------------------------------------
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] Clustering Partition Statistics:
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] ------------------------------------------------------------------------------------
[05/07 15:23:49    112s] Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[05/07 15:23:49    112s]             Fraction    Fraction    Count        Size      Size    Size    Size
[05/07 15:23:49    112s] ------------------------------------------------------------------------------------
[05/07 15:23:49    112s] Trunk        0.000       1.000          4         7.000     1       20       8.832
[05/07 15:23:49    112s] Leaf         0.938       0.062         16        24.500     1      340      84.638
[05/07 15:23:49    112s] ------------------------------------------------------------------------------------
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s]   Looking for fanout violations...
[05/07 15:23:49    112s]   Looking for fanout violations done.
[05/07 15:23:49    112s]   CongRepair After Initial Clustering...
[05/07 15:23:49    112s]   Reset timing graph...
[05/07 15:23:49    112s] Ignoring AAE DB Resetting ...
[05/07 15:23:49    112s]   Reset timing graph done.
[05/07 15:23:49    112s]   Leaving CCOpt scope - Early Global Route...
[05/07 15:23:49    112s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1884.5M
[05/07 15:23:49    112s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1872.8M
[05/07 15:23:49    112s] OPERPROF: Starting FgcCleanup at level 1, MEM:1872.8M
[05/07 15:23:49    112s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1872.8M
[05/07 15:23:49    112s] All LLGs are deleted
[05/07 15:23:49    112s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1872.8M
[05/07 15:23:49    112s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1872.8M
[05/07 15:23:49    112s]   Clock implementation routing...
[05/07 15:23:49    112s] Net route status summary:
[05/07 15:23:49    112s]   Clock:        34 (unrouted=34, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:49    112s]   Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:49    112s]     Routing using eGR only...
[05/07 15:23:49    112s]       Early Global Route - eGR->NR step...
[05/07 15:23:49    112s] (ccopt eGR): There are 34 nets for routing of which 34 have one or more fixed wires.
[05/07 15:23:49    112s] (ccopt eGR): Start to route 34 all nets
[05/07 15:23:49    112s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Loading and Dumping File ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Reading DB...
[05/07 15:23:49    112s] (I)       Read data from FE... (mem=1872.8M)
[05/07 15:23:49    112s] (I)       Read nodes and places... (mem=1872.8M)
[05/07 15:23:49    112s] (I)       Done Read nodes and places (cpu=0.003s, mem=1872.8M)
[05/07 15:23:49    112s] (I)       Read nets... (mem=1872.8M)
[05/07 15:23:49    112s] (I)       Done Read nets (cpu=0.004s, mem=1872.8M)
[05/07 15:23:49    112s] (I)       Done Read data from FE (cpu=0.007s, mem=1872.8M)
[05/07 15:23:49    112s] (I)       before initializing RouteDB syMemory usage = 1872.8 MB
[05/07 15:23:49    112s] (I)       Clean congestion better: true
[05/07 15:23:49    112s] (I)       Estimate vias on DPT layer: true
[05/07 15:23:49    112s] (I)       Clean congestion LA rounds: 5
[05/07 15:23:49    112s] (I)       Layer constraints as soft constraints: true
[05/07 15:23:49    112s] (I)       Soft top layer         : true
[05/07 15:23:49    112s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/07 15:23:49    112s] (I)       Better NDR handling    : true
[05/07 15:23:49    112s] (I)       Routing cost fix for NDR handling: true
[05/07 15:23:49    112s] (I)       Update initial WL after Phase 1a: true
[05/07 15:23:49    112s] (I)       Block tracks for preroutes: true
[05/07 15:23:49    112s] (I)       Assign IRoute by net group key: true
[05/07 15:23:49    112s] (I)       Block unroutable channels: true
[05/07 15:23:49    112s] (I)       Block unroutable channel fix: true
[05/07 15:23:49    112s] (I)       Block unroutable channels 3D: true
[05/07 15:23:49    112s] (I)       Check blockage within NDR space in TA: true
[05/07 15:23:49    112s] (I)       Handle EOL spacing     : true
[05/07 15:23:49    112s] (I)       Honor MSV route constraint: false
[05/07 15:23:49    112s] (I)       Maximum routing layer  : 7
[05/07 15:23:49    112s] (I)       Minimum routing layer  : 2
[05/07 15:23:49    112s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:49    112s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:49    112s] (I)       Tracks used by clock wire: 0
[05/07 15:23:49    112s] (I)       Reverse direction      : 
[05/07 15:23:49    112s] (I)       Honor partition pin guides: true
[05/07 15:23:49    112s] (I)       Route selected nets only: true
[05/07 15:23:49    112s] (I)       Route secondary PG pins: false
[05/07 15:23:49    112s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:49    112s] (I)       Refine MST             : true
[05/07 15:23:49    112s] (I)       Honor PRL              : true
[05/07 15:23:49    112s] (I)       Strong congestion aware: true
[05/07 15:23:49    112s] (I)       Improved initial location for IRoutes: true
[05/07 15:23:49    112s] (I)       Multi panel TA         : true
[05/07 15:23:49    112s] (I)       Penalize wire overlap  : true
[05/07 15:23:49    112s] (I)       Expand small instance blockage: true
[05/07 15:23:49    112s] (I)       Reduce via in TA       : true
[05/07 15:23:49    112s] (I)       SS-aware routing       : true
[05/07 15:23:49    112s] (I)       Improve tree edge sharing: true
[05/07 15:23:49    112s] (I)       Improve 2D via estimation: true
[05/07 15:23:49    112s] (I)       Refine Steiner tree    : true
[05/07 15:23:49    112s] (I)       Build spine tree       : true
[05/07 15:23:49    112s] (I)       Model pass through capacity: true
[05/07 15:23:49    112s] (I)       Extend blockages by a half GCell: true
[05/07 15:23:49    112s] (I)       Partial layer blockage modeling: true
[05/07 15:23:49    112s] (I)       Consider pin shapes    : true
[05/07 15:23:49    112s] (I)       Consider pin shapes for all nodes: true
[05/07 15:23:49    112s] (I)       Consider NR APA        : true
[05/07 15:23:49    112s] (I)       Consider IO pin shape  : true
[05/07 15:23:49    112s] (I)       Fix pin connection bug : true
[05/07 15:23:49    112s] (I)       Consider layer RC for local wires: true
[05/07 15:23:49    112s] (I)       LA-aware pin escape length: 2
[05/07 15:23:49    112s] (I)       Split for must join    : true
[05/07 15:23:49    112s] (I)       Route guide main branches file: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfcxPJbv.trunk.1
[05/07 15:23:49    112s] (I)       Route guide min downstream WL type: SUBTREE
[05/07 15:23:49    112s] (I)       Number of rows per GCell: 2
[05/07 15:23:49    112s] (I)       Routing effort level   : 10000
[05/07 15:23:49    112s] (I)       Special modeling for N7: 0
[05/07 15:23:49    112s] (I)       Special modeling for N6: 0
[05/07 15:23:49    112s] (I)       N3 special modeling    : 0
[05/07 15:23:49    112s] (I)       Special modeling for N5 v6: 0
[05/07 15:23:49    112s] (I)       Special settings for S4 designs: 0
[05/07 15:23:49    112s] (I)       Special settings for S5 designs v2: 0
[05/07 15:23:49    112s] (I)       Special settings for S7 designs: 0
[05/07 15:23:49    112s] (I)       Prefer layer length threshold: 8
[05/07 15:23:49    112s] (I)       Overflow penalty cost  : 10
[05/07 15:23:49    112s] (I)       A-star cost            : 0.30
[05/07 15:23:49    112s] (I)       Misalignment cost      : 10.00
[05/07 15:23:49    112s] (I)       Threshold for short IRoute: 6
[05/07 15:23:49    112s] (I)       Via cost during post routing: 1.00
[05/07 15:23:49    112s] (I)       Layer congestion ratio : 1.00
[05/07 15:23:49    112s] (I)       source-to-sink ratio   : 0.30
[05/07 15:23:49    112s] (I)       Scenic ratio bound     : 3.00
[05/07 15:23:49    112s] (I)       Segment layer relax scenic ratio: 1.25
[05/07 15:23:49    112s] (I)       Source-sink aware LA ratio: 0.50
[05/07 15:23:49    112s] (I)       PG-aware similar topology routing: true
[05/07 15:23:49    112s] (I)       Maze routing via cost fix: true
[05/07 15:23:49    112s] (I)       Apply PRL on PG terms  : true
[05/07 15:23:49    112s] (I)       Apply PRL on obs objects: true
[05/07 15:23:49    112s] (I)       Handle range-type spacing rules: true
[05/07 15:23:49    112s] (I)       Apply function for special wires: true
[05/07 15:23:49    112s] (I)       Layer by layer blockage reading: true
[05/07 15:23:49    112s] (I)       Offset calculation fix : true
[05/07 15:23:49    112s] (I)       Parallel spacing query fix: true
[05/07 15:23:49    112s] (I)       Force source to root IR: true
[05/07 15:23:49    112s] (I)       Layer Weights          : L2:4 L3:2.5
[05/07 15:23:49    112s] (I)       Route stripe layer range: 
[05/07 15:23:49    112s] (I)       Honor partition fences : 
[05/07 15:23:49    112s] (I)       Honor partition pin    : 
[05/07 15:23:49    112s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:49    112s] (I)       Do not relax to DPT layer: true
[05/07 15:23:49    112s] (I)       Pass through capacity modeling: true
[05/07 15:23:49    112s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:49    112s] (I)       build grid graph
[05/07 15:23:49    112s] (I)       build grid graph start
[05/07 15:23:49    112s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:49    112s] [NR-eGR] M1 has no routable track
[05/07 15:23:49    112s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:49    112s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:49    112s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:49    112s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:49    112s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:49    112s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:49    112s] (I)       build grid graph end
[05/07 15:23:49    112s] (I)       ===========================================================================
[05/07 15:23:49    112s] (I)       == Report All Rule Vias ==
[05/07 15:23:49    112s] (I)       ===========================================================================
[05/07 15:23:49    112s] (I)        Via Rule : (Default)
[05/07 15:23:49    112s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:49    112s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:49    112s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:49    112s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:49    112s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:49    112s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:49    112s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:49    112s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:49    112s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:49    112s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:49    112s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:49    112s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:49    112s] (I)       ===========================================================================
[05/07 15:23:49    112s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:49    112s] [NR-eGR] Read 2832 PG shapes
[05/07 15:23:49    112s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:49    112s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:49    112s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:49    112s] [NR-eGR] #PG Blockages       : 2832
[05/07 15:23:49    112s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:49    112s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:49    112s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:49    112s] (I)       readDataFromPlaceDB
[05/07 15:23:49    112s] (I)       Read net information..
[05/07 15:23:49    112s] (I)       [05/07 15:23:49    112s] [NR-eGR] Read numTotalNets=2412  numIgnoredNets=2378
Read testcase time = 0.000 seconds
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] (I)       [05/07 15:23:49    112s] [NR-eGR] Connected 0 must-join pins/ports
early_global_route_priority property id does not exist.
[05/07 15:23:49    112s] (I)       Start initializing grid graph
[05/07 15:23:49    112s] (I)       End initializing grid graph
[05/07 15:23:49    112s] (I)       Model blockages into capacity
[05/07 15:23:49    112s] (I)       Read Num Blocks=6180  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:49    112s] (I)       Started Modeling ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 1 ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 2 ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:49    112s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 3 ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:49    112s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 4 ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Layer 3 (H) : #blockages 1800 : #preroutes 0
[05/07 15:23:49    112s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 5 ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:49    112s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 6 ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Layer 5 (H) : #blockages 1404 : #preroutes 0
[05/07 15:23:49    112s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 7 ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Layer 6 (V) : #blockages 1428 : #preroutes 0
[05/07 15:23:49    112s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Moved 46 terms for better access 
[05/07 15:23:49    112s] (I)       Number of ignored nets = 0
[05/07 15:23:49    112s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:49    112s] (I)       Number of clock nets = 34.  Ignored: No
[05/07 15:23:49    112s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:49    112s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:49    112s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:49    112s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:49    112s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:49    112s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:49    112s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:49    112s] [NR-eGR] There are 34 clock nets ( 34 with NDR ).
[05/07 15:23:49    112s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1872.8 MB
[05/07 15:23:49    112s] (I)       Ndr track 0 does not exist
[05/07 15:23:49    112s] (I)       Ndr track 0 does not exist
[05/07 15:23:49    112s] (I)       Layer1  viaCost=100.00
[05/07 15:23:49    112s] (I)       Layer2  viaCost=100.00
[05/07 15:23:49    112s] (I)       Layer3  viaCost=100.00
[05/07 15:23:49    112s] (I)       Layer4  viaCost=100.00
[05/07 15:23:49    112s] (I)       Layer5  viaCost=100.00
[05/07 15:23:49    112s] (I)       Layer6  viaCost=100.00
[05/07 15:23:49    112s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:49    112s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:49    112s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:49    112s] (I)       Site width          :    54  (dbu)
[05/07 15:23:49    112s] (I)       Row height          :   270  (dbu)
[05/07 15:23:49    112s] (I)       GCell width         :   540  (dbu)
[05/07 15:23:49    112s] (I)       GCell height        :   540  (dbu)
[05/07 15:23:49    112s] (I)       Grid                :   439   334     7
[05/07 15:23:49    112s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:49    112s] (I)       Vertical capacity   :     0     0   540     0   540     0   540
[05/07 15:23:49    112s] (I)       Horizontal capacity :     0   540     0   540     0   540     0
[05/07 15:23:49    112s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:49    112s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:49    112s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:49    112s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:49    112s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:49    112s] (I)       Num tracks per GCell: 15.00 15.00 15.00 11.25 11.25  8.44  8.44
[05/07 15:23:49    112s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:49    112s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:49    112s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:49    112s] (I)       --------------------------------------------------------
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] (I)       ID:0 [05/07 15:23:49    112s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:49    112s] [NR-eGR] Rule id: 0  Nets: 34 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/07 15:23:49    112s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:23:49    112s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:23:49    112s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:49    112s] (I)       ID:1 [05/07 15:23:49    112s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:49    112s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:49    112s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:49    112s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:49    112s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:49    112s] [NR-eGR] ========================================
[05/07 15:23:49    112s] [NR-eGR] 
[05/07 15:23:49    112s] (I)       blocked tracks on layer2 : = 826558 / 2052325 (40.27%)
[05/07 15:23:49    112s] (I)       blocked tracks on layer3 : = 870412 / 2197386 (39.61%)
[05/07 15:23:49    112s] (I)       blocked tracks on layer4 : = 40336 / 1648884 (2.45%)
[05/07 15:23:49    112s] (I)       blocked tracks on layer5 : = 0 / 1647956 (0.00%)
[05/07 15:23:49    112s] (I)       blocked tracks on layer6 : = 239694 / 1236663 (19.38%)
[05/07 15:23:49    112s] (I)       blocked tracks on layer7 : = 238476 / 1236134 (19.29%)
[05/07 15:23:49    112s] (I)       After initializing earlyGlobalRoute syMemory usage = 1872.8 MB
[05/07 15:23:49    112s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Global Routing ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       ============= Initialization =============
[05/07 15:23:49    112s] (I)       totalPins=458  totalGlobalPin=436 (95.20%)
[05/07 15:23:49    112s] (I)       Started Build MST ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Generate topology with single threads
[05/07 15:23:49    112s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       total 2D Cap : 2946099 = (1609570 H, 1336529 V)
[05/07 15:23:49    112s] (I)       ============  Phase 1a Route ============
[05/07 15:23:49    112s] [NR-eGR] Layer group 1: route 34 net(s) in layer range [3, 4]
[05/07 15:23:49    112s] (I)       Started Phase 1a ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[05/07 15:23:49    112s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 3257 = (1777 H, 1480 V) = (0.11% H, 0.11% V) = (9.596e+02um H, 7.992e+02um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1b Route ============
[05/07 15:23:49    112s] (I)       Started Phase 1b ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 3257 = (1777 H, 1480 V) = (0.11% H, 0.11% V) = (9.596e+02um H, 7.992e+02um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.758780e+03um
[05/07 15:23:49    112s] (I)       ============  Phase 1c Route ============
[05/07 15:23:49    112s] (I)       Usage: 3257 = (1777 H, 1480 V) = (0.11% H, 0.11% V) = (9.596e+02um H, 7.992e+02um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1d Route ============
[05/07 15:23:49    112s] (I)       Usage: 3257 = (1777 H, 1480 V) = (0.11% H, 0.11% V) = (9.596e+02um H, 7.992e+02um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1e Route ============
[05/07 15:23:49    112s] (I)       Started Phase 1e ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 3257 = (1777 H, 1480 V) = (0.11% H, 0.11% V) = (9.596e+02um H, 7.992e+02um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1f Route ============
[05/07 15:23:49    112s] (I)       Usage: 3257 = (1777 H, 1480 V) = (0.11% H, 0.11% V) = (9.596e+02um H, 7.992e+02um V)
[05/07 15:23:49    112s] (I)       [05/07 15:23:49    112s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.758780e+03um
[05/07 15:23:49    112s] [NR-eGR] 

[05/07 15:23:49    112s] (I)       ============  Phase 1g Route ============
[05/07 15:23:49    112s] (I)       Started Post Routing ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 3254 = (1769 H, 1485 V) = (0.11% H, 0.11% V) = (9.553e+02um H, 8.019e+02um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       numNets=34  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=2428
[05/07 15:23:49    112s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[05/07 15:23:49    112s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:49    112s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Build MST ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Generate topology with single threads
[05/07 15:23:49    112s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       total 2D Cap : 5591789 = (2607304 H, 2984485 V)
[05/07 15:23:49    112s] (I)       ============  Phase 1a Route ============
[05/07 15:23:49    112s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[05/07 15:23:49    112s] (I)       Started Phase 1a ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 4083 = (2200 H, 1883 V) = (0.08% H, 0.06% V) = (1.188e+03um H, 1.017e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1b Route ============
[05/07 15:23:49    112s] (I)       Usage: 4083 = (2200 H, 1883 V) = (0.08% H, 0.06% V) = (1.188e+03um H, 1.017e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.204820e+03um
[05/07 15:23:49    112s] (I)       ============  Phase 1c Route ============
[05/07 15:23:49    112s] (I)       Usage: 4083 = (2200 H, 1883 V) = (0.08% H, 0.06% V) = (1.188e+03um H, 1.017e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1d Route ============
[05/07 15:23:49    112s] (I)       Usage: 4083 = (2200 H, 1883 V) = (0.08% H, 0.06% V) = (1.188e+03um H, 1.017e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1e Route ============
[05/07 15:23:49    112s] (I)       Started Phase 1e ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 4083 = (2200 H, 1883 V) = (0.08% H, 0.06% V) = (1.188e+03um H, 1.017e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1f Route ============
[05/07 15:23:49    112s] (I)       [05/07 15:23:49    112s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.204820e+03um
[05/07 15:23:49    112s] [NR-eGR] 
Usage: 4083 = (2200 H, 1883 V) = (0.08% H, 0.06% V) = (1.188e+03um H, 1.017e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1g Route ============
[05/07 15:23:49    112s] (I)       Started Post Routing ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 4079 = (2194 H, 1885 V) = (0.08% H, 0.06% V) = (1.185e+03um H, 1.018e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[05/07 15:23:49    112s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 7]
[05/07 15:23:49    112s] (I)       Started Build MST ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Generate topology with single threads
[05/07 15:23:49    112s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       total 2D Cap : 6589447 = (2607304 H, 3982143 V)
[05/07 15:23:49    112s] (I)       ============  Phase 1a Route ============
[05/07 15:23:49    112s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 7]
[05/07 15:23:49    112s] (I)       Started Phase 1a ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 4908 = (2625 H, 2283 V) = (0.10% H, 0.06% V) = (1.418e+03um H, 1.233e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1b Route ============
[05/07 15:23:49    112s] (I)       Usage: 4908 = (2625 H, 2283 V) = (0.10% H, 0.06% V) = (1.418e+03um H, 1.233e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.650320e+03um
[05/07 15:23:49    112s] (I)       ============  Phase 1c Route ============
[05/07 15:23:49    112s] (I)       Usage: 4908 = (2625 H, 2283 V) = (0.10% H, 0.06% V) = (1.418e+03um H, 1.233e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1d Route ============
[05/07 15:23:49    112s] (I)       Usage: 4908 = (2625 H, 2283 V) = (0.10% H, 0.06% V) = (1.418e+03um H, 1.233e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1e Route ============
[05/07 15:23:49    112s] (I)       Started Phase 1e ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 4908 = (2625 H, 2283 V) = (0.10% H, 0.06% V) = (1.418e+03um H, 1.233e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       [05/07 15:23:49    112s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.650320e+03um
[05/07 15:23:49    112s] [NR-eGR] 
============  Phase 1f Route ============
[05/07 15:23:49    112s] (I)       Usage: 4908 = (2625 H, 2283 V) = (0.10% H, 0.06% V) = (1.418e+03um H, 1.233e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1g Route ============
[05/07 15:23:49    112s] (I)       Started Post Routing ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 4904 = (2619 H, 2285 V) = (0.10% H, 0.06% V) = (1.414e+03um H, 1.234e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       numNets=6  numFullyRipUpNets=0  numPartialRipUpNets=1 routedWL=746
[05/07 15:23:49    112s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 7]
[05/07 15:23:49    112s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:49    112s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Build MST ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Generate topology with single threads
[05/07 15:23:49    112s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       total 2D Cap : 7834784 = (3852641 H, 3982143 V)
[05/07 15:23:49    112s] (I)       ============  Phase 1a Route ============
[05/07 15:23:49    112s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[05/07 15:23:49    112s] (I)       Started Phase 1a ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 5063 = (2702 H, 2361 V) = (0.07% H, 0.06% V) = (1.459e+03um H, 1.275e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1b Route ============
[05/07 15:23:49    112s] (I)       Usage: 5063 = (2702 H, 2361 V) = (0.07% H, 0.06% V) = (1.459e+03um H, 1.275e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.734020e+03um
[05/07 15:23:49    112s] (I)       ============  Phase 1c Route ============
[05/07 15:23:49    112s] (I)       Usage: 5063 = (2702 H, 2361 V) = (0.07% H, 0.06% V) = (1.459e+03um H, 1.275e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1d Route ============
[05/07 15:23:49    112s] (I)       Usage: 5063 = (2702 H, 2361 V) = (0.07% H, 0.06% V) = (1.459e+03um H, 1.275e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1e Route ============
[05/07 15:23:49    112s] (I)       Started Phase 1e ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 5063 = (2702 H, 2361 V) = (0.07% H, 0.06% V) = (1.459e+03um H, 1.275e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1f Route ============
[05/07 15:23:49    112s] (I)       [05/07 15:23:49    112s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.734020e+03um
[05/07 15:23:49    112s] [NR-eGR] 
Usage: 5063 = (2702 H, 2361 V) = (0.07% H, 0.06% V) = (1.459e+03um H, 1.275e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       ============  Phase 1g Route ============
[05/07 15:23:49    112s] (I)       Started Post Routing ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Usage: 5061 = (2700 H, 2361 V) = (0.07% H, 0.06% V) = (1.458e+03um H, 1.275e+03um V)
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:49    112s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       
[05/07 15:23:49    112s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:49    112s] [NR-eGR]                        OverCon            
[05/07 15:23:49    112s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:23:49    112s] [NR-eGR]       Layer                (0)    OverCon 
[05/07 15:23:49    112s] [NR-eGR] ----------------------------------------------
[05/07 15:23:49    112s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:49    112s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:49    112s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:49    112s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:49    112s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:49    112s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:49    112s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:49    112s] [NR-eGR] ----------------------------------------------
[05/07 15:23:49    112s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/07 15:23:49    112s] [NR-eGR] 
[05/07 15:23:49    112s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.10 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       total 2D Cap : 7837026 = (3854353 H, 3982673 V)
[05/07 15:23:49    112s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:49    112s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:49    112s] (I)       ============= track Assignment ============
[05/07 15:23:49    112s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Started Greedy Track Assignment ( Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:23:49    112s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] (I)       Run Multi-thread track assignment
[05/07 15:23:49    112s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1872.76 MB )
[05/07 15:23:49    112s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:49    112s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7772
[05/07 15:23:49    112s] [NR-eGR]     M2  (2H) length: 6.406798e+03um, number of vias: 11672
[05/07 15:23:49    112s] [NR-eGR]     M3  (3V) length: 9.222877e+03um, number of vias: 1238
[05/07 15:23:49    112s] [NR-eGR]     M4  (4H) length: 5.131053e+03um, number of vias: 605
[05/07 15:23:49    112s] [NR-eGR]     M5  (5V) length: 2.227848e+03um, number of vias: 336
[05/07 15:23:49    112s] [NR-eGR]     M6  (6H) length: 4.166744e+03um, number of vias: 26
[05/07 15:23:49    112s] [NR-eGR]     M7  (7V) length: 1.521600e+01um, number of vias: 0
[05/07 15:23:49    112s] [NR-eGR] Total length: 2.717054e+04um, number of vias: 21649
[05/07 15:23:49    112s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:49    112s] [NR-eGR] Total eGR-routed clock nets wire length: 1.782272e+03um 
[05/07 15:23:49    112s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:49    112s] [NR-eGR] Report for selected net(s) only.
[05/07 15:23:49    112s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 442
[05/07 15:23:49    112s] [NR-eGR]     M2  (2H) length: 1.066480e+02um, number of vias: 507
[05/07 15:23:49    112s] [NR-eGR]     M3  (3V) length: 7.354470e+02um, number of vias: 242
[05/07 15:23:49    112s] [NR-eGR]     M4  (4H) length: 8.640970e+02um, number of vias: 20
[05/07 15:23:49    112s] [NR-eGR]     M5  (5V) length: 7.608000e+01um, number of vias: 0
[05/07 15:23:49    112s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[05/07 15:23:49    112s] [NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[05/07 15:23:49    112s] [NR-eGR] Total length: 1.782272e+03um, number of vias: 1211
[05/07 15:23:49    112s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:49    112s] [NR-eGR] Total routed clock nets wire length: 1.782272e+03um, number of vias: 1211
[05/07 15:23:49    112s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:49    112s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.28 sec, Curr Mem: 1795.76 MB )
[05/07 15:23:49    112s] Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfcxPJbv
[05/07 15:23:49    112s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 15:23:49    112s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:49    112s] UM:*                                      Early Global Route - eGR->NR step
[05/07 15:23:49    112s]     Routing using eGR only done.
[05/07 15:23:49    112s] Net route status summary:
[05/07 15:23:49    112s]   Clock:        34 (unrouted=0, trialRouted=0, noStatus=0, routed=34, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:49    112s]   Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] CCOPT: Done with clock implementation routing.
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s]   Clock implementation routing done.
[05/07 15:23:49    112s] Fixed 34 wires.
[05/07 15:23:49    112s]   CCOpt: Starting congestion repair using flow wrapper...
[05/07 15:23:49    112s]     Congestion Repair...
[05/07 15:23:49    112s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/07 15:23:49    112s] User Input Parameters:
[05/07 15:23:49    112s] - Congestion Driven    : On
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] Starting congRepair ...
[05/07 15:23:49    112s] - Timing Driven        : Off
[05/07 15:23:49    112s] - Area-Violation Based : On
[05/07 15:23:49    112s] - Start Rollback Level : -5
[05/07 15:23:49    112s] - Legalized            : On
[05/07 15:23:49    112s] - Window Based         : Off
[05/07 15:23:49    112s] - eDen incr mode       : Off
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] Collecting buffer chain nets ...
[05/07 15:23:49    112s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1795.8M
[05/07 15:23:49    112s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1795.8M
[05/07 15:23:49    112s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1795.8M
[05/07 15:23:49    112s] Starting Early Global Route congestion estimation: mem = 1795.8M
[05/07 15:23:49    112s] (I)       Started Loading and Dumping File ( Curr Mem: 1795.76 MB )
[05/07 15:23:49    112s] (I)       Reading DB...
[05/07 15:23:49    112s] (I)       Read data from FE... (mem=1795.8M)
[05/07 15:23:49    112s] (I)       Read nodes and places... (mem=1795.8M)
[05/07 15:23:49    112s] (I)       Done Read nodes and places (cpu=0.004s, mem=1795.8M)
[05/07 15:23:49    112s] (I)       Read nets... (mem=1795.8M)
[05/07 15:23:49    112s] (I)       Done Read nets (cpu=0.004s, mem=1795.8M)
[05/07 15:23:49    112s] (I)       Done Read data from FE (cpu=0.008s, mem=1795.8M)
[05/07 15:23:49    112s] (I)       before initializing RouteDB syMemory usage = 1795.8 MB
[05/07 15:23:49    112s] (I)       Honor MSV route constraint: false
[05/07 15:23:49    112s] (I)       Maximum routing layer  : 7
[05/07 15:23:49    112s] (I)       Minimum routing layer  : 2
[05/07 15:23:49    112s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:49    112s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:49    112s] (I)       Tracks used by clock wire: 0
[05/07 15:23:49    112s] (I)       Reverse direction      : 
[05/07 15:23:49    112s] (I)       Honor partition pin guides: true
[05/07 15:23:49    112s] (I)       Route selected nets only: false
[05/07 15:23:49    112s] (I)       Route secondary PG pins: false
[05/07 15:23:49    112s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:49    112s] (I)       Apply function for special wires: true
[05/07 15:23:49    112s] (I)       Layer by layer blockage reading: true
[05/07 15:23:49    112s] (I)       Offset calculation fix : true
[05/07 15:23:49    112s] (I)       Route stripe layer range: 
[05/07 15:23:49    112s] (I)       Honor partition fences : 
[05/07 15:23:49    112s] (I)       Honor partition pin    : 
[05/07 15:23:49    112s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:49    112s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:49    112s] (I)       build grid graph
[05/07 15:23:49    112s] (I)       build grid graph start
[05/07 15:23:49    112s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:49    112s] [NR-eGR] M1 has no routable track
[05/07 15:23:49    112s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:49    112s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:49    112s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:49    112s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:49    112s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:49    112s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:49    112s] (I)       build grid graph end
[05/07 15:23:49    112s] (I)       ===========================================================================
[05/07 15:23:49    112s] (I)       == Report All Rule Vias ==
[05/07 15:23:49    112s] (I)       ===========================================================================
[05/07 15:23:49    112s] (I)        Via Rule : (Default)
[05/07 15:23:49    112s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:49    112s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:49    112s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:49    112s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:49    112s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:49    112s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:49    112s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:49    112s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:49    112s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:49    112s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:49    112s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:49    112s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:49    112s] (I)       ===========================================================================
[05/07 15:23:49    112s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1795.76 MB )
[05/07 15:23:49    112s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:49    112s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:49    112s] [NR-eGR] Read 944 PG shapes
[05/07 15:23:49    112s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.76 MB )
[05/07 15:23:49    112s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:49    112s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:49    112s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:49    112s] [NR-eGR] #PG Blockages       : 944
[05/07 15:23:49    112s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:49    112s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:49    112s] [NR-eGR] Num Prerouted Nets = 34  Num Prerouted Wires = 1587
[05/07 15:23:49    112s] (I)       readDataFromPlaceDB
[05/07 15:23:49    112s] (I)       Read net information..
[05/07 15:23:49    112s] (I)       Read testcase time = 0.001 seconds
[05/07 15:23:49    112s] 
[05/07 15:23:49    112s] [NR-eGR] Read numTotalNets=2412  numIgnoredNets=34
[05/07 15:23:49    112s] (I)       early_global_route_priority property id does not exist.
[05/07 15:23:49    112s] (I)       Start initializing grid graph
[05/07 15:23:49    112s] (I)       End initializing grid graph
[05/07 15:23:49    112s] (I)       Model blockages into capacity
[05/07 15:23:49    112s] (I)       Read Num Blocks=3092  Num Prerouted Wires=1587  Num CS=0
[05/07 15:23:49    112s] (I)       Started Modeling ( Curr Mem: 1805.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 1 ( Curr Mem: 1805.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 2 ( Curr Mem: 1805.76 MB )
[05/07 15:23:49    112s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 922
[05/07 15:23:49    112s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1820.76 MB )
[05/07 15:23:49    112s] (I)       Started Modeling Layer 3 ( Curr Mem: 1820.76 MB )
[05/07 15:23:50    112s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 549
[05/07 15:23:50    112s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1827.76 MB )
[05/07 15:23:50    112s] (I)       Started Modeling Layer 4 ( Curr Mem: 1827.76 MB )
[05/07 15:23:50    112s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 107
[05/07 15:23:50    112s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1827.76 MB )
[05/07 15:23:50    112s] (I)       Started Modeling Layer 5 ( Curr Mem: 1827.76 MB )
[05/07 15:23:50    112s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 9
[05/07 15:23:50    112s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1827.76 MB )
[05/07 15:23:50    112s] (I)       Started Modeling Layer 6 ( Curr Mem: 1827.76 MB )
[05/07 15:23:50    113s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:23:50    113s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1827.76 MB )
[05/07 15:23:50    113s] (I)       Started Modeling Layer 7 ( Curr Mem: 1827.76 MB )
[05/07 15:23:50    113s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:23:50    113s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1827.76 MB )
[05/07 15:23:50    113s] (I)       Finished Modeling ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1827.76 MB )
[05/07 15:23:50    113s] (I)       Number of ignored nets = 34
[05/07 15:23:50    113s] (I)       Number of fixed nets = 34.  Ignored: Yes
[05/07 15:23:50    113s] (I)       Number of clock nets = 34.  Ignored: No
[05/07 15:23:50    113s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:50    113s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:50    113s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:50    113s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:50    113s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:50    113s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:50    113s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:50    113s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1827.8 MB
[05/07 15:23:50    113s] (I)       Ndr track 0 does not exist
[05/07 15:23:50    113s] (I)       Ndr track 0 does not exist
[05/07 15:23:50    113s] (I)       Layer1  viaCost=100.00
[05/07 15:23:50    113s] (I)       Layer2  viaCost=100.00
[05/07 15:23:50    113s] (I)       Layer3  viaCost=100.00
[05/07 15:23:50    113s] (I)       Layer4  viaCost=100.00
[05/07 15:23:50    113s] (I)       Layer5  viaCost=100.00
[05/07 15:23:50    113s] (I)       Layer6  viaCost=100.00
[05/07 15:23:50    113s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:50    113s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:50    113s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:50    113s] (I)       Site width          :    54  (dbu)
[05/07 15:23:50    113s] (I)       Row height          :   270  (dbu)
[05/07 15:23:50    113s] (I)       GCell width         :   270  (dbu)
[05/07 15:23:50    113s] (I)       GCell height        :   270  (dbu)
[05/07 15:23:50    113s] (I)       Grid                :   878   668     7
[05/07 15:23:50    113s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:50    113s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:23:50    113s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:23:50    113s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:50    113s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:50    113s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:50    113s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:50    113s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:50    113s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:23:50    113s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:50    113s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:50    113s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:50    113s] (I)       --------------------------------------------------------
[05/07 15:23:50    113s] 
[05/07 15:23:50    113s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1[05/07 15:23:50    113s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:50    113s] [NR-eGR] Rule id: 0  Nets: 0 
 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/07 15:23:50    113s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:23:50    113s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:23:50    113s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:50    113s] (I)       ID:1 [05/07 15:23:50    113s] [NR-eGR] Rule id: 1  Nets: 2378 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:50    113s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:50    113s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:50    113s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:50    113s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:50    113s] [NR-eGR] ========================================
[05/07 15:23:50    113s] [NR-eGR] 
[05/07 15:23:50    113s] (I)       blocked tracks on layer2 : = 1645514 / 4104650 (40.09%)
[05/07 15:23:50    113s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:23:50    113s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:23:50    113s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:23:50    113s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:23:50    113s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:23:50    113s] (I)       After initializing earlyGlobalRoute syMemory usage = 1864.7 MB
[05/07 15:23:50    113s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1864.68 MB )
[05/07 15:23:50    113s] (I)       Started Global Routing ( Curr Mem: 1864.68 MB )
[05/07 15:23:50    113s] (I)       ============= Initialization =============
[05/07 15:23:50    113s] (I)       totalPins=7849  totalGlobalPin=7815 (99.57%)
[05/07 15:23:50    113s] (I)       Started Build MST ( Curr Mem: 1864.68 MB )
[05/07 15:23:50    113s] (I)       Generate topology with single threads
[05/07 15:23:50    113s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1864.68 MB )
[05/07 15:23:50    113s] (I)       total 2D Cap : 15664912 = (7709362 H, 7955550 V)
[05/07 15:23:50    113s] (I)       ============  Phase 1a Route ============
[05/07 15:23:50    113s] [NR-eGR] Layer group 1: route 2378 net(s) in layer range [2, 7]
[05/07 15:23:50    113s] (I)       Started Phase 1a ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:23:50    113s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Usage: 93295 = (54187 H, 39108 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:23:50    113s] (I)       
[05/07 15:23:50    113s] (I)       ============  Phase 1b Route ============
[05/07 15:23:50    113s] (I)       Started Phase 1b ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Usage: 93295 = (54187 H, 39108 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:23:50    113s] (I)       
[05/07 15:23:50    113s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.518965e+04um
[05/07 15:23:50    113s] (I)       ============  Phase 1c Route ============
[05/07 15:23:50    113s] (I)       Started Phase 1c ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Level2 Grid: 176 x 134
[05/07 15:23:50    113s] (I)       Started Two Level Routing ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Usage: 93295 = (54187 H, 39108 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:23:50    113s] (I)       
[05/07 15:23:50    113s] (I)       ============  Phase 1d Route ============
[05/07 15:23:50    113s] (I)       Started Phase 1d ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Usage: 93299 = (54187 H, 39112 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:23:50    113s] (I)       
[05/07 15:23:50    113s] (I)       ============  Phase 1e Route ============
[05/07 15:23:50    113s] (I)       Started Phase 1e ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Usage: 93299 = (54187 H, 39112 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:23:50    113s] (I)       
[05/07 15:23:50    113s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.519073e+04um
[05/07 15:23:50    113s] [NR-eGR] 
[05/07 15:23:50    113s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:50    113s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       ============  Phase 1l Route ============
[05/07 15:23:50    113s] (I)       
[05/07 15:23:50    113s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:50    113s] [NR-eGR]                        OverCon            
[05/07 15:23:50    113s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:23:50    113s] [NR-eGR]       Layer                (2)    OverCon 
[05/07 15:23:50    113s] [NR-eGR] ----------------------------------------------
[05/07 15:23:50    113s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:50    113s] [NR-eGR]      M2  (2)         5( 0.00%)   ( 0.00%) 
[05/07 15:23:50    113s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:50    113s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:50    113s] [NR-eGR]      M5  (5)         2( 0.00%)   ( 0.00%) 
[05/07 15:23:50    113s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:50    113s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:50    113s] [NR-eGR] ----------------------------------------------
[05/07 15:23:50    113s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[05/07 15:23:50    113s] [NR-eGR] 
[05/07 15:23:50    113s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.19 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:23:50    113s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:50    113s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:50    113s] Early Global Route congestion estimation runtime: 0.43 seconds, mem = 1873.6M
[05/07 15:23:50    113s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.432, REAL:0.480, MEM:1873.6M
[05/07 15:23:50    113s] OPERPROF: Starting HotSpotCal at level 1, MEM:1873.6M
[05/07 15:23:50    113s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:50    113s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:23:50    113s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:50    113s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:23:50    113s] [hotspot] +------------+---------------+---------------+
[05/07 15:23:50    113s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:23:50    113s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:23:50    113s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.013, MEM:1873.6M
[05/07 15:23:50    113s] Skipped repairing congestion.
[05/07 15:23:50    113s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1873.6M
[05/07 15:23:50    113s] Starting Early Global Route wiring: mem = 1873.6M
[05/07 15:23:50    113s] (I)       ============= track Assignment ============
[05/07 15:23:50    113s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Started Greedy Track Assignment ( Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:23:50    113s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] (I)       Run Multi-thread track assignment
[05/07 15:23:50    113s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1873.64 MB )
[05/07 15:23:50    113s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:50    113s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7772
[05/07 15:23:50    113s] [NR-eGR]     M2  (2H) length: 6.575632e+03um, number of vias: 11541
[05/07 15:23:50    113s] [NR-eGR]     M3  (3V) length: 8.943362e+03um, number of vias: 1438
[05/07 15:23:50    113s] [NR-eGR]     M4  (4H) length: 4.944341e+03um, number of vias: 702
[05/07 15:23:50    113s] [NR-eGR]     M5  (5V) length: 2.478751e+03um, number of vias: 356
[05/07 15:23:50    113s] [NR-eGR]     M6  (6H) length: 4.194088e+03um, number of vias: 28
[05/07 15:23:50    113s] [NR-eGR]     M7  (7V) length: 4.820800e+01um, number of vias: 0
[05/07 15:23:50    113s] [NR-eGR] Total length: 2.718438e+04um, number of vias: 21837
[05/07 15:23:50    113s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:50    113s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/07 15:23:50    113s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:50    113s] Early Global Route wiring runtime: 0.09 seconds, mem = 1828.6M
[05/07 15:23:50    113s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.092, REAL:0.094, MEM:1828.6M
[05/07 15:23:50    113s] Clear Wl Manager.
[05/07 15:23:50    113s] Clear WL bound data that no need be kept to net call of ip
[05/07 15:23:50    113s] End of congRepair (cpu=0:00:00.5, real=0:00:01.0)
[05/07 15:23:50    113s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/07 15:23:50    113s]     Congestion Repair done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/07 15:23:50    113s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:50    113s] UM:*                                      Congestion Repair
[05/07 15:23:50    113s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/07 15:23:50    113s] OPERPROF: Starting DPlace-Init at level 1, MEM:1828.6M
[05/07 15:23:50    113s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:50    113s] OPERPROF:   Starting FgcInit at level 2, MEM:1828.6M
[05/07 15:23:50    113s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1828.6M
[05/07 15:23:50    113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1828.6M
[05/07 15:23:50    113s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1828.6M
[05/07 15:23:50    113s] Core basic site is asap7sc7p5t
[05/07 15:23:50    113s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:50    113s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:23:50    113s] SiteArray: use 12,296,192 bytes
[05/07 15:23:50    113s] SiteArray: current memory after site array memory allocation 1840.4M
[05/07 15:23:50    113s] SiteArray: FP blocked sites are writable
[05/07 15:23:50    113s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:23:50    113s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1840.4M
[05/07 15:23:50    113s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:23:50    113s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.008, REAL:0.008, MEM:1840.4M
[05/07 15:23:50    113s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.088, REAL:0.088, MEM:1840.4M
[05/07 15:23:50    113s] OPERPROF:     Starting CMU at level 3, MEM:1840.4M
[05/07 15:23:50    113s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:1840.4M
[05/07 15:23:50    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.111, REAL:0.111, MEM:1840.4M
[05/07 15:23:50    113s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1840.4MB).
[05/07 15:23:50    113s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.142, REAL:0.143, MEM:1840.4M
[05/07 15:23:50    113s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.2 real=0:00:01.3)
[05/07 15:23:50    113s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:50    113s] UM:*                                      Leaving CCOpt scope - Early Global Route
[05/07 15:23:50    113s]   Leaving CCOpt scope - extractRC...
[05/07 15:23:50    113s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/07 15:23:50    113s] Extraction called for design 'MSDAP' of instances=6683 and nets=4535 using extraction engine 'pre_route' .
[05/07 15:23:50    113s] pre_route RC Extraction called for design MSDAP.
[05/07 15:23:50    113s] RC Extraction called in multi-corner(2) mode.
[05/07 15:23:50    113s] RCMode: PreRoute
[05/07 15:23:50    113s]       RC Corner Indexes            0       1   
[05/07 15:23:50    113s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 15:23:50    113s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:50    113s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:50    113s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:50    113s] Shrink Factor                : 1.00000
[05/07 15:23:50    113s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 15:23:50    113s] Using Quantus QRC technology file ...
[05/07 15:23:50    113s] LayerId::1 widthSet size::1
[05/07 15:23:50    113s] LayerId::2 widthSet size::1
[05/07 15:23:50    113s] LayerId::3 widthSet size::1
[05/07 15:23:50    113s] LayerId::4 widthSet size::1
[05/07 15:23:50    113s] LayerId::5 widthSet size::1
[05/07 15:23:50    113s] LayerId::6 widthSet size::1
[05/07 15:23:50    113s] LayerId::7 widthSet size::1
[05/07 15:23:50    113s] LayerId::8 widthSet size::1
[05/07 15:23:50    113s] LayerId::9 widthSet size::1
[05/07 15:23:50    113s] LayerId::10 widthSet size::1
[05/07 15:23:50    113s] Updating RC grid for preRoute extraction ...
[05/07 15:23:50    113s] Initializing multi-corner resistance tables ...
[05/07 15:23:50    113s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1840.363M)
[05/07 15:23:50    113s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/07 15:23:50    113s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:50    113s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:50    113s] UM:*                                      Leaving CCOpt scope - extractRC
[05/07 15:23:50    113s] Not writing Steiner routes to the DB after clustering cong repair call.
[05/07 15:23:50    113s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:23:50    113s] End AAE Lib Interpolated Model. (MEM=1840.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:50    113s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:50    113s]   Clock DAG stats after clustering cong repair call:
[05/07 15:23:50    113s]     cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
[05/07 15:23:50    113s]     cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
[05/07 15:23:50    113s]     cell capacitance : b=72.735fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=83.130fF
[05/07 15:23:50    113s]     sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:50    113s]     wire capacitance : top=0.000fF, trunk=3.625fF, leaf=6.785fF, total=10.410fF
[05/07 15:23:50    113s]     wire lengths     : top=0.000um, trunk=654.655um, leaf=1114.518um, total=1769.173um
[05/07 15:23:50    113s]     hp wire lengths  : top=0.000um, trunk=491.616um, leaf=941.036um, total=1432.652um
[05/07 15:23:50    113s]   Clock DAG net violations after clustering cong repair call: none
[05/07 15:23:50    113s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/07 15:23:50    113s]     Trunk : target=59.7ps count=12 avg=29.3ps sd=14.3ps min=11.1ps max=50.2ps {8 <= 35.8ps, 2 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:50    113s]     Leaf  : target=59.7ps count=22 avg=34.6ps sd=12.3ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:50    113s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/07 15:23:50    113s]      Bufs: BUFx24_ASAP7_75t_SL: 31 
[05/07 15:23:50    113s]      Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:50    113s]   Primary reporting skew groups after clustering cong repair call:
[05/07 15:23:50    113s]     skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3, avg=117.0, sd=15.8], skew [62.3 vs 21.4*], 62.4% {97.9, 119.3} (wid=72.7 ws=54.0) (gid=91.7 gs=23.1)
[05/07 15:23:50    113s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:50    113s]       max path sink: Co_mem_L/mem_0_0/CE
[05/07 15:23:50    113s]   Skew group summary after clustering cong repair call:
[05/07 15:23:50    113s]     skew_group Dclk/my_constraint_mode: insertion delay [min=76.3, max=97.9, avg=88.0, sd=8.3], skew [21.6 vs 21.4*], 97.4% {76.5, 97.9} (wid=39.1 ws=17.4) (gid=58.8 gs=4.2)
[05/07 15:23:50    113s]     skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3, avg=117.0, sd=15.8], skew [62.3 vs 21.4*], 62.4% {97.9, 119.3} (wid=72.7 ws=54.0) (gid=91.7 gs=23.1)
[05/07 15:23:50    113s]   CongRepair After Initial Clustering done. (took cpu=0:00:01.4 real=0:00:01.5)
[05/07 15:23:51    113s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    113s] UM:*                                      CongRepair After Initial Clustering
[05/07 15:23:51    113s]   Stage::Clustering done. (took cpu=0:00:03.3 real=0:00:03.4)
[05/07 15:23:51    113s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    113s] UM:*                                      Stage::Clustering
[05/07 15:23:51    113s]   Stage::DRV Fixing...
[05/07 15:23:51    113s]   Fixing clock tree slew time and max cap violations...
[05/07 15:23:51    113s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:23:51    113s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/07 15:23:51    113s]       cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
[05/07 15:23:51    113s]       cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
[05/07 15:23:51    113s]       cell capacitance : b=72.735fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=83.130fF
[05/07 15:23:51    113s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:51    113s]       wire capacitance : top=0.000fF, trunk=3.625fF, leaf=6.785fF, total=10.410fF
[05/07 15:23:51    113s]       wire lengths     : top=0.000um, trunk=654.655um, leaf=1114.518um, total=1769.173um
[05/07 15:23:51    113s]       hp wire lengths  : top=0.000um, trunk=491.616um, leaf=941.036um, total=1432.652um
[05/07 15:23:51    113s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/07 15:23:51    113s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/07 15:23:51    113s]       Trunk : target=59.7ps count=12 avg=29.3ps sd=14.3ps min=11.1ps max=50.2ps {8 <= 35.8ps, 2 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:51    113s]       Leaf  : target=59.7ps count=22 avg=34.6ps sd=12.3ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:51    113s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/07 15:23:51    113s]        Bufs: BUFx24_ASAP7_75t_SL: 31 
[05/07 15:23:51    113s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:51    113s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/07 15:23:51    113s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    113s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:51    113s]       max path sink: Co_mem_L/mem_0_0/CE
[05/07 15:23:51    113s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/07 15:23:51    113s]       skew_group Dclk/my_constraint_mode: insertion delay [min=76.3, max=97.9]
[05/07 15:23:51    113s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    113s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:51    113s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:51    114s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    114s] UM:*                                      Fixing clock tree slew time and max cap violations
[05/07 15:23:51    114s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/07 15:23:51    114s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:23:51    114s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 15:23:51    114s]       cell counts      : b=31, i=1, icg=0, nicg=0, l=0, total=32
[05/07 15:23:51    114s]       cell areas       : b=13.559um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=14.113um^2
[05/07 15:23:51    114s]       cell capacitance : b=72.735fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=83.130fF
[05/07 15:23:51    114s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:51    114s]       wire capacitance : top=0.000fF, trunk=3.625fF, leaf=6.785fF, total=10.410fF
[05/07 15:23:51    114s]       wire lengths     : top=0.000um, trunk=654.655um, leaf=1114.518um, total=1769.173um
[05/07 15:23:51    114s]       hp wire lengths  : top=0.000um, trunk=491.616um, leaf=941.036um, total=1432.652um
[05/07 15:23:51    114s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/07 15:23:51    114s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 15:23:51    114s]       Trunk : target=59.7ps count=12 avg=29.3ps sd=14.3ps min=11.1ps max=50.2ps {8 <= 35.8ps, 2 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:51    114s]       Leaf  : target=59.7ps count=22 avg=34.6ps sd=12.3ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:51    114s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/07 15:23:51    114s]        Bufs: BUFx24_ASAP7_75t_SL: 31 
[05/07 15:23:51    114s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:51    114s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3, avg=117.0, sd=15.8], skew [62.3 vs 21.4*], 62.4% {97.9, 119.3} (wid=72.7 ws=54.0) (gid=91.7 gs=23.1)
[05/07 15:23:51    114s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:51    114s]       max path sink: Co_mem_L/mem_0_0/CE
[05/07 15:23:51    114s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/07 15:23:51    114s]       skew_group Dclk/my_constraint_mode: insertion delay [min=76.3, max=97.9, avg=88.0, sd=8.3], skew [21.6 vs 21.4*], 97.4% {76.5, 97.9} (wid=39.1 ws=17.4) (gid=58.8 gs=4.2)
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3, avg=117.0, sd=15.8], skew [62.3 vs 21.4*], 62.4% {97.9, 119.3} (wid=72.7 ws=54.0) (gid=91.7 gs=23.1)
[05/07 15:23:51    114s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:51    114s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:51    114s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    114s] UM:*                                      Fixing clock tree slew time and max cap violations - detailed pass
[05/07 15:23:51    114s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:51    114s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    114s] UM:*                                      Stage::DRV Fixing
[05/07 15:23:51    114s]   Stage::Insertion Delay Reduction...
[05/07 15:23:51    114s]   Removing unnecessary root buffering...
[05/07 15:23:51    114s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/07 15:23:51    114s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:51    114s]       cell areas       : b=13.122um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.676um^2
[05/07 15:23:51    114s]       cell capacitance : b=70.389fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=80.784fF
[05/07 15:23:51    114s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:51    114s]       wire capacitance : top=0.000fF, trunk=3.629fF, leaf=6.785fF, total=10.414fF
[05/07 15:23:51    114s]       wire lengths     : top=0.000um, trunk=658.183um, leaf=1114.518um, total=1772.701um
[05/07 15:23:51    114s]       hp wire lengths  : top=0.000um, trunk=499.770um, leaf=941.036um, total=1440.806um
[05/07 15:23:51    114s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/07 15:23:51    114s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/07 15:23:51    114s]       Trunk : target=59.7ps count=11 avg=33.3ps sd=17.5ps min=11.1ps max=56.8ps {6 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:51    114s]       Leaf  : target=59.7ps count=22 avg=34.7ps sd=12.2ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:51    114s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/07 15:23:51    114s]        Bufs: BUFx24_ASAP7_75t_SL: 30 
[05/07 15:23:51    114s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:51    114s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    114s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:51    114s]       max path sink: Co_mem_L/mem_0_0/CE
[05/07 15:23:51    114s]     Skew group summary after 'Removing unnecessary root buffering':
[05/07 15:23:51    114s]       skew_group Dclk/my_constraint_mode: insertion delay [min=73.2, max=95.0]
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    114s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:51    114s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:51    114s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    114s] UM:*                                      Removing unnecessary root buffering
[05/07 15:23:51    114s]   Removing unconstrained drivers...
[05/07 15:23:51    114s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/07 15:23:51    114s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:51    114s]       cell areas       : b=13.122um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.676um^2
[05/07 15:23:51    114s]       cell capacitance : b=70.389fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=80.784fF
[05/07 15:23:51    114s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:51    114s]       wire capacitance : top=0.000fF, trunk=3.629fF, leaf=6.785fF, total=10.414fF
[05/07 15:23:51    114s]       wire lengths     : top=0.000um, trunk=658.183um, leaf=1114.518um, total=1772.701um
[05/07 15:23:51    114s]       hp wire lengths  : top=0.000um, trunk=499.770um, leaf=941.036um, total=1440.806um
[05/07 15:23:51    114s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/07 15:23:51    114s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/07 15:23:51    114s]       Trunk : target=59.7ps count=11 avg=33.3ps sd=17.5ps min=11.1ps max=56.8ps {6 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:51    114s]       Leaf  : target=59.7ps count=22 avg=34.7ps sd=12.2ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:51    114s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/07 15:23:51    114s]        Bufs: BUFx24_ASAP7_75t_SL: 30 
[05/07 15:23:51    114s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:51    114s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    114s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:51    114s]       max path sink: Co_mem_L/mem_0_0/CE
[05/07 15:23:51    114s]     Skew group summary after 'Removing unconstrained drivers':
[05/07 15:23:51    114s]       skew_group Dclk/my_constraint_mode: insertion delay [min=73.2, max=95.0]
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    114s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:51    114s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:51    114s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    114s] UM:*                                      Removing unconstrained drivers
[05/07 15:23:51    114s]   Checking for inverting clock gates...
[05/07 15:23:51    114s]   Checking for inverting clock gates done.
[05/07 15:23:51    114s]   Reducing insertion delay 1...
[05/07 15:23:51    114s] Accumulated time to calculate placeable region: 0.0075
[05/07 15:23:51    114s] Accumulated time to calculate placeable region: 0.00796
[05/07 15:23:51    114s] Accumulated time to calculate placeable region: 0.00845
[05/07 15:23:51    114s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/07 15:23:51    114s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:51    114s]       cell areas       : b=13.122um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.676um^2
[05/07 15:23:51    114s]       cell capacitance : b=70.389fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=80.784fF
[05/07 15:23:51    114s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:51    114s]       wire capacitance : top=0.000fF, trunk=3.629fF, leaf=6.785fF, total=10.414fF
[05/07 15:23:51    114s]       wire lengths     : top=0.000um, trunk=658.183um, leaf=1114.518um, total=1772.701um
[05/07 15:23:51    114s]       hp wire lengths  : top=0.000um, trunk=499.770um, leaf=941.036um, total=1440.806um
[05/07 15:23:51    114s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/07 15:23:51    114s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/07 15:23:51    114s]       Trunk : target=59.7ps count=11 avg=33.3ps sd=17.5ps min=11.1ps max=56.8ps {6 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:51    114s]       Leaf  : target=59.7ps count=22 avg=34.7ps sd=12.2ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:51    114s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/07 15:23:51    114s]        Bufs: BUFx24_ASAP7_75t_SL: 30 
[05/07 15:23:51    114s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:51    114s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    114s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:51    114s]       max path sink: Co_mem_L/mem_0_0/CE
[05/07 15:23:51    114s]     Skew group summary after 'Reducing insertion delay 1':
[05/07 15:23:51    114s]       skew_group Dclk/my_constraint_mode: insertion delay [min=73.2, max=95.0]
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    114s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:51    114s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:51    114s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    114s] UM:*                                      Reducing insertion delay 1
[05/07 15:23:51    114s]   Removing longest path buffering...
[05/07 15:23:51    114s]     Clock DAG stats after 'Removing longest path buffering':
[05/07 15:23:51    114s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:51    114s]       cell areas       : b=13.122um^2, i=0.554um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.676um^2
[05/07 15:23:51    114s]       cell capacitance : b=70.389fF, i=10.395fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=80.784fF
[05/07 15:23:51    114s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:51    114s]       wire capacitance : top=0.000fF, trunk=3.629fF, leaf=6.785fF, total=10.414fF
[05/07 15:23:51    114s]       wire lengths     : top=0.000um, trunk=658.183um, leaf=1114.518um, total=1772.701um
[05/07 15:23:51    114s]       hp wire lengths  : top=0.000um, trunk=499.770um, leaf=941.036um, total=1440.806um
[05/07 15:23:51    114s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/07 15:23:51    114s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/07 15:23:51    114s]       Trunk : target=59.7ps count=11 avg=33.3ps sd=17.5ps min=11.1ps max=56.8ps {6 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:51    114s]       Leaf  : target=59.7ps count=22 avg=34.7ps sd=12.2ps min=11.8ps max=55.1ps {10 <= 35.8ps, 9 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:51    114s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/07 15:23:51    114s]        Bufs: BUFx24_ASAP7_75t_SL: 30 
[05/07 15:23:51    114s]        Invs: CKINVDCx20_ASAP7_75t_SRAM: 1 
[05/07 15:23:51    114s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    114s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:51    114s]       max path sink: Co_mem_L/mem_0_0/CE
[05/07 15:23:51    114s]     Skew group summary after 'Removing longest path buffering':
[05/07 15:23:51    114s]       skew_group Dclk/my_constraint_mode: insertion delay [min=73.2, max=95.0]
[05/07 15:23:51    114s]       skew_group Sclk/my_constraint_mode: insertion delay [min=91.0, max=153.3]
[05/07 15:23:51    114s]     Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:51    114s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 15:23:51    114s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:51    114s] UM:*                                      Removing longest path buffering
[05/07 15:23:51    114s]   Reducing insertion delay 2...
[05/07 15:23:52    115s] Accumulated time to calculate placeable region: 0.00933
[05/07 15:23:52    115s] Accumulated time to calculate placeable region: 0.0101
[05/07 15:23:52    115s] Accumulated time to calculate placeable region: 0.0106
[05/07 15:23:53    115s] Accumulated time to calculate placeable region: 0.0111
[05/07 15:23:53    116s] Path optimization required 1184 stage delay updates 
[05/07 15:23:53    116s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/07 15:23:53    116s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:53    116s]       cell areas       : b=13.122um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.341um^2
[05/07 15:23:53    116s]       cell capacitance : b=70.389fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=76.855fF
[05/07 15:23:53    116s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:53    116s]       wire capacitance : top=0.000fF, trunk=3.725fF, leaf=6.653fF, total=10.378fF
[05/07 15:23:53    116s]       wire lengths     : top=0.000um, trunk=720.664um, leaf=1087.895um, total=1808.559um
[05/07 15:23:53    116s]       hp wire lengths  : top=0.000um, trunk=565.650um, leaf=914.684um, total=1480.334um
[05/07 15:23:53    116s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/07 15:23:53    116s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/07 15:23:53    116s]       Trunk : target=59.7ps count=11 avg=30.6ps sd=15.1ps min=11.1ps max=58.3ps {7 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:53    116s]       Leaf  : target=59.7ps count=22 avg=32.9ps sd=12.3ps min=11.8ps max=55.1ps {11 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:53    116s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/07 15:23:53    116s]        Bufs: BUFx24_ASAP7_75t_SL: 30 
[05/07 15:23:53    116s]        Invs: INVx13_ASAP7_75t_SRAM: 1 
[05/07 15:23:53    116s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/07 15:23:53    116s]       skew_group Sclk/my_constraint_mode: insertion delay [min=90.5, max=136.5, avg=117.6, sd=13.4], skew [46.0 vs 21.4*], 68.9% {115.2, 136.5} (wid=60.4 ws=42.1) (gid=87.7 gs=19.2)
[05/07 15:23:53    116s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:53    116s]       max path sink: Co_mem_L/mem_0_1/CE
[05/07 15:23:53    116s]     Skew group summary after 'Reducing insertion delay 2':
[05/07 15:23:53    116s]       skew_group Dclk/my_constraint_mode: insertion delay [min=60.0, max=81.9, avg=72.0, sd=8.6], skew [21.9 vs 21.4*], 89.5% {61.1, 81.9} (wid=40.4 ws=21.0) (gid=41.5 gs=0.9)
[05/07 15:23:53    116s]       skew_group Sclk/my_constraint_mode: insertion delay [min=90.5, max=136.5, avg=117.6, sd=13.4], skew [46.0 vs 21.4*], 68.9% {115.2, 136.5} (wid=60.4 ws=42.1) (gid=87.7 gs=19.2)
[05/07 15:23:53    116s]     Legalizer API calls during this step: 535 succeeded with high effort: 535 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:53    116s]   Reducing insertion delay 2 done. (took cpu=0:00:01.3 real=0:00:01.4)
[05/07 15:23:53    116s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:53    116s] UM:*                                      Reducing insertion delay 2
[05/07 15:23:53    116s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.0 real=0:00:02.1)
[05/07 15:23:53    116s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:53    116s] UM:*                                      Stage::Insertion Delay Reduction
[05/07 15:23:53    116s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.6 real=0:00:05.8)
[05/07 15:23:53    116s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:53    116s] UM:*                                      CCOpt::Phase::Construction
[05/07 15:23:53    116s]   CCOpt::Phase::Implementation...
[05/07 15:23:53    116s]   Stage::Reducing Power...
[05/07 15:23:53    116s]   Improving clock tree routing...
[05/07 15:23:53    116s]     Iteration 1...
[05/07 15:23:53    116s]     Iteration 1 done.
[05/07 15:23:53    116s]     Clock DAG stats after 'Improving clock tree routing':
[05/07 15:23:53    116s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:53    116s]       cell areas       : b=13.122um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=13.341um^2
[05/07 15:23:53    116s]       cell capacitance : b=70.389fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=76.855fF
[05/07 15:23:53    116s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:53    116s]       wire capacitance : top=0.000fF, trunk=3.725fF, leaf=6.653fF, total=10.378fF
[05/07 15:23:53    116s]       wire lengths     : top=0.000um, trunk=720.664um, leaf=1087.895um, total=1808.559um
[05/07 15:23:53    116s]       hp wire lengths  : top=0.000um, trunk=565.650um, leaf=914.684um, total=1480.334um
[05/07 15:23:53    116s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/07 15:23:53    116s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/07 15:23:53    116s]       Trunk : target=59.7ps count=11 avg=30.6ps sd=15.1ps min=11.1ps max=58.3ps {7 <= 35.8ps, 2 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:53    116s]       Leaf  : target=59.7ps count=22 avg=32.9ps sd=12.3ps min=11.8ps max=55.1ps {11 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:53    116s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/07 15:23:53    116s]        Bufs: BUFx24_ASAP7_75t_SL: 30 
[05/07 15:23:53    116s]        Invs: INVx13_ASAP7_75t_SRAM: 1 
[05/07 15:23:53    116s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/07 15:23:53    116s]       skew_group Sclk/my_constraint_mode: insertion delay [min=90.5, max=136.5]
[05/07 15:23:53    116s]       min path sink: shiftR/tempreg_reg[39]/CLK
[05/07 15:23:53    116s]       max path sink: Co_mem_L/mem_0_1/CE
[05/07 15:23:53    116s]     Skew group summary after 'Improving clock tree routing':
[05/07 15:23:53    116s]       skew_group Dclk/my_constraint_mode: insertion delay [min=60.0, max=81.9]
[05/07 15:23:53    116s]       skew_group Sclk/my_constraint_mode: insertion delay [min=90.5, max=136.5]
[05/07 15:23:53    116s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:53    116s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:53    116s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:53    116s] UM:*                                      Improving clock tree routing
[05/07 15:23:53    116s]   Reducing clock tree power 1...
[05/07 15:23:53    116s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/07 15:23:53    116s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:53    116s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:53    116s] UM:*                                      Legalizing clock trees
[05/07 15:23:53    116s]     100% 
[05/07 15:23:53    116s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/07 15:23:53    116s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:53    116s]       cell areas       : b=11.547um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.766um^2
[05/07 15:23:53    116s]       cell capacitance : b=65.427fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.894fF
[05/07 15:23:53    116s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:53    116s]       wire capacitance : top=0.000fF, trunk=3.725fF, leaf=6.659fF, total=10.384fF
[05/07 15:23:53    116s]       wire lengths     : top=0.000um, trunk=719.957um, leaf=1088.849um, total=1808.806um
[05/07 15:23:53    116s]       hp wire lengths  : top=0.000um, trunk=565.650um, leaf=914.684um, total=1480.334um
[05/07 15:23:53    116s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/07 15:23:53    116s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/07 15:23:53    116s]       Trunk : target=59.7ps count=11 avg=33.2ps sd=14.9ps min=11.1ps max=56.7ps {6 <= 35.8ps, 3 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:53    116s]       Leaf  : target=59.7ps count=22 avg=35.8ps sd=10.9ps min=15.5ps max=55.3ps {11 <= 35.8ps, 8 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:53    116s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/07 15:23:53    116s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 4 BUFx6f_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:53    116s]        Invs: INVx13_ASAP7_75t_SRAM: 1 
[05/07 15:23:53    116s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/07 15:23:53    116s]       skew_group Sclk/my_constraint_mode: insertion delay [min=116.0, max=142.9]
[05/07 15:23:53    116s]       min path sink: alu_ctrl/kL_reg[6]/CLK
[05/07 15:23:53    116s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:53    116s]     Skew group summary after 'Reducing clock tree power 1':
[05/07 15:23:53    116s]       skew_group Dclk/my_constraint_mode: insertion delay [min=73.8, max=85.3]
[05/07 15:23:53    116s]       skew_group Sclk/my_constraint_mode: insertion delay [min=116.0, max=142.9]
[05/07 15:23:53    116s]     Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:53    116s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 15:23:53    116s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:53    116s] UM:*                                      Reducing clock tree power 1
[05/07 15:23:53    116s]   Reducing clock tree power 2...
[05/07 15:23:54    117s] Path optimization required 136 stage delay updates 
[05/07 15:23:54    117s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/07 15:23:54    117s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:54    117s]       cell areas       : b=11.547um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.766um^2
[05/07 15:23:54    117s]       cell capacitance : b=65.427fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.894fF
[05/07 15:23:54    117s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:54    117s]       wire capacitance : top=0.000fF, trunk=3.791fF, leaf=6.659fF, total=10.449fF
[05/07 15:23:54    117s]       wire lengths     : top=0.000um, trunk=718.956um, leaf=1088.849um, total=1807.805um
[05/07 15:23:54    117s]       hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
[05/07 15:23:54    117s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/07 15:23:54    117s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/07 15:23:54    117s]       Trunk : target=59.7ps count=11 avg=34.0ps sd=15.0ps min=11.1ps max=56.7ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:54    117s]       Leaf  : target=59.7ps count=22 avg=35.9ps sd=10.9ps min=15.7ps max=55.3ps {11 <= 35.8ps, 8 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:54    117s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/07 15:23:54    117s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 4 BUFx6f_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]        Invs: INVx13_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/07 15:23:54    117s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.7, max=142.9, avg=134.8, sd=5.2], skew [21.2 vs 21.4], 100% {121.7, 142.9} (wid=63.3 ws=45.0) (gid=120.9 gs=46.4)
[05/07 15:23:54    117s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:54    117s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:54    117s]     Skew group summary after 'Reducing clock tree power 2':
[05/07 15:23:54    117s]       skew_group Dclk/my_constraint_mode: insertion delay [min=73.8, max=85.3, avg=81.1, sd=2.9], skew [11.5 vs 21.4], 100% {73.8, 85.3} (wid=39.6 ws=21.0) (gid=60.1 gs=18.6)
[05/07 15:23:54    117s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.7, max=142.9, avg=134.8, sd=5.2], skew [21.2 vs 21.4], 100% {121.7, 142.9} (wid=63.3 ws=45.0) (gid=120.9 gs=46.4)
[05/07 15:23:54    117s]     Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:54    117s]   Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 15:23:54    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:54    117s] UM:*                                      Reducing clock tree power 2
[05/07 15:23:54    117s]   Stage::Reducing Power done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/07 15:23:54    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:54    117s] UM:*                                      Stage::Reducing Power
[05/07 15:23:54    117s]   Stage::Balancing...
[05/07 15:23:54    117s]   Approximately balancing fragments step...
[05/07 15:23:54    117s]     Resolve constraints - Approximately balancing fragments...
[05/07 15:23:54    117s]     Resolving skew group constraints...
[05/07 15:23:54    117s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
[05/07 15:23:54    117s]     Resolving skew group constraints done.
[05/07 15:23:54    117s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:54    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:54    117s] UM:*                                      Resolve constraints - Approximately balancing fragments
[05/07 15:23:54    117s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/07 15:23:54    117s]     Trial balancer estimated the amount of delay to be added in balancing: 0.1ps
[05/07 15:23:54    117s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:54    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:54    117s] UM:*                                      Estimate delay to be added in balancing - Approximately balancing fragments
[05/07 15:23:54    117s]     Approximately balancing fragments...
[05/07 15:23:54    117s]       Moving gates to improve sub-tree skew...
[05/07 15:23:54    117s]         Tried: 34 Succeeded: 0
[05/07 15:23:54    117s]         Topology Tried: 0 Succeeded: 0
[05/07 15:23:54    117s]         0 Succeeded with SS ratio
[05/07 15:23:54    117s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/07 15:23:54    117s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/07 15:23:54    117s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/07 15:23:54    117s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:54    117s]           cell areas       : b=11.547um^2, i=0.219um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.766um^2
[05/07 15:23:54    117s]           cell capacitance : b=65.427fF, i=6.467fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=71.894fF
[05/07 15:23:54    117s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:54    117s]           wire capacitance : top=0.000fF, trunk=3.791fF, leaf=6.659fF, total=10.449fF
[05/07 15:23:54    117s]           wire lengths     : top=0.000um, trunk=718.956um, leaf=1088.849um, total=1807.805um
[05/07 15:23:54    117s]           hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
[05/07 15:23:54    117s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/07 15:23:54    117s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/07 15:23:54    117s]           Trunk : target=59.7ps count=11 avg=34.0ps sd=15.0ps min=11.1ps max=56.7ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:54    117s]           Leaf  : target=59.7ps count=22 avg=35.9ps sd=10.9ps min=15.7ps max=55.3ps {11 <= 35.8ps, 8 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:54    117s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/07 15:23:54    117s]            Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 4 BUFx6f_ASAP7_75t_SRAM: 1 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]            Invs: INVx13_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:54    117s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:54    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:54    117s] UM:*                                      Moving gates to improve sub-tree skew
[05/07 15:23:54    117s]       Approximately balancing fragments bottom up...
[05/07 15:23:54    117s]         bottom up balancing: [05/07 15:23:54    117s] 
[05/07 15:23:54    117s] Accumulated time to calculate placeable region: 0.0117
        ...20% ...40% ...60% ...80% ...100% 
[05/07 15:23:54    117s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/07 15:23:54    117s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:54    117s]           cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:54    117s]           cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:54    117s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:54    117s]           wire capacitance : top=0.000fF, trunk=3.792fF, leaf=6.661fF, total=10.452fF
[05/07 15:23:54    117s]           wire lengths     : top=0.000um, trunk=719.208um, leaf=1089.187um, total=1808.395um
[05/07 15:23:54    117s]           hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
[05/07 15:23:54    117s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/07 15:23:54    117s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/07 15:23:54    117s]           Trunk : target=59.7ps count=11 avg=33.0ps sd=16.1ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:54    117s]           Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:54    117s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/07 15:23:54    117s]            Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]            Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]         Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:54    117s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 15:23:54    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:54    117s] UM:*                                      Approximately balancing fragments bottom up
[05/07 15:23:54    117s]       Approximately balancing fragments, wire and cell delays...
[05/07 15:23:54    117s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/07 15:23:54    117s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/07 15:23:54    117s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:54    117s]           cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:54    117s]           cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:54    117s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:54    117s]           wire capacitance : top=0.000fF, trunk=3.792fF, leaf=6.661fF, total=10.452fF
[05/07 15:23:54    117s]           wire lengths     : top=0.000um, trunk=719.208um, leaf=1089.187um, total=1808.395um
[05/07 15:23:54    117s]           hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
[05/07 15:23:54    117s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/07 15:23:54    117s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/07 15:23:54    117s]           Trunk : target=59.7ps count=11 avg=33.0ps sd=16.1ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:54    117s]           Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:54    117s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/07 15:23:54    117s]            Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]            Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/07 15:23:54    117s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:54    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:54    117s] UM:*                                      Approximately balancing fragments, wire and cell delays
[05/07 15:23:54    117s]     Approximately balancing fragments done.
[05/07 15:23:54    117s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/07 15:23:54    117s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:54    117s]       cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:54    117s]       cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:54    117s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:54    117s]       wire capacitance : top=0.000fF, trunk=3.792fF, leaf=6.661fF, total=10.452fF
[05/07 15:23:54    117s]       wire lengths     : top=0.000um, trunk=719.208um, leaf=1089.187um, total=1808.395um
[05/07 15:23:54    117s]       hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
[05/07 15:23:54    117s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/07 15:23:54    117s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/07 15:23:54    117s]       Trunk : target=59.7ps count=11 avg=33.0ps sd=16.1ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:54    117s]       Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:54    117s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/07 15:23:54    117s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:54    117s]     Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:54    117s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/07 15:23:55    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    117s] UM:*                                      Approximately balancing fragments step
[05/07 15:23:55    117s]   Clock DAG stats after Approximately balancing fragments:
[05/07 15:23:55    117s]     cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:55    117s]     cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:55    117s]     cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:55    117s]     sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:55    117s]     wire capacitance : top=0.000fF, trunk=3.792fF, leaf=6.661fF, total=10.452fF
[05/07 15:23:55    117s]     wire lengths     : top=0.000um, trunk=719.208um, leaf=1089.187um, total=1808.395um
[05/07 15:23:55    117s]     hp wire lengths  : top=0.000um, trunk=569.484um, leaf=914.684um, total=1484.168um
[05/07 15:23:55    117s]   Clock DAG net violations after Approximately balancing fragments: none
[05/07 15:23:55    117s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/07 15:23:55    117s]     Trunk : target=59.7ps count=11 avg=33.0ps sd=16.1ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:55    117s]     Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:55    117s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/07 15:23:55    117s]      Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    117s]      Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    117s]   Primary reporting skew groups after Approximately balancing fragments:
[05/07 15:23:55    117s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.8, max=142.9]
[05/07 15:23:55    117s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:55    117s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:55    117s]   Skew group summary after Approximately balancing fragments:
[05/07 15:23:55    117s]     skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8]
[05/07 15:23:55    117s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.8, max=142.9]
[05/07 15:23:55    117s]   Improving fragments clock skew...
[05/07 15:23:55    117s]     Iteration 1...
[05/07 15:23:55    117s] Path optimization required 24 stage delay updates 
[05/07 15:23:55    117s] Path optimization required 0 stage delay updates 
[05/07 15:23:55    117s]     Iteration 1 done.
[05/07 15:23:55    117s]     Clock DAG stats after 'Improving fragments clock skew':
[05/07 15:23:55    117s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:55    117s]       cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:55    117s]       cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:55    117s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:55    117s]       wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
[05/07 15:23:55    117s]       wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
[05/07 15:23:55    117s]       hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:55    117s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/07 15:23:55    117s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/07 15:23:55    117s]       Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:55    117s]       Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:55    117s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/07 15:23:55    117s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    117s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    117s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/07 15:23:55    117s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
[05/07 15:23:55    117s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:55    117s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:55    117s]     Skew group summary after 'Improving fragments clock skew':
[05/07 15:23:55    117s]       skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8]
[05/07 15:23:55    117s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
[05/07 15:23:55    117s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:55    117s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:55    117s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    117s] UM:*                                      Improving fragments clock skew
[05/07 15:23:55    117s]   Approximately balancing step...
[05/07 15:23:55    117s]     Resolve constraints - Approximately balancing...
[05/07 15:23:55    117s]     Resolving skew group constraints...
[05/07 15:23:55    118s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
[05/07 15:23:55    118s]     Resolving skew group constraints done.
[05/07 15:23:55    118s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:55    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    118s] UM:*                                      Resolve constraints - Approximately balancing
[05/07 15:23:55    118s]     Approximately balancing...
[05/07 15:23:55    118s]       Approximately balancing, wire and cell delays...
[05/07 15:23:55    118s]       Approximately balancing, wire and cell delays, iteration 1...
[05/07 15:23:55    118s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/07 15:23:55    118s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:55    118s]           cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:55    118s]           cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:55    118s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:55    118s]           wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
[05/07 15:23:55    118s]           wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
[05/07 15:23:55    118s]           hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:55    118s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/07 15:23:55    118s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/07 15:23:55    118s]           Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:55    118s]           Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:55    118s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/07 15:23:55    118s]            Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]            Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/07 15:23:55    118s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:55    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    118s] UM:*                                      Approximately balancing, wire and cell delays
[05/07 15:23:55    118s]     Approximately balancing done.
[05/07 15:23:55    118s]     Clock DAG stats after 'Approximately balancing step':
[05/07 15:23:55    118s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:55    118s]       cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:55    118s]       cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:55    118s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:55    118s]       wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
[05/07 15:23:55    118s]       wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
[05/07 15:23:55    118s]       hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:55    118s]     Clock DAG net violations after 'Approximately balancing step': none
[05/07 15:23:55    118s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/07 15:23:55    118s]       Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:55    118s]       Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:55    118s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/07 15:23:55    118s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]     Primary reporting skew groups after 'Approximately balancing step':
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
[05/07 15:23:55    118s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:55    118s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:55    118s]     Skew group summary after 'Approximately balancing step':
[05/07 15:23:55    118s]       skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8]
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
[05/07 15:23:55    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:55    118s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 15:23:55    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    118s] UM:*                                      Approximately balancing step
[05/07 15:23:55    118s]   Fixing clock tree overload...
[05/07 15:23:55    118s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:23:55    118s]     Clock DAG stats after 'Fixing clock tree overload':
[05/07 15:23:55    118s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:55    118s]       cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:55    118s]       cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:55    118s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:55    118s]       wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
[05/07 15:23:55    118s]       wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
[05/07 15:23:55    118s]       hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:55    118s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/07 15:23:55    118s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/07 15:23:55    118s]       Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:55    118s]       Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:55    118s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/07 15:23:55    118s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
[05/07 15:23:55    118s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:55    118s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:55    118s]     Skew group summary after 'Fixing clock tree overload':
[05/07 15:23:55    118s]       skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8]
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8]
[05/07 15:23:55    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:55    118s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:55    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    118s] UM:*                                      Fixing clock tree overload
[05/07 15:23:55    118s]   Approximately balancing paths...
[05/07 15:23:55    118s]     Added 0 buffers.
[05/07 15:23:55    118s]     Clock DAG stats after 'Approximately balancing paths':
[05/07 15:23:55    118s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:55    118s]       cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:55    118s]       cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:55    118s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:55    118s]       wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
[05/07 15:23:55    118s]       wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
[05/07 15:23:55    118s]       hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:55    118s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/07 15:23:55    118s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/07 15:23:55    118s]       Trunk : target=59.7ps count=11 avg=33.2ps sd=16.0ps min=11.1ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:55    118s]       Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:55    118s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/07 15:23:55    118s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8, avg=134.8, sd=5.2], skew [21.2 vs 21.4], 100% {121.6, 142.8} (wid=63.3 ws=43.9) (gid=119.9 gs=45.4)
[05/07 15:23:55    118s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:55    118s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:55    118s]     Skew group summary after 'Approximately balancing paths':
[05/07 15:23:55    118s]       skew_group Dclk/my_constraint_mode: insertion delay [min=67.6, max=80.8, avg=75.8, sd=3.5], skew [13.2 vs 21.4], 100% {67.6, 80.8} (wid=36.4 ws=21.0) (gid=58.9 gs=20.4)
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=142.8, avg=134.8, sd=5.2], skew [21.2 vs 21.4], 100% {121.6, 142.8} (wid=63.3 ws=43.9) (gid=119.9 gs=45.4)
[05/07 15:23:55    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:55    118s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:55    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    118s] UM:*                                      Approximately balancing paths
[05/07 15:23:55    118s]   Stage::Balancing done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/07 15:23:55    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    118s] UM:*                                      Stage::Balancing
[05/07 15:23:55    118s]   Stage::Polishing...
[05/07 15:23:55    118s]   Merging balancing drivers for power...
[05/07 15:23:55    118s]     Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:23:55    118s]     Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:55    118s]     Tried: 34 Succeeded: 0
[05/07 15:23:55    118s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/07 15:23:55    118s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:55    118s]       cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:55    118s]       cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:55    118s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:55    118s]       wire capacitance : top=0.000fF, trunk=3.820fF, leaf=6.661fF, total=10.481fF
[05/07 15:23:55    118s]       wire lengths     : top=0.000um, trunk=724.302um, leaf=1089.187um, total=1813.489um
[05/07 15:23:55    118s]       hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:55    118s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/07 15:23:55    118s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/07 15:23:55    118s]       Trunk : target=59.7ps count=11 avg=33.2ps sd=15.9ps min=11.2ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:55    118s]       Leaf  : target=59.7ps count=22 avg=36.4ps sd=10.6ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:55    118s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/07 15:23:55    118s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.8, max=143.5]
[05/07 15:23:55    118s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:55    118s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:55    118s]     Skew group summary after 'Merging balancing drivers for power':
[05/07 15:23:55    118s]       skew_group Dclk/my_constraint_mode: insertion delay [min=68.1, max=80.5]
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.8, max=143.5]
[05/07 15:23:55    118s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:55    118s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:55    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    118s] UM:*                                      Merging balancing drivers for power
[05/07 15:23:55    118s]   Checking for inverting clock gates...
[05/07 15:23:55    118s]   Checking for inverting clock gates done.
[05/07 15:23:55    118s]   Improving clock skew...
[05/07 15:23:55    118s]     Iteration 1...
[05/07 15:23:55    118s] Path optimization required 90 stage delay updates 
[05/07 15:23:55    118s] Path optimization required 0 stage delay updates 
[05/07 15:23:55    118s]     Iteration 1 done.
[05/07 15:23:55    118s]     Clock DAG stats after 'Improving clock skew':
[05/07 15:23:55    118s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:55    118s]       cell areas       : b=11.431um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.577um^2
[05/07 15:23:55    118s]       cell capacitance : b=64.441fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=68.436fF
[05/07 15:23:55    118s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:55    118s]       wire capacitance : top=0.000fF, trunk=3.811fF, leaf=6.665fF, total=10.476fF
[05/07 15:23:55    118s]       wire lengths     : top=0.000um, trunk=723.843um, leaf=1090.312um, total=1814.155um
[05/07 15:23:55    118s]       hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:55    118s]     Clock DAG net violations after 'Improving clock skew': none
[05/07 15:23:55    118s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/07 15:23:55    118s]       Trunk : target=59.7ps count=11 avg=33.2ps sd=15.9ps min=11.2ps max=59.2ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 1 <= 56.7ps, 1 <= 59.7ps}
[05/07 15:23:55    118s]       Leaf  : target=59.7ps count=22 avg=36.3ps sd=10.7ps min=15.7ps max=55.3ps {10 <= 35.8ps, 9 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:55    118s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/07 15:23:55    118s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 2 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:55    118s]     Primary reporting skew groups after 'Improving clock skew':
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
[05/07 15:23:55    118s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:55    118s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:55    118s]     Skew group summary after 'Improving clock skew':
[05/07 15:23:55    118s]       skew_group Dclk/my_constraint_mode: insertion delay [min=68.1, max=80.5, avg=75.9, sd=3.2], skew [12.4 vs 21.4], 100% {68.1, 80.5} (wid=36.5 ws=21.2) (gid=58.6 gs=19.6)
[05/07 15:23:55    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
[05/07 15:23:55    118s]     Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:55    118s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:55    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:55    118s] UM:*                                      Improving clock skew
[05/07 15:23:55    118s]   Reducing clock tree power 3...
[05/07 15:23:55    118s]     Initial gate capacitance is (rise=430.219fF fall=430.429fF).
[05/07 15:23:55    118s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/07 15:23:56    118s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:56    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:56    118s] UM:*                                      Legalizing clock trees
[05/07 15:23:56    118s]     100% 
[05/07 15:23:56    118s]     Stopping in iteration 1: unable to make further power recovery in this step.
[05/07 15:23:56    118s]     Iteration 1: gate capacitance is (rise=429.233fF fall=429.444fF).
[05/07 15:23:56    118s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/07 15:23:56    118s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:56    118s]       cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
[05/07 15:23:56    118s]       cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
[05/07 15:23:56    118s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:56    118s]       wire capacitance : top=0.000fF, trunk=3.811fF, leaf=6.665fF, total=10.476fF
[05/07 15:23:56    118s]       wire lengths     : top=0.000um, trunk=723.843um, leaf=1090.321um, total=1814.164um
[05/07 15:23:56    118s]       hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:56    118s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/07 15:23:56    118s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/07 15:23:56    118s]       Trunk : target=59.7ps count=11 avg=32.8ps sd=15.1ps min=11.2ps max=55.4ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:56    118s]       Leaf  : target=59.7ps count=22 avg=36.8ps sd=10.7ps min=15.7ps max=55.3ps {9 <= 35.8ps, 10 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:56    118s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/07 15:23:56    118s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:56    118s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:56    118s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/07 15:23:56    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
[05/07 15:23:56    118s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:56    118s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:56    118s]     Skew group summary after 'Reducing clock tree power 3':
[05/07 15:23:56    118s]       skew_group Dclk/my_constraint_mode: insertion delay [min=64.1, max=80.5, avg=73.9, sd=4.8], skew [16.4 vs 21.4], 100% {64.1, 80.5} (wid=33.5 ws=21.1) (gid=61.4 gs=23.4)
[05/07 15:23:56    118s]       skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
[05/07 15:23:56    118s]     Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    118s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 15:23:56    118s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:56    118s] UM:*                                      Reducing clock tree power 3
[05/07 15:23:56    118s]   Improving insertion delay...
[05/07 15:23:56    119s] Accumulated time to calculate placeable region: 0.0123
[05/07 15:23:56    119s] Accumulated time to calculate placeable region: 0.0127
[05/07 15:23:56    119s] Accumulated time to calculate placeable region: 0.0132
[05/07 15:23:56    119s]     Clock DAG stats after 'Improving insertion delay':
[05/07 15:23:56    119s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:56    119s]       cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
[05/07 15:23:56    119s]       cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
[05/07 15:23:56    119s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:56    119s]       wire capacitance : top=0.000fF, trunk=3.811fF, leaf=6.665fF, total=10.476fF
[05/07 15:23:56    119s]       wire lengths     : top=0.000um, trunk=723.843um, leaf=1090.321um, total=1814.164um
[05/07 15:23:56    119s]       hp wire lengths  : top=0.000um, trunk=572.508um, leaf=914.684um, total=1487.192um
[05/07 15:23:56    119s]     Clock DAG net violations after 'Improving insertion delay': none
[05/07 15:23:56    119s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/07 15:23:56    119s]       Trunk : target=59.7ps count=11 avg=32.8ps sd=15.1ps min=11.2ps max=55.4ps {6 <= 35.8ps, 3 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:56    119s]       Leaf  : target=59.7ps count=22 avg=36.8ps sd=10.7ps min=15.7ps max=55.3ps {9 <= 35.8ps, 10 <= 47.8ps, 0 <= 53.7ps, 3 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:56    119s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/07 15:23:56    119s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:56    119s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:56    119s]     Primary reporting skew groups after 'Improving insertion delay':
[05/07 15:23:56    119s]       skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
[05/07 15:23:56    119s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:23:56    119s]       max path sink: Co_mem_R/mem_0_2/CE
[05/07 15:23:56    119s]     Skew group summary after 'Improving insertion delay':
[05/07 15:23:56    119s]       skew_group Dclk/my_constraint_mode: insertion delay [min=64.1, max=80.5, avg=73.9, sd=4.8], skew [16.4 vs 21.4], 100% {64.1, 80.5} (wid=33.5 ws=21.1) (gid=61.4 gs=23.4)
[05/07 15:23:56    119s]       skew_group Sclk/my_constraint_mode: insertion delay [min=125.2, max=143.5, avg=135.2, sd=5.1], skew [18.3 vs 21.4], 100% {125.2, 143.5} (wid=63.4 ws=43.9) (gid=120.5 gs=45.3)
[05/07 15:23:56    119s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:56    119s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:56    119s] UM:*                                      Improving insertion delay
[05/07 15:23:56    119s]   Wire Opt OverFix...
[05/07 15:23:56    119s]     Wire Reduction extra effort...
[05/07 15:23:56    119s]       Artificially removing short and long paths...
[05/07 15:23:56    119s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:56    119s]       Global shorten wires A0...
[05/07 15:23:56    119s]         Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:56    119s]       Move For Wirelength - core...
[05/07 15:23:56    119s]         Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=2, resolved=28, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=17, accepted=11
[05/07 15:23:56    119s]         Max accepted move=22.086um, total accepted move=126.630um, average move=11.511um
[05/07 15:23:56    119s]         Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=7, resolved=21, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=10, accepted=5
[05/07 15:23:56    119s]         Max accepted move=10.746um, total accepted move=31.860um, average move=6.372um
[05/07 15:23:56    119s]         Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=8, resolved=18, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=3
[05/07 15:23:56    119s]         Max accepted move=6.588um, total accepted move=14.742um, average move=4.914um
[05/07 15:23:56    119s]         Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 15:23:56    119s]       Global shorten wires A1...
[05/07 15:23:56    119s]         Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:56    119s]       Move For Wirelength - core...
[05/07 15:23:56    119s]         Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=2, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=2
[05/07 15:23:56    119s]         Max accepted move=1.080um, total accepted move=1.512um, average move=0.756um
[05/07 15:23:56    119s]         Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=1, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/07 15:23:56    119s]         Max accepted move=0.000um, total accepted move=0.000um
[05/07 15:23:56    119s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:56    119s]       Global shorten wires B...
[05/07 15:23:56    119s]         Modifying slew-target multiplier from 1 to 0.95
[05/07 15:23:56    119s]         Reverting slew-target multiplier from 0.95 to 1
[05/07 15:23:56    119s]         Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:56    119s]       Move For Wirelength - branch...
[05/07 15:23:56    119s]         Move for wirelength. considered=33, filtered=33, permitted=31, cannotCompute=0, computed=31, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[05/07 15:23:56    119s]         Max accepted move=0.000um, total accepted move=0.000um
[05/07 15:23:56    119s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:56    119s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/07 15:23:56    119s]         cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:56    119s]         cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
[05/07 15:23:56    119s]         cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
[05/07 15:23:56    119s]         sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:56    119s]         wire capacitance : top=0.000fF, trunk=4.056fF, leaf=5.765fF, total=9.820fF
[05/07 15:23:56    119s]         wire lengths     : top=0.000um, trunk=786.818um, leaf=927.013um, total=1713.831um
[05/07 15:23:56    119s]         hp wire lengths  : top=0.000um, trunk=648.810um, leaf=750.956um, total=1399.766um
[05/07 15:23:56    119s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/07 15:23:56    119s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/07 15:23:56    119s]         Trunk : target=59.7ps count=11 avg=34.1ps sd=14.0ps min=17.0ps max=56.4ps {6 <= 35.8ps, 3 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:56    119s]         Leaf  : target=59.7ps count=22 avg=31.1ps sd=13.0ps min=12.3ps max=56.3ps {14 <= 35.8ps, 6 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:56    119s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/07 15:23:56    119s]          Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:56    119s]          Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:56    119s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/07 15:23:56    119s]         skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=143.0, avg=131.9, sd=4.8], skew [21.4 vs 21.4], 100% {121.6, 143.0} (wid=62.0 ws=44.3) (gid=121.0 gs=45.7)
[05/07 15:23:56    119s]       min path sink: R_mem_L/mem_0_0/CE1
[05/07 15:23:56    119s]       max path sink: Co_mem_R/mem_0_1/CE
[05/07 15:23:56    119s]       Skew group summary after 'Wire Reduction extra effort':
[05/07 15:23:56    119s]         skew_group Dclk/my_constraint_mode: insertion delay [min=59.6, max=79.6, avg=70.2, sd=6.6], skew [20.0 vs 21.4], 100% {59.6, 79.6} (wid=35.0 ws=22.6) (gid=59.0 gs=21.8)
[05/07 15:23:56    119s]         skew_group Sclk/my_constraint_mode: insertion delay [min=121.6, max=143.0, avg=131.9, sd=4.8], skew [21.4 vs 21.4], 100% {121.6, 143.0} (wid=62.0 ws=44.3) (gid=121.0 gs=45.7)
[05/07 15:23:56    119s]       Legalizer API calls during this step: 202 succeeded with high effort: 202 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:56    119s]     Wire Reduction extra effort done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/07 15:23:56    119s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:56    119s] UM:*                                      Wire Reduction extra effort
[05/07 15:23:56    119s]     Optimizing orientation...
[05/07 15:23:56    119s]     FlipOpt...
[05/07 15:23:56    119s]     Optimizing orientation on clock cells...
[05/07 15:23:56    119s]       Orientation Wirelength Optimization: Attempted = 34 , Succeeded = 5 , Wirelength increased = 26 , CannotMove = 3 , Illegal = 0 , Other = 0
[05/07 15:23:56    119s]     Optimizing orientation on clock cells done.
[05/07 15:23:56    119s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:57    119s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:57    119s] UM:*                                      FlipOpt
[05/07 15:23:57    119s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:57    119s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:57    119s] UM:*                                      Optimizing orientation
[05/07 15:23:57    119s]     Clock DAG stats after 'Wire Opt OverFix':
[05/07 15:23:57    119s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:57    119s]       cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
[05/07 15:23:57    119s]       cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
[05/07 15:23:57    119s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:57    119s]       wire capacitance : top=0.000fF, trunk=4.051fF, leaf=5.760fF, total=9.811fF
[05/07 15:23:57    119s]       wire lengths     : top=0.000um, trunk=782.812um, leaf=926.137um, total=1708.949um
[05/07 15:23:57    119s]       hp wire lengths  : top=0.000um, trunk=648.810um, leaf=750.956um, total=1399.766um
[05/07 15:23:57    119s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/07 15:23:57    119s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/07 15:23:57    119s]       Trunk : target=59.7ps count=11 avg=33.9ps sd=13.9ps min=16.7ps max=55.7ps {6 <= 35.8ps, 3 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:57    119s]       Leaf  : target=59.7ps count=22 avg=31.1ps sd=13.0ps min=12.1ps max=56.3ps {14 <= 35.8ps, 6 <= 47.8ps, 0 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:57    119s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/07 15:23:57    119s]        Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:57    119s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:57    119s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/07 15:23:57    119s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.1, max=143.2, avg=131.8, sd=4.8], skew [22.1 vs 21.4*], 99.7% {121.1, 142.5} (wid=60.9 ws=43.8) (gid=121.5 gs=46.5)
[05/07 15:23:57    119s]       min path sink: R_mem_L/mem_0_0/CE1
[05/07 15:23:57    119s]       max path sink: Co_mem_R/mem_0_1/CE
[05/07 15:23:57    119s]     Skew group summary after 'Wire Opt OverFix':
[05/07 15:23:57    119s]       skew_group Dclk/my_constraint_mode: insertion delay [min=59.6, max=79.6, avg=70.2, sd=6.6], skew [20.0 vs 21.4], 100% {59.6, 79.6} (wid=35.0 ws=22.6) (gid=59.0 gs=21.8)
[05/07 15:23:57    119s]       skew_group Sclk/my_constraint_mode: insertion delay [min=121.1, max=143.2, avg=131.8, sd=4.8], skew [22.1 vs 21.4*], 99.7% {121.1, 142.5} (wid=60.9 ws=43.8) (gid=121.5 gs=46.5)
[05/07 15:23:57    119s]     Legalizer API calls during this step: 202 succeeded with high effort: 202 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:57    119s]   Wire Opt OverFix done. (took cpu=0:00:00.9 real=0:00:00.9)
[05/07 15:23:57    120s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:57    120s] UM:*                                      Wire Opt OverFix
[05/07 15:23:57    120s]   Total capacitance is (rise=439.044fF fall=439.255fF), of which (rise=9.811fF fall=9.811fF) is wire, and (rise=429.233fF fall=429.444fF) is gate.
[05/07 15:23:57    120s]   Stage::Polishing done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/07 15:23:57    120s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:57    120s] UM:*                                      Stage::Polishing
[05/07 15:23:57    120s]   Stage::Updating netlist...
[05/07 15:23:57    120s]   Reset timing graph...
[05/07 15:23:57    120s] Ignoring AAE DB Resetting ...
[05/07 15:23:57    120s]   Reset timing graph done.
[05/07 15:23:57    120s]   Setting non-default rules before calling refine place.
[05/07 15:23:57    120s] OPERPROF: Starting FgcCleanup at level 1, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1881.6M
[05/07 15:23:57    120s] Assigned high priority to 31 cells.
[05/07 15:23:57    120s]   Leaving CCOpt scope - ClockRefiner...
[05/07 15:23:57    120s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[05/07 15:23:57    120s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1881.6M
[05/07 15:23:57    120s]   Performing Clock Only Refine Place.
[05/07 15:23:57    120s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:57    120s] OPERPROF:     Starting FgcInit at level 3, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1881.6M
[05/07 15:23:57    120s] Info: 31 insts are soft-fixed.
[05/07 15:23:57    120s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:57    120s] OPERPROF:       Starting CMU at level 4, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.096, REAL:0.097, MEM:1881.6M
[05/07 15:23:57    120s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1881.6MB).
[05/07 15:23:57    120s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.128, REAL:0.129, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.128, REAL:0.129, MEM:1881.6M
[05/07 15:23:57    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.5
[05/07 15:23:57    120s] OPERPROF: Starting RefinePlace at level 1, MEM:1881.6M
[05/07 15:23:57    120s] *** Starting place_detail (0:02:00 mem=1881.6M) ***
[05/07 15:23:57    120s] Total net bbox length = 2.594e+04 (1.512e+04 1.082e+04) (ext = 1.998e+03)
[05/07 15:23:57    120s] Info: 31 insts are soft-fixed.
[05/07 15:23:57    120s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:57    120s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:23:57    120s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:23:57    120s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:57    120s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1881.6M
[05/07 15:23:57    120s] Starting refinePlace ...
[05/07 15:23:57    120s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:57    120s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.6MB
[05/07 15:23:57    120s] Statistics of distance of Instance movement in refine placement:
[05/07 15:23:57    120s]   maximum (X+Y) =         0.00 um
[05/07 15:23:57    120s]   mean    (X+Y) =         0.00 um
[05/07 15:23:57    120s] Total instances moved : 0
[05/07 15:23:57    120s] Summary Report:
[05/07 15:23:57    120s] Instances move: 0 (out of 2254 movable)
[05/07 15:23:57    120s] Instances flipped: 0
[05/07 15:23:57    120s] Mean displacement: 0.00 um
[05/07 15:23:57    120s] Max displacement: 0.00 um 
[05/07 15:23:57    120s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.003, REAL:0.003, MEM:1881.6M
[05/07 15:23:57    120s] Total net bbox length = 2.594e+04 (1.512e+04 1.082e+04) (ext = 1.998e+03)
[05/07 15:23:57    120s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1881.6MB
[05/07 15:23:57    120s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1881.6MB) @(0:02:00 - 0:02:00).
[05/07 15:23:57    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.5
[05/07 15:23:57    120s] *** Finished place_detail (0:02:00 mem=1881.6M) ***
[05/07 15:23:57    120s] OPERPROF: Finished RefinePlace at level 1, CPU:0.025, REAL:0.024, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF: Starting FgcCleanup at level 1, MEM:1881.6M
[05/07 15:23:57    120s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1881.6M
[05/07 15:23:57    120s] Moved 0 and flipped 0 of 31 clock instances (excluding sinks) during refinement
[05/07 15:23:57    120s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/07 15:23:57    120s] Moved 0 and flipped 0 of 392 clock sinks during refinement.
[05/07 15:23:57    120s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/07 15:23:57    120s]   Moved 0, flipped 0 and cell swapped 0 of 423 clock instance(s) during refinement.
[05/07 15:23:57    120s]   The largest move was 0 microns for .
[05/07 15:23:57    120s] Revert refine place priority changes on 0 cells.
[05/07 15:23:57    120s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 15:23:57    120s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:57    120s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[05/07 15:23:57    120s]   Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 15:23:57    120s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:57    120s] UM:*                                      Stage::Updating netlist
[05/07 15:23:57    120s]   CCOpt::Phase::Implementation done. (took cpu=0:00:04.1 real=0:00:04.1)
[05/07 15:23:57    120s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:57    120s] UM:*                                      CCOpt::Phase::Implementation
[05/07 15:23:57    120s]   CCOpt::Phase::eGRPC...
[05/07 15:23:57    120s]   eGR Post Conditioning loop iteration 0...
[05/07 15:23:57    120s]     Clock implementation routing...
[05/07 15:23:57    120s]       Leaving CCOpt scope - Routing Tools...
[05/07 15:23:57    120s] Net route status summary:
[05/07 15:23:57    120s]   Clock:        33 (unrouted=33, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:57    120s]   Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:57    120s]       Routing using eGR only...
[05/07 15:23:57    120s]         Early Global Route - eGR->NR step...
[05/07 15:23:57    120s] (ccopt eGR): There are 33 nets for routing of which 33 have one or more fixed wires.
[05/07 15:23:57    120s] (ccopt eGR): Start to route 33 all nets
[05/07 15:23:57    120s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Loading and Dumping File ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Reading DB...
[05/07 15:23:57    120s] (I)       Read data from FE... (mem=1881.6M)
[05/07 15:23:57    120s] (I)       Read nodes and places... (mem=1881.6M)
[05/07 15:23:57    120s] (I)       Done Read nodes and places (cpu=0.004s, mem=1881.6M)
[05/07 15:23:57    120s] (I)       Read nets... (mem=1881.6M)
[05/07 15:23:57    120s] (I)       Done Read nets (cpu=0.004s, mem=1881.6M)
[05/07 15:23:57    120s] (I)       Done Read data from FE (cpu=0.008s, mem=1881.6M)
[05/07 15:23:57    120s] (I)       before initializing RouteDB syMemory usage = 1881.6 MB
[05/07 15:23:57    120s] (I)       Clean congestion better: true
[05/07 15:23:57    120s] (I)       Estimate vias on DPT layer: true
[05/07 15:23:57    120s] (I)       Clean congestion LA rounds: 5
[05/07 15:23:57    120s] (I)       Layer constraints as soft constraints: true
[05/07 15:23:57    120s] (I)       Soft top layer         : true
[05/07 15:23:57    120s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/07 15:23:57    120s] (I)       Better NDR handling    : true
[05/07 15:23:57    120s] (I)       Routing cost fix for NDR handling: true
[05/07 15:23:57    120s] (I)       Update initial WL after Phase 1a: true
[05/07 15:23:57    120s] (I)       Block tracks for preroutes: true
[05/07 15:23:57    120s] (I)       Assign IRoute by net group key: true
[05/07 15:23:57    120s] (I)       Block unroutable channels: true
[05/07 15:23:57    120s] (I)       Block unroutable channel fix: true
[05/07 15:23:57    120s] (I)       Block unroutable channels 3D: true
[05/07 15:23:57    120s] (I)       Check blockage within NDR space in TA: true
[05/07 15:23:57    120s] (I)       Handle EOL spacing     : true
[05/07 15:23:57    120s] (I)       Honor MSV route constraint: false
[05/07 15:23:57    120s] (I)       Maximum routing layer  : 7
[05/07 15:23:57    120s] (I)       Minimum routing layer  : 2
[05/07 15:23:57    120s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:57    120s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:57    120s] (I)       Tracks used by clock wire: 0
[05/07 15:23:57    120s] (I)       Reverse direction      : 
[05/07 15:23:57    120s] (I)       Honor partition pin guides: true
[05/07 15:23:57    120s] (I)       Route selected nets only: true
[05/07 15:23:57    120s] (I)       Route secondary PG pins: false
[05/07 15:23:57    120s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:57    120s] (I)       Refine MST             : true
[05/07 15:23:57    120s] (I)       Honor PRL              : true
[05/07 15:23:57    120s] (I)       Strong congestion aware: true
[05/07 15:23:57    120s] (I)       Improved initial location for IRoutes: true
[05/07 15:23:57    120s] (I)       Multi panel TA         : true
[05/07 15:23:57    120s] (I)       Penalize wire overlap  : true
[05/07 15:23:57    120s] (I)       Expand small instance blockage: true
[05/07 15:23:57    120s] (I)       Reduce via in TA       : true
[05/07 15:23:57    120s] (I)       SS-aware routing       : true
[05/07 15:23:57    120s] (I)       Improve tree edge sharing: true
[05/07 15:23:57    120s] (I)       Improve 2D via estimation: true
[05/07 15:23:57    120s] (I)       Refine Steiner tree    : true
[05/07 15:23:57    120s] (I)       Build spine tree       : true
[05/07 15:23:57    120s] (I)       Model pass through capacity: true
[05/07 15:23:57    120s] (I)       Extend blockages by a half GCell: true
[05/07 15:23:57    120s] (I)       Partial layer blockage modeling: true
[05/07 15:23:57    120s] (I)       Consider pin shapes    : true
[05/07 15:23:57    120s] (I)       Consider pin shapes for all nodes: true
[05/07 15:23:57    120s] (I)       Consider NR APA        : true
[05/07 15:23:57    120s] (I)       Consider IO pin shape  : true
[05/07 15:23:57    120s] (I)       Fix pin connection bug : true
[05/07 15:23:57    120s] (I)       Consider layer RC for local wires: true
[05/07 15:23:57    120s] (I)       LA-aware pin escape length: 2
[05/07 15:23:57    120s] (I)       Split for must join    : true
[05/07 15:23:57    120s] (I)       Route guide main branches file: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfPH3GDs.trunk.1
[05/07 15:23:57    120s] (I)       Route guide min downstream WL type: SUBTREE
[05/07 15:23:57    120s] (I)       Number of rows per GCell: 2
[05/07 15:23:57    120s] (I)       Routing effort level   : 10000
[05/07 15:23:57    120s] (I)       Special modeling for N7: 0
[05/07 15:23:57    120s] (I)       Special modeling for N6: 0
[05/07 15:23:57    120s] (I)       N3 special modeling    : 0
[05/07 15:23:57    120s] (I)       Special modeling for N5 v6: 0
[05/07 15:23:57    120s] (I)       Special settings for S4 designs: 0
[05/07 15:23:57    120s] (I)       Special settings for S5 designs v2: 0
[05/07 15:23:57    120s] (I)       Special settings for S7 designs: 0
[05/07 15:23:57    120s] (I)       Prefer layer length threshold: 8
[05/07 15:23:57    120s] (I)       Overflow penalty cost  : 10
[05/07 15:23:57    120s] (I)       A-star cost            : 0.30
[05/07 15:23:57    120s] (I)       Misalignment cost      : 10.00
[05/07 15:23:57    120s] (I)       Threshold for short IRoute: 6
[05/07 15:23:57    120s] (I)       Via cost during post routing: 1.00
[05/07 15:23:57    120s] (I)       Layer congestion ratio : 1.00
[05/07 15:23:57    120s] (I)       source-to-sink ratio   : 0.30
[05/07 15:23:57    120s] (I)       Scenic ratio bound     : 3.00
[05/07 15:23:57    120s] (I)       Segment layer relax scenic ratio: 1.25
[05/07 15:23:57    120s] (I)       Source-sink aware LA ratio: 0.50
[05/07 15:23:57    120s] (I)       PG-aware similar topology routing: true
[05/07 15:23:57    120s] (I)       Maze routing via cost fix: true
[05/07 15:23:57    120s] (I)       Apply PRL on PG terms  : true
[05/07 15:23:57    120s] (I)       Apply PRL on obs objects: true
[05/07 15:23:57    120s] (I)       Handle range-type spacing rules: true
[05/07 15:23:57    120s] (I)       Apply function for special wires: true
[05/07 15:23:57    120s] (I)       Layer by layer blockage reading: true
[05/07 15:23:57    120s] (I)       Offset calculation fix : true
[05/07 15:23:57    120s] (I)       Parallel spacing query fix: true
[05/07 15:23:57    120s] (I)       Force source to root IR: true
[05/07 15:23:57    120s] (I)       Layer Weights          : L2:4 L3:2.5
[05/07 15:23:57    120s] (I)       Route stripe layer range: 
[05/07 15:23:57    120s] (I)       Honor partition fences : 
[05/07 15:23:57    120s] (I)       Honor partition pin    : 
[05/07 15:23:57    120s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:57    120s] (I)       Do not relax to DPT layer: true
[05/07 15:23:57    120s] (I)       Pass through capacity modeling: true
[05/07 15:23:57    120s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:57    120s] (I)       build grid graph
[05/07 15:23:57    120s] (I)       build grid graph start
[05/07 15:23:57    120s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:57    120s] [NR-eGR] M1 has no routable track
[05/07 15:23:57    120s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:57    120s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:57    120s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:57    120s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:57    120s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:57    120s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:57    120s] (I)       build grid graph end
[05/07 15:23:57    120s] (I)       ===========================================================================
[05/07 15:23:57    120s] (I)       == Report All Rule Vias ==
[05/07 15:23:57    120s] (I)       ===========================================================================
[05/07 15:23:57    120s] (I)        Via Rule : (Default)
[05/07 15:23:57    120s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:57    120s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:57    120s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:57    120s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:57    120s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:57    120s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:57    120s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:57    120s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:57    120s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:57    120s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:57    120s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:57    120s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:57    120s] (I)       ===========================================================================
[05/07 15:23:57    120s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:57    120s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:57    120s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:57    120s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:57    120s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:57    120s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:57    120s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:57    120s] [NR-eGR] Read 2832 PG shapes
[05/07 15:23:57    120s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:57    120s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:57    120s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:57    120s] [NR-eGR] #PG Blockages       : 2832
[05/07 15:23:57    120s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:57    120s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:57    120s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:57    120s] (I)       readDataFromPlaceDB
[05/07 15:23:57    120s] (I)       Read net information..
[05/07 15:23:57    120s] (I)       Read testcase time = 0.000 seconds
[05/07 15:23:57    120s] 
[05/07 15:23:57    120s] [NR-eGR] Read numTotalNets=2411  numIgnoredNets=2378
[05/07 15:23:57    120s] [NR-eGR] Connected 0 must-join pins/ports
[05/07 15:23:57    120s] (I)       early_global_route_priority property id does not exist.
[05/07 15:23:57    120s] (I)       Start initializing grid graph
[05/07 15:23:57    120s] (I)       End initializing grid graph
[05/07 15:23:57    120s] (I)       Model blockages into capacity
[05/07 15:23:57    120s] (I)       Read Num Blocks=6180  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:57    120s] (I)       Started Modeling ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Modeling Layer 1 ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Modeling Layer 2 ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:57    120s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Modeling Layer 3 ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:57    120s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Modeling Layer 4 ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Layer 3 (H) : #blockages 1800 : #preroutes 0
[05/07 15:23:57    120s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Modeling Layer 5 ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:57    120s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Modeling Layer 6 ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Layer 5 (H) : #blockages 1404 : #preroutes 0
[05/07 15:23:57    120s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Modeling Layer 7 ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Layer 6 (V) : #blockages 1428 : #preroutes 0
[05/07 15:23:57    120s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Moved 40 terms for better access 
[05/07 15:23:57    120s] (I)       Number of ignored nets = 0
[05/07 15:23:57    120s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:57    120s] (I)       Number of clock nets = 33.  Ignored: No
[05/07 15:23:57    120s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:57    120s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:57    120s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:57    120s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:57    120s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:57    120s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:57    120s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:57    120s] [NR-eGR] There are 33 clock nets ( 33 with NDR ).
[05/07 15:23:57    120s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1881.6 MB
[05/07 15:23:57    120s] (I)       Ndr track 0 does not exist
[05/07 15:23:57    120s] (I)       Ndr track 0 does not exist
[05/07 15:23:57    120s] (I)       Layer1  viaCost=100.00
[05/07 15:23:57    120s] (I)       Layer2  viaCost=100.00
[05/07 15:23:57    120s] (I)       Layer3  viaCost=100.00
[05/07 15:23:57    120s] (I)       Layer4  viaCost=100.00
[05/07 15:23:57    120s] (I)       Layer5  viaCost=100.00
[05/07 15:23:57    120s] (I)       Layer6  viaCost=100.00
[05/07 15:23:57    120s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:57    120s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:57    120s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:57    120s] (I)       Site width          :    54  (dbu)
[05/07 15:23:57    120s] (I)       Row height          :   270  (dbu)
[05/07 15:23:57    120s] (I)       GCell width         :   540  (dbu)
[05/07 15:23:57    120s] (I)       GCell height        :   540  (dbu)
[05/07 15:23:57    120s] (I)       Grid                :   439   334     7
[05/07 15:23:57    120s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:57    120s] (I)       Vertical capacity   :     0     0   540     0   540     0   540
[05/07 15:23:57    120s] (I)       Horizontal capacity :     0   540     0   540     0   540     0
[05/07 15:23:57    120s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:57    120s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:57    120s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:57    120s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:57    120s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:57    120s] (I)       Num tracks per GCell: 15.00 15.00 15.00 11.25 11.25  8.44  8.44
[05/07 15:23:57    120s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:57    120s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:57    120s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:57    120s] (I)       --------------------------------------------------------
[05/07 15:23:57    120s] 
[05/07 15:23:57    120s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1[05/07 15:23:57    120s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:57    120s] [NR-eGR] Rule id: 0  Nets: 33 
 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/07 15:23:57    120s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:23:57    120s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:23:57    120s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:57    120s] (I)       ID:1 [05/07 15:23:57    120s] [NR-eGR] Rule id: 1 Default:yes NDR Track ID:0 NDR Via ID:-1  Nets: 0 
 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:57    120s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:57    120s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:57    120s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:57    120s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:57    120s] [NR-eGR] ========================================
[05/07 15:23:57    120s] [NR-eGR] 
[05/07 15:23:57    120s] (I)       blocked tracks on layer2 : = 826558 / 2052325 (40.27%)
[05/07 15:23:57    120s] (I)       blocked tracks on layer3 : = 870412 / 2197386 (39.61%)
[05/07 15:23:57    120s] (I)       blocked tracks on layer4 : = 40336 / 1648884 (2.45%)
[05/07 15:23:57    120s] (I)       blocked tracks on layer5 : = 0 / 1647956 (0.00%)
[05/07 15:23:57    120s] (I)       blocked tracks on layer6 : = 239694 / 1236663 (19.38%)
[05/07 15:23:57    120s] (I)       blocked tracks on layer7 : = 238476 / 1236134 (19.29%)
[05/07 15:23:57    120s] (I)       After initializing earlyGlobalRoute syMemory usage = 1881.6 MB
[05/07 15:23:57    120s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Global Routing ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       ============= Initialization =============
[05/07 15:23:57    120s] (I)       totalPins=456  totalGlobalPin=434 (95.18%)
[05/07 15:23:57    120s] (I)       Started Build MST ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Generate topology with single threads
[05/07 15:23:57    120s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       total 2D Cap : 2946099 = (1609570 H, 1336529 V)
[05/07 15:23:57    120s] (I)       ============  Phase 1a Route ============
[05/07 15:23:57    120s] [NR-eGR] Layer group 1: route 33 net(s) in layer range [3, 4]
[05/07 15:23:57    120s] (I)       Started Phase 1a ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/07 15:23:57    120s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 3171 = (1687 H, 1484 V) = (0.10% H, 0.11% V) = (9.110e+02um H, 8.014e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1b Route ============
[05/07 15:23:57    120s] (I)       Started Phase 1b ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 3171 = (1687 H, 1484 V) = (0.10% H, 0.11% V) = (9.110e+02um H, 8.014e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.712340e+03um
[05/07 15:23:57    120s] (I)       ============  Phase 1c Route ============
[05/07 15:23:57    120s] (I)       Usage: 3171 = (1687 H, 1484 V) = (0.10% H, 0.11% V) = (9.110e+02um H, 8.014e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1d Route ============
[05/07 15:23:57    120s] (I)       Usage: 3171 = (1687 H, 1484 V) = (0.10% H, 0.11% V) = (9.110e+02um H, 8.014e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1e Route ============
[05/07 15:23:57    120s] (I)       Started Phase 1e ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 3171 = (1687 H, 1484 V) = (0.10% H, 0.11% V) = (9.110e+02um H, 8.014e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1f Route ============
[05/07 15:23:57    120s] (I)       Usage: 3171 = (1687 H, 1484 V) = (0.10% H, 0.11% V) = (9.110e+02um H, 8.014e+02um V)
[05/07 15:23:57    120s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.712340e+03um
[05/07 15:23:57    120s] [NR-eGR] 
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1g Route ============
[05/07 15:23:57    120s] (I)       Started Post Routing ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 3154 = (1684 H, 1470 V) = (0.10% H, 0.11% V) = (9.094e+02um H, 7.938e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       numNets=33  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=2409
[05/07 15:23:57    120s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[05/07 15:23:57    120s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:57    120s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Build MST ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Generate topology with single threads
[05/07 15:23:57    120s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       total 2D Cap : 5591789 = (2607304 H, 2984485 V)
[05/07 15:23:57    120s] (I)       ============  Phase 1a Route ============
[05/07 15:23:57    120s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[05/07 15:23:57    120s] (I)       Started Phase 1a ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 3899 = (2053 H, 1846 V) = (0.08% H, 0.06% V) = (1.109e+03um H, 9.968e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1b Route ============
[05/07 15:23:57    120s] (I)       Usage: 3899 = (2053 H, 1846 V) = (0.08% H, 0.06% V) = (1.109e+03um H, 9.968e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.105460e+03um
[05/07 15:23:57    120s] (I)       ============  Phase 1c Route ============
[05/07 15:23:57    120s] (I)       Usage: 3899 = (2053 H, 1846 V) = (0.08% H, 0.06% V) = (1.109e+03um H, 9.968e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1d Route ============
[05/07 15:23:57    120s] (I)       Usage: 3899 = (2053 H, 1846 V) = (0.08% H, 0.06% V) = (1.109e+03um H, 9.968e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1e Route ============
[05/07 15:23:57    120s] (I)       Started Phase 1e ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 3899 = (2053 H, 1846 V) = (0.08% H, 0.06% V) = (1.109e+03um H, 9.968e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1f Route ============
[05/07 15:23:57    120s] (I)       [05/07 15:23:57    120s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.105460e+03um
[05/07 15:23:57    120s] [NR-eGR] 
Usage: 3899 = (2053 H, 1846 V) = (0.08% H, 0.06% V) = (1.109e+03um H, 9.968e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1g Route ============
[05/07 15:23:57    120s] (I)       Started Post Routing ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 3898 = (2050 H, 1848 V) = (0.08% H, 0.06% V) = (1.107e+03um H, 9.979e+02um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[05/07 15:23:57    120s] (I)       Started Build MST ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Generate topology with single threads
[05/07 15:23:57    120s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[05/07 15:23:57    120s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       total 2D Cap : 6589447 = (2607304 H, 3982143 V)
[05/07 15:23:57    120s] (I)       ============  Phase 1a Route ============
[05/07 15:23:57    120s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[05/07 15:23:57    120s] (I)       Started Phase 1a ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 4643 = (2419 H, 2224 V) = (0.09% H, 0.06% V) = (1.306e+03um H, 1.201e+03um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1b Route ============
[05/07 15:23:57    120s] (I)       Usage: 4643 = (2419 H, 2224 V) = (0.09% H, 0.06% V) = (1.306e+03um H, 1.201e+03um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.507220e+03um
[05/07 15:23:57    120s] (I)       ============  Phase 1c Route ============
[05/07 15:23:57    120s] (I)       Usage: 4643 = (2419 H, 2224 V) = (0.09% H, 0.06% V) = (1.306e+03um H, 1.201e+03um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1d Route ============
[05/07 15:23:57    120s] (I)       Usage: 4643 = (2419 H, 2224 V) = (0.09% H, 0.06% V) = (1.306e+03um H, 1.201e+03um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1e Route ============
[05/07 15:23:57    120s] (I)       Started Phase 1e ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 4643 = (2419 H, 2224 V) = (0.09% H, 0.06% V) = (1.306e+03um H, 1.201e+03um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1f Route ============
[05/07 15:23:57    120s] (I)       [05/07 15:23:57    120s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.507220e+03um
[05/07 15:23:57    120s] [NR-eGR] 
Usage: 4643 = (2419 H, 2224 V) = (0.09% H, 0.06% V) = (1.306e+03um H, 1.201e+03um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       ============  Phase 1g Route ============
[05/07 15:23:57    120s] (I)       Started Post Routing ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Usage: 4642 = (2416 H, 2226 V) = (0.09% H, 0.06% V) = (1.305e+03um H, 1.202e+03um V)
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=744
[05/07 15:23:57    120s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:57    120s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       
[05/07 15:23:57    120s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:57    120s] [NR-eGR]                        OverCon            
[05/07 15:23:57    120s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:23:57    120s] [NR-eGR]       Layer                (0)    OverCon 
[05/07 15:23:57    120s] [NR-eGR] ----------------------------------------------
[05/07 15:23:57    120s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:57    120s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:57    120s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:57    120s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:57    120s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:57    120s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:57    120s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:57    120s] [NR-eGR] ----------------------------------------------
[05/07 15:23:57    120s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/07 15:23:57    120s] [NR-eGR] 
[05/07 15:23:57    120s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.09 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       total 2D Cap : 7837026 = (3854353 H, 3982673 V)
[05/07 15:23:57    120s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:57    120s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:57    120s] (I)       ============= track Assignment ============
[05/07 15:23:57    120s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Started Greedy Track Assignment ( Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:23:57    120s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] (I)       Run Multi-thread track assignment
[05/07 15:23:57    120s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1881.57 MB )
[05/07 15:23:57    120s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:57    120s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7770
[05/07 15:23:57    120s] [NR-eGR]     M2  (2H) length: 6.577322e+03um, number of vias: 11542
[05/07 15:23:57    120s] [NR-eGR]     M3  (3V) length: 8.952617e+03um, number of vias: 1443
[05/07 15:23:57    120s] [NR-eGR]     M4  (4H) length: 4.895909e+03um, number of vias: 693
[05/07 15:23:57    120s] [NR-eGR]     M5  (5V) length: 2.461999e+03um, number of vias: 356
[05/07 15:23:57    120s] [NR-eGR]     M6  (6H) length: 4.194088e+03um, number of vias: 28
[05/07 15:23:57    120s] [NR-eGR]     M7  (7V) length: 4.820800e+01um, number of vias: 0
[05/07 15:23:57    120s] [NR-eGR] Total length: 2.713014e+04um, number of vias: 21832
[05/07 15:23:57    120s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:57    120s] [NR-eGR] Total eGR-routed clock nets wire length: 1.728033e+03um 
[05/07 15:23:57    120s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:57    120s] [NR-eGR] Report for selected net(s) only.
[05/07 15:23:57    120s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 440
[05/07 15:23:57    120s] [NR-eGR]     M2  (2H) length: 1.083380e+02um, number of vias: 508
[05/07 15:23:57    120s] [NR-eGR]     M3  (3V) length: 7.447020e+02um, number of vias: 247
[05/07 15:23:57    120s] [NR-eGR]     M4  (4H) length: 8.156650e+02um, number of vias: 11
[05/07 15:23:57    120s] [NR-eGR]     M5  (5V) length: 5.932800e+01um, number of vias: 0
[05/07 15:23:57    120s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[05/07 15:23:57    120s] [NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[05/07 15:23:57    120s] [NR-eGR] Total length: 1.728033e+03um, number of vias: 1206
[05/07 15:23:57    120s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:57    120s] [NR-eGR] Total routed clock nets wire length: 1.728033e+03um, number of vias: 1206
[05/07 15:23:57    120s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:57    120s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.28 sec, Curr Mem: 1824.57 MB )
[05/07 15:23:57    120s] Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfPH3GDs
[05/07 15:23:57    120s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 15:23:58    120s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:58    120s] UM:*                                      Early Global Route - eGR->NR step
[05/07 15:23:58    120s] Set FIXED routing status on 33 net(s)
[05/07 15:23:58    120s]       Routing using eGR only done.
[05/07 15:23:58    120s] Net route status summary:
[05/07 15:23:58    120s]   Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=33, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:58    120s]   Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:58    120s] 
[05/07 15:23:58    120s] CCOPT: Done with clock implementation routing.
[05/07 15:23:58    120s] 
[05/07 15:23:58    120s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/07 15:23:58    120s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:58    120s] UM:*                                      Leaving CCOpt scope - Routing Tools
[05/07 15:23:58    120s]     Clock implementation routing done.
[05/07 15:23:58    120s]     Leaving CCOpt scope - extractRC...
[05/07 15:23:58    120s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/07 15:23:58    120s] Extraction called for design 'MSDAP' of instances=6682 and nets=4534 using extraction engine 'pre_route' .
[05/07 15:23:58    120s] pre_route RC Extraction called for design MSDAP.
[05/07 15:23:58    120s] RC Extraction called in multi-corner(2) mode.
[05/07 15:23:58    120s] RCMode: PreRoute
[05/07 15:23:58    120s]       RC Corner Indexes            0       1   
[05/07 15:23:58    120s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 15:23:58    120s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:58    120s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:58    120s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 15:23:58    120s] Shrink Factor                : 1.00000
[05/07 15:23:58    120s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 15:23:58    120s] Using Quantus QRC technology file ...
[05/07 15:23:58    120s] LayerId::1 widthSet size::1
[05/07 15:23:58    120s] LayerId::2 widthSet size::1
[05/07 15:23:58    120s] LayerId::3 widthSet size::1
[05/07 15:23:58    120s] LayerId::4 widthSet size::1
[05/07 15:23:58    120s] LayerId::5 widthSet size::1
[05/07 15:23:58    120s] LayerId::6 widthSet size::1
[05/07 15:23:58    120s] LayerId::7 widthSet size::1
[05/07 15:23:58    120s] LayerId::8 widthSet size::1
[05/07 15:23:58    120s] LayerId::9 widthSet size::1
[05/07 15:23:58    120s] LayerId::10 widthSet size::1
[05/07 15:23:58    120s] Updating RC grid for preRoute extraction ...
[05/07 15:23:58    120s] Initializing multi-corner resistance tables ...
[05/07 15:23:58    120s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1824.574M)
[05/07 15:23:58    120s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/07 15:23:58    120s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:58    121s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:58    121s] UM:*                                      Leaving CCOpt scope - extractRC
[05/07 15:23:58    121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1824.6M
[05/07 15:23:58    121s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:58    121s] OPERPROF:   Starting FgcInit at level 2, MEM:1824.6M
[05/07 15:23:58    121s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1824.6M
[05/07 15:23:58    121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1824.6M
[05/07 15:23:58    121s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:58    121s] OPERPROF:     Starting CMU at level 3, MEM:1824.6M
[05/07 15:23:58    121s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1824.6M
[05/07 15:23:58    121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.088, REAL:0.089, MEM:1824.6M
[05/07 15:23:58    121s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1824.6MB).
[05/07 15:23:58    121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.120, MEM:1824.6M
[05/07 15:23:58    121s]     Calling post conditioning for eGRPC...
[05/07 15:23:58    121s]       eGRPC...
[05/07 15:23:58    121s]         eGRPC active optimizations:
[05/07 15:23:58    121s]          - Move Down
[05/07 15:23:58    121s]          - Downsizing before DRV sizing
[05/07 15:23:58    121s]          - DRV fixing with cell sizing
[05/07 15:23:58    121s]          - Move to fanout
[05/07 15:23:58    121s]          - Cloning
[05/07 15:23:58    121s]         
[05/07 15:23:58    121s]         Currently running CTS, using active skew data
[05/07 15:23:58    121s]         Reset bufferability constraints...
[05/07 15:23:58    121s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/07 15:23:58    121s]         Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:23:58    121s] End AAE Lib Interpolated Model. (MEM=1824.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:58    121s]         Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:58    121s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:58    121s]         Clock DAG stats eGRPC initial state:
[05/07 15:23:58    121s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:58    121s]           cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
[05/07 15:23:58    121s]           cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
[05/07 15:23:58    121s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:58    121s]           wire capacitance : top=0.000fF, trunk=4.244fF, leaf=5.884fF, total=10.128fF
[05/07 15:23:58    121s]           wire lengths     : top=0.000um, trunk=793.064um, leaf=934.969um, total=1728.033um
[05/07 15:23:58    121s]           hp wire lengths  : top=0.000um, trunk=648.810um, leaf=750.956um, total=1399.766um
[05/07 15:23:58    121s]         Clock DAG net violations eGRPC initial state:
[05/07 15:23:58    121s]           Remaining Transition : {count=2, worst=[9.2ps, 3.1ps]} avg=6.2ps sd=4.3ps sum=12.3ps
[05/07 15:23:58    121s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/07 15:23:58    121s]           Trunk : target=59.7ps count=11 avg=34.0ps sd=13.2ps min=17.0ps max=51.1ps {5 <= 35.8ps, 4 <= 47.8ps, 2 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]           Leaf  : target=59.7ps count=22 avg=37.6ps sd=15.0ps min=15.5ps max=68.9ps {10 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 1 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:23:58    121s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/07 15:23:58    121s]            Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]            Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]         Primary reporting skew groups eGRPC initial state:
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=121.3, max=148.0, avg=132.8, sd=5.3], skew [26.7 vs 21.4*], 98.6% {121.3, 142.7} (wid=72.0 ws=54.2) (gid=121.1 gs=47.6)
[05/07 15:23:58    121s]       min path sink: PISOR/register_dataout_reg[0]/CLK
[05/07 15:23:58    121s]       max path sink: Data_mem_R/mem_0_0/CE
[05/07 15:23:58    121s]         Skew group summary eGRPC initial state:
[05/07 15:23:58    121s]           skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=121.3, max=148.0, avg=132.8, sd=5.3], skew [26.7 vs 21.4*], 98.6% {121.3, 142.7} (wid=72.0 ws=54.2) (gid=121.1 gs=47.6)
[05/07 15:23:58    121s]         Moving buffers...
[05/07 15:23:58    121s]         Violation analysis...
[05/07 15:23:58    121s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:58    121s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:58    121s] UM:*                                      Violation analysis
[05/07 15:23:58    121s]         Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:23:58    121s]         
[05/07 15:23:58    121s]           Nodes to move:         2
[05/07 15:23:58    121s]           Processed:             2
[05/07 15:23:58    121s]           Moved (slew improved): 0
[05/07 15:23:58    121s]           Moved (slew fixed):    2
[05/07 15:23:58    121s]           Not moved:             0
[05/07 15:23:58    121s]         Clock DAG stats eGRPC after moving buffers:
[05/07 15:23:58    121s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:58    121s]           cell areas       : b=11.314um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.460um^2
[05/07 15:23:58    121s]           cell capacitance : b=63.454fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=67.450fF
[05/07 15:23:58    121s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:58    121s]           wire capacitance : top=0.000fF, trunk=4.646fF, leaf=5.534fF, total=10.179fF
[05/07 15:23:58    121s]           wire lengths     : top=0.000um, trunk=855.296um, leaf=872.737um, total=1728.033um
[05/07 15:23:58    121s]           hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:23:58    121s]         Clock DAG net violations eGRPC after moving buffers: none
[05/07 15:23:58    121s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/07 15:23:58    121s]           Trunk : target=59.7ps count=11 avg=35.4ps sd=12.6ps min=17.7ps max=54.9ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]           Leaf  : target=59.7ps count=22 avg=33.7ps sd=12.5ps min=15.5ps max=53.6ps {12 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/07 15:23:58    121s]            Bufs: BUFx24_ASAP7_75t_SL: 22 BUFx16f_ASAP7_75t_SRAM: 2 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]            Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]         Primary reporting skew groups eGRPC after moving buffers:
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.5, sd=5.3], skew [24.3 vs 21.4*], 99.2% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
[05/07 15:23:58    121s]       min path sink: PISOR/register_dataout_reg[0]/CLK
[05/07 15:23:58    121s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:23:58    121s]         Skew group summary eGRPC after moving buffers:
[05/07 15:23:58    121s]           skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.5, sd=5.3], skew [24.3 vs 21.4*], 99.2% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
[05/07 15:23:58    121s]         Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:58    121s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:58    121s] UM:*                                      Moving buffers
[05/07 15:23:58    121s]         Initial Pass of Downsizing Clock Tree Cells...
[05/07 15:23:58    121s]         Artificially removing long paths...
[05/07 15:23:58    121s]           Artificially shortened 3 long paths. The largest offset applied was 1.9ps.
[05/07 15:23:58    121s]           
[05/07 15:23:58    121s]           
[05/07 15:23:58    121s]           Skew Group Offsets:
[05/07 15:23:58    121s]           
[05/07 15:23:58    121s]           ----------------------------------------------------------------------------------------------------
[05/07 15:23:58    121s]           Skew Group                 Num.     Num.       Offset        Max       Previous Max.    Current Max.
[05/07 15:23:58    121s]                                      Sinks    Offsets    Percentile    Offset    Path Delay       Path Delay
[05/07 15:23:58    121s]           ----------------------------------------------------------------------------------------------------
[05/07 15:23:58    121s]           Sclk/my_constraint_mode     354        3         0.847%      1.9ps        145.0ps         143.1ps
[05/07 15:23:58    121s]           ----------------------------------------------------------------------------------------------------
[05/07 15:23:58    121s]           
[05/07 15:23:58    121s]           Offsets Histogram:
[05/07 15:23:58    121s]           
[05/07 15:23:58    121s]           -------------------------------
[05/07 15:23:58    121s]           From (ps)    To (ps)      Count
[05/07 15:23:58    121s]           -------------------------------
[05/07 15:23:58    121s]           below           0.0         1
[05/07 15:23:58    121s]              0.0       and above      2
[05/07 15:23:58    121s]           -------------------------------
[05/07 15:23:58    121s]           
[05/07 15:23:58    121s]           Mean=1.0ps Median=1.1ps Std.Dev=1.0ps
[05/07 15:23:58    121s]           
[05/07 15:23:58    121s]           
[05/07 15:23:58    121s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:58    121s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:58    121s]         Modifying slew-target multiplier from 1 to 0.9
[05/07 15:23:58    121s]         Downsizing prefiltering...
[05/07 15:23:58    121s]         Downsizing prefiltering done.
[05/07 15:23:58    121s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:23:58    121s]         DoDownSizing Summary : numSized = 2, numUnchanged = 9, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 5, numSkippedDueToCloseToSkewTarget = 17
[05/07 15:23:58    121s]         CCOpt-eGRPC Downsizing: considered: 11, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 2
[05/07 15:23:58    121s]         Downsizing prefiltering...
[05/07 15:23:58    121s]         Downsizing prefiltering done.
[05/07 15:23:58    121s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:23:58    121s]         DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
[05/07 15:23:58    121s]         CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/07 15:23:58    121s]         Reverting slew-target multiplier from 0.9 to 1
[05/07 15:23:58    121s]         Reverting Artificially removing long paths...
[05/07 15:23:58    121s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/07 15:23:58    121s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:58    121s]         Clock DAG stats eGRPC after downsizing:
[05/07 15:23:58    121s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:58    121s]           cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
[05/07 15:23:58    121s]           cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
[05/07 15:23:58    121s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:58    121s]           wire capacitance : top=0.000fF, trunk=4.646fF, leaf=5.534fF, total=10.179fF
[05/07 15:23:58    121s]           wire lengths     : top=0.000um, trunk=855.296um, leaf=872.737um, total=1728.033um
[05/07 15:23:58    121s]           hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:23:58    121s]         Clock DAG net violations eGRPC after downsizing: none
[05/07 15:23:58    121s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/07 15:23:58    121s]           Trunk : target=59.7ps count=11 avg=35.4ps sd=12.7ps min=17.3ps max=54.9ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]           Leaf  : target=59.7ps count=22 avg=34.4ps sd=11.7ps min=16.9ps max=53.6ps {12 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/07 15:23:58    121s]            Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]            Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]         Primary reporting skew groups eGRPC after downsizing:
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
[05/07 15:23:58    121s]       min path sink: PISOR/register_dataout_reg[0]/CLK
[05/07 15:23:58    121s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:23:58    121s]         Skew group summary eGRPC after downsizing:
[05/07 15:23:58    121s]           skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
[05/07 15:23:58    121s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:23:58    121s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:58    121s] UM:*                                      Initial Pass of Downsizing Clock Tree Cells
[05/07 15:23:58    121s]         Fixing DRVs...
[05/07 15:23:58    121s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:23:58    121s]         CCOpt-eGRPC: considered: 33, tested: 33, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/07 15:23:58    121s]         
[05/07 15:23:58    121s]         PRO Statistics: Fix DRVs (cell sizing):
[05/07 15:23:58    121s]         =======================================
[05/07 15:23:58    121s]         
[05/07 15:23:58    121s]         Cell changes by Net Type:
[05/07 15:23:58    121s]         
[05/07 15:23:58    121s]         -------------------------------------------------------------------------------------------------
[05/07 15:23:58    121s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/07 15:23:58    121s]         -------------------------------------------------------------------------------------------------
[05/07 15:23:58    121s]         top                0            0           0            0                    0                0
[05/07 15:23:58    121s]         trunk              0            0           0            0                    0                0
[05/07 15:23:58    121s]         leaf               0            0           0            0                    0                0
[05/07 15:23:58    121s]         -------------------------------------------------------------------------------------------------
[05/07 15:23:58    121s]         Total              0            0           0            0                    0                0
[05/07 15:23:58    121s]         -------------------------------------------------------------------------------------------------
[05/07 15:23:58    121s]         
[05/07 15:23:58    121s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/07 15:23:58    121s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/07 15:23:58    121s]         
[05/07 15:23:58    121s]         Clock DAG stats eGRPC after DRV fixing:
[05/07 15:23:58    121s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:58    121s]           cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
[05/07 15:23:58    121s]           cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
[05/07 15:23:58    121s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:58    121s]           wire capacitance : top=0.000fF, trunk=4.646fF, leaf=5.534fF, total=10.179fF
[05/07 15:23:58    121s]           wire lengths     : top=0.000um, trunk=855.296um, leaf=872.737um, total=1728.033um
[05/07 15:23:58    121s]           hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:23:58    121s]         Clock DAG net violations eGRPC after DRV fixing: none
[05/07 15:23:58    121s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/07 15:23:58    121s]           Trunk : target=59.7ps count=11 avg=35.4ps sd=12.7ps min=17.3ps max=54.9ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]           Leaf  : target=59.7ps count=22 avg=34.4ps sd=11.7ps min=16.9ps max=53.6ps {12 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/07 15:23:58    121s]            Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]            Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]         Primary reporting skew groups eGRPC after DRV fixing:
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
[05/07 15:23:58    121s]       min path sink: PISOR/register_dataout_reg[0]/CLK
[05/07 15:23:58    121s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:23:58    121s]         Skew group summary eGRPC after DRV fixing:
[05/07 15:23:58    121s]           skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
[05/07 15:23:58    121s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:58    121s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:58    121s] UM:*                                      Fixing DRVs
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] Slew Diagnostics: After DRV fixing
[05/07 15:23:58    121s] ==================================
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] Global Causes:
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] -------------------------------------
[05/07 15:23:58    121s] Cause
[05/07 15:23:58    121s] -------------------------------------
[05/07 15:23:58    121s] DRV fixing with buffering is disabled
[05/07 15:23:58    121s] -------------------------------------
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] Top 5 overslews:
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] ---------------------------------
[05/07 15:23:58    121s] Overslew    Causes    Driving Pin
[05/07 15:23:58    121s] ---------------------------------
[05/07 15:23:58    121s]   (empty table)
[05/07 15:23:58    121s] ---------------------------------
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] -------------------
[05/07 15:23:58    121s] Cause    Occurences
[05/07 15:23:58    121s] -------------------
[05/07 15:23:58    121s]   (empty table)
[05/07 15:23:58    121s] -------------------
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] Violation diagnostics counts from the 0 nodes that have violations:
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s] -------------------
[05/07 15:23:58    121s] Cause    Occurences
[05/07 15:23:58    121s] -------------------
[05/07 15:23:58    121s]   (empty table)
[05/07 15:23:58    121s] -------------------
[05/07 15:23:58    121s] 
[05/07 15:23:58    121s]         Reconnecting optimized routes...
[05/07 15:23:58    121s]         Reset timing graph...
[05/07 15:23:58    121s] Ignoring AAE DB Resetting ...
[05/07 15:23:58    121s]         Reset timing graph done.
[05/07 15:23:58    121s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:58    121s]         Violation analysis...
[05/07 15:23:58    121s] End AAE Lib Interpolated Model. (MEM=1865.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:23:58    121s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:23:58    121s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:58    121s] UM:*                                      Violation analysis
[05/07 15:23:58    121s] Clock instances to consider for cloning: 0
[05/07 15:23:58    121s]         Reset timing graph...
[05/07 15:23:58    121s] Ignoring AAE DB Resetting ...
[05/07 15:23:58    121s]         Reset timing graph done.
[05/07 15:23:58    121s]         Set dirty flag on 16 insts, 32 nets
[05/07 15:23:58    121s]         Clock DAG stats before routing clock trees:
[05/07 15:23:58    121s]           cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:23:58    121s]           cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
[05/07 15:23:58    121s]           cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
[05/07 15:23:58    121s]           sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:23:58    121s]           wire capacitance : top=0.000fF, trunk=4.646fF, leaf=5.525fF, total=10.172fF
[05/07 15:23:58    121s]           wire lengths     : top=0.000um, trunk=861.991um, leaf=873.187um, total=1735.178um
[05/07 15:23:58    121s]           hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:23:58    121s]         Clock DAG net violations before routing clock trees: none
[05/07 15:23:58    121s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/07 15:23:58    121s]           Trunk : target=59.7ps count=11 avg=35.4ps sd=12.7ps min=17.3ps max=54.8ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 1 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]           Leaf  : target=59.7ps count=22 avg=34.4ps sd=11.7ps min=16.9ps max=53.6ps {12 <= 35.8ps, 7 <= 47.8ps, 3 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:23:58    121s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/07 15:23:58    121s]            Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]            Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:23:58    121s]         Primary reporting skew groups before routing clock trees:
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
[05/07 15:23:58    121s]       min path sink: PISOR/register_dataout_reg[0]/CLK
[05/07 15:23:58    121s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:23:58    121s]         Skew group summary before routing clock trees:
[05/07 15:23:58    121s]           skew_group Dclk/my_constraint_mode: insertion delay [min=59.8, max=80.0, avg=70.4, sd=6.7], skew [20.2 vs 21.4], 100% {59.8, 80.0} (wid=34.9 ws=22.7) (gid=59.5 gs=22.0)
[05/07 15:23:58    121s]           skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.0, avg=132.6, sd=5.3], skew [24.3 vs 21.4*], 98.9% {120.7, 142.1} (wid=65.1 ws=47.4) (gid=120.5 gs=46.9)
[05/07 15:23:58    121s]       eGRPC done.
[05/07 15:23:58    121s]     Calling post conditioning for eGRPC done.
[05/07 15:23:58    121s]   eGR Post Conditioning loop iteration 0 done.
[05/07 15:23:58    121s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/07 15:23:58    121s] OPERPROF: Starting FgcCleanup at level 1, MEM:1865.8M
[05/07 15:23:58    121s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1865.8M
[05/07 15:23:58    121s]   Leaving CCOpt scope - ClockRefiner...
[05/07 15:23:58    121s] Assigned high priority to 0 cells.
[05/07 15:23:58    121s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/07 15:23:58    121s]   Performing Single Pass Refine Place.
[05/07 15:23:58    121s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1865.8M
[05/07 15:23:58    121s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1865.8M
[05/07 15:23:58    121s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:23:58    121s] OPERPROF:     Starting FgcInit at level 3, MEM:1865.8M
[05/07 15:23:58    121s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1865.8M
[05/07 15:23:58    121s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1865.8M
[05/07 15:23:58    121s] Info: 31 insts are soft-fixed.
[05/07 15:23:58    121s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:23:58    121s] OPERPROF:       Starting CMU at level 4, MEM:1865.8M
[05/07 15:23:58    121s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:1865.8M
[05/07 15:23:59    121s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.093, REAL:0.094, MEM:1865.8M
[05/07 15:23:59    121s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1865.8MB).
[05/07 15:23:59    121s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.124, REAL:0.124, MEM:1865.8M
[05/07 15:23:59    121s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.124, REAL:0.124, MEM:1865.8M
[05/07 15:23:59    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.6
[05/07 15:23:59    121s] OPERPROF: Starting RefinePlace at level 1, MEM:1865.8M
[05/07 15:23:59    121s] *** Starting place_detail (0:02:02 mem=1865.8M) ***
[05/07 15:23:59    121s] Total net bbox length = 2.591e+04 (1.511e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:23:59    121s] Info: 31 insts are soft-fixed.
[05/07 15:23:59    121s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:59    121s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:23:59    121s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:23:59    121s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:59    121s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1865.8M
[05/07 15:23:59    121s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1865.8M
[05/07 15:23:59    121s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1865.8M
[05/07 15:23:59    121s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1865.8M
[05/07 15:23:59    121s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1865.8M
[05/07 15:23:59    121s] Starting refinePlace ...
[05/07 15:23:59    121s]   Spread Effort: high, standalone mode, useDDP on.
[05/07 15:23:59    121s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1865.8MB) @(0:02:02 - 0:02:02).
[05/07 15:23:59    121s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:59    121s] wireLenOptFixPriorityInst 378 inst fixed
[05/07 15:23:59    121s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:23:59    121s] 
[05/07 15:23:59    121s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:23:59    122s] Move report: legalization moves 12 insts, mean move: 0.37 um, max move: 0.59 um
[05/07 15:23:59    122s] 	Max move on inst (PISOR/g3673): (195.16, 49.68) --> (195.10, 50.22)
[05/07 15:23:59    122s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1865.8MB) @(0:02:02 - 0:02:02).
[05/07 15:23:59    122s] Move report: Detail placement moves 12 insts, mean move: 0.37 um, max move: 0.59 um
[05/07 15:23:59    122s] 	Max move on inst (PISOR/g3673): (195.16, 49.68) --> (195.10, 50.22)
[05/07 15:23:59    122s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1865.8MB
[05/07 15:23:59    122s] Statistics of distance of Instance movement in refine placement:
[05/07 15:23:59    122s]   maximum (X+Y) =         0.59 um
[05/07 15:23:59    122s]   inst (PISOR/g3673) with max move: (195.156, 49.68) -> (195.102, 50.22)
[05/07 15:23:59    122s]   mean    (X+Y) =         0.37 um
[05/07 15:23:59    122s] Summary Report:
[05/07 15:23:59    122s] Instances move: 12 (out of 2254 movable)
[05/07 15:23:59    122s] Instances flipped: 0
[05/07 15:23:59    122s] Mean displacement: 0.37 um
[05/07 15:23:59    122s] Max displacement: 0.59 um (Instance: PISOR/g3673) (195.156, 49.68) -> (195.102, 50.22)
[05/07 15:23:59    122s] Total instances moved : 12
[05/07 15:23:59    122s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
[05/07 15:23:59    122s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.205, REAL:0.206, MEM:1865.8M
[05/07 15:23:59    122s] Total net bbox length = 2.591e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:23:59    122s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1865.8MB
[05/07 15:23:59    122s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1865.8MB) @(0:02:02 - 0:02:02).
[05/07 15:23:59    122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.6
[05/07 15:23:59    122s] *** Finished place_detail (0:02:02 mem=1865.8M) ***
[05/07 15:23:59    122s] OPERPROF: Finished RefinePlace at level 1, CPU:0.226, REAL:0.227, MEM:1865.8M
[05/07 15:23:59    122s] OPERPROF: Starting FgcCleanup at level 1, MEM:1865.8M
[05/07 15:23:59    122s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1865.8M
[05/07 15:23:59    122s] Moved 0 and flipped 0 of 31 clock instances (excluding sinks) during refinement
[05/07 15:23:59    122s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/07 15:23:59    122s] Moved 0 and flipped 0 of 392 clock sinks during refinement.
[05/07 15:23:59    122s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/07 15:23:59    122s]   Moved 0, flipped 0 and cell swapped 0 of 423 clock instance(s) during refinement.
[05/07 15:23:59    122s] Revert refine place priority changes on 0 cells.
[05/07 15:23:59    122s]   The largest move was 0 microns for .
[05/07 15:23:59    122s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/07 15:23:59    122s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:59    122s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[05/07 15:23:59    122s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.6 real=0:00:01.7)
[05/07 15:23:59    122s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:59    122s] UM:*                                      CCOpt::Phase::eGRPC
[05/07 15:23:59    122s]   CCOpt::Phase::Routing...
[05/07 15:23:59    122s]   Clock implementation routing...
[05/07 15:23:59    122s]     Leaving CCOpt scope - Routing Tools...
[05/07 15:23:59    122s] Net route status summary:
[05/07 15:23:59    122s]   Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=33, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:59    122s]   Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:23:59    122s]     Routing using eGR in eGR->NR Step...
[05/07 15:23:59    122s]       Early Global Route - eGR->NR step...
[05/07 15:23:59    122s] (ccopt eGR): There are 33 nets for routing of which 33 have one or more fixed wires.
[05/07 15:23:59    122s] (ccopt eGR): Start to route 33 all nets
[05/07 15:23:59    122s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Loading and Dumping File ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Reading DB...
[05/07 15:23:59    122s] (I)       Read data from FE... (mem=1865.8M)
[05/07 15:23:59    122s] (I)       Read nodes and places... (mem=1865.8M)
[05/07 15:23:59    122s] (I)       Done Read nodes and places (cpu=0.004s, mem=1865.8M)
[05/07 15:23:59    122s] (I)       Read nets... (mem=1865.8M)
[05/07 15:23:59    122s] (I)       Done Read nets (cpu=0.004s, mem=1865.8M)
[05/07 15:23:59    122s] (I)       Done Read data from FE (cpu=0.008s, mem=1865.8M)
[05/07 15:23:59    122s] (I)       before initializing RouteDB syMemory usage = 1865.8 MB
[05/07 15:23:59    122s] (I)       Clean congestion better: true
[05/07 15:23:59    122s] (I)       Estimate vias on DPT layer: true
[05/07 15:23:59    122s] (I)       Clean congestion LA rounds: 5
[05/07 15:23:59    122s] (I)       Layer constraints as soft constraints: true
[05/07 15:23:59    122s] (I)       Soft top layer         : true
[05/07 15:23:59    122s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/07 15:23:59    122s] (I)       Better NDR handling    : true
[05/07 15:23:59    122s] (I)       Routing cost fix for NDR handling: true
[05/07 15:23:59    122s] (I)       Update initial WL after Phase 1a: true
[05/07 15:23:59    122s] (I)       Block tracks for preroutes: true
[05/07 15:23:59    122s] (I)       Assign IRoute by net group key: true
[05/07 15:23:59    122s] (I)       Block unroutable channels: true
[05/07 15:23:59    122s] (I)       Block unroutable channel fix: true
[05/07 15:23:59    122s] (I)       Block unroutable channels 3D: true
[05/07 15:23:59    122s] (I)       Check blockage within NDR space in TA: true
[05/07 15:23:59    122s] (I)       Handle EOL spacing     : true
[05/07 15:23:59    122s] (I)       Honor MSV route constraint: false
[05/07 15:23:59    122s] (I)       Maximum routing layer  : 7
[05/07 15:23:59    122s] (I)       Minimum routing layer  : 2
[05/07 15:23:59    122s] (I)       Supply scale factor H  : 1.00
[05/07 15:23:59    122s] (I)       Supply scale factor V  : 1.00
[05/07 15:23:59    122s] (I)       Tracks used by clock wire: 0
[05/07 15:23:59    122s] (I)       Reverse direction      : 
[05/07 15:23:59    122s] (I)       Honor partition pin guides: true
[05/07 15:23:59    122s] (I)       Route selected nets only: true
[05/07 15:23:59    122s] (I)       Route secondary PG pins: false
[05/07 15:23:59    122s] (I)       Second PG max fanout   : 2147483647
[05/07 15:23:59    122s] (I)       Refine MST             : true
[05/07 15:23:59    122s] (I)       Honor PRL              : true
[05/07 15:23:59    122s] (I)       Strong congestion aware: true
[05/07 15:23:59    122s] (I)       Improved initial location for IRoutes: true
[05/07 15:23:59    122s] (I)       Multi panel TA         : true
[05/07 15:23:59    122s] (I)       Penalize wire overlap  : true
[05/07 15:23:59    122s] (I)       Expand small instance blockage: true
[05/07 15:23:59    122s] (I)       Reduce via in TA       : true
[05/07 15:23:59    122s] (I)       SS-aware routing       : true
[05/07 15:23:59    122s] (I)       Improve tree edge sharing: true
[05/07 15:23:59    122s] (I)       Improve 2D via estimation: true
[05/07 15:23:59    122s] (I)       Refine Steiner tree    : true
[05/07 15:23:59    122s] (I)       Build spine tree       : true
[05/07 15:23:59    122s] (I)       Model pass through capacity: true
[05/07 15:23:59    122s] (I)       Extend blockages by a half GCell: true
[05/07 15:23:59    122s] (I)       Partial layer blockage modeling: true
[05/07 15:23:59    122s] (I)       Consider pin shapes    : true
[05/07 15:23:59    122s] (I)       Consider pin shapes for all nodes: true
[05/07 15:23:59    122s] (I)       Consider NR APA        : true
[05/07 15:23:59    122s] (I)       Consider IO pin shape  : true
[05/07 15:23:59    122s] (I)       Fix pin connection bug : true
[05/07 15:23:59    122s] (I)       Consider layer RC for local wires: true
[05/07 15:23:59    122s] (I)       LA-aware pin escape length: 2
[05/07 15:23:59    122s] (I)       Split for must join    : true
[05/07 15:23:59    122s] (I)       Route guide main branches file: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfJ0e847.trunk.1
[05/07 15:23:59    122s] (I)       Route guide min downstream WL type: SUBTREE
[05/07 15:23:59    122s] (I)       Number of rows per GCell: 2
[05/07 15:23:59    122s] (I)       Routing effort level   : 10000
[05/07 15:23:59    122s] (I)       Special modeling for N7: 0
[05/07 15:23:59    122s] (I)       Special modeling for N6: 0
[05/07 15:23:59    122s] (I)       N3 special modeling    : 0
[05/07 15:23:59    122s] (I)       Special modeling for N5 v6: 0
[05/07 15:23:59    122s] (I)       Special settings for S4 designs: 0
[05/07 15:23:59    122s] (I)       Special settings for S5 designs v2: 0
[05/07 15:23:59    122s] (I)       Special settings for S7 designs: 0
[05/07 15:23:59    122s] (I)       Prefer layer length threshold: 8
[05/07 15:23:59    122s] (I)       Overflow penalty cost  : 10
[05/07 15:23:59    122s] (I)       A-star cost            : 0.30
[05/07 15:23:59    122s] (I)       Misalignment cost      : 10.00
[05/07 15:23:59    122s] (I)       Threshold for short IRoute: 6
[05/07 15:23:59    122s] (I)       Via cost during post routing: 1.00
[05/07 15:23:59    122s] (I)       Layer congestion ratio : 1.00
[05/07 15:23:59    122s] (I)       source-to-sink ratio   : 0.30
[05/07 15:23:59    122s] (I)       Scenic ratio bound     : 3.00
[05/07 15:23:59    122s] (I)       Segment layer relax scenic ratio: 1.25
[05/07 15:23:59    122s] (I)       Source-sink aware LA ratio: 0.50
[05/07 15:23:59    122s] (I)       PG-aware similar topology routing: true
[05/07 15:23:59    122s] (I)       Maze routing via cost fix: true
[05/07 15:23:59    122s] (I)       Apply PRL on PG terms  : true
[05/07 15:23:59    122s] (I)       Apply PRL on obs objects: true
[05/07 15:23:59    122s] (I)       Handle range-type spacing rules: true
[05/07 15:23:59    122s] (I)       Apply function for special wires: true
[05/07 15:23:59    122s] (I)       Layer by layer blockage reading: true
[05/07 15:23:59    122s] (I)       Offset calculation fix : true
[05/07 15:23:59    122s] (I)       Parallel spacing query fix: true
[05/07 15:23:59    122s] (I)       Force source to root IR: true
[05/07 15:23:59    122s] (I)       Layer Weights          : L2:4 L3:2.5
[05/07 15:23:59    122s] (I)       Route stripe layer range: 
[05/07 15:23:59    122s] (I)       Honor partition fences : 
[05/07 15:23:59    122s] (I)       Honor partition pin    : 
[05/07 15:23:59    122s] (I)       Honor partition fences with feedthrough: 
[05/07 15:23:59    122s] (I)       Do not relax to DPT layer: true
[05/07 15:23:59    122s] (I)       Pass through capacity modeling: true
[05/07 15:23:59    122s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:23:59    122s] (I)       build grid graph
[05/07 15:23:59    122s] (I)       build grid graph start
[05/07 15:23:59    122s] [NR-eGR] Track table information for default rule: 
[05/07 15:23:59    122s] [NR-eGR] M1 has no routable track
[05/07 15:23:59    122s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:23:59    122s] [NR-eGR] M3 has single uniform track structure
[05/07 15:23:59    122s] [NR-eGR] M4 has single uniform track structure
[05/07 15:23:59    122s] [NR-eGR] M5 has single uniform track structure
[05/07 15:23:59    122s] [NR-eGR] M6 has single uniform track structure
[05/07 15:23:59    122s] [NR-eGR] M7 has single uniform track structure
[05/07 15:23:59    122s] (I)       build grid graph end
[05/07 15:23:59    122s] (I)       ===========================================================================
[05/07 15:23:59    122s] (I)       == Report All Rule Vias ==
[05/07 15:23:59    122s] (I)       ===========================================================================
[05/07 15:23:59    122s] (I)        Via Rule : (Default)
[05/07 15:23:59    122s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:23:59    122s] (I)       ---------------------------------------------------------------------------
[05/07 15:23:59    122s] (I)        1    9 : VIA12                       9 : VIA12                    
[05/07 15:23:59    122s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:23:59    122s] (I)        3    7 : VIA34                       7 : VIA34                    
[05/07 15:23:59    122s] (I)        4    6 : VIA45                       6 : VIA45                    
[05/07 15:23:59    122s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:23:59    122s] (I)        6    4 : VIA67                       4 : VIA67                    
[05/07 15:23:59    122s] (I)        7    3 : VIA78                       3 : VIA78                    
[05/07 15:23:59    122s] (I)        8    2 : VIA89                       2 : VIA89                    
[05/07 15:23:59    122s] (I)        9    1 : VIA9Pad                     1 : VIA9Pad                  
[05/07 15:23:59    122s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:23:59    122s] (I)       ===========================================================================
[05/07 15:23:59    122s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Num PG vias on layer 1 : 0
[05/07 15:23:59    122s] (I)       Num PG vias on layer 2 : 0
[05/07 15:23:59    122s] (I)       Num PG vias on layer 3 : 0
[05/07 15:23:59    122s] (I)       Num PG vias on layer 4 : 0
[05/07 15:23:59    122s] (I)       Num PG vias on layer 5 : 0
[05/07 15:23:59    122s] (I)       Num PG vias on layer 6 : 0
[05/07 15:23:59    122s] (I)       Num PG vias on layer 7 : 0
[05/07 15:23:59    122s] [NR-eGR] Read 2832 PG shapes
[05/07 15:23:59    122s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:23:59    122s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:23:59    122s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:23:59    122s] [NR-eGR] #PG Blockages       : 2832
[05/07 15:23:59    122s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:23:59    122s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:23:59    122s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/07 15:23:59    122s] (I)       readDataFromPlaceDB
[05/07 15:23:59    122s] (I)       Read net information..
[05/07 15:23:59    122s] (I)       Read testcase time = 0.000 seconds
[05/07 15:23:59    122s] 
[05/07 15:23:59    122s] [NR-eGR] Read numTotalNets=2411  numIgnoredNets=2378
[05/07 15:23:59    122s] (I)       [05/07 15:23:59    122s] [NR-eGR] Connected 0 must-join pins/ports
early_global_route_priority property id does not exist.
[05/07 15:23:59    122s] (I)       Start initializing grid graph
[05/07 15:23:59    122s] (I)       End initializing grid graph
[05/07 15:23:59    122s] (I)       Model blockages into capacity
[05/07 15:23:59    122s] (I)       Read Num Blocks=6180  Num Prerouted Wires=0  Num CS=0
[05/07 15:23:59    122s] (I)       Started Modeling ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Modeling Layer 1 ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Modeling Layer 2 ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 0
[05/07 15:23:59    122s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Modeling Layer 3 ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 0
[05/07 15:23:59    122s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Modeling Layer 4 ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Layer 3 (H) : #blockages 1800 : #preroutes 0
[05/07 15:23:59    122s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Modeling Layer 5 ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 0
[05/07 15:23:59    122s] (I)       Finished Modeling Layer 5 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Modeling Layer 6 ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Layer 5 (H) : #blockages 1404 : #preroutes 0
[05/07 15:23:59    122s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Modeling Layer 7 ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Layer 6 (V) : #blockages 1428 : #preroutes 0
[05/07 15:23:59    122s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Moved 40 terms for better access 
[05/07 15:23:59    122s] (I)       Number of ignored nets = 0
[05/07 15:23:59    122s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/07 15:23:59    122s] (I)       Number of clock nets = 33.  Ignored: No
[05/07 15:23:59    122s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:23:59    122s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:23:59    122s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:23:59    122s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:23:59    122s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:23:59    122s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:23:59    122s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:23:59    122s] [NR-eGR] There are 33 clock nets ( 33 with NDR ).
[05/07 15:23:59    122s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1865.8 MB
[05/07 15:23:59    122s] (I)       Ndr track 0 does not exist
[05/07 15:23:59    122s] (I)       Ndr track 0 does not exist
[05/07 15:23:59    122s] (I)       Layer1  viaCost=100.00
[05/07 15:23:59    122s] (I)       Layer2  viaCost=100.00
[05/07 15:23:59    122s] (I)       Layer3  viaCost=100.00
[05/07 15:23:59    122s] (I)       Layer4  viaCost=100.00
[05/07 15:23:59    122s] (I)       Layer5  viaCost=100.00
[05/07 15:23:59    122s] (I)       Layer6  viaCost=100.00
[05/07 15:23:59    122s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:23:59    122s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:23:59    122s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:23:59    122s] (I)       Site width          :    54  (dbu)
[05/07 15:23:59    122s] (I)       Row height          :   270  (dbu)
[05/07 15:23:59    122s] (I)       GCell width         :   540  (dbu)
[05/07 15:23:59    122s] (I)       GCell height        :   540  (dbu)
[05/07 15:23:59    122s] (I)       Grid                :   439   334     7
[05/07 15:23:59    122s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:23:59    122s] (I)       Vertical capacity   :     0     0   540     0   540     0   540
[05/07 15:23:59    122s] (I)       Horizontal capacity :     0   540     0   540     0   540     0
[05/07 15:23:59    122s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:23:59    122s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:23:59    122s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:23:59    122s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:23:59    122s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:23:59    122s] (I)       Num tracks per GCell: 15.00 15.00 15.00 11.25 11.25  8.44  8.44
[05/07 15:23:59    122s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:23:59    122s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:23:59    122s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:23:59    122s] (I)       --------------------------------------------------------
[05/07 15:23:59    122s] 
[05/07 15:23:59    122s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2[05/07 15:23:59    122s] [NR-eGR] ============ Routing rule table ============
[05/07 15:23:59    122s] [NR-eGR] Rule id: 0  Nets: 33 
 Max Demand(V):2
[05/07 15:23:59    122s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:23:59    122s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:23:59    122s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:59    122s] (I)       ID:1  Default:yes[05/07 15:23:59    122s] [NR-eGR] Rule id: 1  Nets: 0 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:23:59    122s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:23:59    122s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:59    122s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:23:59    122s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:23:59    122s] [NR-eGR] ========================================
[05/07 15:23:59    122s] [NR-eGR] 
[05/07 15:23:59    122s] (I)       blocked tracks on layer2 : = 826558 / 2052325 (40.27%)
[05/07 15:23:59    122s] (I)       blocked tracks on layer3 : = 870412 / 2197386 (39.61%)
[05/07 15:23:59    122s] (I)       blocked tracks on layer4 : = 40336 / 1648884 (2.45%)
[05/07 15:23:59    122s] (I)       blocked tracks on layer5 : = 0 / 1647956 (0.00%)
[05/07 15:23:59    122s] (I)       blocked tracks on layer6 : = 239694 / 1236663 (19.38%)
[05/07 15:23:59    122s] (I)       blocked tracks on layer7 : = 238476 / 1236134 (19.29%)
[05/07 15:23:59    122s] (I)       After initializing earlyGlobalRoute syMemory usage = 1865.8 MB
[05/07 15:23:59    122s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Global Routing ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       ============= Initialization =============
[05/07 15:23:59    122s] (I)       totalPins=456  totalGlobalPin=434 (95.18%)
[05/07 15:23:59    122s] (I)       Started Build MST ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Generate topology with single threads
[05/07 15:23:59    122s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       total 2D Cap : 2946099 = (1609570 H, 1336529 V)
[05/07 15:23:59    122s] (I)       ============  Phase 1a Route ============
[05/07 15:23:59    122s] [NR-eGR] Layer group 1: route 33 net(s) in layer range [3, 4]
[05/07 15:23:59    122s] (I)       Started Phase 1a ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/07 15:23:59    122s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 3115 = (1673 H, 1442 V) = (0.10% H, 0.11% V) = (9.034e+02um H, 7.787e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1b Route ============
[05/07 15:23:59    122s] (I)       Started Phase 1b ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 3115 = (1673 H, 1442 V) = (0.10% H, 0.11% V) = (9.034e+02um H, 7.787e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.682100e+03um
[05/07 15:23:59    122s] (I)       ============  Phase 1c Route ============
[05/07 15:23:59    122s] (I)       Usage: 3115 = (1673 H, 1442 V) = (0.10% H, 0.11% V) = (9.034e+02um H, 7.787e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1d Route ============
[05/07 15:23:59    122s] (I)       Usage: 3115 = (1673 H, 1442 V) = (0.10% H, 0.11% V) = (9.034e+02um H, 7.787e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1e Route ============
[05/07 15:23:59    122s] (I)       Started Phase 1e ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 3115 = (1673 H, 1442 V) = (0.10% H, 0.11% V) = (9.034e+02um H, 7.787e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1f Route ============
[05/07 15:23:59    122s] (I)       Usage: 3115 = (1673 H, 1442 V) = (0.10% H, 0.11% V) = (9.034e+02um H, 7.787e+02um V)
[05/07 15:23:59    122s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.682100e+03um
[05/07 15:23:59    122s] [NR-eGR] 
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1g Route ============
[05/07 15:23:59    122s] (I)       Started Post Routing ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 3098 = (1670 H, 1428 V) = (0.10% H, 0.11% V) = (9.018e+02um H, 7.711e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       numNets=33  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=2353
[05/07 15:23:59    122s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[05/07 15:23:59    122s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:59    122s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Build MST ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Generate topology with single threads
[05/07 15:23:59    122s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       total 2D Cap : 5591789 = (2607304 H, 2984485 V)
[05/07 15:23:59    122s] (I)       ============  Phase 1a Route ============
[05/07 15:23:59    122s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[05/07 15:23:59    122s] (I)       Started Phase 1a ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 3843 = (2039 H, 1804 V) = (0.08% H, 0.06% V) = (1.101e+03um H, 9.742e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1b Route ============
[05/07 15:23:59    122s] (I)       Usage: 3843 = (2039 H, 1804 V) = (0.08% H, 0.06% V) = (1.101e+03um H, 9.742e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.075220e+03um
[05/07 15:23:59    122s] (I)       ============  Phase 1c Route ============
[05/07 15:23:59    122s] (I)       Usage: 3843 = (2039 H, 1804 V) = (0.08% H, 0.06% V) = (1.101e+03um H, 9.742e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1d Route ============
[05/07 15:23:59    122s] (I)       Usage: 3843 = (2039 H, 1804 V) = (0.08% H, 0.06% V) = (1.101e+03um H, 9.742e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1e Route ============
[05/07 15:23:59    122s] (I)       Started Phase 1e ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 3843 = (2039 H, 1804 V) = (0.08% H, 0.06% V) = (1.101e+03um H, 9.742e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1f Route ============
[05/07 15:23:59    122s] (I)       [05/07 15:23:59    122s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.075220e+03um
[05/07 15:23:59    122s] [NR-eGR] 
Usage: 3843 = (2039 H, 1804 V) = (0.08% H, 0.06% V) = (1.101e+03um H, 9.742e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1g Route ============
[05/07 15:23:59    122s] (I)       Started Post Routing ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 3842 = (2036 H, 1806 V) = (0.08% H, 0.06% V) = (1.099e+03um H, 9.752e+02um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[05/07 15:23:59    122s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[05/07 15:23:59    122s] (I)       Started Build MST ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Generate topology with single threads
[05/07 15:23:59    122s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       total 2D Cap : 6589447 = (2607304 H, 3982143 V)
[05/07 15:23:59    122s] (I)       ============  Phase 1a Route ============
[05/07 15:23:59    122s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 7]
[05/07 15:23:59    122s] (I)       Started Phase 1a ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 4587 = (2405 H, 2182 V) = (0.09% H, 0.05% V) = (1.299e+03um H, 1.178e+03um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1b Route ============
[05/07 15:23:59    122s] (I)       Usage: 4587 = (2405 H, 2182 V) = (0.09% H, 0.05% V) = (1.299e+03um H, 1.178e+03um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476980e+03um
[05/07 15:23:59    122s] (I)       ============  Phase 1c Route ============
[05/07 15:23:59    122s] (I)       Usage: 4587 = (2405 H, 2182 V) = (0.09% H, 0.05% V) = (1.299e+03um H, 1.178e+03um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1d Route ============
[05/07 15:23:59    122s] (I)       Usage: 4587 = (2405 H, 2182 V) = (0.09% H, 0.05% V) = (1.299e+03um H, 1.178e+03um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1e Route ============
[05/07 15:23:59    122s] (I)       Started Phase 1e ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 4587 = (2405 H, 2182 V) = (0.09% H, 0.05% V) = (1.299e+03um H, 1.178e+03um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1f Route ============
[05/07 15:23:59    122s] (I)       [05/07 15:23:59    122s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.476980e+03um
[05/07 15:23:59    122s] [NR-eGR] 
Usage: 4587 = (2405 H, 2182 V) = (0.09% H, 0.05% V) = (1.299e+03um H, 1.178e+03um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       ============  Phase 1g Route ============
[05/07 15:23:59    122s] (I)       Started Post Routing ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Usage: 4586 = (2402 H, 2184 V) = (0.09% H, 0.05% V) = (1.297e+03um H, 1.179e+03um V)
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=744
[05/07 15:23:59    122s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:23:59    122s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       
[05/07 15:23:59    122s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:23:59    122s] [NR-eGR]                        OverCon            
[05/07 15:23:59    122s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:23:59    122s] [NR-eGR]       Layer                (0)    OverCon 
[05/07 15:23:59    122s] [NR-eGR] ----------------------------------------------
[05/07 15:23:59    122s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:59    122s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:59    122s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:59    122s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:59    122s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:59    122s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:59    122s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:23:59    122s] [NR-eGR] ----------------------------------------------
[05/07 15:23:59    122s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/07 15:23:59    122s] [NR-eGR] 
[05/07 15:23:59    122s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.08 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       total 2D Cap : 7837026 = (3854353 H, 3982673 V)
[05/07 15:23:59    122s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:23:59    122s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:23:59    122s] (I)       ============= track Assignment ============
[05/07 15:23:59    122s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Started Greedy Track Assignment ( Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:23:59    122s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] (I)       Run Multi-thread track assignment
[05/07 15:23:59    122s] (I)       Finished Greedy Track Assignment ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1865.79 MB )
[05/07 15:23:59    122s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:59    122s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7770
[05/07 15:23:59    122s] [NR-eGR]     M2  (2H) length: 6.577322e+03um, number of vias: 11542
[05/07 15:23:59    122s] [NR-eGR]     M3  (3V) length: 8.930015e+03um, number of vias: 1441
[05/07 15:23:59    122s] [NR-eGR]     M4  (4H) length: 4.889213e+03um, number of vias: 693
[05/07 15:23:59    122s] [NR-eGR]     M5  (5V) length: 2.461999e+03um, number of vias: 356
[05/07 15:23:59    122s] [NR-eGR]     M6  (6H) length: 4.194088e+03um, number of vias: 28
[05/07 15:23:59    122s] [NR-eGR]     M7  (7V) length: 4.820800e+01um, number of vias: 0
[05/07 15:23:59    122s] [NR-eGR] Total length: 2.710084e+04um, number of vias: 21830
[05/07 15:23:59    122s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:59    122s] [NR-eGR] Total eGR-routed clock nets wire length: 1.698735e+03um 
[05/07 15:23:59    122s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:59    122s] [NR-eGR] Report for selected net(s) only.
[05/07 15:23:59    122s] [NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 440
[05/07 15:23:59    122s] [NR-eGR]     M2  (2H) length: 1.083380e+02um, number of vias: 508
[05/07 15:23:59    122s] [NR-eGR]     M3  (3V) length: 7.221000e+02um, number of vias: 245
[05/07 15:23:59    122s] [NR-eGR]     M4  (4H) length: 8.089690e+02um, number of vias: 11
[05/07 15:23:59    122s] [NR-eGR]     M5  (5V) length: 5.932800e+01um, number of vias: 0
[05/07 15:23:59    122s] [NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[05/07 15:23:59    122s] [NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[05/07 15:23:59    122s] [NR-eGR] Total length: 1.698735e+03um, number of vias: 1204
[05/07 15:23:59    122s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:59    122s] [NR-eGR] Total routed clock nets wire length: 1.698735e+03um, number of vias: 1204
[05/07 15:23:59    122s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:23:59    122s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.27 sec, Curr Mem: 1824.79 MB )
[05/07 15:23:59    122s] Generated NR early global route guides for clocks to: /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/.rgfJ0e847
[05/07 15:23:59    122s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/07 15:23:59    122s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:23:59    122s] UM:*                                      Early Global Route - eGR->NR step
[05/07 15:23:59    122s]     Routing using eGR in eGR->NR Step done.
[05/07 15:23:59    122s]     Routing using NR in eGR->NR Step...
[05/07 15:23:59    122s] 
[05/07 15:23:59    122s] CCOPT: Preparing to route 33 clock nets with NanoRoute.
[05/07 15:23:59    122s]   All net are default rule.
[05/07 15:23:59    122s]   Removed pre-existing routes for 33 nets.
[05/07 15:23:59    122s]   Preferred NanoRoute mode settings: Current
[05/07 15:23:59    122s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/07 15:23:59    122s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/07 15:23:59    122s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/07 15:23:59    122s]       Clock detailed routing...
[05/07 15:23:59    122s]         NanoRoute...
[05/07 15:23:59    122s] 
[05/07 15:23:59    122s] route_global_detail
[05/07 15:23:59    122s] 
[05/07 15:23:59    122s] #set_db route_design_detail_auto_stop false
[05/07 15:23:59    122s] #set_db route_design_detail_end_iteration 20
[05/07 15:23:59    122s] #set_db route_design_allow_pin_as_feedthru "false"
[05/07 15:23:59    122s] #set_db route_design_bottom_routing_layer 2
[05/07 15:23:59    122s] #set_db route_design_selected_net_only true
[05/07 15:23:59    122s] #set_db route_design_top_routing_layer 7
[05/07 15:23:59    122s] #set_db route_design_with_eco true
[05/07 15:23:59    122s] #set_db route_design_with_si_driven false
[05/07 15:23:59    122s] #set_db route_design_with_timing_driven false
[05/07 15:23:59    122s] #set_db route_design_with_via_in_pin "true"
[05/07 15:23:59    122s] ### Time Record (route_global_detail) is installed.
[05/07 15:23:59    122s] #Start route_global_detail on Wed May  7 15:23:59 2025
[05/07 15:23:59    122s] #
[05/07 15:23:59    122s] ### Time Record (Pre Callback) is installed.
[05/07 15:23:59    122s] ### Time Record (Pre Callback) is uninstalled.
[05/07 15:23:59    122s] ### Time Record (DB Import) is installed.
[05/07 15:23:59    122s] ### Time Record (Timing Data Generation) is installed.
[05/07 15:23:59    122s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 15:23:59    122s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/07 15:23:59    122s] ### Net info: total nets: 4534
[05/07 15:23:59    122s] ### Net info: dirty nets: 33
[05/07 15:23:59    122s] ### Net info: marked as disconnected nets: 0
[05/07 15:23:59    122s] #num needed restored net=0
[05/07 15:23:59    122s] #need_extraction net=0 (total=4534)
[05/07 15:23:59    122s] ### Net info: fully routed nets: 0
[05/07 15:23:59    122s] ### Net info: trivial (< 2 pins) nets: 2121
[05/07 15:23:59    122s] ### Net info: unrouted nets: 2413
[05/07 15:23:59    122s] ### Net info: re-extraction nets: 0
[05/07 15:23:59    122s] ### Net info: selected nets: 33
[05/07 15:23:59    122s] ### Net info: ignored nets: 0
[05/07 15:23:59    122s] ### Net info: skip routing nets: 0
[05/07 15:23:59    122s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:23:59    122s] ### Time Record (DB Import) is uninstalled.
[05/07 15:23:59    122s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[05/07 15:23:59    122s] #RTESIG:78da9593414fc42010853dfb2b26d5c39a680b032de56ae2c5831aa35e1bb46cd3a4854d
[05/07 15:23:59    122s] #       01e3fe7b5113e3eabab45ce7cbbc61e6bd93d3a7ab7bc8a8cc29bd7014eb86c2cd3d95a4
[05/07 15:23:59    122s] #       a6e50592b22ca86c62e9f1323b3e39bdbd7b601cd66a701a56cfd60ee7d06e8d1afb1768
[05/07 15:23:59    122s] #       f55a85c183d3def7a63bfba229ca5d3c383dfd6290324002abde78dde9693f13013f8599
[05/07 15:23:59    122s] #       aa8825fc6c98a045bdd37b9f7c2d16c8332197d01217d0bc149079bbb183edb619ac9c9f
[05/07 15:23:59    122s] #       6271efd0254654056f23e6f564d4b43dffa76b4d48f24c1279548e83c676da84713f2478
[05/07 15:23:59    122s] #       6a9714590d9857e4e3c16a3d58e5ff0145959c8a32c26640d1106988959015c14d851f37
[05/07 15:23:59    122s] #       456f8c7d0daef17adc348c4719de68d3993752a93cf8560d8372b96e43634715f3428868
[05/07 15:23:59    122s] #       dc43479fde8a7cead6d744d75c1c3e10e5a486ec73ae433ba53c9a1f0fe72332f13aa36e
[05/07 15:23:59    122s] #       fb30fe104d849397d502eb455c7e3b60ae8240c85e59620f55b52430b412983499400491
[05/07 15:23:59    122s] #       d899c06ae97f04cab4349b311e4f072e426c0ef4f713bbdcd13b8013d9ac
[05/07 15:23:59    122s] #
[05/07 15:23:59    122s] #Skip comparing routing design signature in db-snapshot flow
[05/07 15:23:59    122s] #RTESIG:78da9593414fc42010853dfb2b26d5c39a680b032de56ae2c5831aa35e1bb46cd3a4854d
[05/07 15:23:59    122s] #       01e3fe7b5113e3eabab45ce7cbbc61e6bd93d3a7ab7bc8a8cc29bd7014eb86c2cd3d95a4
[05/07 15:23:59    122s] #       a6e50592b22ca86c62e9f1323b3e39bdbd7b601cd66a701a56cfd60ee7d06e8d1afb1768
[05/07 15:23:59    122s] #       f55a85c183d3def7a63bfba229ca5d3c383dfd6290324002abde78dde9693f13013f8599
[05/07 15:23:59    122s] #       aa8825fc6c98a045bdd37b9f7c2d16c8332197d01217d0bc149079bbb183edb619ac9c9f
[05/07 15:23:59    122s] #       6271efd0254654056f23e6f564d4b43dffa76b4d48f24c1279548e83c676da84713f2478
[05/07 15:23:59    122s] #       6a9714590d9857e4e3c16a3d58e5ff0145959c8a32c26640d1106988959015c14d851f37
[05/07 15:23:59    122s] #       456f8c7d0daef17adc348c4719de68d3993752a93cf8560d8372b96e43634715f3428868
[05/07 15:23:59    122s] #       dc43479fde8a7cead6d744d75c1c3e10e5a486ec73ae433ba53c9a1f0fe72332f13aa36e
[05/07 15:23:59    122s] #       fb30fe104d849397d502eb455c7e3b60ae8240c85e59620f55b52430b412983499400491
[05/07 15:23:59    122s] #       d899c06ae97f04cab4349b311e4f072e426c0ef4f713bbdcd13b8013d9ac
[05/07 15:23:59    122s] #
[05/07 15:23:59    122s] ### Time Record (Data Preparation) is installed.
[05/07 15:23:59    122s] #Start routing data preparation on Wed May  7 15:23:59 2025
[05/07 15:23:59    122s] #
[05/07 15:23:59    122s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:23:59    122s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:23:59    122s] #Voltage range [0.000 - 0.630] has 2451 nets.
[05/07 15:23:59    122s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:23:59    122s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:23:59    122s] #Voltage range [0.000 - 0.700] has 1726 nets.
[05/07 15:23:59    122s] ### Time Record (Cell Pin Access) is installed.
[05/07 15:24:00    123s] ### Time Record (Cell Pin Access) is uninstalled.
[05/07 15:24:00    123s] # M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:24:00    123s] # M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:24:00    123s] # M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:24:00    123s] # M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:24:00    123s] # M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:24:00    123s] # M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:24:00    123s] # M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:24:00    123s] # M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:24:00    123s] # M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:24:00    123s] # Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
[05/07 15:24:00    123s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/07 15:24:00    123s] #Regenerating Ggrids automatically.
[05/07 15:24:00    123s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:24:00    123s] #Using automatically generated G-grids.
[05/07 15:24:00    123s] #Done routing data preparation.
[05/07 15:24:00    123s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1772.45 (MB)[05/07 15:24:00    123s] ### Time Record (Data Preparation) is uninstalled.
, peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### Time Record (Special Wire Merging) is installed.
[05/07 15:24:00    123s] #Merging special wires: starts on Wed May  7 15:24:00 2025 with memory = 1772.79 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.7 GB[05/07 15:24:00    123s] ### Time Record (Special Wire Merging) is uninstalled.
, peak:1.8 GB
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Connectivity extraction summary:
[05/07 15:24:00    123s] #2413 (53.22%) nets are without wires.
[05/07 15:24:00    123s] #2121 nets are fixed|skipped|trivial (not extracted).
[05/07 15:24:00    123s] #Total number of nets = 4534.
[05/07 15:24:00    123s] ### Total number of dirty nets = 2.
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] ### Time Record (Instance Pin Access) is installed.
[05/07 15:24:00    123s] #Start instance access analysis using 1 thread...
[05/07 15:24:00    123s] #0 instance pins are hard to access
[05/07 15:24:00    123s] #Instance access analysis statistics:
[05/07 15:24:00    123s] #Cpu time = 00:00:00
[05/07 15:24:00    123s] #Elapsed time = 00:00:00
[05/07 15:24:00    123s] #Increased memory = 0.56 (MB)
[05/07 15:24:00    123s] #Total memory = 1773.35 (MB)
[05/07 15:24:00    123s] ### Time Record (Instance Pin Access) is uninstalled.
[05/07 15:24:00    123s] #Peak memory = 1880.60 (MB)
[05/07 15:24:00    123s] #reading routing guides ......
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Finished routing data preparation on Wed May  7 15:24:00 2025
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Cpu time = 00:00:01
[05/07 15:24:00    123s] #Elapsed time = 00:00:01
[05/07 15:24:00    123s] #Increased memory = 13.68 (MB)
[05/07 15:24:00    123s] #Total memory = 1773.35 (MB)
[05/07 15:24:00    123s] #Peak memory = 1880.60 (MB)
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] ### Time Record (Global Routing) is installed.
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Start global routing on Wed May  7 15:24:00 2025
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Start global routing initialization on Wed May  7 15:24:00 2025
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Number of eco nets is 0
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Start global routing data preparation on Wed May  7 15:24:00 2025
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] ### build_merged_routing_blockage_rect_list starts on Wed May  7 15:24:00 2025 with memory = 1774.05 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] #Start routing resource analysis on Wed May  7 15:24:00 2025
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] ### init_is_bin_blocked starts on Wed May  7 15:24:00 2025 with memory = 1774.05 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May  7 15:24:00 2025 with memory = 1788.08 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### adjust_flow_cap starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### adjust_partial_route_blockage starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### set_via_blocked starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### copy_flow starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] #Routing resource analysis is done on Wed May  7 15:24:00 2025
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] ### report_flow_cap starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] #  Resource Analysis:
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/07 15:24:00    123s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/07 15:24:00    123s] #  --------------------------------------------------------------
[05/07 15:24:00    123s] #  M1             V        4022        2557      148070   100.00%
[05/07 15:24:00    123s] #  M2             H        2827        1849      148070    39.23%
[05/07 15:24:00    123s] #  M3             V        4022        2557      148070    38.35%
[05/07 15:24:00    123s] #  M4             H        3670          86      148070     1.04%
[05/07 15:24:00    123s] #  M5             V        4934           0      148070     0.00%
[05/07 15:24:00    123s] #  M6             H        2272         546      148070    12.24%
[05/07 15:24:00    123s] #  M7             V        2987         714      148070    12.22%
[05/07 15:24:00    123s] #  --------------------------------------------------------------
[05/07 15:24:00    123s] #  Total                  24734      22.60%     1036490    29.01%
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #  33 nets (0.73%) with 1 preferred extra spacing.
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### analyze_m2_tracks starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### report_initial_resource starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### mark_pg_pins_accessibility starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### set_net_region starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Global routing data preparation is done on Wed May  7 15:24:00 2025
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] ### prepare_level starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] #Routing guide is on.
[05/07 15:24:00    123s] ### init level 1 starts on Wed May  7 15:24:00 2025 with memory = 1789.55 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### Level 1 hgrid = 442 X 335
[05/07 15:24:00    123s] ### prepare_level_flow starts on Wed May  7 15:24:00 2025 with memory = 1790.64 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #Global routing initialization is done on Wed May  7 15:24:00 2025
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1790.64 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #start global routing iteration 1...
[05/07 15:24:00    123s] ### init_flow_edge starts on Wed May  7 15:24:00 2025 with memory = 1790.64 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### routing at level 1 (topmost level) iter 0
[05/07 15:24:00    123s] ### measure_qor starts on Wed May  7 15:24:00 2025 with memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### measure_congestion starts on Wed May  7 15:24:00 2025 with memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:00    123s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:00    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:00    123s] #
[05/07 15:24:00    123s] #start global routing iteration 2...
[05/07 15:24:00    123s] ### routing at level 1 (topmost level) iter 1
[05/07 15:24:01    123s] ### measure_qor starts on Wed May  7 15:24:01 2025 with memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### measure_congestion starts on Wed May  7 15:24:01 2025 with memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] ### route_end starts on Wed May  7 15:24:01 2025 with memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #Total number of trivial nets (e.g. < 2 pins) = 2121 (skipped).
[05/07 15:24:01    123s] #Total number of selected nets for routing = 33.
[05/07 15:24:01    123s] #Total number of unselected nets (but routable) for routing = 2380 (skipped).
[05/07 15:24:01    123s] #Total number of nets in the design = 4534.
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #2380 skipped nets do not have any wires.
[05/07 15:24:01    123s] #33 routable nets have only global wires.
[05/07 15:24:01    123s] #33 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #Routed net constraints summary:
[05/07 15:24:01    123s] #------------------------------------------------
[05/07 15:24:01    123s] #        Rules   Pref Extra Space   Unconstrained  
[05/07 15:24:01    123s] #------------------------------------------------
[05/07 15:24:01    123s] #      Default                 33               0  
[05/07 15:24:01    123s] #------------------------------------------------
[05/07 15:24:01    123s] #        Total                 33               0  
[05/07 15:24:01    123s] #------------------------------------------------
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #Routing constraints summary of the whole design:
[05/07 15:24:01    123s] #-------------------------------------------------------------
[05/07 15:24:01    123s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[05/07 15:24:01    123s] #-------------------------------------------------------------
[05/07 15:24:01    123s] #      Default                 33            1            2379  
[05/07 15:24:01    123s] #-------------------------------------------------------------
[05/07 15:24:01    123s] #        Total                 33            1            2379  
[05/07 15:24:01    123s] #-------------------------------------------------------------
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] ### cal_base_flow starts on Wed May  7 15:24:01 2025 with memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### init_flow_edge starts on Wed May  7 15:24:01 2025 with memory = 1797.30 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### cal_flow starts on Wed May  7 15:24:01 2025 with memory = 1797.93 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### report_overcon starts on Wed May  7 15:24:01 2025 with memory = 1797.93 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s]   Flow/Cap[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/07 15:24:01    123s] #
--------------[05/07 15:24:01    123s] #                 OverCon          
[05/07 15:24:01    123s] #                  #Gcell    %Gcell
[05/07 15:24:01    123s] #     Layer           (1)   OverCon
[05/07 15:24:01    123s] #  ----------------------     0.00  ----------
[05/07 15:24:01    123s] #  M2            0(0.00%)   (0.00%)
     0.00  [05/07 15:24:01    123s] #  M3            0(0.00%)   (0.00%)
     0.00  [05/07 15:24:01    123s] #  M4            0(0.00%)   (0.00%)
     0.00  [05/07 15:24:01    123s] #  M5            0(0.00%)   (0.00%)
     0.00  [05/07 15:24:01    123s] #  M6            0(0.00%)   (0.00%)
     0.00  [05/07 15:24:01    123s] #  M7            0(0.00%)   (0.00%)
--------------[05/07 15:24:01    123s] #  --------------------------------
[05/07 15:24:01    123s] #     Total      0(0.00%)   (0.00%)
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/07 15:24:01    123s] #  Overflow after GR: 0.00% H + 0.00% V
[05/07 15:24:01    123s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### cal_base_flow starts on Wed May  7 15:24:01 2025 with memory = 1798.18 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### init_flow_edge starts on Wed May  7 15:24:01 2025 with memory = 1798.18 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### cal_flow starts on Wed May  7 15:24:01 2025 with memory = 1798.18 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### export_cong_map starts on Wed May  7 15:24:01 2025 with memory = 1798.18 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### PDZT_Export::export_cong_map starts on Wed May  7 15:24:01 2025 with memory = 1800.89 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### import_cong_map starts on Wed May  7 15:24:01 2025 with memory = 1800.89 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### update starts on Wed May  7 15:24:01 2025 with memory = 1800.89 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] #Complete Global Routing.
[05/07 15:24:01    123s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:24:01    123s] #Total wire length = 1679 um.
[05/07 15:24:01    123s] #Total half perimeter of net bounding box = 1523 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M2 = 94 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M3 = 713 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M4 = 813 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M5 = 59 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M6 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M7 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:24:01    123s] #Total number of vias = 1098
[05/07 15:24:01    123s] #Up-Via Summary (total 1098):
[05/07 15:24:01    123s] #           
[05/07 15:24:01    123s] #-----------------------
[05/07 15:24:01    123s] # M1                440
[05/07 15:24:01    123s] # M2                409
[05/07 15:24:01    123s] # M3                238
[05/07 15:24:01    123s] # M4                 11
[05/07 15:24:01    123s] #-----------------------
[05/07 15:24:01    123s] #                  1098 
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #Total number of involved priority nets 33
[05/07 15:24:01    123s] #Maximum src to sink distance for priority net 101.5
[05/07 15:24:01    123s] #Average of max src_to_sink distance for priority net 37.1
[05/07 15:24:01    123s] #Average of ave src_to_sink distance for priority net 23.5
[05/07 15:24:01    123s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### report_overcon starts on Wed May  7 15:24:01 2025 with memory = 1800.89 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### report_overcon starts on Wed May  7 15:24:01 2025 with memory = 1800.89 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] #Max overcon = 0 track.
[05/07 15:24:01    123s] #Total overcon = 0.00%.
[05/07 15:24:01    123s] #Worst layer Gcell overcon rate = 0.00%.
[05/07 15:24:01    123s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #Global routing statistics:
[05/07 15:24:01    123s] #Cpu time = 00:00:01
[05/07 15:24:01    123s] #Elapsed time = 00:00:01
[05/07 15:24:01    123s] #Increased memory = 27.55 (MB)
[05/07 15:24:01    123s] #Total memory = 1800.89 (MB)
[05/07 15:24:01    123s] #Peak memory = 1880.60 (MB)
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #Finished global routing on [05/07 15:24:01    123s] ### Time Record (Global Routing) is uninstalled.
Wed May  7 15:24:01 2025
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] ### Time Record (Track Assignment) is installed.
[05/07 15:24:01    123s] #reading routing guides ......
[05/07 15:24:01    123s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:24:01    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.52 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] ### Time Record (Track Assignment) is installed.
[05/07 15:24:01    123s] #Start Track Assignment.
[05/07 15:24:01    123s] #Done with 303 horizontal wires in 3 hboxes and 285 vertical wires in 4 hboxes.
[05/07 15:24:01    123s] #Done with 293 horizontal wires in 3 hboxes and 282 vertical wires in 4 hboxes.
[05/07 15:24:01    123s] #Complete Track Assignment.
[05/07 15:24:01    123s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:24:01    123s] #Total wire length = 1680 um.
[05/07 15:24:01    123s] #Total half perimeter of net bounding box = 1523 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M2 = 91 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M3 = 717 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M4 = 813 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M5 = 59 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M6 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M7 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:24:01    123s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:24:01    123s] #Total number of vias = 1098
[05/07 15:24:01    123s] #Up-Via Summary (total 1098):
[05/07 15:24:01    123s] #           
[05/07 15:24:01    123s] #-----------------------
[05/07 15:24:01    123s] # M1                440
[05/07 15:24:01    123s] # M2                409
[05/07 15:24:01    123s] # M3                238
[05/07 15:24:01    123s] # M4                 11
[05/07 15:24:01    123s] #-----------------------
[05/07 15:24:01    123s] #                  1098 
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:24:01    123s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.71 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/07 15:24:01    123s] #Cpu time = 00:00:01
[05/07 15:24:01    123s] #Elapsed time = 00:00:01
[05/07 15:24:01    123s] #Increased memory = 23.35 (MB)
[05/07 15:24:01    123s] #Total memory = 1783.02 (MB)
[05/07 15:24:01    123s] #Peak memory = 1880.60 (MB)
[05/07 15:24:01    123s] ### Time Record (Detail Routing) is installed.
[05/07 15:24:01    123s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:24:01    123s] #
[05/07 15:24:01    123s] #Start Detail Routing..
[05/07 15:24:01    123s] #start initial detail routing ...
[05/07 15:24:01    123s] ### Design has 2 dirty nets
[05/07 15:24:01    124s] #    completing 10% with 1 violations
[05/07 15:24:01    124s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.12 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    124s] #    completing 20% with 1 violations
[05/07 15:24:01    124s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.34 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    124s] #    completing 30% with 2 violations
[05/07 15:24:01    124s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1825.91 (MB), peak = 1880.60 (MB)
[05/07 15:24:01    124s] #    completing 40% with 2 violations
[05/07 15:24:01    124s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1824.42 (MB), peak = 1880.60 (MB)
[05/07 15:24:02    124s] #    completing 50% with 7 violations
[05/07 15:24:02    124s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.44 (MB), peak = 1880.60 (MB)
[05/07 15:24:02    125s] #    completing 60% with 7 violations
[05/07 15:24:02    125s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.81 (MB), peak = 1880.60 (MB)
[05/07 15:24:02    125s] #    completing 70% with 7 violations
[05/07 15:24:02    125s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1828.46 (MB), peak = 1880.60 (MB)
[05/07 15:24:02    125s] #    completing 80% with 7 violations
[05/07 15:24:02    125s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1826.38 (MB), peak = 1880.60 (MB)
[05/07 15:24:03    125s] #    completing 90% with 8 violations
[05/07 15:24:03    125s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1828.60 (MB), peak = 1880.60 (MB)
[05/07 15:24:03    125s] #    completing 100% with 7 violations
[05/07 15:24:03    125s] #    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1829.22 (MB), peak = 1880.60 (MB)
[05/07 15:24:03    125s] # ECO: 6.6% of the total area was rechecked for DRC, and 4.2% required routing.
[05/07 15:24:03    125s] #   number of violations = 7
[05/07 15:24:03    125s] #
[05/07 15:24:03    125s] #    By Layer and Type :
[05/07 15:24:03    125s] #	          Short   WidTbl     Rect ViaInPin   Totals
[05/07 15:24:03    125s] #	M1            0        0        0        0        0
[05/07 15:24:03    125s] #	M2            0        0        0        0        0
[05/07 15:24:03    125s] #	M3            1        0        0        0        1
[05/07 15:24:03    125s] #	M4            2        1        2        1        6
[05/07 15:24:03    125s] #	Totals        3        1        2        1        7
[05/07 15:24:03    125s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1829.22 (MB), peak = 1880.60 (MB)
[05/07 15:24:03    125s] #start 1st optimization iteration ...
[05/07 15:24:03    125s] #deterministic_schedule_search_repair_queue1
[05/07 15:24:03    126s] #   number of violations = 0
[05/07 15:24:03    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.25 (MB), peak = 1880.60 (MB)
[05/07 15:24:03    126s] #Complete Detail Routing.
[05/07 15:24:03    126s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:24:03    126s] #Total wire length = 1710 um.
[05/07 15:24:03    126s] #Total half perimeter of net bounding box = 1523 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M2 = 20 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M3 = 730 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M4 = 900 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M5 = 60 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M6 = 0 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M7 = 0 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:24:03    126s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:24:03    126s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:24:03    126s] #Total number of vias = 1484
[05/07 15:24:03    126s] #Up-Via Summary (total 1484):
[05/07 15:24:03    126s] #           
[05/07 15:24:03    126s] #-----------------------
[05/07 15:24:03    126s] # M1                440
[05/07 15:24:03    126s] # M2                448
[05/07 15:24:03    126s] # M3                579
[05/07 15:24:03    126s] # M4                 17
[05/07 15:24:03    126s] #-----------------------
[05/07 15:24:03    126s] #                  1484 
[05/07 15:24:03    126s] #
[05/07 15:24:03    126s] #Total number of DRC violations = 0
[05/07 15:24:03    126s] ### Time Record (Detail Routing) is uninstalled.
[05/07 15:24:03    126s] #Cpu time = 00:00:02
[05/07 15:24:03    126s] #Elapsed time = 00:00:02
[05/07 15:24:03    126s] #Increased memory = 6.02 (MB)
[05/07 15:24:03    126s] #Total memory = 1789.04 (MB)
[05/07 15:24:03    126s] #Peak memory = 1880.60 (MB)
[05/07 15:24:03    126s] #route_detail Statistics:
[05/07 15:24:03    126s] #Cpu time = 00:00:02
[05/07 15:24:03    126s] #Elapsed time = 00:00:02
[05/07 15:24:03    126s] #Increased memory = 6.02 (MB)
[05/07 15:24:03    126s] #Total memory = 1789.04 (MB)
[05/07 15:24:03    126s] ### Time Record (DB Export) is installed.
[05/07 15:24:03    126s] Temporarily expand pitch on layer M10 from 80 to 720 (9x).
[05/07 15:24:03    126s] #Peak memory = 1880.60 (MB)
[05/07 15:24:03    126s] #Skip updating routing design signature in db-snapshot flow
[05/07 15:24:03    126s] Extracting standard cell pins and blockage ...... 
[05/07 15:24:03    126s] **WARN: (IMPTR-2104):	Layer M10: Pitch=80 is less than min width=40 + min spacing=2000.
[05/07 15:24:03    126s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=720x9 is still less than min width=2000 + min spacing=40.
[05/07 15:24:03    126s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 2252 out of 2252 tracks are narrower than 2.040um (space 2.000 + width 0.040).
[05/07 15:24:03    126s] Type 'man IMPTR-2108' for more detail.
[05/07 15:24:03    126s]  As a result, your trialRoute congestion could be incorrect.
[05/07 15:24:03    126s] Pin and blockage extraction finished
[05/07 15:24:03    126s] ### Time Record (DB Export) is uninstalled.
[05/07 15:24:03    126s] ### Time Record (Post Callback) is installed.
[05/07 15:24:03    126s] ### Time Record (Post Callback) is uninstalled.
[05/07 15:24:03    126s] #
[05/07 15:24:03    126s] #route_global_detail statistics:
[05/07 15:24:03    126s] #Cpu time = 00:00:04
[05/07 15:24:03    126s] #Elapsed time = 00:00:04
[05/07 15:24:03    126s] #Increased memory = 34.68 (MB)
[05/07 15:24:03    126s] #Total memory = 1793.19 (MB)
[05/07 15:24:03    126s] #Peak memory = 1880.60 (MB)
[05/07 15:24:03    126s] #Number of warnings = 3
[05/07 15:24:03    126s] #Total number of warnings = 11
[05/07 15:24:03    126s] #Number of fails = 0
[05/07 15:24:03    126s] #Total number of fails = 0
[05/07 15:24:03    126s] #Complete route_global_detail on Wed May  7 15:24:03 2025
[05/07 15:24:03    126s] #
[05/07 15:24:03    126s] ### Time Record (route_global_detail) is uninstalled.
[05/07 15:24:03    126s] ### 
[05/07 15:24:03    126s] ###   Scalability Statistics
[05/07 15:24:03    126s] ### 
[05/07 15:24:03    126s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:24:03    126s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[05/07 15:24:03    126s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:24:03    126s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/07 15:24:03    126s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/07 15:24:03    126s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[05/07 15:24:03    126s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[05/07 15:24:03    126s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:24:03    126s] ### 
[05/07 15:24:03    126s]         NanoRoute done. (took cpu=0:00:03.5 real=0:00:03.6)
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      NanoRoute
      Clock detailed routing done.
[05/07 15:24:03    126s] Checking guided vs. routed lengths for 33 nets...
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]       
[05/07 15:24:03    126s]       Guided max path lengths
[05/07 15:24:03    126s]       =======================
[05/07 15:24:03    126s]       
[05/07 15:24:03    126s]       ---------------------------------------
[05/07 15:24:03    126s]       From (um)    To (um)    Number of paths
[05/07 15:24:03    126s]       ---------------------------------------
[05/07 15:24:03    126s]         0.000       10.000           7
[05/07 15:24:03    126s]        10.000       20.000           7
[05/07 15:24:03    126s]        20.000       30.000           5
[05/07 15:24:03    126s]        30.000       40.000           1
[05/07 15:24:03    126s]        40.000       50.000           3
[05/07 15:24:03    126s]        50.000       60.000           3
[05/07 15:24:03    126s]        60.000       70.000           1
[05/07 15:24:03    126s]        70.000       80.000           2
[05/07 15:24:03    126s]        80.000       90.000           1
[05/07 15:24:03    126s]        90.000      100.000           3
[05/07 15:24:03    126s]       ---------------------------------------
[05/07 15:24:03    126s]       
[05/07 15:24:03    126s]       Deviation of routing from guided max path lengths
[05/07 15:24:03    126s]       =================================================
[05/07 15:24:03    126s]       
[05/07 15:24:03    126s]       -------------------------------------
[05/07 15:24:03    126s]       From (%)    To (%)    Number of paths
[05/07 15:24:03    126s]       -------------------------------------
[05/07 15:24:03    126s]       below        0.000          18
[05/07 15:24:03    126s]         0.000      2.000           4
[05/07 15:24:03    126s]         2.000      4.000           4
[05/07 15:24:03    126s]         4.000      6.000           1
[05/07 15:24:03    126s]         6.000      8.000           4
[05/07 15:24:03    126s]         8.000     10.000           1
[05/07 15:24:03    126s]        10.000     12.000           0
[05/07 15:24:03    126s]        12.000     14.000           1
[05/07 15:24:03    126s]       -------------------------------------
[05/07 15:24:03    126s]       
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Top 10 notable deviations of routed length from guided length
[05/07 15:24:03    126s]     =============================================================
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net Co_mem_R/CTS_2 (4 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    21.492um, total =    32.625um
[05/07 15:24:03    126s]     Routed length:  max path =    24.204um, total =    34.224um
[05/07 15:24:03    126s]     Deviation:      max path =    12.619%,  total =     4.901%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net CTS_13 (3 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    93.350um, total =    98.876um
[05/07 15:24:03    126s]     Routed length:  max path =   100.920um, total =   106.635um
[05/07 15:24:03    126s]     Deviation:      max path =     8.109%,  total =     7.847%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net CTS_3 (52 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    29.862um, total =    66.300um
[05/07 15:24:03    126s]     Routed length:  max path =    28.731um, total =    70.656um
[05/07 15:24:03    126s]     Deviation:      max path =    -3.787%,  total =     6.570%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net CTS_2 (52 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    10.710um, total =    46.376um
[05/07 15:24:03    126s]     Routed length:  max path =     9.933um, total =    48.863um
[05/07 15:24:03    126s]     Deviation:      max path =    -7.255%,  total =     5.363%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net Data_mem_R/CTS_2 (2 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    10.793um, total =    10.793um
[05/07 15:24:03    126s]     Routed length:  max path =    11.370um, total =    11.370um
[05/07 15:24:03    126s]     Deviation:      max path =     5.346%,  total =     5.346%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net CTS_5 (84 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    11.788um, total =    73.151um
[05/07 15:24:03    126s]     Routed length:  max path =    10.773um, total =    76.514um
[05/07 15:24:03    126s]     Deviation:      max path =    -8.610%,  total =     4.597%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net CTS_8 (61 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    42.710um, total =    99.301um
[05/07 15:24:03    126s]     Routed length:  max path =    38.295um, total =   103.805um
[05/07 15:24:03    126s]     Deviation:      max path =   -10.337%,  total =     4.536%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net R_mem_L/CTS_1 (2 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    12.549um, total =    12.549um
[05/07 15:24:03    126s]     Routed length:  max path =    12.018um, total =    12.018um
[05/07 15:24:03    126s]     Deviation:      max path =    -4.231%,  total =    -4.231%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net CTS_6 (5 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    28.584um, total =    42.309um
[05/07 15:24:03    126s]     Routed length:  max path =    28.902um, total =    43.758um
[05/07 15:24:03    126s]     Deviation:      max path =     1.113%,  total =     3.425%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s]     Net Co_mem_L/CTS_5 (2 terminals)
[05/07 15:24:03    126s]     Guided length:  max path =    28.489um, total =    28.489um
[05/07 15:24:03    126s]     Routed length:  max path =    27.558um, total =    27.558um
[05/07 15:24:03    126s]     Deviation:      max path =    -3.268%,  total =    -3.268%
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s] Set FIXED routing status on 33 net(s)
[05/07 15:24:03    126s] Set FIXED placed status on 31 instance(s)
[05/07 15:24:03    126s]       Route Remaining Unrouted Nets...
[05/07 15:24:03    126s] Running route_early_global to complete any remaining unrouted nets.
[05/07 15:24:03    126s] All LLGs are deleted
[05/07 15:24:03    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1845.6M
[05/07 15:24:03    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1833.9M
[05/07 15:24:03    126s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=1833.9M
[05/07 15:24:03    126s] LayerId::1 widthSet size::1
[05/07 15:24:03    126s] LayerId::2 widthSet size::1
[05/07 15:24:03    126s] LayerId::3 widthSet size::1
[05/07 15:24:03    126s] LayerId::4 widthSet size::1
[05/07 15:24:03    126s] LayerId::5 widthSet size::1
[05/07 15:24:03    126s] LayerId::6 widthSet size::1
[05/07 15:24:03    126s] LayerId::7 widthSet size::1
[05/07 15:24:03    126s] LayerId::8 widthSet size::1
[05/07 15:24:03    126s] LayerId::9 widthSet size::1
[05/07 15:24:03    126s] LayerId::10 widthSet size::1
[05/07 15:24:03    126s] Updating RC grid for preRoute extraction ...
[05/07 15:24:03    126s] Initializing multi-corner resistance tables ...
[05/07 15:24:03    126s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=1833.9M
[05/07 15:24:03    126s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1833.86 MB )
[05/07 15:24:03    126s] (I)       Started Loading and Dumping File ( Curr Mem: 1833.86 MB )
[05/07 15:24:03    126s] (I)       Reading DB...
[05/07 15:24:03    126s] (I)       Read data from FE... (mem=1833.9M)
[05/07 15:24:03    126s] (I)       Read nodes and places... (mem=1833.9M)
[05/07 15:24:03    126s] (I)       Done Read nodes and places (cpu=0.004s, mem=1833.9M)
[05/07 15:24:03    126s] (I)       Read nets... (mem=1833.9M)
[05/07 15:24:03    126s] (I)       Done Read nets (cpu=0.004s, mem=1833.9M)
[05/07 15:24:03    126s] (I)       Done Read data from FE (cpu=0.008s, mem=1833.9M)
[05/07 15:24:03    126s] (I)       before initializing RouteDB syMemory usage = 1833.9 MB
[05/07 15:24:03    126s] (I)       Honor MSV route constraint: false
[05/07 15:24:03    126s] (I)       Maximum routing layer  : 7
[05/07 15:24:03    126s] (I)       Minimum routing layer  : 2
[05/07 15:24:03    126s] (I)       Supply scale factor H  : 1.00
[05/07 15:24:03    126s] (I)       Supply scale factor V  : 1.00
[05/07 15:24:03    126s] (I)       Tracks used by clock wire: 0
[05/07 15:24:03    126s] (I)       Reverse direction      : 
[05/07 15:24:03    126s] (I)       Honor partition pin guides: true
[05/07 15:24:03    126s] (I)       Route selected nets only: false
[05/07 15:24:03    126s] (I)       Route secondary PG pins: false
[05/07 15:24:03    126s] (I)       Second PG max fanout   : 2147483647
[05/07 15:24:03    126s] (I)       Apply function for special wires: true
[05/07 15:24:03    126s] (I)       Layer by layer blockage reading: true
[05/07 15:24:03    126s] (I)       Offset calculation fix : true
[05/07 15:24:03    126s] (I)       Route stripe layer range: 
[05/07 15:24:03    126s] (I)       Honor partition fences : 
[05/07 15:24:03    126s] (I)       Honor partition pin    : 
[05/07 15:24:03    126s] (I)       Honor partition fences with feedthrough: 
[05/07 15:24:03    126s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:24:03    126s] (I)       build grid graph
[05/07 15:24:03    126s] (I)       build grid graph start
[05/07 15:24:03    126s] [NR-eGR] Track table information for default rule: 
[05/07 15:24:03    126s] [NR-eGR] M1 has no routable track
[05/07 15:24:03    126s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:24:03    126s] [NR-eGR] M3 has single uniform track structure
[05/07 15:24:03    126s] [NR-eGR] M4 has single uniform track structure
[05/07 15:24:03    126s] [NR-eGR] M5 has single uniform track structure
[05/07 15:24:03    126s] [NR-eGR] M6 has single uniform track structure
[05/07 15:24:03    126s] [NR-eGR] M7 has single uniform track structure
[05/07 15:24:03    126s] (I)       build grid graph end
[05/07 15:24:03    126s] (I)       ===========================================================================
[05/07 15:24:03    126s] (I)       == Report All Rule Vias ==
[05/07 15:24:03    126s] (I)       ===========================================================================
[05/07 15:24:03    126s] (I)        Via Rule : (Default)
[05/07 15:24:03    126s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:24:03    126s] (I)       ---------------------------------------------------------------------------
[05/07 15:24:03    126s] (I)        1    9 : VIA12                      13 : NR_VIA1_1x2_VH_HE        
[05/07 15:24:03    126s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:24:03    126s] (I)        3   23 : NR_VIA3_PH_V                7 : VIA34                    
[05/07 15:24:03    126s] (I)        4   28 : NR_VIA4_PV                  6 : VIA45                    
[05/07 15:24:03    126s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:24:03    126s] (I)        6   40 : NR_VIA6_PV                  4 : VIA67                    
[05/07 15:24:03    126s] (I)        7    3 : VIA78                      46 : NR_VIA7_2x1_VH_VN        
[05/07 15:24:03    126s] (I)        8    2 : VIA89                      49 : NR_VIA8_2x1_HV_V         
[05/07 15:24:03    126s] (I)        9   50 : NR_VIA9_VH                 52 : NR_VIA9_2x1_VH_VN        
[05/07 15:24:03    126s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:24:03    126s] (I)       ===========================================================================
[05/07 15:24:03    126s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1833.86 MB )
[05/07 15:24:03    126s] (I)       Num PG vias on layer 1 : 0
[05/07 15:24:03    126s] (I)       Num PG vias on layer 2 : 0
[05/07 15:24:03    126s] (I)       Num PG vias on layer 3 : 0
[05/07 15:24:03    126s] (I)       Num PG vias on layer 4 : 0
[05/07 15:24:03    126s] (I)       Num PG vias on layer 5 : 0
[05/07 15:24:03    126s] (I)       Num PG vias on layer 6 : 0
[05/07 15:24:03    126s] (I)       Num PG vias on layer 7 : 0
[05/07 15:24:03    126s] [NR-eGR] Read 944 PG shapes
[05/07 15:24:03    126s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1833.86 MB )
[05/07 15:24:03    126s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:24:03    126s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:24:03    126s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:24:03    126s] [NR-eGR] #PG Blockages       : 944
[05/07 15:24:03    126s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:24:03    126s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:24:03    126s] [NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2225
[05/07 15:24:03    126s] (I)       readDataFromPlaceDB
[05/07 15:24:03    126s] (I)       Read net information..
[05/07 15:24:03    126s] (I)       Read testcase time = 0.001 seconds
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s] [NR-eGR] Read numTotalNets=2411  numIgnoredNets=33
[05/07 15:24:03    126s] (I)       early_global_route_priority property id does not exist.
[05/07 15:24:03    126s] (I)       Start initializing grid graph
[05/07 15:24:03    126s] (I)       End initializing grid graph
[05/07 15:24:03    126s] (I)       Model blockages into capacity
[05/07 15:24:03    126s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2225  Num CS=0
[05/07 15:24:03    126s] (I)       Started Modeling ( Curr Mem: 1839.86 MB )
[05/07 15:24:03    126s] (I)       Started Modeling Layer 1 ( Curr Mem: 1839.86 MB )
[05/07 15:24:03    126s] (I)       Started Modeling Layer 2 ( Curr Mem: 1839.86 MB )
[05/07 15:24:03    126s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 988
[05/07 15:24:03    126s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1855.86 MB )
[05/07 15:24:03    126s] (I)       Started Modeling Layer 3 ( Curr Mem: 1855.86 MB )
[05/07 15:24:03    126s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 1011
[05/07 15:24:03    126s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Started Modeling Layer 4 ( Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 218
[05/07 15:24:03    126s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Started Modeling Layer 5 ( Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 8
[05/07 15:24:03    126s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Started Modeling Layer 6 ( Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:24:03    126s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Started Modeling Layer 7 ( Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:24:03    126s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1864.86 MB )
[05/07 15:24:03    126s] (I)       Number of ignored nets = 33
[05/07 15:24:03    126s] (I)       Number of fixed nets = 33.  Ignored: Yes
[05/07 15:24:03    126s] (I)       Number of clock nets = 33.  Ignored: No
[05/07 15:24:03    126s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:24:03    126s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:24:03    126s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:24:03    126s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:24:03    126s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:24:03    126s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:24:03    126s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:24:03    126s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1864.9 MB
[05/07 15:24:03    126s] (I)       Ndr track 0 does not exist
[05/07 15:24:03    126s] (I)       Ndr track 0 does not exist
[05/07 15:24:03    126s] (I)       Layer1  viaCost=100.00
[05/07 15:24:03    126s] (I)       Layer2  viaCost=100.00
[05/07 15:24:03    126s] (I)       Layer3  viaCost=100.00
[05/07 15:24:03    126s] (I)       Layer4  viaCost=100.00
[05/07 15:24:03    126s] (I)       Layer5  viaCost=100.00
[05/07 15:24:03    126s] (I)       Layer6  viaCost=100.00
[05/07 15:24:03    126s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:24:03    126s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:24:03    126s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:24:03    126s] (I)       Site width          :    54  (dbu)
[05/07 15:24:03    126s] (I)       Row height          :   270  (dbu)
[05/07 15:24:03    126s] (I)       GCell width         :   270  (dbu)
[05/07 15:24:03    126s] (I)       GCell height        :   270  (dbu)
[05/07 15:24:03    126s] (I)       Grid                :   878   668     7
[05/07 15:24:03    126s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:24:03    126s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:24:03    126s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:24:03    126s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:24:03    126s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:24:03    126s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:24:03    126s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:24:03    126s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:24:03    126s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:24:03    126s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:24:03    126s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:24:03    126s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:24:03    126s] (I)       --------------------------------------------------------
[05/07 15:24:03    126s] 
[05/07 15:24:03    126s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2[05/07 15:24:03    126s] [NR-eGR] ============ Routing rule table ============
[05/07 15:24:03    126s] [NR-eGR] Rule id: 0  Nets: 0 
 Max Demand(V):2
[05/07 15:24:03    126s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:24:03    126s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:24:03    126s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:03    126s] (I)       ID:1 [05/07 15:24:03    126s] [NR-eGR] Rule id: 1  Nets: 2378 
 Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:24:03    126s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:24:03    126s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:03    126s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:03    126s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:24:03    126s] [NR-eGR] ========================================
[05/07 15:24:03    126s] [NR-eGR] 
[05/07 15:24:03    126s] (I)       blocked tracks on layer2 : = 1645514 / 4104650 (40.09%)
[05/07 15:24:03    126s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:24:03    126s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:24:03    126s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:24:03    126s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:24:03    126s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:24:03    126s] (I)       After initializing earlyGlobalRoute syMemory usage = 1897.3 MB
[05/07 15:24:03    126s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1897.30 MB )
[05/07 15:24:03    126s] (I)       Started Global Routing ( Curr Mem: 1897.30 MB )
[05/07 15:24:03    126s] (I)       ============= Initialization =============
[05/07 15:24:03    126s] (I)       totalPins=7849  totalGlobalPin=7816 (99.58%)
[05/07 15:24:03    126s] (I)       Started Build MST ( Curr Mem: 1897.30 MB )
[05/07 15:24:03    126s] (I)       Generate topology with single threads
[05/07 15:24:03    126s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1897.30 MB )
[05/07 15:24:03    126s] (I)       total 2D Cap : 15664912 = (7709362 H, 7955550 V)
[05/07 15:24:03    126s] (I)       ============  Phase 1a Route ============
[05/07 15:24:03    126s] [NR-eGR] Layer group 1: route 2378 net(s) in layer range [2, 7]
[05/07 15:24:03    126s] (I)       Started Phase 1a ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:24:03    126s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Usage: 93292 = (54187 H, 39105 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:24:03    126s] (I)       
[05/07 15:24:03    126s] (I)       ============  Phase 1b Route ============
[05/07 15:24:03    126s] (I)       Started Phase 1b ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Usage: 93293 = (54187 H, 39106 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:24:03    126s] (I)       
[05/07 15:24:03    126s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.518911e+04um
[05/07 15:24:03    126s] (I)       ============  Phase 1c Route ============
[05/07 15:24:03    126s] (I)       Started Phase 1c ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Level2 Grid: 176 x 134
[05/07 15:24:03    126s] (I)       Started Two Level Routing ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Usage: 93295 = (54187 H, 39108 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:24:03    126s] (I)       
[05/07 15:24:03    126s] (I)       ============  Phase 1d Route ============
[05/07 15:24:03    126s] (I)       Usage: 93295 = (54187 H, 39108 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:24:03    126s] (I)       
[05/07 15:24:03    126s] (I)       ============  Phase 1e Route ============
[05/07 15:24:03    126s] (I)       Started Phase 1e ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Usage: 93295 = (54187 H, 39108 V) = (0.70% H, 0.49% V) = (1.463e+04um H, 1.056e+04um V)
[05/07 15:24:03    126s] (I)       
[05/07 15:24:03    126s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.518965e+04um
[05/07 15:24:03    126s] [NR-eGR] 
[05/07 15:24:03    126s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:03    126s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       ============  Phase 1l Route ============
[05/07 15:24:03    126s] (I)       
[05/07 15:24:03    126s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:24:03    126s] [NR-eGR]                        OverCon            
[05/07 15:24:03    126s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:24:03    126s] [NR-eGR]       Layer                (1)    OverCon 
[05/07 15:24:03    126s] [NR-eGR] ----------------------------------------------
[05/07 15:24:03    126s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:03    126s] [NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[05/07 15:24:03    126s] [NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[05/07 15:24:03    126s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:03    126s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:03    126s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:03    126s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:03    126s] [NR-eGR] ----------------------------------------------
[05/07 15:24:03    126s] [NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[05/07 15:24:03    126s] [NR-eGR] 
[05/07 15:24:03    126s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.18 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:24:03    126s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:24:03    126s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:24:03    126s] (I)       ============= track Assignment ============
[05/07 15:24:03    126s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Started Greedy Track Assignment ( Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:24:03    126s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:03    126s] (I)       Run Multi-thread track assignment
[05/07 15:24:04    126s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1906.25 MB )
[05/07 15:24:04    126s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:24:04    126s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7770
[05/07 15:24:04    126s] [NR-eGR]     M2  (2H) length: 6.442260e+03um, number of vias: 11591
[05/07 15:24:04    126s] [NR-eGR]     M3  (3V) length: 9.006869e+03um, number of vias: 1667
[05/07 15:24:04    126s] [NR-eGR]     M4  (4H) length: 5.043344e+03um, number of vias: 710
[05/07 15:24:04    126s] [NR-eGR]     M5  (5V) length: 2.427877e+03um, number of vias: 348
[05/07 15:24:04    126s] [NR-eGR]     M6  (6H) length: 4.179572e+03um, number of vias: 28
[05/07 15:24:04    126s] [NR-eGR]     M7  (7V) length: 1.515200e+01um, number of vias: 0
[05/07 15:24:04    126s] [NR-eGR] Total length: 2.711507e+04um, number of vias: 22114
[05/07 15:24:04    126s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:24:04    126s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/07 15:24:04    126s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:24:04    126s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.48 sec, Real: 0.54 sec, Curr Mem: 1869.25 MB )
[05/07 15:24:04    126s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.6)
[05/07 15:24:04    126s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:04    126s] UM:*                                      Route Remaining Unrouted Nets
[05/07 15:24:04    126s]     Routing using NR in eGR->NR Step done.
[05/07 15:24:04    126s] Net route status summary:
[05/07 15:24:04    126s]   Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=33, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:24:04    126s]   Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:24:04    126s] 
[05/07 15:24:04    126s] CCOPT: Done with clock implementation routing.
[05/07 15:24:04    126s] 
[05/07 15:24:04    126s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.6 real=0:00:04.7)
[05/07 15:24:04    126s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:04    126s] UM:*                                      Leaving CCOpt scope - Routing Tools
[05/07 15:24:04    126s]   Clock implementation routing done.
[05/07 15:24:04    126s]   Leaving CCOpt scope - extractRC...
[05/07 15:24:04    126s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[05/07 15:24:04    126s] Extraction called for design 'MSDAP' of instances=6682 and nets=4534 using extraction engine 'pre_route' .
[05/07 15:24:04    126s] pre_route RC Extraction called for design MSDAP.
[05/07 15:24:04    126s] RC Extraction called in multi-corner(2) mode.
[05/07 15:24:04    126s] RCMode: PreRoute
[05/07 15:24:04    126s]       RC Corner Indexes            0       1   
[05/07 15:24:04    126s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 15:24:04    126s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:04    126s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:04    126s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:04    126s] Shrink Factor                : 1.00000
[05/07 15:24:04    126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 15:24:04    126s] Using Quantus QRC technology file ...
[05/07 15:24:04    126s] LayerId::1 widthSet size::1
[05/07 15:24:04    126s] LayerId::2 widthSet size::1
[05/07 15:24:04    126s] LayerId::3 widthSet size::1
[05/07 15:24:04    126s] LayerId::4 widthSet size::1
[05/07 15:24:04    126s] LayerId::5 widthSet size::1
[05/07 15:24:04    126s] LayerId::6 widthSet size::1
[05/07 15:24:04    126s] LayerId::7 widthSet size::1
[05/07 15:24:04    126s] LayerId::8 widthSet size::1
[05/07 15:24:04    126s] LayerId::9 widthSet size::1
[05/07 15:24:04    126s] LayerId::10 widthSet size::1
[05/07 15:24:04    126s] Updating RC grid for preRoute extraction ...
[05/07 15:24:04    126s] Initializing multi-corner resistance tables ...
[05/07 15:24:04    126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1869.254M)
[05/07 15:24:04    126s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[05/07 15:24:04    126s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:24:04    126s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:04    126s] UM:*                                      Leaving CCOpt scope - extractRC
[05/07 15:24:04    126s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:24:04    126s] End AAE Lib Interpolated Model. (MEM=1869.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:04    126s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:04    127s]   Clock DAG stats after routing clock trees:
[05/07 15:24:04    127s]     cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:24:04    127s]     cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
[05/07 15:24:04    127s]     cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
[05/07 15:24:04    127s]     sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:24:04    127s]     wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
[05/07 15:24:04    127s]     wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
[05/07 15:24:04    127s]     hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:24:04    127s]   Clock DAG net violations after routing clock trees:
[05/07 15:24:04    127s]     Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
[05/07 15:24:04    127s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/07 15:24:04    127s]     Trunk : target=59.7ps count=11 avg=35.9ps sd=14.0ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:24:04    127s]     Leaf  : target=59.7ps count=22 avg=34.8ps sd=11.8ps min=16.9ps max=55.7ps {12 <= 35.8ps, 7 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:24:04    127s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/07 15:24:04    127s]      Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:24:04    127s]      Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:24:04    127s]   Primary reporting skew groups after routing clock trees:
[05/07 15:24:04    127s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.4*], 98.3% {120.3, 141.7} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:04    127s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:24:04    127s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:24:04    127s]   Skew group summary after routing clock trees:
[05/07 15:24:04    127s]     skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
[05/07 15:24:04    127s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.4*], 98.3% {120.3, 141.7} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:04    127s]   CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:05.0)
[05/07 15:24:04    127s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:04    127s] UM:*                                      CCOpt::Phase::Routing
[05/07 15:24:04    127s]   CCOpt::Phase::PostConditioning...
[05/07 15:24:04    127s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[05/07 15:24:04    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1924.9M
[05/07 15:24:04    127s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:04    127s] OPERPROF:   Starting FgcInit at level 2, MEM:1924.9M
[05/07 15:24:04    127s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1924.9M
[05/07 15:24:04    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1924.9M
[05/07 15:24:04    127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1924.9M
[05/07 15:24:04    127s] Core basic site is asap7sc7p5t
[05/07 15:24:04    127s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:04    127s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:24:04    127s] SiteArray: use 12,296,192 bytes
[05/07 15:24:04    127s] SiteArray: current memory after site array memory allocation 1936.7M
[05/07 15:24:04    127s] SiteArray: FP blocked sites are writable
[05/07 15:24:04    127s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:24:04    127s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1936.7M
[05/07 15:24:04    127s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:24:04    127s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.008, REAL:0.008, MEM:1936.7M
[05/07 15:24:04    127s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.089, REAL:0.089, MEM:1936.7M
[05/07 15:24:04    127s] OPERPROF:     Starting CMU at level 3, MEM:1936.7M
[05/07 15:24:04    127s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1936.7M
[05/07 15:24:04    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.112, REAL:0.113, MEM:1936.7M
[05/07 15:24:04    127s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1936.7MB).
[05/07 15:24:04    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.145, REAL:0.146, MEM:1936.7M
[05/07 15:24:04    127s]   Removing CTS place status from clock tree and sinks.
[05/07 15:24:04    127s] Removed CTS place status from 31 clock cells (out of 34 ) and 0 clock sinks (out of 0 ).
[05/07 15:24:04    127s]   Switching to inst based legalization.
[05/07 15:24:04    127s]   PostConditioning...
[05/07 15:24:04    127s]     PostConditioning active optimizations:
[05/07 15:24:04    127s]      - DRV fixing with cell sizing and buffering
[05/07 15:24:04    127s]      - Skew fixing with cell sizing
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     Currently running CTS, using active skew data
[05/07 15:24:04    127s]     Reset bufferability constraints...
[05/07 15:24:04    127s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/07 15:24:04    127s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:04    127s]     Upsizing to fix DRVs...
[05/07 15:24:04    127s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:24:04    127s]     CCOpt-PostConditioning: considered: 33, tested: 33, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/07 15:24:04    127s]     ============================================
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     Cell changes by Net Type:
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     -------------------------------------------------------------------------------------------------------------------
[05/07 15:24:04    127s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/07 15:24:04    127s]     -------------------------------------------------------------------------------------------------------------------
[05/07 15:24:04    127s]     top                0                    0           0            0                    0                  0
[05/07 15:24:04    127s]     trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/07 15:24:04    127s]     leaf               0                    0           0            0                    0                  0
[05/07 15:24:04    127s]     -------------------------------------------------------------------------------------------------------------------
[05/07 15:24:04    127s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/07 15:24:04    127s]     -------------------------------------------------------------------------------------------------------------------
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/07 15:24:04    127s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/07 15:24:04    127s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:24:04    127s]       cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
[05/07 15:24:04    127s]       cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
[05/07 15:24:04    127s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:24:04    127s]       wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
[05/07 15:24:04    127s]       wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
[05/07 15:24:04    127s]       hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:24:04    127s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[05/07 15:24:04    127s]       Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
[05/07 15:24:04    127s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/07 15:24:04    127s]       Trunk : target=59.7ps count=11 avg=35.9ps sd=14.0ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:24:04    127s]       Leaf  : target=59.7ps count=22 avg=34.8ps sd=11.8ps min=16.9ps max=55.7ps {12 <= 35.8ps, 7 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:24:04    127s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/07 15:24:04    127s]        Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:24:04    127s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:24:04    127s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[05/07 15:24:04    127s]       skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.4*], 98.3% {120.3, 141.7} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:04    127s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:24:04    127s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:24:04    127s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/07 15:24:04    127s]       skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
[05/07 15:24:04    127s]       skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.4*], 98.3% {120.3, 141.7} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:04    127s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:04    127s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:04    127s] UM:*                                      Upsizing to fix DRVs
[05/07 15:24:04    127s]     Recomputing CTS skew targets...
[05/07 15:24:04    127s]     Resolving skew group constraints...
[05/07 15:24:04    127s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
[05/07 15:24:04    127s]     Resolving skew group constraints done.
[05/07 15:24:04    127s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:04    127s]     Fixing DRVs...
[05/07 15:24:04    127s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:24:04    127s]     CCOpt-PostConditioning: considered: 33, tested: 33, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     PRO Statistics: Fix DRVs (cell sizing):
[05/07 15:24:04    127s]     =======================================
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     Cell changes by Net Type:
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     -------------------------------------------------------------------------------------------------------------------
[05/07 15:24:04    127s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/07 15:24:04    127s]     -------------------------------------------------------------------------------------------------------------------
[05/07 15:24:04    127s]     top                0                    0           0            0                    0                  0
[05/07 15:24:04    127s]     trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/07 15:24:04    127s]     leaf               0                    0           0            0                    0                  0
[05/07 15:24:04    127s]     -------------------------------------------------------------------------------------------------------------------
[05/07 15:24:04    127s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/07 15:24:04    127s]     -------------------------------------------------------------------------------------------------------------------
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/07 15:24:04    127s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/07 15:24:04    127s]     
[05/07 15:24:04    127s]     Clock DAG stats PostConditioning after DRV fixing:
[05/07 15:24:04    127s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:24:04    127s]       cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
[05/07 15:24:04    127s]       cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
[05/07 15:24:04    127s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:24:04    127s]       wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
[05/07 15:24:04    127s]       wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
[05/07 15:24:04    127s]       hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:24:04    127s]     Clock DAG net violations PostConditioning after DRV fixing:
[05/07 15:24:04    127s]       Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
[05/07 15:24:04    127s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/07 15:24:04    127s]       Trunk : target=59.7ps count=11 avg=35.9ps sd=14.0ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:24:04    127s]       Leaf  : target=59.7ps count=22 avg=34.8ps sd=11.8ps min=16.9ps max=55.7ps {12 <= 35.8ps, 7 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:24:04    127s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/07 15:24:04    127s]        Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:24:04    127s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:24:04    127s]     Primary reporting skew groups PostConditioning after DRV fixing:
[05/07 15:24:04    127s]       skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.6*], 98.3% {120.3, 141.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:04    127s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:24:04    127s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:24:04    127s]     Skew group summary PostConditioning after DRV fixing:
[05/07 15:24:04    127s]       skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
[05/07 15:24:04    127s]       skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.6*], 98.3% {120.3, 141.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:04    127s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:04    127s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:04    127s] UM:*                                      Fixing DRVs
[05/07 15:24:04    127s]     Buffering to fix DRVs...
[05/07 15:24:04    127s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/07 15:24:04    127s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:24:04    127s]     Inserted 0 buffers and inverters.
[05/07 15:24:04    127s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/07 15:24:04    127s]     CCOpt-PostConditioning: nets considered: 33, nets tested: 33, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[05/07 15:24:04    127s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/07 15:24:04    127s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:24:04    127s]       cell areas       : b=11.081um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.227um^2
[05/07 15:24:04    127s]       cell capacitance : b=62.830fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.825fF
[05/07 15:24:04    127s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:24:04    127s]       wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
[05/07 15:24:04    127s]       wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
[05/07 15:24:04    127s]       hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:24:04    127s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[05/07 15:24:04    127s]       Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
[05/07 15:24:04    127s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/07 15:24:04    127s]       Trunk : target=59.7ps count=11 avg=35.9ps sd=14.0ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:24:04    127s]       Leaf  : target=59.7ps count=22 avg=34.8ps sd=11.8ps min=16.9ps max=55.7ps {12 <= 35.8ps, 7 <= 47.8ps, 1 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:24:04    127s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/07 15:24:04    127s]        Bufs: BUFx24_ASAP7_75t_SL: 20 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 2 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:24:04    127s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:24:04    127s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/07 15:24:04    127s]       skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.6*], 98.3% {120.3, 141.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:04    127s]       min path sink: PISOR/count_bit_reg[2]/CLK
[05/07 15:24:04    127s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:24:04    127s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/07 15:24:04    127s]       skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
[05/07 15:24:04    127s]       skew_group Sclk/my_constraint_mode: insertion delay [min=120.3, max=145.4, avg=132.4, sd=5.5], skew [25.1 vs 21.6*], 98.3% {120.3, 141.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:04    127s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:04    127s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:04    127s] UM:*                                      Buffering to fix DRVs
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] Slew Diagnostics: After DRV fixing
[05/07 15:24:04    127s] ==================================
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] Global Causes:
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] -----
[05/07 15:24:04    127s] Cause
[05/07 15:24:04    127s] -----
[05/07 15:24:04    127s]   (empty table)
[05/07 15:24:04    127s] -----
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] Top 5 overslews:
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] ----------------------------------------------------------------------------------------
[05/07 15:24:04    127s] Overslew    Causes                                                   Driving Pin
[05/07 15:24:04    127s] ----------------------------------------------------------------------------------------
[05/07 15:24:04    127s]  2.9ps      1. Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_buf_00105/Y
[05/07 15:24:04    127s]    -        2. Skew would be damaged                                          -
[05/07 15:24:04    127s] ----------------------------------------------------------------------------------------
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] ------------------------------------------
[05/07 15:24:04    127s] Cause                           Occurences
[05/07 15:24:04    127s] ------------------------------------------
[05/07 15:24:04    127s] Inst already optimally sized        1
[05/07 15:24:04    127s] Skew would be damaged               1
[05/07 15:24:04    127s] ------------------------------------------
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] Violation diagnostics counts from the 1 nodes that have violations:
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s] ------------------------------------------
[05/07 15:24:04    127s] Cause                           Occurences
[05/07 15:24:04    127s] ------------------------------------------
[05/07 15:24:04    127s] Inst already optimally sized        1
[05/07 15:24:04    127s] Skew would be damaged               1
[05/07 15:24:04    127s] ------------------------------------------
[05/07 15:24:04    127s] 
[05/07 15:24:04    127s]     Fixing Skew by cell sizing...
[05/07 15:24:04    127s] Path optimization required 16 stage delay updates 
[05/07 15:24:04    127s] Fixing short paths with downsize only
[05/07 15:24:04    127s]     Resized 0 clock insts to decrease delay.
[05/07 15:24:05    127s] Path optimization required 62 stage delay updates 
[05/07 15:24:05    127s]     Resized 1 clock insts to increase delay.
[05/07 15:24:05    127s]     
[05/07 15:24:05    127s]     PRO Statistics: Fix Skew (cell sizing):
[05/07 15:24:05    127s]     =======================================
[05/07 15:24:05    127s]     
[05/07 15:24:05    127s]     Cell changes by Net Type:
[05/07 15:24:05    127s]     
[05/07 15:24:05    127s]     ---------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    127s]     Net Type    Attempted            Upsized     Downsized           Swapped Same Size    Total Changed       Not Sized
[05/07 15:24:05    127s]     ---------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    127s]     top                0                    0           0                   0                    0                   0
[05/07 15:24:05    127s]     trunk              5 [62.5%]            0           0                   0                    0 (0.0%)            5 (100.0%)
[05/07 15:24:05    127s]     leaf               3 [37.5%]            0           1 (33.3%)           0                    1 (33.3%)           2 (66.7%)
[05/07 15:24:05    127s]     ---------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    127s]     Total              8 [100.0%]           0           1 (12.5%)           0                    1 (12.5%)           7 (87.5%)
[05/07 15:24:05    127s]     ---------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    127s]     
[05/07 15:24:05    127s]     Upsized: 0, Downsized: 1, Sized but same area: 0, Unchanged: 7, Area change: -0.175um^2 (-1.558%)
[05/07 15:24:05    127s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/07 15:24:05    127s]     
[05/07 15:24:05    127s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/07 15:24:05    127s]       cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:24:05    127s]       cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
[05/07 15:24:05    127s]       cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
[05/07 15:24:05    127s]       sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:24:05    127s]       wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
[05/07 15:24:05    127s]       wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
[05/07 15:24:05    127s]       hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:24:05    127s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[05/07 15:24:05    127s]       Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
[05/07 15:24:05    127s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/07 15:24:05    127s]       Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:24:05    127s]       Leaf  : target=59.7ps count=22 avg=35.7ps sd=12.2ps min=16.9ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:24:05    127s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/07 15:24:05    127s]        Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:24:05    127s]        Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:24:05    127s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[05/07 15:24:05    127s]       skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:05    127s]       min path sink: alu_ctrl/kL_reg[5]/CLK
[05/07 15:24:05    127s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:24:05    127s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/07 15:24:05    127s]       skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
[05/07 15:24:05    127s]       skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:05    127s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:24:05    127s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:05    127s] UM:*                                      Fixing Skew by cell sizing
[05/07 15:24:05    127s]     Reconnecting optimized routes...
[05/07 15:24:05    127s]     Reset timing graph...
[05/07 15:24:05    127s] Ignoring AAE DB Resetting ...
[05/07 15:24:05    127s]     Reset timing graph done.
[05/07 15:24:05    127s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:05    127s] OPERPROF: Starting FgcCleanup at level 1, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1930.2M
[05/07 15:24:05    127s]     Leaving CCOpt scope - ClockRefiner...
[05/07 15:24:05    127s] Assigned high priority to 0 cells.
[05/07 15:24:05    127s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/07 15:24:05    127s]     Performing Single Pass Refine Place.
[05/07 15:24:05    127s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1930.2M
[05/07 15:24:05    127s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:05    127s] OPERPROF:     Starting FgcInit at level 3, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1930.2M
[05/07 15:24:05    127s] Info: 31 insts are soft-fixed.
[05/07 15:24:05    127s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:05    127s] OPERPROF:       Starting CMU at level 4, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.093, REAL:0.094, MEM:1930.2M
[05/07 15:24:05    127s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1930.2MB).
[05/07 15:24:05    127s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.124, REAL:0.124, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.124, REAL:0.124, MEM:1930.2M
[05/07 15:24:05    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.7
[05/07 15:24:05    127s] OPERPROF: Starting RefinePlace at level 1, MEM:1930.2M
[05/07 15:24:05    127s] *** Starting place_detail (0:02:08 mem=1930.2M) ***
[05/07 15:24:05    127s] Total net bbox length = 2.591e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:24:05    127s] Info: 31 insts are soft-fixed.
[05/07 15:24:05    127s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:05    127s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:24:05    127s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:24:05    127s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:05    127s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:1930.2M
[05/07 15:24:05    127s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1930.2M
[05/07 15:24:05    127s] Starting refinePlace ...
[05/07 15:24:05    127s]   Spread Effort: high, standalone mode, useDDP on.
[05/07 15:24:05    127s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1930.2MB) @(0:02:08 - 0:02:08).
[05/07 15:24:05    127s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:05    127s] wireLenOptFixPriorityInst 378 inst fixed
[05/07 15:24:05    127s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:05    127s] 
[05/07 15:24:05    127s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:24:05    128s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:05    128s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1930.2MB) @(0:02:08 - 0:02:08).
[05/07 15:24:05    128s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:05    128s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1930.2MB
[05/07 15:24:05    128s] Statistics of distance of Instance movement in refine placement:
[05/07 15:24:05    128s]   maximum (X+Y) =         0.00 um
[05/07 15:24:05    128s]   mean    (X+Y) =         0.00 um
[05/07 15:24:05    128s] Summary Report:
[05/07 15:24:05    128s] Instances move: 0 (out of 2254 movable)
[05/07 15:24:05    128s] Instances flipped: 0
[05/07 15:24:05    128s] Mean displacement: [05/07 15:24:05    128s] Total instances moved : 0
0.00 um
[05/07 15:24:05    128s] Max displacement: 0.00 um 
[05/07 15:24:05    128s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.209, REAL:0.210, MEM:1930.2M
[05/07 15:24:05    128s] Total net bbox length = 2.591e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:24:05    128s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1930.2MB
[05/07 15:24:05    128s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1930.2MB) @(0:02:08 - 0:02:08).
[05/07 15:24:05    128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.7
[05/07 15:24:05    128s] *** Finished place_detail (0:02:08 mem=1930.2M) ***
[05/07 15:24:05    128s] OPERPROF: Finished RefinePlace at level 1, CPU:0.230, REAL:0.231, MEM:1930.2M
[05/07 15:24:05    128s] OPERPROF: Starting FgcCleanup at level 1, MEM:1930.2M
[05/07 15:24:05    128s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1930.2M
[05/07 15:24:05    128s] Moved 0 and flipped 0 of 31 clock instances (excluding sinks) during refinement
[05/07 15:24:05    128s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/07 15:24:05    128s] Moved 0 and flipped 0 of 392 clock sinks during refinement.
[05/07 15:24:05    128s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/07 15:24:05    128s] Revert refine place priority changes on 0 cells.
[05/07 15:24:05    128s]     Moved 0, flipped 0 and cell swapped 0 of 423 clock instance(s) during refinement.
[05/07 15:24:05    128s]     The largest move was 0 microns for .
[05/07 15:24:05    128s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/07 15:24:05    128s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:05    128s] UM:*                                      Leaving CCOpt scope - ClockRefiner
[05/07 15:24:05    128s]     Set dirty flag on 9 insts, 18 nets
[05/07 15:24:05    128s]   PostConditioning done.
[05/07 15:24:05    128s] Net route status summary:
[05/07 15:24:05    128s]   Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=33, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:24:05    128s]   Non-clock:  4501 (unrouted=2123, trialRouted=2378, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2121, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:24:05    128s]   Update timing and DAG stats after post-conditioning...
[05/07 15:24:05    128s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:05    128s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:24:05    128s] End AAE Lib Interpolated Model. (MEM=1930.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:05    128s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:05    128s]   Clock DAG stats after post-conditioning:
[05/07 15:24:05    128s]     cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:24:05    128s]     cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
[05/07 15:24:05    128s]     cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
[05/07 15:24:05    128s]     sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:24:05    128s]     wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
[05/07 15:24:05    128s]     wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
[05/07 15:24:05    128s]     hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:24:05    128s]   Clock DAG net violations after post-conditioning:
[05/07 15:24:05    128s]     Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
[05/07 15:24:05    128s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/07 15:24:05    128s]     Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:24:05    128s]     Leaf  : target=59.7ps count=22 avg=35.7ps sd=12.2ps min=16.9ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:24:05    128s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/07 15:24:05    128s]      Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:24:05    128s]      Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:24:05    128s]   Primary reporting skew groups after post-conditioning:
[05/07 15:24:05    128s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:05    128s]       min path sink: alu_ctrl/kL_reg[5]/CLK
[05/07 15:24:05    128s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:24:05    128s]   Skew group summary after post-conditioning:
[05/07 15:24:05    128s]     skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
[05/07 15:24:05    128s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:05    128s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.1 real=0:00:01.1)
[05/07 15:24:05    128s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:05    128s] UM:*                                      CCOpt::Phase::PostConditioning
[05/07 15:24:05    128s]   Setting CTS place status to fixed for clock tree and sinks.
[05/07 15:24:05    128s] numClockCells = 34, numClockCellsFixed = 34, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/07 15:24:05    128s]   Post-balance tidy up or trial balance steps...
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Clock DAG stats at end of CTS:
[05/07 15:24:05    128s]   ==============================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   ------------------------------------------------------------
[05/07 15:24:05    128s]   Cell type                     Count    Area      Capacitance
[05/07 15:24:05    128s]   ------------------------------------------------------------
[05/07 15:24:05    128s]   Buffers                        30      10.906      62.519
[05/07 15:24:05    128s]   Inverters                       1       0.146       3.995
[05/07 15:24:05    128s]   Integrated Clock Gates          0       0.000       0.000
[05/07 15:24:05    128s]   Non-Integrated Clock Gates      0       0.000       0.000
[05/07 15:24:05    128s]   Clock Logic                     0       0.000       0.000
[05/07 15:24:05    128s]   All                            31      11.052      66.514
[05/07 15:24:05    128s]   ------------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Clock DAG wire lengths at end of CTS:
[05/07 15:24:05    128s]   =====================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   --------------------
[05/07 15:24:05    128s]   Type     Wire Length
[05/07 15:24:05    128s]   --------------------
[05/07 15:24:05    128s]   Top          0.000
[05/07 15:24:05    128s]   Trunk      826.725
[05/07 15:24:05    128s]   Leaf       883.629
[05/07 15:24:05    128s]   Total     1710.354
[05/07 15:24:05    128s]   --------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Clock DAG hp wire lengths at end of CTS:
[05/07 15:24:05    128s]   ========================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   -----------------------
[05/07 15:24:05    128s]   Type     hp Wire Length
[05/07 15:24:05    128s]   -----------------------
[05/07 15:24:05    128s]   Top            0.000
[05/07 15:24:05    128s]   Trunk        680.346
[05/07 15:24:05    128s]   Leaf         689.450
[05/07 15:24:05    128s]   Total       1369.796
[05/07 15:24:05    128s]   -----------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Clock DAG capacitances at end of CTS:
[05/07 15:24:05    128s]   =====================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   -------------------------------------
[05/07 15:24:05    128s]   Type     Gate       Wire      Total
[05/07 15:24:05    128s]   -------------------------------------
[05/07 15:24:05    128s]   Top        0.000     0.000      0.000
[05/07 15:24:05    128s]   Trunk     66.507     4.432     70.939
[05/07 15:24:05    128s]   Leaf     362.022     5.622    367.644
[05/07 15:24:05    128s]   Total    428.528    10.054    438.583
[05/07 15:24:05    128s]   -------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Clock DAG sink capacitances at end of CTS:
[05/07 15:24:05    128s]   ==========================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   -----------------------------------------------------------
[05/07 15:24:05    128s]   Count    Total      Average    Std. Dev.    Min      Max
[05/07 15:24:05    128s]   -----------------------------------------------------------
[05/07 15:24:05    128s]    392     362.024     0.924       2.339      0.461    13.063
[05/07 15:24:05    128s]   -----------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Clock DAG net violations at end of CTS:
[05/07 15:24:05    128s]   =======================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   ------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   Type                    Units    Count    Average    Std. Dev.    Sum    Top 10 violations
[05/07 15:24:05    128s]   ------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   Remaining Transition    ps         1        2.9         0.0       2.9    [2.9]
[05/07 15:24:05    128s]   ------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/07 15:24:05    128s]   ====================================================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                          Over Target
[05/07 15:24:05    128s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   Trunk        59.7      11       35.9        14.1       18.5    62.6    {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps}     {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:24:05    128s]   Leaf         59.7      22       35.7        12.2       16.9    55.7    {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}                                   -
[05/07 15:24:05    128s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Clock DAG library cell distribution at end of CTS:
[05/07 15:24:05    128s]   ==================================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   ---------------------------------------------------------
[05/07 15:24:05    128s]   Name                      Type        Inst     Inst Area 
[05/07 15:24:05    128s]                                         Count    (um^2)
[05/07 15:24:05    128s]   ---------------------------------------------------------
[05/07 15:24:05    128s]   BUFx24_ASAP7_75t_SL       buffer       19        8.311
[05/07 15:24:05    128s]   BUFx16f_ASAP7_75t_SRAM    buffer        4        1.283
[05/07 15:24:05    128s]   BUFx12f_ASAP7_75t_SRAM    buffer        3        0.787
[05/07 15:24:05    128s]   BUFx6f_ASAP7_75t_SRAM     buffer        3        0.437
[05/07 15:24:05    128s]   BUFx3_ASAP7_75t_SRAM      buffer        1        0.087
[05/07 15:24:05    128s]   INVx8_ASAP7_75t_SRAM      inverter      1        0.146
[05/07 15:24:05    128s]   ---------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Primary reporting skew groups summary at end of CTS:
[05/07 15:24:05    128s]   ====================================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   Half-corner                              Skew Group                 Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/07 15:24:05    128s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    120.7     145.4     24.7    21.6*            47.3            12.7            135.1         4.9      97.7% {123.3, 144.9}
[05/07 15:24:05    128s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Skew group summary at end of CTS:
[05/07 15:24:05    128s]   =================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   Half-corner                              Skew Group                 Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/07 15:24:05    128s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   PVT_0P63V_100C.setup_delay:setup.late    Dclk/my_constraint_mode     59.9      79.9     20.0       21.4          22.8            12.3             70.5         6.6      100% {59.9, 79.9}
[05/07 15:24:05    128s]   PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    120.7     145.4     24.7    21.6*            47.3            12.7            135.1         4.9      97.7% {123.3, 144.9}
[05/07 15:24:05    128s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Min/max skew group path pins for unmet skew targets:
[05/07 15:24:05    128s]   ====================================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   --------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   Half-corner                              Skew Group                 Min/Max    Delay    Pin
[05/07 15:24:05    128s]   --------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    Min        120.7    alu_ctrl/kL_reg[5]/CLK
[05/07 15:24:05    128s]   PVT_0P63V_100C.setup_delay:setup.late    Sclk/my_constraint_mode    Max        145.4    Co_mem_L/mem_0_3/CE
[05/07 15:24:05    128s]   --------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Found a total of 2 clock tree pins with a slew violation.
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Slew violation summary across all clock trees - Top 2 violating pins:
[05/07 15:24:05    128s]   =====================================================================
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Target and measured clock slews (in ps):
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   -------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   Half corner                            Violation  Slew    Slew      Dont   Ideal  Target         Pin
[05/07 15:24:05    128s]                                          amount     target  achieved  touch  net?   source         
[05/07 15:24:05    128s]                                                                       net?                         
[05/07 15:24:05    128s]   -------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   PVT_0P63V_100C.setup_delay:setup.late     2.9      59.7     62.6    N      N      auto computed  Co_mem_L/CTS_ccl_a_buf_00042/A
[05/07 15:24:05    128s]   PVT_0P63V_100C.setup_delay:setup.late     0.6      59.7     60.3    N      N      auto computed  Co_mem_L/CTS_ccl_a_buf_00039/A
[05/07 15:24:05    128s]   -------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Target sources:
[05/07 15:24:05    128s]   auto extracted - target was extracted from SDC.
[05/07 15:24:05    128s]   auto computed - target was computed when balancing trees.
[05/07 15:24:05    128s]   explicit - target is explicitly set via cts_target_max_transition_time property.
[05/07 15:24:05    128s]   pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time property.
[05/07 15:24:05    128s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Found 0 pins on nets marked dont_touch that have slew violations.
[05/07 15:24:05    128s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[05/07 15:24:05    128s]   Found 0 pins on nets marked ideal_network that have slew violations.
[05/07 15:24:05    128s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   
[05/07 15:24:05    128s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:05    128s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:05    128s] UM:*                                      Post-balance tidy up or trial balance steps
[05/07 15:24:05    128s] Synthesizing clock trees done.
[05/07 15:24:05    128s] Tidy Up And Update Timing...
[05/07 15:24:05    128s] External - Set all clocks to propagated mode...
[05/07 15:24:05    128s] Innovus updating I/O latencies
[05/07 15:24:05    128s] #################################################################################
[05/07 15:24:05    128s] # Design Stage: PreRoute
[05/07 15:24:05    128s] # Design Name: MSDAP
[05/07 15:24:05    128s] # Design Mode: 7nm
[05/07 15:24:05    128s] # Analysis Mode: MMMC OCV 
[05/07 15:24:05    128s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:05    128s] # Signoff Settings: SI Off 
[05/07 15:24:05    128s] #################################################################################
[05/07 15:24:05    128s] Calculate early delays in OCV mode...
[05/07 15:24:05    128s] Calculate late delays in OCV mode...
[05/07 15:24:05    128s] Calculate late delays in OCV mode...
[05/07 15:24:05    128s] Calculate early delays in OCV mode...
[05/07 15:24:05    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 1955.3M, InitMEM = 1955.3M)
[05/07 15:24:05    128s] Start delay calculation (fullDC) (1 T). (MEM=1955.29)
[05/07 15:24:06    128s] End AAE Lib Interpolated Model. (MEM=1979.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:06    128s] Total number of fetched objects 2484
[05/07 15:24:06    128s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:06    129s] Total number of fetched objects 2484
[05/07 15:24:06    129s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:06    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:06    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:06    129s] End delay calculation. (MEM=2065.83 CPU=0:00:00.2 REAL=0:00:00.0)
[05/07 15:24:06    129s] End delay calculation (fullDC). (MEM=2065.83 CPU=0:00:00.4 REAL=0:00:01.0)
[05/07 15:24:06    129s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2065.8M) ***
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 126.739
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -min -rise -126.739 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 126.739
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -min -rise -126.739 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 139.14
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -min -fall -139.14 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 139.14
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -min -fall -139.14 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 126.739
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -max -rise -126.739 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 126.739
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -max -rise -126.739 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 139.14
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -max -fall -139.14 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 139.14
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -max -fall -139.14 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 61.3725
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -min -rise -61.3725 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 61.3725
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -min -rise -61.3725 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 64.8921
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -min -fall -64.8921 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 64.8921
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -min -fall -64.8921 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 61.3725
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -max -rise -61.3725 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 61.3725
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -max -rise -61.3725 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 64.8921
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -max -fall -64.8921 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P63V_100C.setup_view, Ideal Latency: 0, Propagated Latency: 64.8921
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -max -fall -64.8921 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.1677
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -min -rise -84.1677 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.1677
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -min -rise -84.1677 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 88.0231
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -min -fall -88.0231 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 88.0231
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -min -fall -88.0231 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.1677
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -max -rise -84.1677 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 84.1677
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -max -rise -84.1677 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 88.0231
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -max -fall -88.0231 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Sclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 88.0231
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -max -fall -88.0231 [get_pins Sclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 40.9021
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -min -rise -40.9021 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 40.9021
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -min -rise -40.9021 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 42.2632
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -min -fall -42.2632 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 42.2632
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -min -fall -42.2632 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 40.9021
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -max -rise -40.9021 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 40.9021
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -max -rise -40.9021 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 42.2632
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -early -max -fall -42.2632 [get_pins Dclk]
[05/07 15:24:06    129s] 	Clock: Dclk, View: PVT_0P77V_0C.hold_view, Ideal Latency: 0, Propagated Latency: 42.2632
[05/07 15:24:06    129s] 	 Executing: set_clock_latency -source -late -max -fall -42.2632 [get_pins Dclk]
[05/07 15:24:06    129s] Setting all clocks to propagated mode.
[05/07 15:24:06    129s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/07 15:24:06    129s] Clock DAG stats after update timingGraph:
[05/07 15:24:06    129s]   cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:24:06    129s]   cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
[05/07 15:24:06    129s]   cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
[05/07 15:24:06    129s]   sink capacitance : count=392, total=362.024fF, avg=0.924fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:24:06    129s]   wire capacitance : top=0.000fF, trunk=4.432fF, leaf=5.622fF, total=10.054fF
[05/07 15:24:06    129s]   wire lengths     : top=0.000um, trunk=826.725um, leaf=883.629um, total=1710.354um
[05/07 15:24:06    129s]   hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.450um, total=1369.796um
[05/07 15:24:06    129s] Clock DAG net violations after update timingGraph:
[05/07 15:24:06    129s]   Remaining Transition : {count=1, worst=[2.9ps]} avg=2.9ps sd=0.0ps sum=2.9ps
[05/07 15:24:06    129s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/07 15:24:06    129s]   Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.5ps max=62.6ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {1 <= 62.7ps, 0 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:24:06    129s]   Leaf  : target=59.7ps count=22 avg=35.7ps sd=12.2ps min=16.9ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:24:06    129s] Clock DAG library cell distribution after update timingGraph {count}:
[05/07 15:24:06    129s]    Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:24:06    129s]    Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:24:06    129s] Primary reporting skew groups after update timingGraph:
[05/07 15:24:06    129s]   skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:06    129s]       min path sink: alu_ctrl/kL_reg[5]/CLK
[05/07 15:24:06    129s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:24:06    129s] Skew group summary after update timingGraph:
[05/07 15:24:06    129s]   skew_group Dclk/my_constraint_mode: insertion delay [min=59.9, max=79.9, avg=70.5, sd=6.6], skew [20.0 vs 21.4], 100% {59.9, 79.9} (wid=34.9 ws=22.8) (gid=59.5 gs=22.2)
[05/07 15:24:06    129s]   skew_group Sclk/my_constraint_mode: insertion delay [min=120.7, max=145.4, avg=135.1, sd=4.9], skew [24.7 vs 21.6*], 97.7% {123.3, 144.9} (wid=64.8 ws=47.3) (gid=120.3 gs=46.9)
[05/07 15:24:06    129s] Logging CTS constraint violations...
[05/07 15:24:06    129s]   Clock tree Sclk has 1 slew violation.
[05/07 15:24:06    129s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_buf_00105 (a lib_cell BUFx24_ASAP7_75t_SL) at (87.750,83.430), in power domain AO with half corner PVT_0P63V_100C.setup_delay:setup.late. The worst violation was at the pin Co_mem_L/CTS_ccl_a_buf_00042/A with a slew time target of 59.7ps. Achieved a slew time of 62.6ps.
[05/07 15:24:06    129s] 
[05/07 15:24:06    129s] Type 'man IMPCCOPT-1007' for more detail.
[05/07 15:24:06    129s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 21.6ps for skew group Sclk/my_constraint_mode in half corner PVT_0P63V_100C.setup_delay:setup.late. Achieved skew of 24.7ps.
[05/07 15:24:06    129s] Type 'man IMPCCOPT-1023' for more detail.
[05/07 15:24:06    129s] Logging CTS constraint violations done.
[05/07 15:24:06    129s] Tidy Up And Update Timing done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/07 15:24:06    129s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:06    129s] UM:*                                      Tidy Up And Update Timing
[05/07 15:24:06    129s] Runtime done. (took cpu=0:00:24.8 real=0:00:25.3)
[05/07 15:24:06    129s] Runtime Report Coverage % = 97.2
[05/07 15:24:06    129s] Runtime Summary
[05/07 15:24:06    129s] ===============
[05/07 15:24:06    129s] Clock Runtime:  (63%) Core CTS          15.53 (Init 5.50, Construction 3.97, Implementation 3.92, eGRPC 0.91, PostConditioning 0.77, Other 0.48)
[05/07 15:24:06    129s] Clock Runtime:  (26%) CTS services       6.41 (RefinePlace 1.35, EarlyGlobalClock 1.24, NanoRoute 3.58, ExtractRC 0.25, TimingAnalysis 0.00)
[05/07 15:24:06    129s] Clock Runtime:  (10%) Other CTS          2.64 (Init 0.63, CongRepair/EGR-DP 1.24, TimingUpdate 0.77, Other 0.00)
[05/07 15:24:06    129s] Clock Runtime: (100%) Total             24.58
[05/07 15:24:06    129s] 
[05/07 15:24:06    129s] 
[05/07 15:24:06    129s] Runtime Summary:
[05/07 15:24:06    129s] ================
[05/07 15:24:06    129s] 
[05/07 15:24:06    129s] -------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:06    129s] wall   % time  children  called  name
[05/07 15:24:06    129s] -------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:06    129s] 25.29  100.00   25.29      0       
[05/07 15:24:06    129s] 25.29  100.00   24.58      1     Runtime
[05/07 15:24:06    129s]  2.74   10.83    2.67      1     CCOpt::Phase::Initialization
[05/07 15:24:06    129s]  2.67   10.57    2.55      1       Check Prerequisites
[05/07 15:24:06    129s]  0.11    0.42    0.00      1         Leaving CCOpt scope - CheckPlace
[05/07 15:24:06    129s]  2.44    9.65    0.00      1         Validating CTS configuration
[05/07 15:24:06    129s]  0.00    0.00    0.00      1           Checking module port directions
[05/07 15:24:06    129s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[05/07 15:24:06    129s]  3.18   12.56    2.91      1     CCOpt::Phase::PreparingToBalance
[05/07 15:24:06    129s]  0.52    2.06    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/07 15:24:06    129s]  0.17    0.69    0.00      1       Legalization setup
[05/07 15:24:06    129s]  2.21    8.75    0.00      1       Validating CTS configuration
[05/07 15:24:06    129s]  0.00    0.00    0.00      1         Checking module port directions
[05/07 15:24:06    129s]  0.21    0.84    0.00      1     Preparing To Balance
[05/07 15:24:06    129s]  5.77   22.82    5.58      1     CCOpt::Phase::Construction
[05/07 15:24:06    129s]  3.37   13.31    3.24      1       Stage::Clustering
[05/07 15:24:06    129s]  1.72    6.81    1.51      1         Clustering
[05/07 15:24:06    129s]  0.07    0.27    0.00      1           Initialize for clustering
[05/07 15:24:06    129s]  0.72    2.84    0.03      1           Bottom-up phase
[05/07 15:24:06    129s]  0.03    0.11    0.00      1             Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/07 15:24:06    129s]  0.72    2.84    0.48      1           Legalizing clock trees
[05/07 15:24:06    129s]  0.45    1.80    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/07 15:24:06    129s]  0.03    0.10    0.00      1             Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/07 15:24:06    129s]  1.52    6.00    1.37      1         CongRepair After Initial Clustering
[05/07 15:24:06    129s]  1.26    5.00    0.96      1           Leaving CCOpt scope - Early Global Route
[05/07 15:24:06    129s]  0.32    1.25    0.00      1             Early Global Route - eGR->NR step
[05/07 15:24:06    129s]  0.64    2.54    0.00      1             Congestion Repair
[05/07 15:24:06    129s]  0.08    0.33    0.00      1           Leaving CCOpt scope - extractRC
[05/07 15:24:06    129s]  0.03    0.10    0.00      1           Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/07 15:24:06    129s]  0.15    0.59    0.02      1       Stage::DRV Fixing
[05/07 15:24:06    129s]  0.01    0.03    0.00      1         Fixing clock tree slew time and max cap violations
[05/07 15:24:06    129s]  0.01    0.04    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/07 15:24:06    129s]  2.06    8.16    1.75      1       Stage::Insertion Delay Reduction
[05/07 15:24:06    129s]  0.05    0.21    0.00      1         Removing unnecessary root buffering
[05/07 15:24:06    129s]  0.00    0.02    0.00      1         Removing unconstrained drivers
[05/07 15:24:06    129s]  0.02    0.09    0.00      1         Reducing insertion delay 1
[05/07 15:24:06    129s]  0.31    1.24    0.00      1         Removing longest path buffering
[05/07 15:24:06    129s]  1.36    5.37    0.00      1         Reducing insertion delay 2
[05/07 15:24:06    129s]  4.08   16.14    3.83      1     CCOpt::Phase::Implementation
[05/07 15:24:06    129s]  0.83    3.28    0.64      1       Stage::Reducing Power
[05/07 15:24:06    129s]  0.05    0.19    0.00      1         Improving clock tree routing
[05/07 15:24:06    129s]  0.25    1.00    0.00      1         Reducing clock tree power 1
[05/07 15:24:06    129s]  0.00    0.01    0.00      1           Legalizing clock trees
[05/07 15:24:06    129s]  0.34    1.34    0.00      1         Reducing clock tree power 2
[05/07 15:24:06    129s]  1.11    4.40    0.78      1       Stage::Balancing
[05/07 15:24:06    129s]  0.57    2.26    0.24      1         Approximately balancing fragments step
[05/07 15:24:06    129s]  0.03    0.12    0.00      1           Resolve constraints - Approximately balancing fragments
[05/07 15:24:06    129s]  0.01    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/07 15:24:06    129s]  0.01    0.02    0.00      1           Moving gates to improve sub-tree skew
[05/07 15:24:06    129s]  0.16    0.63    0.00      1           Approximately balancing fragments bottom up
[05/07 15:24:06    129s]  0.03    0.13    0.00      1           Approximately balancing fragments, wire and cell delays
[05/07 15:24:06    129s]  0.03    0.13    0.00      1         Improving fragments clock skew
[05/07 15:24:06    129s]  0.16    0.62    0.02      1         Approximately balancing step
[05/07 15:24:06    129s]  0.02    0.07    0.00      1           Resolve constraints - Approximately balancing
[05/07 15:24:06    129s]  0.01    0.03    0.00      1           Approximately balancing, wire and cell delays
[05/07 15:24:06    129s]  0.01    0.03    0.00      1         Fixing clock tree overload
[05/07 15:24:06    129s]  0.01    0.04    0.00      1         Approximately balancing paths
[05/07 15:24:06    129s]  1.62    6.43    1.31      1       Stage::Polishing
[05/07 15:24:06    129s]  0.04    0.14    0.03      1         Merging balancing drivers for power
[05/07 15:24:06    129s]  0.03    0.10    0.00      1           Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/07 15:24:06    129s]  0.11    0.45    0.00      1         Improving clock skew
[05/07 15:24:06    129s]  0.23    0.90    0.00      1         Reducing clock tree power 3
[05/07 15:24:06    129s]  0.00    0.01    0.00      1           Legalizing clock trees
[05/07 15:24:06    129s]  0.07    0.28    0.00      1         Improving insertion delay
[05/07 15:24:06    129s]  0.86    3.41    0.71      1         Wire Opt OverFix
[05/07 15:24:06    129s]  0.58    2.31    0.57      1           Wire Reduction extra effort
[05/07 15:24:06    129s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[05/07 15:24:06    129s]  0.06    0.23    0.00      1             Global shorten wires A0
[05/07 15:24:06    129s]  0.32    1.25    0.00      2             Move For Wirelength - core
[05/07 15:24:06    129s]  0.06    0.26    0.00      1             Global shorten wires A1
[05/07 15:24:06    129s]  0.13    0.52    0.00      1             Global shorten wires B
[05/07 15:24:06    129s]  0.00    0.00    0.00      1             Move For Wirelength - branch
[05/07 15:24:06    129s]  0.12    0.48    0.06      1           Optimizing orientation
[05/07 15:24:06    129s]  0.06    0.24    0.00      1             FlipOpt
[05/07 15:24:06    129s]  0.27    1.05    0.16      1       Stage::Updating netlist
[05/07 15:24:06    129s]  0.16    0.65    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/07 15:24:06    129s]  1.67    6.59    1.05      1     CCOpt::Phase::eGRPC
[05/07 15:24:06    129s]  0.40    1.59    0.32      1       Leaving CCOpt scope - Routing Tools
[05/07 15:24:06    129s]  0.32    1.25    0.00      1         Early Global Route - eGR->NR step
[05/07 15:24:06    129s]  0.08    0.33    0.00      1       Leaving CCOpt scope - extractRC
[05/07 15:24:06    129s]  0.02    0.07    0.02      1       Reset bufferability constraints
[05/07 15:24:06    129s]  0.02    0.07    0.00      1         Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/07 15:24:06    129s]  0.09    0.37    0.00      1       Moving buffers
[05/07 15:24:06    129s]  0.00    0.01    0.00      1         Violation analysis
[05/07 15:24:06    129s]  0.07    0.27    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[05/07 15:24:06    129s]  0.00    0.01    0.00      1         Artificially removing long paths
[05/07 15:24:06    129s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[05/07 15:24:06    129s]  0.01    0.04    0.00      1       Fixing DRVs
[05/07 15:24:06    129s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[05/07 15:24:06    129s]  0.01    0.04    0.00      1       Violation analysis
[05/07 15:24:06    129s]  0.36    1.43    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/07 15:24:06    129s]  5.00   19.77    4.84      1     CCOpt::Phase::Routing
[05/07 15:24:06    129s]  4.73   18.71    4.47      1       Leaving CCOpt scope - Routing Tools
[05/07 15:24:06    129s]  0.30    1.18    0.00      1         Early Global Route - eGR->NR step
[05/07 15:24:06    129s]  3.58   14.14    0.00      1         NanoRoute
[05/07 15:24:06    129s]  0.60    2.36    0.00      1         Route Remaining Unrouted Nets
[05/07 15:24:06    129s]  0.09    0.34    0.00      1       Leaving CCOpt scope - extractRC
[05/07 15:24:06    129s]  0.02    0.09    0.00      1       Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/07 15:24:06    129s]  1.13    4.48    0.63      1     CCOpt::Phase::PostConditioning
[05/07 15:24:06    129s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/07 15:24:06    129s]  0.02    0.08    0.00      1       Upsizing to fix DRVs
[05/07 15:24:06    129s]  0.02    0.09    0.00      1       Recomputing CTS skew targets
[05/07 15:24:06    129s]  0.03    0.11    0.00      1       Fixing DRVs
[05/07 15:24:06    129s]  0.05    0.18    0.00      1       Buffering to fix DRVs
[05/07 15:24:06    129s]  0.13    0.51    0.00      1       Fixing Skew by cell sizing
[05/07 15:24:06    129s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[05/07 15:24:06    129s]  0.37    1.45    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/07 15:24:06    129s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/07 15:24:06    129s]  0.02    0.07    0.00      1       Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late
[05/07 15:24:06    129s]  0.01    0.05    0.00      1     Post-balance tidy up or trial balance steps
[05/07 15:24:06    129s]  0.80    3.15    0.77      1     Tidy Up And Update Timing
[05/07 15:24:06    129s]  0.77    3.05    0.00      1       External - Set all clocks to propagated mode
[05/07 15:24:06    129s] -------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:06    129s] 
[05/07 15:24:06    129s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 15:24:06    129s] Synthesizing clock trees with CCOpt done.
[05/07 15:24:06    129s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:06    129s] UM:*                                      cts
[05/07 15:24:06    129s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/07 15:24:06    129s] Type 'man IMPSP-9025' for more detail.
[05/07 15:24:06    129s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1691.2M, totSessionCpu=0:02:09 **
[05/07 15:24:06    129s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/07 15:24:06    129s] Need call spDPlaceInit before registerPrioInstLoc.
[05/07 15:24:06    129s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/07 15:24:06    129s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/07 15:24:06    129s] Info: 1 threads available for lower-level modules during optimization.
[05/07 15:24:06    129s] GigaOpt running with 1 threads.
[05/07 15:24:06    129s] Enable maxLocalDensity for 7nm : 0.920
[05/07 15:24:06    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:1835.2M
[05/07 15:24:06    129s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:06    129s] OPERPROF:   Starting FgcInit at level 2, MEM:1835.2M
[05/07 15:24:06    129s] OPERPROF:   Finished FgcInit at level 2, CPU:0.004, REAL:0.002, MEM:1835.2M
[05/07 15:24:06    129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1835.2M
[05/07 15:24:06    129s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:06    129s] OPERPROF:     Starting CMU at level 3, MEM:1835.2M
[05/07 15:24:06    129s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:1835.2M
[05/07 15:24:06    129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.096, REAL:0.095, MEM:1835.2M
[05/07 15:24:06    129s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1835.2MB).
[05/07 15:24:06    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.136, REAL:0.126, MEM:1835.2M
[05/07 15:24:06    129s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/07 15:24:06    129s] 	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:24:06    129s] 	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:24:06    129s] 	...
[05/07 15:24:06    129s] 	Reporting only the 20 first cells found...
[05/07 15:24:06    129s] .
[05/07 15:24:06    129s] OPERPROF: Starting FgcCleanup at level 1, MEM:1835.2M
[05/07 15:24:06    129s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1835.2M
[05/07 15:24:06    129s] 
[05/07 15:24:06    129s] Creating Lib Analyzer ...
[05/07 15:24:07    129s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/07 15:24:07    129s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/07 15:24:07    129s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:24:07    129s] 
[05/07 15:24:08    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=1841.2M
[05/07 15:24:08    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:11 mem=1841.2M
[05/07 15:24:08    131s] Creating Lib Analyzer, finished. 
[05/07 15:24:08    131s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/07 15:24:08    131s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/07 15:24:08    131s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/07 15:24:08    131s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 160
[05/07 15:24:08    131s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:24:08    131s] Effort level <high> specified for reg2reg path_group
[05/07 15:24:08    131s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1705.8M, totSessionCpu=0:02:12 **
[05/07 15:24:08    131s] *** opt_design -post_cts ***
[05/07 15:24:08    131s] DRC Margin: user margin 0.0; extra margin 0.2
[05/07 15:24:08    131s] Hold Target Slack: user slack 0
[05/07 15:24:08    131s] Setup Target Slack: user slack 0; extra slack 0.0
[05/07 15:24:08    131s] set_db opt_useful_skew_eco_route false
[05/07 15:24:08    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1841.2M
[05/07 15:24:09    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.083, REAL:0.083, MEM:1841.2M
[05/07 15:24:09    131s] Deleting Cell Server ...
[05/07 15:24:09    131s] Deleting Lib Analyzer.
[05/07 15:24:09    131s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:24:09    131s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:24:09    131s] Summary for sequential cells identification: 
[05/07 15:24:09    131s]   Identified SBFF number: 68
[05/07 15:24:09    131s]   Identified MBFF number: 0
[05/07 15:24:09    131s]   Identified SB Latch number: 0
[05/07 15:24:09    131s]   Identified MB Latch number: 0
[05/07 15:24:09    131s]   Not identified SBFF number: 0
[05/07 15:24:09    131s]   Not identified MBFF number: 0
[05/07 15:24:09    131s]   Not identified SB Latch number: 0
[05/07 15:24:09    131s]   Not identified MB Latch number: 0
[05/07 15:24:09    131s]   Number of sequential cells which are not FFs: 64
[05/07 15:24:09    131s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:24:09    131s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:24:09    131s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:24:09    131s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:24:09    131s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:24:09    131s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:24:09    131s]  Setting StdDelay to 2.60
[05/07 15:24:09    131s] Creating Cell Server, finished. 
[05/07 15:24:09    131s] 
[05/07 15:24:09    131s] Deleting Cell Server ...
[05/07 15:24:09    131s] All LLGs are deleted
[05/07 15:24:09    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1841.2M
[05/07 15:24:09    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1829.4M
[05/07 15:24:09    131s] Start to check current routing status for nets...
[05/07 15:24:09    131s] All nets are already routed correctly.
[05/07 15:24:09    131s] End to check current routing status for nets (mem=1829.4M)
[05/07 15:24:09    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1829.4M
[05/07 15:24:09    131s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1829.4M
[05/07 15:24:09    132s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1841.2M
[05/07 15:24:09    132s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.008, REAL:0.008, MEM:1841.2M
[05/07 15:24:09    132s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.095, REAL:0.095, MEM:1841.2M
[05/07 15:24:09    132s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.112, REAL:0.112, MEM:1841.2M
[05/07 15:24:09    132s] Starting delay calculation for Setup views
[05/07 15:24:09    132s] #################################################################################
[05/07 15:24:09    132s] # Design Stage: PreRoute
[05/07 15:24:09    132s] # Design Name: MSDAP
[05/07 15:24:09    132s] # Design Mode: 7nm
[05/07 15:24:09    132s] # Analysis Mode: MMMC OCV 
[05/07 15:24:09    132s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:09    132s] # Signoff Settings: SI Off 
[05/07 15:24:09    132s] #################################################################################
[05/07 15:24:09    132s] Calculate early delays in OCV mode...
[05/07 15:24:09    132s] Calculate late delays in OCV mode...
[05/07 15:24:09    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 1839.2M, InitMEM = 1839.2M)
[05/07 15:24:09    132s] Start delay calculation (fullDC) (1 T). (MEM=1839.18)
[05/07 15:24:09    132s] End AAE Lib Interpolated Model. (MEM=1863.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:10    132s] Total number of fetched objects 2484
[05/07 15:24:10    132s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:10    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:10    132s] End delay calculation. (MEM=1943.29 CPU=0:00:00.4 REAL=0:00:01.0)
[05/07 15:24:10    132s] End delay calculation (fullDC). (MEM=1943.29 CPU=0:00:00.6 REAL=0:00:01.0)
[05/07 15:24:10    132s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1943.3M) ***
[05/07 15:24:10    132s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:13 mem=1943.3M)
[05/07 15:24:10    132s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[05/07 15:24:10    132s] 
[05/07 15:24:10    132s] ------------------------------------------------------------
[05/07 15:24:10    132s]              Initial Summary                             
[05/07 15:24:10    132s] ------------------------------------------------------------
[05/07 15:24:10    132s] 
[05/07 15:24:10    132s] Setup views included:
[05/07 15:24:10    132s]  PVT_0P63V_100C.setup_view 
[05/07 15:24:10    132s] 
[05/07 15:24:10    132s] +--------------------+---------+---------+---------+
[05/07 15:24:10    132s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:24:10    132s] +--------------------+---------+---------+---------+
[05/07 15:24:10    132s] |           WNS (ns):| 15.483  | 15.483  | 32.916  |
[05/07 15:24:10    132s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:24:10    132s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:24:10    132s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:24:10    132s] +--------------------+---------+---------+---------+
[05/07 15:24:10    132s] 
[05/07 15:24:10    132s] +----------------+-------------------------------+------------------+
[05/07 15:24:10    132s] |                |              Real             |       Total      |
[05/07 15:24:10    132s] |    DRVs        +------------------+------------+------------------|
[05/07 15:24:10    132s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:24:10    132s] +----------------+------------------+------------+------------------+
[05/07 15:24:10    132s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:24:10    132s] |   max_tran     |      7 (14)      |   -0.053   |      7 (14)      |
[05/07 15:24:10    132s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:24:10    132s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:24:10    132s] +----------------+------------------+------------+------------------+
[05/07 15:24:10    132s] 
[05/07 15:24:10    132s] Density: 1.295%
[05/07 15:24:10    132s] ------------------------------------------------------------
[05/07 15:24:10    132s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1737.1M, totSessionCpu=0:02:13 **
[05/07 15:24:10    132s] ** INFO : this run is activating low effort ccoptDesign flow
[05/07 15:24:10    132s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:24:10    132s] ### Creating PhyDesignMc. totSessionCpu=0:02:13 mem=1890.3M
[05/07 15:24:10    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:1890.3M
[05/07 15:24:10    132s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:10    132s] OPERPROF:   Starting FgcInit at level 2, MEM:1890.3M
[05/07 15:24:10    132s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1890.3M
[05/07 15:24:10    132s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1890.3M
[05/07 15:24:10    132s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:10    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.086, REAL:0.086, MEM:1890.3M
[05/07 15:24:10    133s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1890.3MB).
[05/07 15:24:10    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.117, REAL:0.118, MEM:1890.3M
[05/07 15:24:10    133s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=1890.3M
[05/07 15:24:10    133s] OPERPROF: Starting FgcCleanup at level 1, MEM:1890.3M
[05/07 15:24:10    133s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1890.3M
[05/07 15:24:10    133s] #optDebug: fT-E <X 2 0 0 1>
[05/07 15:24:10    133s] #optDebug: fT-E <X 2 0 0 1>
[05/07 15:24:10    133s] *** Starting optimizing excluded clock nets MEM= 1890.3M) ***
[05/07 15:24:10    133s] *info: No excluded clock nets to be optimized.
[05/07 15:24:10    133s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1890.3M) ***
[05/07 15:24:10    133s] *** Starting optimizing excluded clock nets MEM= 1890.3M) ***
[05/07 15:24:10    133s] *info: No excluded clock nets to be optimized.
[05/07 15:24:10    133s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1890.3M) ***
[05/07 15:24:10    133s] Info: Done creating the CCOpt slew target map.
[05/07 15:24:10    133s] Begin: GigaOpt high fanout net optimization
[05/07 15:24:10    133s] GigaOpt HFN: use maxLocalDensity 1.2
[05/07 15:24:10    133s] GigaOpt HFN: use maxLocalDensity 1.2
[05/07 15:24:10    133s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 15:24:10    133s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/07 15:24:10    133s] Info: 33 nets with fixed/cover wires excluded.
[05/07 15:24:10    133s] Info: 33 clock nets excluded from IPO operation.
[05/07 15:24:10    133s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:13.1/0:02:32.7 (0.9), mem = 1890.3M
[05/07 15:24:10    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.6
[05/07 15:24:10    133s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:24:10    133s] ### Creating PhyDesignMc. totSessionCpu=0:02:13 mem=1898.3M
[05/07 15:24:10    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:1898.3M
[05/07 15:24:10    133s] #spOpts: N=7 autoPA alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:10    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1898.3M
[05/07 15:24:10    133s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:10    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.084, REAL:0.084, MEM:1898.3M
[05/07 15:24:10    133s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1898.3MB).
[05/07 15:24:10    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.115, REAL:0.116, MEM:1898.3M
[05/07 15:24:10    133s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=1898.3M
[05/07 15:24:10    133s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=2010.8M
[05/07 15:24:11    134s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=2010.8M
[05/07 15:24:11    134s] 
[05/07 15:24:11    134s] Creating Lib Analyzer ...
[05/07 15:24:11    134s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:24:11    134s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:24:11    134s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:24:11    134s] 
[05/07 15:24:12    135s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:15 mem=2010.8M
[05/07 15:24:12    135s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:15 mem=2010.8M
[05/07 15:24:12    135s] Creating Lib Analyzer, finished. 
[05/07 15:24:12    135s] 
[05/07 15:24:12    135s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/07 15:24:12    135s] ### Creating LA Mngr. totSessionCpu=0:02:15 mem=2010.8M
[05/07 15:24:12    135s] ### Creating LA Mngr, finished. totSessionCpu=0:02:15 mem=2010.8M
[05/07 15:24:14    136s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:24:14    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.6
[05/07 15:24:14    137s] *** DrvOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:02:17.0/0:02:36.6 (0.9), mem = 2010.8M
[05/07 15:24:14    137s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/07 15:24:14    137s] GigaOpt HFN: restore maxLocalDensity to 0.92
[05/07 15:24:14    137s] End: GigaOpt high fanout net optimization
[05/07 15:24:14    137s] Deleting Lib Analyzer.
[05/07 15:24:14    137s] Begin: GigaOpt DRV Optimization
[05/07 15:24:14    137s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/07 15:24:14    137s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[05/07 15:24:14    137s] Info: 33 nets with fixed/cover wires excluded.
[05/07 15:24:14    137s] Info: 33 clock nets excluded from IPO operation.
[05/07 15:24:14    137s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:17.1/0:02:36.7 (0.9), mem = 2010.8M
[05/07 15:24:14    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.7
[05/07 15:24:14    137s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:24:14    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:17 mem=2010.8M
[05/07 15:24:14    137s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/07 15:24:14    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:2010.8M
[05/07 15:24:14    137s] #spOpts: N=7 autoPA alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:14    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2010.8M
[05/07 15:24:14    137s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:14    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.093, MEM:2010.8M
[05/07 15:24:14    137s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2010.8MB).
[05/07 15:24:14    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:2010.8M
[05/07 15:24:14    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=2010.8M
[05/07 15:24:14    137s] 
[05/07 15:24:14    137s] Creating Lib Analyzer ...
[05/07 15:24:14    137s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:24:14    137s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:24:14    137s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:24:14    137s] 
[05/07 15:24:15    138s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:18 mem=2010.8M
[05/07 15:24:15    138s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:18 mem=2010.8M
[05/07 15:24:15    138s] Creating Lib Analyzer, finished. 
[05/07 15:24:15    138s] 
[05/07 15:24:15    138s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/07 15:24:15    138s] ### Creating LA Mngr. totSessionCpu=0:02:18 mem=2010.8M
[05/07 15:24:15    138s] ### Creating LA Mngr, finished. totSessionCpu=0:02:18 mem=2010.8M
[05/07 15:24:17    139s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2029.9M
[05/07 15:24:17    139s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2029.9M
[05/07 15:24:17    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:24:17    139s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 15:24:17    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:24:17    139s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 15:24:17    139s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:24:17    139s] Info: violation cost 14.873438 (cap = 0.000000, tran = 14.873438, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:24:17    139s] |    38|   124|    -0.12|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|   1.30|          |         |
[05/07 15:24:17    140s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:24:17    140s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       8|       0|       7|   1.30| 0:00:00.0|  2048.9M|
[05/07 15:24:17    140s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:24:17    140s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|   1.30| 0:00:00.0|  2048.9M|
[05/07 15:24:17    140s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:24:17    140s] **** Begin NDR-Layer Usage Statistics ****
[05/07 15:24:17    140s] Layer 3 has 33 constrained nets 
[05/07 15:24:17    140s] Layer 4 has 31 constrained nets 
[05/07 15:24:17    140s] **** End NDR-Layer Usage Statistics ****
[05/07 15:24:17    140s] 
[05/07 15:24:17    140s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2048.9M) ***
[05/07 15:24:17    140s] 
[05/07 15:24:17    140s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.095, REAL:0.095, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.125, REAL:0.126, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.125, REAL:0.126, MEM:2064.9M
[05/07 15:24:17    140s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.8
[05/07 15:24:17    140s] OPERPROF: Starting RefinePlace at level 1, MEM:2064.9M
[05/07 15:24:17    140s] *** Starting place_detail (0:02:20 mem=2064.9M) ***
[05/07 15:24:17    140s] Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:24:17    140s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:24:17    140s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:24:17    140s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:17    140s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2064.9M
[05/07 15:24:17    140s] Starting refinePlace ...
[05/07 15:24:17    140s]   Spread Effort: high, standalone mode, useDDP on.
[05/07 15:24:17    140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2064.9MB) @(0:02:20 - 0:02:20).
[05/07 15:24:17    140s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:17    140s] wireLenOptFixPriorityInst 378 inst fixed
[05/07 15:24:17    140s] Starting RTC Spread...
[05/07 15:24:17    140s] move report: RTC Spread moves 1 insts, mean move: 0.05 um, max move: 0.05 um
[05/07 15:24:17    140s] [CPU] RTC Spread cpu time =0:00:00.1, real time = 0:00:00.0. [MEM] = 0.0M.
[05/07 15:24:17    140s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/07 15:24:17    140s] Move report: Total RTC Spread moves 1 insts, mean move: 0.05 um, max move: 0.05 um
[05/07 15:24:17    140s] 	Max move on inst (PISOL/g3555__7410): (42.01, 47.79) --> (42.07, 47.79)
[05/07 15:24:17    140s] 
[05/07 15:24:17    140s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:24:17    140s] Move report: legalization moves 7 insts, mean move: 0.22 um, max move: 0.27 um
[05/07 15:24:17    140s] 	Max move on inst (pipo/FE_OFC100_dataL_4): (111.51, 5.13) --> (111.24, 5.13)
[05/07 15:24:17    140s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2064.9MB) @(0:02:20 - 0:02:21).
[05/07 15:24:17    140s] Move report: Detail placement moves 8 insts, mean move: 0.20 um, max move: 0.27 um
[05/07 15:24:17    140s] 	Max move on inst (pipo/FE_OFC100_dataL_4): (111.51, 5.13) --> (111.24, 5.13)
[05/07 15:24:17    140s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2064.9MB
[05/07 15:24:17    140s] Statistics of distance of Instance movement in refine placement:
[05/07 15:24:17    140s]   maximum (X+Y) =         0.27 um
[05/07 15:24:17    140s]   inst (pipo/FE_OFC100_dataL_4) with max move: (111.51, 5.13) -> (111.24, 5.13)
[05/07 15:24:17    140s]   mean    (X+Y) =         0.20 um
[05/07 15:24:17    140s] Total instances flipped for legalization: 6
[05/07 15:24:17    140s] Summary Report:
[05/07 15:24:17    140s] Instances move: 8 (out of 2231 movable)
[05/07 15:24:17    140s] Instances flipped: 6
[05/07 15:24:17    140s] Mean displacement: 0.20 um
[05/07 15:24:17    140s] Max displacement: 0.27 um (Instance: pipo/FE_OFC100_dataL_4) (111.51, 5.13) -> (111.24, 5.13)
[05/07 15:24:17    140s] Total instances moved : 8
[05/07 15:24:17    140s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
[05/07 15:24:17    140s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.135, REAL:0.143, MEM:2064.9M
[05/07 15:24:17    140s] Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:24:17    140s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2064.9MB
[05/07 15:24:17    140s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2064.9MB) @(0:02:20 - 0:02:21).
[05/07 15:24:17    140s] *** Finished place_detail (0:02:21 mem=2064.9M) ***
[05/07 15:24:17    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.8
[05/07 15:24:17    140s] OPERPROF: Finished RefinePlace at level 1, CPU:0.154, REAL:0.161, MEM:2064.9M
[05/07 15:24:17    140s] *** maximum move = 0.27 um ***
[05/07 15:24:17    140s] *** Finished re-routing un-routed nets (2064.9M) ***
[05/07 15:24:17    140s] OPERPROF: Starting DPlace-Init at level 1, MEM:2064.9M
[05/07 15:24:17    140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2064.9M
[05/07 15:24:18    140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.084, REAL:0.084, MEM:2064.9M
[05/07 15:24:18    140s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2064.9M
[05/07 15:24:18    140s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2064.9M
[05/07 15:24:18    140s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.114, MEM:2064.9M
[05/07 15:24:18    140s] 
[05/07 15:24:18    140s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2064.9M) ***
[05/07 15:24:18    140s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.7
[05/07 15:24:18    140s] *** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:03.7 (1.0), totSession cpu/real = 0:02:20.7/0:02:40.3 (0.9), mem = 2029.9M
[05/07 15:24:18    140s] End: GigaOpt DRV Optimization
[05/07 15:24:18    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1953.9M
[05/07 15:24:18    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.085, REAL:0.085, MEM:1953.9M
[05/07 15:24:18    140s] 
[05/07 15:24:18    140s] ------------------------------------------------------------
[05/07 15:24:18    140s]      Summary (cpu=0.06min real=0.07min mem=1953.9M)                             
[05/07 15:24:18    140s] ------------------------------------------------------------
[05/07 15:24:18    140s] 
[05/07 15:24:18    140s] Setup views included:
[05/07 15:24:18    140s]  PVT_0P63V_100C.setup_view 
[05/07 15:24:18    140s] 
[05/07 15:24:18    140s] +--------------------+---------+---------+---------+
[05/07 15:24:18    140s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:24:18    140s] +--------------------+---------+---------+---------+
[05/07 15:24:18    140s] |           WNS (ns):| 15.483  | 15.483  | 32.918  |
[05/07 15:24:18    140s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:24:18    140s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:24:18    140s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:24:18    140s] +--------------------+---------+---------+---------+
[05/07 15:24:18    140s] 
[05/07 15:24:18    140s] +----------------+-------------------------------+------------------+
[05/07 15:24:18    140s] |                |              Real             |       Total      |
[05/07 15:24:18    140s] |    DRVs        +------------------+------------+------------------|
[05/07 15:24:18    140s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:24:18    140s] +----------------+------------------+------------+------------------+
[05/07 15:24:18    140s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:24:18    140s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:24:18    140s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:24:18    140s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:24:18    140s] +----------------+------------------+------------+------------------+
[05/07 15:24:18    140s] 
[05/07 15:24:18    140s] Density: 1.298%
[05/07 15:24:18    140s] Routing Overflow: 0.00% H and 0.00% V
[05/07 15:24:18    140s] ------------------------------------------------------------
[05/07 15:24:18    140s] **opt_design ... cpu = 0:00:12, real = 0:00:12, mem = 1834.1M, totSessionCpu=0:02:21 **
[05/07 15:24:18    140s] *** Timing Is met
[05/07 15:24:18    140s] *** Check timing (0:00:00.0)
[05/07 15:24:18    141s] Deleting Lib Analyzer.
[05/07 15:24:18    141s] **INFO: Flow update: Design timing is met.
[05/07 15:24:18    141s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:24:18    141s] **INFO: Flow update: Design timing is met.
[05/07 15:24:18    141s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/07 15:24:18    141s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/07 15:24:18    141s] Info: 33 nets with fixed/cover wires excluded.
[05/07 15:24:18    141s] Info: 33 clock nets excluded from IPO operation.
[05/07 15:24:18    141s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=1949.9M
[05/07 15:24:18    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=1949.9M
[05/07 15:24:18    141s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:24:18    141s] ### Creating PhyDesignMc. totSessionCpu=0:02:21 mem=1968.9M
[05/07 15:24:18    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:1968.9M
[05/07 15:24:18    141s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:18    141s] OPERPROF:   Starting FgcInit at level 2, MEM:1968.9M
[05/07 15:24:18    141s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1968.9M
[05/07 15:24:18    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1968.9M
[05/07 15:24:18    141s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:18    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.087, REAL:0.088, MEM:1968.9M
[05/07 15:24:18    141s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1968.9MB).
[05/07 15:24:18    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.130, MEM:1968.9M
[05/07 15:24:18    141s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=1968.9M
[05/07 15:24:18    141s] 
[05/07 15:24:18    141s] Creating Lib Analyzer ...
[05/07 15:24:18    141s] Begin: Area Reclaim Optimization
[05/07 15:24:18    141s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:24:18    141s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:24:18    141s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:24:18    141s] 
[05/07 15:24:19    142s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:22 mem=1989.0M
[05/07 15:24:19    142s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:22 mem=1989.0M
[05/07 15:24:19    142s] Creating Lib Analyzer, finished. 
[05/07 15:24:19    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.8
[05/07 15:24:19    142s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:22.1/0:02:41.7 (0.9), mem = 1989.0M
[05/07 15:24:19    142s] 
[05/07 15:24:19    142s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/07 15:24:19    142s] ### Creating LA Mngr. totSessionCpu=0:02:22 mem=1989.0M
[05/07 15:24:19    142s] ### Creating LA Mngr, finished. totSessionCpu=0:02:22 mem=1989.0M
[05/07 15:24:19    142s] Usable buffer cells for single buffer setup transform:
[05/07 15:24:19    142s] HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL 
[05/07 15:24:19    142s] Number of usable buffer cells above: 19
[05/07 15:24:20    142s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1989.0M
[05/07 15:24:20    142s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1989.0M
[05/07 15:24:20    142s] Reclaim Optimization WNS Slack 0.005  TNS Slack 0.000 Density 1.30
[05/07 15:24:20    142s] +----------+---------+--------+--------+------------+--------+
[05/07 15:24:20    142s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/07 15:24:20    142s] +----------+---------+--------+--------+------------+--------+
[05/07 15:24:20    142s] |     1.30%|        -|   0.005|   0.000|   0:00:00.0| 1989.0M|
[05/07 15:24:20    143s] |     1.30%|        2|   0.005|   0.000|   0:00:00.0| 2028.6M|
[05/07 15:24:20    143s] #optDebug: <stH: 0.2700 MiSeL: 6.8060>
[05/07 15:24:20    143s] |     1.30%|       21|   0.005|   0.000|   0:00:00.0| 2028.6M|
[05/07 15:24:20    143s] |     1.30%|        2|   0.005|   0.000|   0:00:00.0| 2028.6M|
[05/07 15:24:20    143s] |     1.30%|        8|   0.005|   0.000|   0:00:00.0| 2028.6M|
[05/07 15:24:20    143s] #optDebug: <stH: 0.2700 MiSeL: 6.8060>
[05/07 15:24:20    143s] |     1.30%|        0|   0.005|   0.000|   0:00:00.0| 2028.6M|
[05/07 15:24:20    143s] |     1.30%|        0|   0.005|   0.000|   0:00:00.0| 2028.6M|
[05/07 15:24:20    143s] +----------+---------+--------+--------+------------+--------+
[05/07 15:24:20    143s] Reclaim Optimization End WNS Slack 0.005  TNS Slack 0.000 Density 1.30
[05/07 15:24:20    143s] 
[05/07 15:24:20    143s] ** Summary: Restruct = 2 Buffer Deletion = 2 Declone = 0 Resize = 8 **
[05/07 15:24:20    143s] --------------------------------------------------------------
[05/07 15:24:20    143s] |                                   | Total     | Sequential |
[05/07 15:24:20    143s] --------------------------------------------------------------
[05/07 15:24:20    143s] | Num insts resized                 |       8  |       0    |
[05/07 15:24:20    143s] | Num insts undone                  |       0  |       0    |
[05/07 15:24:20    143s] | Num insts Downsized               |       8  |       0    |
[05/07 15:24:20    143s] | Num insts Samesized               |       0  |       0    |
[05/07 15:24:20    143s] | Num insts Upsized                 |       0  |       0    |
[05/07 15:24:20    143s] | Num multiple commits+uncommits    |       0  |       -    |
[05/07 15:24:20    143s] --------------------------------------------------------------
[05/07 15:24:20    143s] **** Begin NDR-Layer Usage Statistics ****
[05/07 15:24:20    143s] Layer 3 has 33 constrained nets 
[05/07 15:24:20    143s] Layer 4 has 10 constrained nets 
[05/07 15:24:20    143s] **** End NDR-Layer Usage Statistics ****
[05/07 15:24:20    143s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[05/07 15:24:20    143s] OPERPROF: Starting FgcCleanup at level 1, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:     Starting FgcInit at level 3, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.088, REAL:0.088, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.120, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.120, MEM:2028.6M
[05/07 15:24:20    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.9
[05/07 15:24:20    143s] OPERPROF: Starting RefinePlace at level 1, MEM:2028.6M
[05/07 15:24:20    143s] *** Starting place_detail (0:02:23 mem=2028.6M) ***
[05/07 15:24:20    143s] Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:24:20    143s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:24:20    143s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:24:20    143s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:20    143s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2028.6M
[05/07 15:24:20    143s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2028.6M
[05/07 15:24:20    143s] Starting refinePlace ...
[05/07 15:24:20    143s] 
[05/07 15:24:20    143s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:24:21    143s] Move report: legalization moves 6 insts, mean move: 0.32 um, max move: 0.97 um
[05/07 15:24:21    143s] 	Max move on inst (alu_ctrl/g9242__1881): (192.46, 69.39) --> (192.62, 68.58)
[05/07 15:24:21    143s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2031.7MB) @(0:02:24 - 0:02:24).
[05/07 15:24:21    143s] Move report: Detail placement moves 6 insts, mean move: 0.32 um, max move: 0.97 um
[05/07 15:24:21    143s] 	Max move on inst (alu_ctrl/g9242__1881): (192.46, 69.39) --> (192.62, 68.58)
[05/07 15:24:21    143s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2031.7MB
[05/07 15:24:21    143s] Statistics of distance of Instance movement in refine placement:
[05/07 15:24:21    143s]   maximum (X+Y) =         0.97 um
[05/07 15:24:21    143s]   inst (alu_ctrl/g9242__1881) with max move: (192.456, 69.39) -> (192.618, 68.58)
[05/07 15:24:21    143s]   mean    (X+Y) =         0.32 um
[05/07 15:24:21    143s] Summary Report:
[05/07 15:24:21    143s] Instances move: 6 (out of 2229 movable)
[05/07 15:24:21    143s] Instances flipped: 0
[05/07 15:24:21    143s] Mean displacement: 0.32 um
[05/07 15:24:21    143s] Max displacement: 0.97 um (Instance: alu_ctrl/g9242__1881) (192.456, 69.39) -> (192.618, 68.58)
[05/07 15:24:21    143s] Total instances moved : 6
[05/07 15:24:21    143s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
[05/07 15:24:21    143s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.168, REAL:0.169, MEM:2031.7M
[05/07 15:24:21    143s] Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:24:21    143s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2031.7MB
[05/07 15:24:21    143s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2031.7MB) @(0:02:23 - 0:02:24).
[05/07 15:24:21    143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.9
[05/07 15:24:21    143s] *** Finished place_detail (0:02:24 mem=2031.7M) ***
[05/07 15:24:21    143s] OPERPROF: Finished RefinePlace at level 1, CPU:0.186, REAL:0.187, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF: Starting FgcCleanup at level 1, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2031.7M
[05/07 15:24:21    143s] *** maximum move = 0.97 um ***
[05/07 15:24:21    143s] *** Finished re-routing un-routed nets (2031.7M) ***
[05/07 15:24:21    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF:   Starting FgcInit at level 2, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.082, REAL:0.082, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2031.7M
[05/07 15:24:21    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.114, MEM:2031.7M
[05/07 15:24:21    143s] 
[05/07 15:24:21    143s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2031.7M) ***
[05/07 15:24:21    143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.8
[05/07 15:24:21    143s] *** AreaOpt [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:23.9/0:02:43.5 (0.9), mem = 2031.7M
[05/07 15:24:21    143s] OPERPROF: Starting FgcCleanup at level 1, MEM:1996.6M
[05/07 15:24:21    143s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1996.6M
[05/07 15:24:21    143s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1955.60M, totSessionCpu=0:02:24).
[05/07 15:24:21    143s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/07 15:24:21    143s] User Input Parameters:
[05/07 15:24:21    143s] - Congestion Driven    : On
[05/07 15:24:21    143s] - Timing Driven        : Off
[05/07 15:24:21    143s] 
[05/07 15:24:21    143s] Starting congRepair ...
[05/07 15:24:21    143s] - Area-Violation Based : On
[05/07 15:24:21    143s] - Start Rollback Level : -5
[05/07 15:24:21    143s] - Legalized            : On
[05/07 15:24:21    143s] - Window Based         : Off
[05/07 15:24:21    143s] - eDen incr mode       : Off
[05/07 15:24:21    143s] 
[05/07 15:24:21    143s] Collecting buffer chain nets ...
[05/07 15:24:21    143s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1955.6M
[05/07 15:24:21    143s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1955.6M
[05/07 15:24:21    143s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1955.6M
[05/07 15:24:21    143s] Starting Early Global Route congestion estimation: mem = 1955.6M
[05/07 15:24:21    143s] (I)       Started Loading and Dumping File ( Curr Mem: 1955.60 MB )
[05/07 15:24:21    143s] (I)       Reading DB...
[05/07 15:24:21    143s] (I)       Read data from FE... (mem=1955.6M)
[05/07 15:24:21    143s] (I)       Read nodes and places... (mem=1955.6M)
[05/07 15:24:21    143s] (I)       Done Read nodes and places (cpu=0.004s, mem=1955.6M)
[05/07 15:24:21    143s] (I)       Read nets... (mem=1955.6M)
[05/07 15:24:21    143s] (I)       Done Read nets (cpu=0.004s, mem=1955.6M)
[05/07 15:24:21    143s] (I)       Done Read data from FE (cpu=0.008s, mem=1955.6M)
[05/07 15:24:21    143s] (I)       before initializing RouteDB syMemory usage = 1955.6 MB
[05/07 15:24:21    143s] (I)       Honor MSV route constraint: false
[05/07 15:24:21    143s] (I)       Maximum routing layer  : 7
[05/07 15:24:21    143s] (I)       Minimum routing layer  : 2
[05/07 15:24:21    143s] (I)       Supply scale factor H  : 1.00
[05/07 15:24:21    143s] (I)       Supply scale factor V  : 1.00
[05/07 15:24:21    143s] (I)       Tracks used by clock wire: 0
[05/07 15:24:21    143s] (I)       Reverse direction      : 
[05/07 15:24:21    143s] (I)       Honor partition pin guides: true
[05/07 15:24:21    143s] (I)       Route selected nets only: false
[05/07 15:24:21    143s] (I)       Route secondary PG pins: false
[05/07 15:24:21    143s] (I)       Second PG max fanout   : 2147483647
[05/07 15:24:21    143s] (I)       Apply function for special wires: true
[05/07 15:24:21    143s] (I)       Layer by layer blockage reading: true
[05/07 15:24:21    143s] (I)       Offset calculation fix : true
[05/07 15:24:21    143s] (I)       Route stripe layer range: 
[05/07 15:24:21    143s] (I)       Honor partition fences : 
[05/07 15:24:21    143s] (I)       Honor partition pin    : 
[05/07 15:24:21    143s] (I)       Honor partition fences with feedthrough: 
[05/07 15:24:21    143s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:24:21    143s] (I)       build grid graph
[05/07 15:24:21    143s] (I)       build grid graph start
[05/07 15:24:21    143s] [NR-eGR] Track table information for default rule: 
[05/07 15:24:21    143s] [NR-eGR] M1 has no routable track
[05/07 15:24:21    143s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:24:21    143s] [NR-eGR] M3 has single uniform track structure
[05/07 15:24:21    143s] [NR-eGR] M4 has single uniform track structure
[05/07 15:24:21    143s] [NR-eGR] M5 has single uniform track structure
[05/07 15:24:21    143s] [NR-eGR] M6 has single uniform track structure
[05/07 15:24:21    143s] [NR-eGR] M7 has single uniform track structure
[05/07 15:24:21    143s] (I)       build grid graph end
[05/07 15:24:21    143s] (I)       ===========================================================================
[05/07 15:24:21    143s] (I)       == Report All Rule Vias ==
[05/07 15:24:21    143s] (I)       ===========================================================================
[05/07 15:24:21    143s] (I)        Via Rule : (Default)
[05/07 15:24:21    143s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:24:21    143s] (I)       ---------------------------------------------------------------------------
[05/07 15:24:21    143s] (I)        1    9 : VIA12                      13 : NR_VIA1_1x2_VH_HE        
[05/07 15:24:21    143s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:24:21    143s] (I)        3   23 : NR_VIA3_PH_V               23 : NR_VIA3_PH_V             
[05/07 15:24:21    143s] (I)        4   28 : NR_VIA4_PV                 28 : NR_VIA4_PV               
[05/07 15:24:21    143s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:24:21    143s] (I)        6   40 : NR_VIA6_PV                 40 : NR_VIA6_PV               
[05/07 15:24:21    143s] (I)        7    3 : VIA78                      46 : NR_VIA7_2x1_VH_VN        
[05/07 15:24:21    143s] (I)        8    2 : VIA89                      49 : NR_VIA8_2x1_HV_V         
[05/07 15:24:21    143s] (I)        9   50 : NR_VIA9_VH                 52 : NR_VIA9_2x1_VH_VN        
[05/07 15:24:21    143s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:24:21    143s] (I)       ===========================================================================
[05/07 15:24:21    143s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1955.60 MB )
[05/07 15:24:21    143s] (I)       Num PG vias on layer 1 : 0
[05/07 15:24:21    143s] (I)       Num PG vias on layer 2 : 0
[05/07 15:24:21    143s] (I)       Num PG vias on layer 3 : 0
[05/07 15:24:21    143s] (I)       Num PG vias on layer 4 : 0
[05/07 15:24:21    143s] (I)       Num PG vias on layer 5 : 0
[05/07 15:24:21    143s] (I)       Num PG vias on layer 6 : 0
[05/07 15:24:21    143s] (I)       Num PG vias on layer 7 : 0
[05/07 15:24:21    143s] [NR-eGR] Read 944 PG shapes
[05/07 15:24:21    143s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1955.60 MB )
[05/07 15:24:21    143s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:24:21    143s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:24:21    143s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:24:21    143s] [NR-eGR] #PG Blockages       : 944
[05/07 15:24:21    143s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:24:21    143s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:24:21    143s] [NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2258
[05/07 15:24:21    143s] (I)       readDataFromPlaceDB
[05/07 15:24:21    143s] (I)       Read net information..
[05/07 15:24:21    143s] (I)       Read testcase time = 0.001 seconds
[05/07 15:24:21    143s] 
[05/07 15:24:21    143s] [NR-eGR] Read numTotalNets=2417  numIgnoredNets=33
[05/07 15:24:21    143s] (I)       early_global_route_priority property id does not exist.
[05/07 15:24:21    143s] (I)       Start initializing grid graph
[05/07 15:24:21    143s] (I)       End initializing grid graph
[05/07 15:24:21    143s] (I)       Model blockages into capacity
[05/07 15:24:21    143s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2258  Num CS=0
[05/07 15:24:21    143s] (I)       Started Modeling ( Curr Mem: 1955.60 MB )
[05/07 15:24:21    143s] (I)       Started Modeling Layer 1 ( Curr Mem: 1955.60 MB )
[05/07 15:24:21    143s] (I)       Started Modeling Layer 2 ( Curr Mem: 1955.60 MB )
[05/07 15:24:21    143s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 989
[05/07 15:24:21    143s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1955.60 MB )
[05/07 15:24:21    143s] (I)       Started Modeling Layer 3 ( Curr Mem: 1955.60 MB )
[05/07 15:24:21    143s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 1043
[05/07 15:24:21    143s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1956.60 MB )
[05/07 15:24:21    143s] (I)       Started Modeling Layer 4 ( Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 218
[05/07 15:24:21    144s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Started Modeling Layer 5 ( Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 8
[05/07 15:24:21    144s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Started Modeling Layer 6 ( Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:24:21    144s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Started Modeling Layer 7 ( Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:24:21    144s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1956.60 MB )
[05/07 15:24:21    144s] (I)       Number of ignored nets = 33
[05/07 15:24:21    144s] (I)       Number of fixed nets = 33.  Ignored: Yes
[05/07 15:24:21    144s] (I)       Number of clock nets = 33.  Ignored: No
[05/07 15:24:21    144s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:24:21    144s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:24:21    144s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:24:21    144s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:24:21    144s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:24:21    144s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:24:21    144s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:24:21    144s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1956.6 MB
[05/07 15:24:21    144s] (I)       Ndr track 0 does not exist
[05/07 15:24:21    144s] (I)       Ndr track 0 does not exist
[05/07 15:24:21    144s] (I)       Layer1  viaCost=100.00
[05/07 15:24:21    144s] (I)       Layer2  viaCost=100.00
[05/07 15:24:21    144s] (I)       Layer3  viaCost=100.00
[05/07 15:24:21    144s] (I)       Layer4  viaCost=100.00
[05/07 15:24:21    144s] (I)       Layer5  viaCost=100.00
[05/07 15:24:21    144s] (I)       Layer6  viaCost=100.00
[05/07 15:24:21    144s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:24:21    144s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:24:21    144s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:24:21    144s] (I)       Site width          :    54  (dbu)
[05/07 15:24:21    144s] (I)       Row height          :   270  (dbu)
[05/07 15:24:21    144s] (I)       GCell width         :   270  (dbu)
[05/07 15:24:21    144s] (I)       GCell height        :   270  (dbu)
[05/07 15:24:21    144s] (I)       Grid                :   878   668     7
[05/07 15:24:21    144s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:24:21    144s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:24:21    144s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:24:21    144s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:24:21    144s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:24:21    144s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:24:21    144s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:24:21    144s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:24:21    144s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:24:21    144s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:24:21    144s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:24:21    144s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:24:21    144s] (I)       --------------------------------------------------------
[05/07 15:24:21    144s] 
[05/07 15:24:21    144s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0[05/07 15:24:21    144s] [NR-eGR] ============ Routing rule table ============
[05/07 15:24:21    144s] [NR-eGR] Rule id: 0 Max Demand(H):1 Max Demand(V):1
[05/07 15:24:21    144s] (I)       Pitch:  L1=36  Nets: 2384 
  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:24:21    144s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:21    144s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:21    144s] (I)       ID:1 [05/07 15:24:21    144s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/07 15:24:21    144s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:24:21    144s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:24:21    144s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:21    144s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:24:21    144s] [NR-eGR] ========================================
[05/07 15:24:21    144s] [NR-eGR] 
[05/07 15:24:21    144s] (I)       blocked tracks on layer2 : = 1645515 / 4104650 (40.09%)
[05/07 15:24:21    144s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:24:21    144s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:24:21    144s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:24:21    144s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:24:21    144s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:24:21    144s] (I)       After initializing earlyGlobalRoute syMemory usage = 1993.5 MB
[05/07 15:24:21    144s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Started Global Routing ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       ============= Initialization =============
[05/07 15:24:21    144s] (I)       totalPins=7861  totalGlobalPin=7829 (99.59%)
[05/07 15:24:21    144s] (I)       Started Build MST ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Generate topology with single threads
[05/07 15:24:21    144s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       total 2D Cap : 10528399 = (5237171 H, 5291228 V)
[05/07 15:24:21    144s] (I)       ============  Phase 1a Route ============
[05/07 15:24:21    144s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [4, 7]
[05/07 15:24:21    144s] (I)       Started Phase 1a ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] (I)       ============  Phase 1b Route ============
[05/07 15:24:21    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097010e+03um
[05/07 15:24:21    144s] (I)       ============  Phase 1c Route ============
[05/07 15:24:21    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] (I)       ============  Phase 1d Route ============
[05/07 15:24:21    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] (I)       ============  Phase 1e Route ============
[05/07 15:24:21    144s] (I)       Started Phase 1e ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097010e+03um
[05/07 15:24:21    144s] [NR-eGR] 
[05/07 15:24:21    144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:21    144s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Started Build MST ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Generate topology with single threads
[05/07 15:24:21    144s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       total 2D Cap : 15664911 = (7709361 H, 7955550 V)
[05/07 15:24:21    144s] (I)       ============  Phase 1a Route ============
[05/07 15:24:21    144s] [NR-eGR] Layer group 2: route 2374 net(s) in layer range [2, 7]
[05/07 15:24:21    144s] (I)       Started Phase 1a ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:24:21    144s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Usage: 93327 = (54209 H, 39118 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] (I)       ============  Phase 1b Route ============
[05/07 15:24:21    144s] (I)       Started Phase 1b ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Usage: 93328 = (54209 H, 39119 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519856e+04um
[05/07 15:24:21    144s] (I)       ============  Phase 1c Route ============
[05/07 15:24:21    144s] (I)       Started Phase 1c ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Level2 Grid: 176 x 134
[05/07 15:24:21    144s] (I)       Started Two Level Routing ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Usage: 93330 = (54209 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] (I)       ============  Phase 1d Route ============
[05/07 15:24:21    144s] (I)       Usage: 93330 = (54209 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] (I)       ============  Phase 1e Route ============
[05/07 15:24:21    144s] (I)       Started Phase 1e ( Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Usage: 93330 = (54209 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519910e+04um
[05/07 15:24:21    144s] [NR-eGR] 
[05/07 15:24:21    144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:21    144s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       ============  Phase 1l Route ============
[05/07 15:24:21    144s] (I)       
[05/07 15:24:21    144s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:24:21    144s] [NR-eGR]                        OverCon            
[05/07 15:24:21    144s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:24:21    144s] [NR-eGR]       Layer                (2)    OverCon 
[05/07 15:24:21    144s] [NR-eGR] ----------------------------------------------
[05/07 15:24:21    144s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:21    144s] [NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[05/07 15:24:21    144s] [NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[05/07 15:24:21    144s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:21    144s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:21    144s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:21    144s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:21    144s] [NR-eGR] ----------------------------------------------
[05/07 15:24:21    144s] [NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[05/07 15:24:21    144s] [NR-eGR] 
[05/07 15:24:21    144s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.19 sec, Curr Mem: 1993.52 MB )
[05/07 15:24:21    144s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:24:21    144s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:24:21    144s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:24:21    144s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 1993.5M
[05/07 15:24:21    144s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.405, REAL:0.454, MEM:1993.5M
[05/07 15:24:21    144s] OPERPROF: Starting HotSpotCal at level 1, MEM:1993.5M
[05/07 15:24:21    144s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:21    144s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:24:21    144s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:21    144s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:24:21    144s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:21    144s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:24:21    144s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:24:21    144s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.013, REAL:0.013, MEM:1993.5M
[05/07 15:24:21    144s] Skipped repairing congestion.
[05/07 15:24:21    144s] Clear Wl Manager.
[05/07 15:24:21    144s] Clear WL bound data that no need be kept to net call of ip
[05/07 15:24:21    144s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[05/07 15:24:21    144s] -node unspecified                       # enums={N12 N10 N7 N7Plus N6 N5 N3 S11 S10 S8 S7 S5 S4 S3 G7 G5 ICF unspecified}, default=unspecified, private
[05/07 15:24:21    144s] All LLGs are deleted
[05/07 15:24:21    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1993.5M
[05/07 15:24:21    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1981.8M
[05/07 15:24:21    144s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=1981.8M
[05/07 15:24:21    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=1981.8M
[05/07 15:24:21    144s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Started Loading and Dumping File ( Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Reading DB...
[05/07 15:24:21    144s] (I)       Read data from FE... (mem=1981.8M)
[05/07 15:24:21    144s] (I)       Read nodes and places... (mem=1981.8M)
[05/07 15:24:21    144s] (I)       Done Read nodes and places (cpu=0.003s, mem=1981.8M)
[05/07 15:24:21    144s] (I)       Read nets... (mem=1981.8M)
[05/07 15:24:21    144s] (I)       Done Read nets (cpu=0.003s, mem=1981.8M)
[05/07 15:24:21    144s] (I)       Done Read data from FE (cpu=0.007s, mem=1981.8M)
[05/07 15:24:21    144s] (I)       before initializing RouteDB syMemory usage = 1981.8 MB
[05/07 15:24:21    144s] (I)       Honor MSV route constraint: false
[05/07 15:24:21    144s] (I)       Maximum routing layer  : 7
[05/07 15:24:21    144s] (I)       Minimum routing layer  : 2
[05/07 15:24:21    144s] (I)       Supply scale factor H  : 1.00
[05/07 15:24:21    144s] (I)       Supply scale factor V  : 1.00
[05/07 15:24:21    144s] (I)       Tracks used by clock wire: 0
[05/07 15:24:21    144s] (I)       Reverse direction      : 
[05/07 15:24:21    144s] (I)       Honor partition pin guides: true
[05/07 15:24:21    144s] (I)       Route selected nets only: false
[05/07 15:24:21    144s] (I)       Route secondary PG pins: false
[05/07 15:24:21    144s] (I)       Second PG max fanout   : 2147483647
[05/07 15:24:21    144s] (I)       Apply function for special wires: true
[05/07 15:24:21    144s] (I)       Layer by layer blockage reading: true
[05/07 15:24:21    144s] (I)       Offset calculation fix : true
[05/07 15:24:21    144s] (I)       Route stripe layer range: 
[05/07 15:24:21    144s] (I)       Honor partition fences : 
[05/07 15:24:21    144s] (I)       Honor partition pin    : 
[05/07 15:24:21    144s] (I)       Honor partition fences with feedthrough: 
[05/07 15:24:21    144s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:24:21    144s] (I)       build grid graph
[05/07 15:24:21    144s] (I)       build grid graph start
[05/07 15:24:21    144s] [NR-eGR] Track table information for default rule: 
[05/07 15:24:21    144s] [NR-eGR] M1 has no routable track
[05/07 15:24:21    144s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:24:21    144s] [NR-eGR] M3 has single uniform track structure
[05/07 15:24:21    144s] [NR-eGR] M4 has single uniform track structure
[05/07 15:24:21    144s] [NR-eGR] M5 has single uniform track structure
[05/07 15:24:21    144s] [NR-eGR] M6 has single uniform track structure
[05/07 15:24:21    144s] [NR-eGR] M7 has single uniform track structure
[05/07 15:24:21    144s] (I)       build grid graph end
[05/07 15:24:21    144s] (I)       ===========================================================================
[05/07 15:24:21    144s] (I)       == Report All Rule Vias ==
[05/07 15:24:21    144s] (I)       ===========================================================================
[05/07 15:24:21    144s] (I)        Via Rule : (Default)
[05/07 15:24:21    144s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:24:21    144s] (I)       ---------------------------------------------------------------------------
[05/07 15:24:21    144s] (I)        1    9 : VIA12                      13 : NR_VIA1_1x2_VH_HE        
[05/07 15:24:21    144s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:24:21    144s] (I)        3   23 : NR_VIA3_PH_V               23 : NR_VIA3_PH_V             
[05/07 15:24:21    144s] (I)        4   28 : NR_VIA4_PV                 28 : NR_VIA4_PV               
[05/07 15:24:21    144s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:24:21    144s] (I)        6   40 : NR_VIA6_PV                 40 : NR_VIA6_PV               
[05/07 15:24:21    144s] (I)        7    3 : VIA78                      46 : NR_VIA7_2x1_VH_VN        
[05/07 15:24:21    144s] (I)        8    2 : VIA89                      49 : NR_VIA8_2x1_HV_V         
[05/07 15:24:21    144s] (I)        9   50 : NR_VIA9_VH                 52 : NR_VIA9_2x1_VH_VN        
[05/07 15:24:21    144s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:24:21    144s] (I)       ===========================================================================
[05/07 15:24:21    144s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Num PG vias on layer 1 : 0
[05/07 15:24:21    144s] (I)       Num PG vias on layer 2 : 0
[05/07 15:24:21    144s] (I)       Num PG vias on layer 3 : 0
[05/07 15:24:21    144s] (I)       Num PG vias on layer 4 : 0
[05/07 15:24:21    144s] (I)       Num PG vias on layer 5 : 0
[05/07 15:24:21    144s] (I)       Num PG vias on layer 6 : 0
[05/07 15:24:21    144s] (I)       Num PG vias on layer 7 : 0
[05/07 15:24:21    144s] [NR-eGR] Read 944 PG shapes
[05/07 15:24:21    144s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:24:21    144s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:24:21    144s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:24:21    144s] [NR-eGR] #PG Blockages       : 944
[05/07 15:24:21    144s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:24:21    144s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:24:21    144s] [NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2258
[05/07 15:24:21    144s] (I)       readDataFromPlaceDB
[05/07 15:24:21    144s] (I)       Read net information..
[05/07 15:24:21    144s] (I)       Read testcase time = 0.000 seconds
[05/07 15:24:21    144s] 
[05/07 15:24:21    144s] [NR-eGR] Read numTotalNets=2417  numIgnoredNets=33
[05/07 15:24:21    144s] (I)       early_global_route_priority property id does not exist.
[05/07 15:24:21    144s] (I)       Start initializing grid graph
[05/07 15:24:21    144s] (I)       End initializing grid graph
[05/07 15:24:21    144s] (I)       Model blockages into capacity
[05/07 15:24:21    144s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2258  Num CS=0
[05/07 15:24:21    144s] (I)       Started Modeling ( Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Started Modeling Layer 1 ( Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Started Modeling Layer 2 ( Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 989
[05/07 15:24:21    144s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Started Modeling Layer 3 ( Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 1043
[05/07 15:24:21    144s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Started Modeling Layer 4 ( Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 218
[05/07 15:24:21    144s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1981.79 MB )
[05/07 15:24:21    144s] (I)       Started Modeling Layer 5 ( Curr Mem: 1981.79 MB )
[05/07 15:24:22    144s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 8
[05/07 15:24:22    144s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1981.79 MB )
[05/07 15:24:22    144s] (I)       Started Modeling Layer 6 ( Curr Mem: 1981.79 MB )
[05/07 15:24:22    144s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:24:22    144s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1981.79 MB )
[05/07 15:24:22    144s] (I)       Started Modeling Layer 7 ( Curr Mem: 1981.79 MB )
[05/07 15:24:22    144s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:24:22    144s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1981.79 MB )
[05/07 15:24:22    144s] (I)       Finished Modeling ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1981.79 MB )
[05/07 15:24:22    144s] (I)       Number of ignored nets = 33
[05/07 15:24:22    144s] (I)       Number of fixed nets = 33.  Ignored: Yes
[05/07 15:24:22    144s] (I)       Number of clock nets = 33.  Ignored: No
[05/07 15:24:22    144s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:24:22    144s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:24:22    144s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:24:22    144s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:24:22    144s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:24:22    144s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:24:22    144s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:24:22    144s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1981.8 MB
[05/07 15:24:22    144s] (I)       Ndr track 0 does not exist
[05/07 15:24:22    144s] (I)       Ndr track 0 does not exist
[05/07 15:24:22    144s] (I)       Layer1  viaCost=100.00
[05/07 15:24:22    144s] (I)       Layer2  viaCost=100.00
[05/07 15:24:22    144s] (I)       Layer3  viaCost=100.00
[05/07 15:24:22    144s] (I)       Layer4  viaCost=100.00
[05/07 15:24:22    144s] (I)       Layer5  viaCost=100.00
[05/07 15:24:22    144s] (I)       Layer6  viaCost=100.00
[05/07 15:24:22    144s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:24:22    144s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:24:22    144s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:24:22    144s] (I)       Site width          :    54  (dbu)
[05/07 15:24:22    144s] (I)       Row height          :   270  (dbu)
[05/07 15:24:22    144s] (I)       GCell width         :   270  (dbu)
[05/07 15:24:22    144s] (I)       GCell height        :   270  (dbu)
[05/07 15:24:22    144s] (I)       Grid                :   878   668     7
[05/07 15:24:22    144s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:24:22    144s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:24:22    144s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:24:22    144s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:24:22    144s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:24:22    144s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:24:22    144s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:24:22    144s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:24:22    144s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:24:22    144s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:24:22    144s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:24:22    144s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:24:22    144s] (I)       --------------------------------------------------------
[05/07 15:24:22    144s] 
[05/07 15:24:22    144s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0[05/07 15:24:22    144s] [NR-eGR] ============ Routing rule table ============
[05/07 15:24:22    144s] [NR-eGR] Rule id: 0  Nets: 2384 
 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:24:22    144s] (I)       Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:24:22    144s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:22    144s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:22    144s] (I)       ID:1  Default:no[05/07 15:24:22    144s] [NR-eGR] Rule id: 1  Nets: 0 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/07 15:24:22    144s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:24:22    144s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:24:22    144s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:22    144s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:24:22    144s] [NR-eGR] ========================================
[05/07 15:24:22    144s] [NR-eGR] 
[05/07 15:24:22    144s] (I)       blocked tracks on layer2 : = 1645515 / 4104650 (40.09%)
[05/07 15:24:22    144s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:24:22    144s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:24:22    144s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:24:22    144s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:24:22    144s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:24:22    144s] (I)       After initializing earlyGlobalRoute syMemory usage = 2005.3 MB
[05/07 15:24:22    144s] (I)       Finished Loading and Dumping File ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Started Global Routing ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       ============= Initialization =============
[05/07 15:24:22    144s] (I)       totalPins=7861  totalGlobalPin=7829 (99.59%)
[05/07 15:24:22    144s] (I)       Started Build MST ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Generate topology with single threads
[05/07 15:24:22    144s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       total 2D Cap : 10528399 = (5237171 H, 5291228 V)
[05/07 15:24:22    144s] (I)       ============  Phase 1a Route ============
[05/07 15:24:22    144s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [4, 7]
[05/07 15:24:22    144s] (I)       Started Phase 1a ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] (I)       ============  Phase 1b Route ============
[05/07 15:24:22    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097010e+03um
[05/07 15:24:22    144s] (I)       ============  Phase 1c Route ============
[05/07 15:24:22    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] (I)       ============  Phase 1d Route ============
[05/07 15:24:22    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] (I)       ============  Phase 1e Route ============
[05/07 15:24:22    144s] (I)       Started Phase 1e ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Usage: 4063 = (216 H, 3847 V) = (0.00% H, 0.07% V) = (5.832e+01um H, 1.039e+03um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097010e+03um
[05/07 15:24:22    144s] [NR-eGR] 
[05/07 15:24:22    144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:22    144s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Started Build MST ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Generate topology with single threads
[05/07 15:24:22    144s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       total 2D Cap : 15664911 = (7709361 H, 7955550 V)
[05/07 15:24:22    144s] (I)       ============  Phase 1a Route ============
[05/07 15:24:22    144s] [NR-eGR] Layer group 2: route 2374 net(s) in layer range [2, 7]
[05/07 15:24:22    144s] (I)       Started Phase 1a ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:24:22    144s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Usage: 93327 = (54209 H, 39118 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] (I)       ============  Phase 1b Route ============
[05/07 15:24:22    144s] (I)       Started Phase 1b ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Usage: 93328 = (54209 H, 39119 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519856e+04um
[05/07 15:24:22    144s] (I)       ============  Phase 1c Route ============
[05/07 15:24:22    144s] (I)       Started Phase 1c ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Level2 Grid: 176 x 134
[05/07 15:24:22    144s] (I)       Started Two Level Routing ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Usage: 93330 = (54209 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] (I)       ============  Phase 1d Route ============
[05/07 15:24:22    144s] (I)       Usage: 93330 = (54209 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] (I)       ============  Phase 1e Route ============
[05/07 15:24:22    144s] (I)       Started Phase 1e ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Usage: 93330 = (54209 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519910e+04um
[05/07 15:24:22    144s] [NR-eGR] 
[05/07 15:24:22    144s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:22    144s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       ============  Phase 1l Route ============
[05/07 15:24:22    144s] (I)       
[05/07 15:24:22    144s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:24:22    144s] [NR-eGR]                        OverCon            
[05/07 15:24:22    144s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:24:22    144s] [NR-eGR]       Layer                (2)    OverCon 
[05/07 15:24:22    144s] [NR-eGR] ----------------------------------------------
[05/07 15:24:22    144s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:22    144s] [NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[05/07 15:24:22    144s] [NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[05/07 15:24:22    144s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:22    144s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:22    144s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:22    144s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:22    144s] [NR-eGR] ----------------------------------------------
[05/07 15:24:22    144s] [NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[05/07 15:24:22    144s] [NR-eGR] 
[05/07 15:24:22    144s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.20 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:24:22    144s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:24:22    144s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:24:22    144s] (I)       ============= track Assignment ============
[05/07 15:24:22    144s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Started Greedy Track Assignment ( Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/07 15:24:22    144s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] (I)       Run Multi-thread track assignment
[05/07 15:24:22    144s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2005.29 MB )
[05/07 15:24:22    144s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:24:22    144s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 7782
[05/07 15:24:22    144s] [NR-eGR]     M2  (2H) length: 6.549024e+03um, number of vias: 11632
[05/07 15:24:22    144s] [NR-eGR]     M3  (3V) length: 8.127521e+03um, number of vias: 1676
[05/07 15:24:22    144s] [NR-eGR]     M4  (4H) length: 4.956636e+03um, number of vias: 748
[05/07 15:24:22    144s] [NR-eGR]     M5  (5V) length: 3.198851e+03um, number of vias: 361
[05/07 15:24:22    144s] [NR-eGR]     M6  (6H) length: 4.165668e+03um, number of vias: 38
[05/07 15:24:22    144s] [NR-eGR]     M7  (7V) length: 1.284160e+02um, number of vias: 0
[05/07 15:24:22    144s] [NR-eGR] Total length: 2.712612e+04um, number of vias: 22237
[05/07 15:24:22    144s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:24:22    144s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/07 15:24:22    144s] [NR-eGR] --------------------------------------------------------------------------
[05/07 15:24:22    144s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.57 sec, Curr Mem: 1903.87 MB )
[05/07 15:24:22    144s] Extraction called for design 'MSDAP' of instances=6688 and nets=2951 using extraction engine 'pre_route' .
[05/07 15:24:22    144s] pre_route RC Extraction called for design MSDAP.
[05/07 15:24:22    144s] RC Extraction called in multi-corner(2) mode.
[05/07 15:24:22    144s] RCMode: PreRoute
[05/07 15:24:22    144s]       RC Corner Indexes            0       1   
[05/07 15:24:22    144s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 15:24:22    144s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:22    144s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:22    144s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:22    144s] Shrink Factor                : 1.00000
[05/07 15:24:22    144s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 15:24:22    144s] Using Quantus QRC technology file ...
[05/07 15:24:22    144s] LayerId::1 widthSet size::1
[05/07 15:24:22    144s] LayerId::2 widthSet size::1
[05/07 15:24:22    144s] LayerId::3 widthSet size::1
[05/07 15:24:22    144s] LayerId::4 widthSet size::1
[05/07 15:24:22    144s] LayerId::5 widthSet size::1
[05/07 15:24:22    144s] LayerId::6 widthSet size::1
[05/07 15:24:22    144s] LayerId::7 widthSet size::1
[05/07 15:24:22    144s] LayerId::8 widthSet size::1
[05/07 15:24:22    144s] LayerId::9 widthSet size::1
[05/07 15:24:22    144s] LayerId::10 widthSet size::1
[05/07 15:24:22    144s] Updating RC grid for preRoute extraction ...
[05/07 15:24:22    144s] Initializing multi-corner resistance tables ...
[05/07 15:24:22    145s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1903.871M)
[05/07 15:24:22    145s] Compute RC Scale Done ...
[05/07 15:24:22    145s] OPERPROF: Starting HotSpotCal at level 1, MEM:1903.9M
[05/07 15:24:22    145s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:22    145s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:24:22    145s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:22    145s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:24:22    145s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:24:22    145s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:22    145s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:24:22    145s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1906.1M
[05/07 15:24:22    145s] #################################################################################
[05/07 15:24:22    145s] # Design Stage: PreRoute
[05/07 15:24:22    145s] # Design Name: MSDAP
[05/07 15:24:22    145s] # Design Mode: 7nm
[05/07 15:24:22    145s] # Analysis Mode: MMMC OCV 
[05/07 15:24:22    145s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:22    145s] # Signoff Settings: SI Off 
[05/07 15:24:22    145s] #################################################################################
[05/07 15:24:22    145s] Calculate early delays in OCV mode...
[05/07 15:24:22    145s] Calculate late delays in OCV mode...
[05/07 15:24:22    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 1919.7M, InitMEM = 1919.7M)
[05/07 15:24:22    145s] Start delay calculation (fullDC) (1 T). (MEM=1919.66)
[05/07 15:24:22    145s] End AAE Lib Interpolated Model. (MEM=1944.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:23    145s] Total number of fetched objects 2490
[05/07 15:24:23    145s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:23    145s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:23    145s] End delay calculation. (MEM=1991.77 CPU=0:00:00.4 REAL=0:00:00.0)
[05/07 15:24:23    145s] End delay calculation (fullDC). (MEM=1991.77 CPU=0:00:00.7 REAL=0:00:01.0)
[05/07 15:24:23    145s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1991.8M) ***
[05/07 15:24:23    145s] Begin: GigaOpt postEco DRV Optimization
[05/07 15:24:23    145s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -maintainWNS -postCTS
[05/07 15:24:23    145s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 1 -maintainWNS -postCTS
[05/07 15:24:23    146s] Info: 33 nets with fixed/cover wires excluded.
[05/07 15:24:23    146s] Info: 33 clock nets excluded from IPO operation.
[05/07 15:24:23    146s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:26.0/0:02:45.8 (0.9), mem = 1991.8M
[05/07 15:24:23    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.9
[05/07 15:24:23    146s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:24:23    146s] ### Creating PhyDesignMc. totSessionCpu=0:02:26 mem=1991.8M
[05/07 15:24:23    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:1991.8M
[05/07 15:24:23    146s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:23    146s] OPERPROF:   Starting FgcInit at level 2, MEM:1991.8M
[05/07 15:24:23    146s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1991.8M
[05/07 15:24:23    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1991.8M
[05/07 15:24:23    146s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1991.8M
[05/07 15:24:23    146s] Core basic site is asap7sc7p5t
[05/07 15:24:23    146s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:23    146s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:24:23    146s] SiteArray: use 12,296,192 bytes
[05/07 15:24:23    146s] SiteArray: current memory after site array memory allocation 2003.5M
[05/07 15:24:23    146s] SiteArray: FP blocked sites are writable
[05/07 15:24:23    146s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:24:23    146s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2003.5M
[05/07 15:24:23    146s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:24:23    146s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.008, REAL:0.008, MEM:2003.5M
[05/07 15:24:23    146s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.098, REAL:0.099, MEM:2003.5M
[05/07 15:24:23    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.117, REAL:0.118, MEM:2003.5M
[05/07 15:24:23    146s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2003.5MB).
[05/07 15:24:23    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.152, REAL:0.153, MEM:2003.5M
[05/07 15:24:23    146s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=2003.5M
[05/07 15:24:23    146s] 
[05/07 15:24:23    146s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/07 15:24:23    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=2003.5M
[05/07 15:24:23    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=2003.5M
[05/07 15:24:25    148s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2022.6M
[05/07 15:24:25    148s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2022.6M
[05/07 15:24:25    148s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:24:25    148s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/07 15:24:25    148s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:24:25    148s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 15:24:25    148s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:24:25    148s] Info: violation cost 3.073047 (cap = 0.000000, tran = 3.073047, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:24:25    148s] |    21|    54|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|   1.30|          |         |
[05/07 15:24:25    148s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:24:25    148s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       2|       0|       0|   1.30| 0:00:00.0|  2022.6M|
[05/07 15:24:25    148s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:24:25    148s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    15.48|     0.00|       0|       0|       0|   1.30| 0:00:00.0|  2022.6M|
[05/07 15:24:25    148s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:24:25    148s] **** Begin NDR-Layer Usage Statistics ****
[05/07 15:24:25    148s] Layer 3 has 33 constrained nets 
[05/07 15:24:25    148s] Layer 4 has 29 constrained nets 
[05/07 15:24:25    148s] **** End NDR-Layer Usage Statistics ****
[05/07 15:24:25    148s] 
[05/07 15:24:25    148s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2022.6M) ***
[05/07 15:24:25    148s] 
[05/07 15:24:25    148s] OPERPROF: Starting FgcCleanup at level 1, MEM:2038.6M
[05/07 15:24:25    148s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2038.6M
[05/07 15:24:25    148s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2038.6M
[05/07 15:24:25    148s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2038.6M
[05/07 15:24:25    148s] OPERPROF:     Starting FgcInit at level 3, MEM:2038.6M
[05/07 15:24:25    148s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.003, MEM:2038.6M
[05/07 15:24:25    148s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.089, REAL:0.090, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.122, REAL:0.123, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.122, REAL:0.123, MEM:2038.6M
[05/07 15:24:26    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.10
[05/07 15:24:26    148s] OPERPROF: Starting RefinePlace at level 1, MEM:2038.6M
[05/07 15:24:26    148s] *** Starting place_detail (0:02:29 mem=2038.6M) ***
[05/07 15:24:26    148s] Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:24:26    148s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:24:26    148s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:24:26    148s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:26    148s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2038.6M
[05/07 15:24:26    148s] Starting refinePlace ...
[05/07 15:24:26    148s] 
[05/07 15:24:26    148s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:24:26    148s] Move report: legalization moves 2 insts, mean move: 0.27 um, max move: 0.27 um
[05/07 15:24:26    148s] 	Max move on inst (pipo/FE_OFC104_dataL_4): (111.51, 5.13) --> (111.24, 5.13)
[05/07 15:24:26    148s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2038.6MB) @(0:02:29 - 0:02:29).
[05/07 15:24:26    148s] Move report: Detail placement moves 2 insts, mean move: 0.27 um, max move: 0.27 um
[05/07 15:24:26    148s] 	Max move on inst (pipo/FE_OFC104_dataL_4): (111.51, 5.13) --> (111.24, 5.13)
[05/07 15:24:26    148s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2038.6MB
[05/07 15:24:26    148s] Statistics of distance of Instance movement in refine placement:
[05/07 15:24:26    148s]   maximum (X+Y) =         0.27 um
[05/07 15:24:26    148s]   inst (pipo/FE_OFC104_dataL_4) with max move: (111.51, 5.13) -> (111.24, 5.13)
[05/07 15:24:26    148s]   mean    (X+Y) =         0.27 um
[05/07 15:24:26    148s] Total instances moved : 2
[05/07 15:24:26    148s] Summary Report:
[05/07 15:24:26    148s] Instances move: 2 (out of 2231 movable)
[05/07 15:24:26    148s] Instances flipped: 0
[05/07 15:24:26    148s] Mean displacement: 0.27 um
[05/07 15:24:26    148s] Max displacement: 0.27 um (Instance: pipo/FE_OFC104_dataL_4) (111.51, 5.13) -> (111.24, 5.13)
[05/07 15:24:26    148s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
[05/07 15:24:26    148s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.169, REAL:0.170, MEM:2038.6M
[05/07 15:24:26    148s] Total net bbox length = 2.592e+04 (1.512e+04 1.080e+04) (ext = 1.998e+03)
[05/07 15:24:26    148s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2038.6MB
[05/07 15:24:26    148s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2038.6MB) @(0:02:29 - 0:02:29).
[05/07 15:24:26    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.10
[05/07 15:24:26    148s] *** Finished place_detail (0:02:29 mem=2038.6M) ***
[05/07 15:24:26    148s] OPERPROF: Finished RefinePlace at level 1, CPU:0.189, REAL:0.189, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF: Starting FgcCleanup at level 1, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2038.6M
[05/07 15:24:26    148s] *** maximum move = 0.27 um ***
[05/07 15:24:26    148s] *** Finished re-routing un-routed nets (2038.6M) ***
[05/07 15:24:26    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Starting FgcInit at level 2, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.092, REAL:0.092, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2038.6M
[05/07 15:24:26    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.125, REAL:0.129, MEM:2038.6M
[05/07 15:24:26    148s] 
[05/07 15:24:26    148s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2038.6M) ***
[05/07 15:24:26    148s] OPERPROF: Starting FgcCleanup at level 1, MEM:2003.5M
[05/07 15:24:26    148s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2003.5M
[05/07 15:24:26    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.9
[05/07 15:24:26    148s] *** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:02:28.9/0:02:48.7 (0.9), mem = 2003.5M
[05/07 15:24:26    148s] End: GigaOpt postEco DRV Optimization
[05/07 15:24:26    148s] **INFO: Flow update: Design timing is met.
[05/07 15:24:26    148s] **INFO: Flow update: Design timing is met.
[05/07 15:24:26    148s] **INFO: Flow update: Design timing is met.
[05/07 15:24:26    148s] *** Steiner Routed Nets: 0.413%; Threshold: 100; Threshold for Hold: 100
[05/07 15:24:26    148s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=2003.5M
[05/07 15:24:26    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:29 mem=2003.5M
[05/07 15:24:26    148s] Re-routed 0 nets
[05/07 15:24:26    148s] #optDebug: fT-D <X 1 0 0 0>
[05/07 15:24:26    148s] #optDebug: fT-D <X 1 0 0 0>
[05/07 15:24:26    148s] 
[05/07 15:24:26    148s] Active setup views:
[05/07 15:24:26    148s]  PVT_0P63V_100C.setup_view
[05/07 15:24:26    148s]   Dominating endpoints: 0
[05/07 15:24:26    148s]   Dominating TNS: -0.000
[05/07 15:24:26    148s] 
[05/07 15:24:26    148s] Extraction called for design 'MSDAP' of instances=6690 and nets=2953 using extraction engine 'pre_route' .
[05/07 15:24:26    148s] pre_route RC Extraction called for design MSDAP.
[05/07 15:24:26    148s] RC Extraction called in multi-corner(2) mode.
[05/07 15:24:26    148s] RCMode: PreRoute
[05/07 15:24:26    148s]       RC Corner Indexes            0       1   
[05/07 15:24:26    148s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/07 15:24:26    148s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:26    148s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:26    148s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/07 15:24:26    148s] Shrink Factor                : 1.00000
[05/07 15:24:26    148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/07 15:24:26    148s] Using Quantus QRC technology file ...
[05/07 15:24:26    148s] RC Grid backup saved.
[05/07 15:24:26    148s] LayerId::1 widthSet size::1
[05/07 15:24:26    148s] LayerId::2 widthSet size::1
[05/07 15:24:26    148s] LayerId::3 widthSet size::1
[05/07 15:24:26    148s] LayerId::4 widthSet size::1
[05/07 15:24:26    148s] LayerId::5 widthSet size::1
[05/07 15:24:26    148s] LayerId::6 widthSet size::1
[05/07 15:24:26    148s] LayerId::7 widthSet size::1
[05/07 15:24:26    148s] LayerId::8 widthSet size::1
[05/07 15:24:26    148s] LayerId::9 widthSet size::1
[05/07 15:24:26    148s] LayerId::10 widthSet size::1
[05/07 15:24:26    148s] Skipped RC grid update for preRoute extraction.
[05/07 15:24:26    148s] Initializing multi-corner resistance tables ...
[05/07 15:24:26    149s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1916.082M)
[05/07 15:24:26    149s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Started Loading and Dumping File ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Reading DB...
[05/07 15:24:26    149s] (I)       Read data from FE... (mem=1916.1M)
[05/07 15:24:26    149s] (I)       Read nodes and places... (mem=1916.1M)
[05/07 15:24:26    149s] (I)       Done Read nodes and places (cpu=0.005s, mem=1916.1M)
[05/07 15:24:26    149s] (I)       Read nets... (mem=1916.1M)
[05/07 15:24:26    149s] (I)       Done Read nets (cpu=0.004s, mem=1916.1M)
[05/07 15:24:26    149s] (I)       Done Read data from FE (cpu=0.009s, mem=1916.1M)
[05/07 15:24:26    149s] (I)       before initializing RouteDB syMemory usage = 1916.1 MB
[05/07 15:24:26    149s] (I)       Build term to term wires: false
[05/07 15:24:26    149s] (I)       Honor MSV route constraint: false
[05/07 15:24:26    149s] (I)       Maximum routing layer  : 7
[05/07 15:24:26    149s] (I)       Minimum routing layer  : 2
[05/07 15:24:26    149s] (I)       Supply scale factor H  : 1.00
[05/07 15:24:26    149s] (I)       Supply scale factor V  : 1.00
[05/07 15:24:26    149s] (I)       Tracks used by clock wire: 0
[05/07 15:24:26    149s] (I)       Reverse direction      : 
[05/07 15:24:26    149s] (I)       Honor partition pin guides: true
[05/07 15:24:26    149s] (I)       Route selected nets only: false
[05/07 15:24:26    149s] (I)       Route secondary PG pins: false
[05/07 15:24:26    149s] (I)       Second PG max fanout   : 2147483647
[05/07 15:24:26    149s] (I)       Apply function for special wires: true
[05/07 15:24:26    149s] (I)       Layer by layer blockage reading: true
[05/07 15:24:26    149s] (I)       Offset calculation fix : true
[05/07 15:24:26    149s] (I)       Route stripe layer range: 
[05/07 15:24:26    149s] (I)       Honor partition fences : 
[05/07 15:24:26    149s] (I)       Honor partition pin    : 
[05/07 15:24:26    149s] (I)       Honor partition fences with feedthrough: 
[05/07 15:24:26    149s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:24:26    149s] (I)       build grid graph
[05/07 15:24:26    149s] (I)       build grid graph start
[05/07 15:24:26    149s] [NR-eGR] Track table information for default rule: 
[05/07 15:24:26    149s] [NR-eGR] M1 has no routable track
[05/07 15:24:26    149s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:24:26    149s] [NR-eGR] M3 has single uniform track structure
[05/07 15:24:26    149s] [NR-eGR] M4 has single uniform track structure
[05/07 15:24:26    149s] [NR-eGR] M5 has single uniform track structure
[05/07 15:24:26    149s] [NR-eGR] M6 has single uniform track structure
[05/07 15:24:26    149s] [NR-eGR] M7 has single uniform track structure
[05/07 15:24:26    149s] (I)       build grid graph end
[05/07 15:24:26    149s] (I)       ===========================================================================
[05/07 15:24:26    149s] (I)       == Report All Rule Vias ==
[05/07 15:24:26    149s] (I)       ===========================================================================
[05/07 15:24:26    149s] (I)        Via Rule : (Default)
[05/07 15:24:26    149s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:24:26    149s] (I)       ---------------------------------------------------------------------------
[05/07 15:24:26    149s] (I)        1    9 : VIA12                      13 : NR_VIA1_1x2_VH_HE        
[05/07 15:24:26    149s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:24:26    149s] (I)        3   23 : NR_VIA3_PH_V               23 : NR_VIA3_PH_V             
[05/07 15:24:26    149s] (I)        4   28 : NR_VIA4_PV                 28 : NR_VIA4_PV               
[05/07 15:24:26    149s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:24:26    149s] (I)        6   40 : NR_VIA6_PV                 40 : NR_VIA6_PV               
[05/07 15:24:26    149s] (I)        7    3 : VIA78                      46 : NR_VIA7_2x1_VH_VN        
[05/07 15:24:26    149s] (I)        8    2 : VIA89                      49 : NR_VIA8_2x1_HV_V         
[05/07 15:24:26    149s] (I)        9   50 : NR_VIA9_VH                 52 : NR_VIA9_2x1_VH_VN        
[05/07 15:24:26    149s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:24:26    149s] (I)       ===========================================================================
[05/07 15:24:26    149s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Num PG vias on layer 1 : 0
[05/07 15:24:26    149s] (I)       Num PG vias on layer 2 : 0
[05/07 15:24:26    149s] (I)       Num PG vias on layer 3 : 0
[05/07 15:24:26    149s] (I)       Num PG vias on layer 4 : 0
[05/07 15:24:26    149s] (I)       Num PG vias on layer 5 : 0
[05/07 15:24:26    149s] (I)       Num PG vias on layer 6 : 0
[05/07 15:24:26    149s] (I)       Num PG vias on layer 7 : 0
[05/07 15:24:26    149s] [NR-eGR] Read 944 PG shapes
[05/07 15:24:26    149s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:24:26    149s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:24:26    149s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:24:26    149s] [NR-eGR] #PG Blockages       : 944
[05/07 15:24:26    149s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:24:26    149s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:24:26    149s] [NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2258
[05/07 15:24:26    149s] (I)       readDataFromPlaceDB
[05/07 15:24:26    149s] (I)       Read net information..
[05/07 15:24:26    149s] (I)       Read testcase time = 0.001 seconds
[05/07 15:24:26    149s] 
[05/07 15:24:26    149s] [NR-eGR] Read numTotalNets=2419  numIgnoredNets=33
[05/07 15:24:26    149s] (I)       early_global_route_priority property id does not exist.
[05/07 15:24:26    149s] (I)       Start initializing grid graph
[05/07 15:24:26    149s] (I)       End initializing grid graph
[05/07 15:24:26    149s] (I)       Model blockages into capacity
[05/07 15:24:26    149s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2258  Num CS=0
[05/07 15:24:26    149s] (I)       Started Modeling ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Started Modeling Layer 1 ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Started Modeling Layer 2 ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 989
[05/07 15:24:26    149s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Started Modeling Layer 3 ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 1043
[05/07 15:24:26    149s] (I)       Finished Modeling Layer 3 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Started Modeling Layer 4 ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 218
[05/07 15:24:26    149s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Started Modeling Layer 5 ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 8
[05/07 15:24:26    149s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Started Modeling Layer 6 ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:24:26    149s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Started Modeling Layer 7 ( Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:24:26    149s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.18 sec, Curr Mem: 1916.08 MB )
[05/07 15:24:26    149s] (I)       Number of ignored nets = 33
[05/07 15:24:26    149s] (I)       Number of fixed nets = 33.  Ignored: Yes
[05/07 15:24:26    149s] (I)       Number of clock nets = 33.  Ignored: No
[05/07 15:24:26    149s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:24:26    149s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:24:26    149s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:24:26    149s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:24:26    149s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:24:26    149s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:24:26    149s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:24:26    149s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1916.1 MB
[05/07 15:24:26    149s] (I)       Ndr track 0 does not exist
[05/07 15:24:26    149s] (I)       Ndr track 0 does not exist
[05/07 15:24:26    149s] (I)       Layer1  viaCost=100.00
[05/07 15:24:26    149s] (I)       Layer2  viaCost=100.00
[05/07 15:24:26    149s] (I)       Layer3  viaCost=100.00
[05/07 15:24:26    149s] (I)       Layer4  viaCost=100.00
[05/07 15:24:26    149s] (I)       Layer5  viaCost=100.00
[05/07 15:24:26    149s] (I)       Layer6  viaCost=100.00
[05/07 15:24:26    149s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:24:26    149s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:24:26    149s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:24:26    149s] (I)       Site width          :    54  (dbu)
[05/07 15:24:26    149s] (I)       Row height          :   270  (dbu)
[05/07 15:24:26    149s] (I)       GCell width         :   270  (dbu)
[05/07 15:24:26    149s] (I)       GCell height        :   270  (dbu)
[05/07 15:24:26    149s] (I)       Grid                :   878   668     7
[05/07 15:24:26    149s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:24:26    149s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:24:26    149s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:24:26    149s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:24:26    149s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:24:26    149s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:24:26    149s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:24:26    149s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:24:26    149s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:24:26    149s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:24:26    149s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:24:26    149s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:24:26    149s] (I)       --------------------------------------------------------
[05/07 15:24:26    149s] 
[05/07 15:24:26    149s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0[05/07 15:24:26    149s] [NR-eGR] ============ Routing rule table ============
[05/07 15:24:26    149s] [NR-eGR] Rule id: 0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:24:26    149s] (I)         Nets: 2386 
Pitch:  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:24:26    149s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:26    149s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:26    149s] (I)       ID:1 [05/07 15:24:26    149s] [NR-eGR] Rule id: 1  Nets: 0 
 Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/07 15:24:26    149s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:24:26    149s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:24:26    149s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:26    149s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:24:26    149s] [NR-eGR] ========================================
[05/07 15:24:26    149s] [NR-eGR] 
[05/07 15:24:26    149s] (I)       blocked tracks on layer2 : = 1645515 / 4104650 (40.09%)
[05/07 15:24:26    149s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:24:26    149s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:24:26    149s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:24:26    149s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:24:26    149s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:24:26    149s] (I)       After initializing earlyGlobalRoute syMemory usage = 1953.0 MB
[05/07 15:24:26    149s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.25 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Started Global Routing ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       ============= Initialization =============
[05/07 15:24:26    149s] (I)       totalPins=7865  totalGlobalPin=7833 (99.59%)
[05/07 15:24:26    149s] (I)       Started Build MST ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Generate topology with single threads
[05/07 15:24:26    149s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       total 2D Cap : 10528399 = (5237171 H, 5291228 V)
[05/07 15:24:26    149s] (I)       ============  Phase 1a Route ============
[05/07 15:24:26    149s] [NR-eGR] Layer group 1: route 29 net(s) in layer range [4, 7]
[05/07 15:24:26    149s] (I)       Started Phase 1a ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Usage: 10508 = (2519 H, 7989 V) = (0.05% H, 0.15% V) = (6.801e+02um H, 2.157e+03um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] (I)       ============  Phase 1b Route ============
[05/07 15:24:26    149s] (I)       Usage: 10508 = (2519 H, 7989 V) = (0.05% H, 0.15% V) = (6.801e+02um H, 2.157e+03um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.837160e+03um
[05/07 15:24:26    149s] (I)       ============  Phase 1c Route ============
[05/07 15:24:26    149s] (I)       Usage: 10508 = (2519 H, 7989 V) = (0.05% H, 0.15% V) = (6.801e+02um H, 2.157e+03um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] (I)       ============  Phase 1d Route ============
[05/07 15:24:26    149s] (I)       Usage: 10508 = (2519 H, 7989 V) = (0.05% H, 0.15% V) = (6.801e+02um H, 2.157e+03um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] (I)       ============  Phase 1e Route ============
[05/07 15:24:26    149s] (I)       Started Phase 1e ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Usage: 10508 = (2519 H, 7989 V) = (0.05% H, 0.15% V) = (6.801e+02um H, 2.157e+03um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.837160e+03um
[05/07 15:24:26    149s] [NR-eGR] 
[05/07 15:24:26    149s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:26    149s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Started Build MST ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Generate topology with single threads
[05/07 15:24:26    149s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       total 2D Cap : 15664911 = (7709361 H, 7955550 V)
[05/07 15:24:26    149s] (I)       ============  Phase 1a Route ============
[05/07 15:24:26    149s] [NR-eGR] Layer group 2: route 2357 net(s) in layer range [2, 7]
[05/07 15:24:26    149s] (I)       Started Phase 1a ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:24:26    149s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Usage: 93329 = (54211 H, 39118 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] (I)       ============  Phase 1b Route ============
[05/07 15:24:26    149s] (I)       Started Phase 1b ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Usage: 93330 = (54211 H, 39119 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519910e+04um
[05/07 15:24:26    149s] (I)       ============  Phase 1c Route ============
[05/07 15:24:26    149s] (I)       Started Phase 1c ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Level2 Grid: 176 x 134
[05/07 15:24:26    149s] (I)       Started Two Level Routing ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Usage: 93332 = (54211 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] (I)       ============  Phase 1d Route ============
[05/07 15:24:26    149s] (I)       Usage: 93332 = (54211 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] (I)       ============  Phase 1e Route ============
[05/07 15:24:26    149s] (I)       Started Phase 1e ( Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Usage: 93332 = (54211 H, 39121 V) = (0.70% H, 0.49% V) = (1.464e+04um H, 1.056e+04um V)
[05/07 15:24:26    149s] (I)       
[05/07 15:24:26    149s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.519964e+04um
[05/07 15:24:26    149s] [NR-eGR] 
[05/07 15:24:26    149s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:26    149s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:27    149s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:27    149s] (I)       ============  Phase 1l Route ============
[05/07 15:24:27    149s] (I)       
[05/07 15:24:27    149s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:24:27    149s] [NR-eGR]                        OverCon            
[05/07 15:24:27    149s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:24:27    149s] [NR-eGR]       Layer                (1)    OverCon 
[05/07 15:24:27    149s] [NR-eGR] ----------------------------------------------
[05/07 15:24:27    149s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:27    149s] [NR-eGR]      M2  (2)         2( 0.00%)   ( 0.00%) 
[05/07 15:24:27    149s] [NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[05/07 15:24:27    149s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:27    149s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:27    149s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:27    149s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:27    149s] [NR-eGR] ----------------------------------------------
[05/07 15:24:27    149s] [NR-eGR] Total                3( 0.00%)   ( 0.00%) 
[05/07 15:24:27    149s] [NR-eGR] 
[05/07 15:24:27    149s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.20 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:27    149s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:24:27    149s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:24:27    149s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:24:27    149s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.50 sec, Curr Mem: 1953.00 MB )
[05/07 15:24:27    149s] OPERPROF: Starting HotSpotCal at level 1, MEM:1953.0M
[05/07 15:24:27    149s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:27    149s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:24:27    149s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:27    149s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:24:27    149s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:24:27    149s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:27    149s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:24:27    149s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:1953.0M
[05/07 15:24:27    149s] Deleting Cell Server ...
[05/07 15:24:27    149s] Deleting Lib Analyzer.
[05/07 15:24:27    149s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:24:27    149s] GigaOpt Hold Optimizer is used
[05/07 15:24:27    149s] End AAE Lib Interpolated Model. (MEM=1953 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:27    149s] 
[05/07 15:24:27    149s] Creating Lib Analyzer ...
[05/07 15:24:27    149s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:24:27    149s] Summary for sequential cells identification: 
[05/07 15:24:27    149s]   Identified SBFF number: 68
[05/07 15:24:27    149s]   Identified MBFF number: 0
[05/07 15:24:27    149s]   Identified SB Latch number: 0
[05/07 15:24:27    149s]   Identified MB Latch number: 0
[05/07 15:24:27    149s]   Not identified SBFF number: 0
[05/07 15:24:27    149s]   Not identified MBFF number: 0
[05/07 15:24:27    149s]   Not identified SB Latch number: 0
[05/07 15:24:27    149s]   Not identified MB Latch number: 0
[05/07 15:24:27    149s]   Number of sequential cells which are not FFs: 64
[05/07 15:24:27    149s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:24:27    149s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:24:27    149s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:24:27    149s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:24:27    149s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:24:27    149s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:24:27    149s]  Setting StdDelay to 2.60
[05/07 15:24:27    149s] Creating Cell Server, finished. 
[05/07 15:24:27    149s] 
[05/07 15:24:27    149s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/07 15:24:27    149s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/07 15:24:27    149s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:24:27    149s] 
[05/07 15:24:28    151s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:31 mem=1953.0M
[05/07 15:24:28    151s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:31 mem=1953.0M
[05/07 15:24:28    151s] Creating Lib Analyzer, finished. 
[05/07 15:24:28    151s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:31 mem=1953.0M ***
[05/07 15:24:28    151s] End AAE Lib Interpolated Model. (MEM=1953 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:28    151s]  
[05/07 15:24:28    151s] **INFO: Starting Blocking QThread with 1 CPU
[05/07 15:24:28    151s]    ____________________________________________________________________
[05/07 15:24:28    151s] __/ message from Blocking QThread
[05/07 15:24:28    151s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[05/07 15:24:28    151s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[05/07 15:24:29    151s] Starting delay calculation for Hold views
[05/07 15:24:28    151s] Starting delay calculation for Hold views
[05/07 15:24:29    151s] #################################################################################
[05/07 15:24:28    151s] #################################################################################
[05/07 15:24:28    151s] # Design Stage: PreRoute
[05/07 15:24:29    151s] # Design Stage: PreRoute
[05/07 15:24:28    151s] # Design Name: MSDAP
[05/07 15:24:28    151s] # Design Mode: 7nm
[05/07 15:24:28    151s] # Analysis Mode: MMMC OCV 
[05/07 15:24:28    151s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:29    151s] # Design Name: MSDAP
[05/07 15:24:29    151s] # Design Mode: 7nm
[05/07 15:24:29    151s] # Analysis Mode: MMMC OCV 
[05/07 15:24:29    151s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:28    151s] # Signoff Settings: SI [05/07 15:24:29    151s] # Signoff Settings: SI Off 
Off 
[05/07 15:24:28    151s] #################################################################################
[05/07 15:24:29    151s] #################################################################################
[05/07 15:24:29    151s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:24:28    151s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:24:28    151s] Calculate late delays in OCV mode...
[05/07 15:24:29    151s] Calculate late delays in OCV mode...
[05/07 15:24:28    151s] Calculate early delays in OCV mode...
[05/07 15:24:29    151s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/07 15:24:29    151s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:24:28    151s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:24:28    151s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:24:29    151s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:24:28    151s] End AAE Lib Interpolated Model. (MEM=22.418 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:28    151s] Total number of fetched objects 2492
[05/07 15:24:28    151s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:29    151s] Total number of fetched objects 2492
[05/07 15:24:29    151s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:28    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:28    151s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[05/07 15:24:29    151s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[05/07 15:24:28    151s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[05/07 15:24:29    151s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[05/07 15:24:28    151s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 0.0M) ***
[05/07 15:24:28    151s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=0.0M)
[05/07 15:24:29    151s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=0.0M)
[05/07 15:24:28    151s] 
[05/07 15:24:28    151s] Active hold views:
[05/07 15:24:28    151s]  PVT_0P77V_0C.hold_view
[05/07 15:24:28    151s]   Dominating endpoints: 0
[05/07 15:24:28    151s]   Dominating TNS: -0.000
[05/07 15:24:28    151s] 
[05/07 15:24:29    151s] 
[05/07 15:24:29    151s] Active hold views:
[05/07 15:24:29    151s]  PVT_0P77V_0C.hold_view
[05/07 15:24:29    151s]   Dominating endpoints: 0
[05/07 15:24:29    151s]   Dominating TNS: -0.000
[05/07 15:24:29    151s] 
[05/07 15:24:28    151s] Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
[05/07 15:24:29    151s] Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:00.9 mem=0.0M ***
[05/07 15:24:28    151s] Done building hold timer [7352 node(s), 9979 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
[05/07 15:24:29    151s] Done building hold timer [7352 node(s), 9979 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M ***
[05/07 15:24:28    151s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M
[05/07 15:24:29    151s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M
 
[05/07 15:24:30    152s] _______________________________________________________________________
[05/07 15:24:30    152s] Starting delay calculation for Setup views
[05/07 15:24:30    152s] #################################################################################
[05/07 15:24:30    152s] # Design Stage: PreRoute
[05/07 15:24:30    152s] # Design Name: MSDAP
[05/07 15:24:30    152s] # Design Mode: 7nm
[05/07 15:24:30    152s] # Analysis Mode: MMMC OCV 
[05/07 15:24:30    152s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:30    152s] # Signoff Settings: SI Off 
[05/07 15:24:30    152s] #################################################################################
[05/07 15:24:30    152s] Calculate early delays in OCV mode...
[05/07 15:24:30    152s] Calculate late delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 1951.0M, InitMEM = 1951.0M)
[05/07 15:24:30    152s] Start delay calculation (fullDC) (1 T). (MEM=1951)
[05/07 15:24:30    152s] End AAE Lib Interpolated Model. (MEM=1975.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:30    152s] Total number of fetched objects 2492
[05/07 15:24:30    152s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:30    152s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:30    152s] End delay calculation. (MEM=2013.57 CPU=0:00:00.4 REAL=0:00:00.0)
[05/07 15:24:30    152s] End delay calculation (fullDC). (MEM=2013.57 CPU=0:00:00.5 REAL=0:00:00.0)
[05/07 15:24:30    152s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2013.6M) ***
[05/07 15:24:30    152s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:33 mem=2013.6M)
[05/07 15:24:30    152s] Done building cte setup timing graph (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:33 mem=2013.6M ***
[05/07 15:24:30    152s] *info: category slack lower bound [L 0.0] default
[05/07 15:24:30    152s] *info: category slack lower bound [H 0.0] reg2reg 
[05/07 15:24:30    152s] --------------------------------------------------- 
[05/07 15:24:30    152s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/07 15:24:30    152s] --------------------------------------------------- 
[05/07 15:24:30    152s]          WNS    reg2regWNS
[05/07 15:24:30    152s]    15.482 ns     15.482 ns
[05/07 15:24:30    152s] --------------------------------------------------- 
[05/07 15:24:30    152s] Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
[05/07 15:24:30    152s] Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
[05/07 15:24:30    152s] Restoring Hold Target Slack: 0
[05/07 15:24:30    152s] Footprint list for hold buffering (delay unit: ps)
[05/07 15:24:30    152s] 
[05/07 15:24:30    152s] *Info: minBufDelay = 12.1 ps, libStdDelay = 2.6 ps, minBufSize = 58320 ([05/07 15:24:30    152s] =================================================================
[05/07 15:24:30    152s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/07 15:24:30    152s] ------------------------------------------------------------------
4.0)
[05/07 15:24:30    152s] *Info: worst delay setup view: PVT_0P63V_100C.setup_view
[05/07 15:24:30    152s] *Info:        7.0       1.73    4.0  57.65 HB1xp67_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:        7.9       1.86    4.0  67.57 HB1xp67_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:        9.4       2.06    4.0  84.91 HB1xp67_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       11.4       2.36    4.0 112.58 HB1xp67_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:        9.3       1.74    5.0  19.28 BUFx2_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       10.4       1.88    5.0  22.58 BUFx2_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       12.5       2.08    5.0  28.35 BUFx2_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       15.1       2.34    5.0  37.56 BUFx2_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       17.4       1.82    5.0  58.49 HB2xp67_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       19.9       1.98    5.0  68.76 HB2xp67_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       24.3       2.19    5.0  86.50 HB2xp67_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       30.2       2.47    5.0 114.47 HB2xp67_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:        8.5       1.69    6.0  12.95 BUFx3_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:        9.4       1.84    6.0  15.17 BUFx3_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       11.2       2.04    6.0  19.04 BUFx3_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       13.5       2.32    6.0  25.20 BUFx3_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       23.6       1.78    6.0  59.63 HB3xp67_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       26.8       1.94    6.0  70.35 HB3xp67_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       32.8       2.16    6.0  88.65 HB3xp67_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       40.9       2.45    6.0 117.10 HB3xp67_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       13.4       1.60    7.0   9.78 BUFx4_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       14.4       1.75    7.0  11.46 BUFx4_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       16.8       1.96    7.0  14.38 BUFx4_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       20.2       2.26    7.0  19.01 BUFx4_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       30.3       2.13    7.0  60.92 HB4xp67_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       34.3       2.35    7.0  72.15 HB4xp67_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       41.8       2.62    7.0  91.11 HB4xp67_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       52.4       2.45    7.0 120.14 HB4xp67_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       11.4       1.59    8.0   7.86 BUFx5_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       12.2       1.75    8.0   9.20 BUFx5_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:        9.0       1.90    8.0   9.69 BUFx4f_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       10.1       1.84    8.0  11.33 BUFx4f_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       14.2       1.97    8.0  11.54 BUFx5_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       12.0       2.05    8.0  14.21 BUFx4f_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       17.0       2.26    8.0  15.24 BUFx5_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       14.4       2.33    8.0  18.81 BUFx4f_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:        8.8       1.69   10.0   6.55 BUFx6f_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:        9.8       1.85   10.0   7.65 BUFx6f_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       11.6       2.05   10.0   9.58 BUFx6f_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       12.9       2.50   10.0  12.64 BUFx6f_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       13.0       1.57   12.0   4.98 BUFx8_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       13.8       1.74   12.0   5.81 BUFx8_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       16.1       1.94   12.0   7.26 BUFx8_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       19.2       2.23   12.0   9.56 BUFx8_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       11.6       1.59   14.0   4.04 BUFx10_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       12.4       1.75   14.0   4.70 BUFx10_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       14.5       1.96   14.0   5.86 BUFx10_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       16.6       2.33   14.0   7.69 BUFx10_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       13.1       1.56   16.0   3.45 BUFx12_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       13.8       1.72   16.0   4.01 BUFx12_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       15.9       1.94   16.0   4.98 BUFx12_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       18.4       2.30   16.0   6.51 BUFx12_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:        9.9       1.64   18.0   3.42 BUFx12f_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       10.6       1.76   18.0   3.96 BUFx12f_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       12.4       1.98   18.0   4.90 BUFx12f_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       14.2       2.32   18.0   6.42 BUFx12f_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       11.1       1.61   22.0   2.67 BUFx16f_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       12.1       1.71   22.0   3.06 BUFx16f_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       13.7       1.97   22.0   3.75 BUFx16f_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       16.3       2.23   22.0   4.86 BUFx16f_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] *Info:       14.3       1.55   30.0   2.04 BUFx24_ASAP7_75t_SL (A,Y)
[05/07 15:24:30    152s] *Info:       15.2       1.67   30.0   2.28 BUFx24_ASAP7_75t_L (A,Y)
[05/07 15:24:30    152s] *Info:       17.6       1.88   30.0   2.70 BUFx24_ASAP7_75t_R (A,Y)
[05/07 15:24:30    152s] *Info:       20.4       2.19   30.0   3.40 BUFx24_ASAP7_75t_SRAM (A,Y)
[05/07 15:24:30    152s] =================================================================
[05/07 15:24:30    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2013.6M
[05/07 15:24:30    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.087, REAL:0.088, MEM:2013.6M
[05/07 15:24:30    153s] 
[05/07 15:24:30    153s] ------------------------------------------------------------
[05/07 15:24:30    153s]              Initial Summary                             
[05/07 15:24:30    153s] ------------------------------------------------------------
[05/07 15:24:30    153s] 
[05/07 15:24:30    153s] Setup views included:
[05/07 15:24:30    153s]  PVT_0P63V_100C.setup_view
[05/07 15:24:30    153s] Hold  views included:
[05/07 15:24:30    153s]  PVT_0P77V_0C.hold_view
[05/07 15:24:30    153s] 
[05/07 15:24:30    153s] +--------------------+---------+---------+---------+
[05/07 15:24:30    153s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:24:30    153s] +--------------------+---------+---------+---------+
[05/07 15:24:30    153s] |           WNS (ns):| 15.483  | 15.483  | 32.918  |
[05/07 15:24:30    153s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:24:30    153s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:24:30    153s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:24:30    153s] +--------------------+---------+---------+---------+
[05/07 15:24:30    153s] 
[05/07 15:24:30    153s] +--------------------+---------+---------+---------+
[05/07 15:24:30    153s] |     Hold mode      |   all   | reg2reg | default |
[05/07 15:24:30    153s] +--------------------+---------+---------+---------+
[05/07 15:24:30    153s] |           WNS (ns):| -0.095  | -0.089  | -0.095  |
[05/07 15:24:30    153s] |           TNS (ns):| -32.456 | -32.355 | -3.772  |
[05/07 15:24:30    153s] |    Violating Paths:|   461   |   461   |   78    |
[05/07 15:24:30    153s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:24:30    153s] +--------------------+---------+---------+---------+
[05/07 15:24:30    153s] 
[05/07 15:24:30    153s] +----------------+-------------------------------+------------------+
[05/07 15:24:30    153s] |                |              Real             |       Total      |
[05/07 15:24:30    153s] |    DRVs        +------------------+------------+------------------|
[05/07 15:24:30    153s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:24:30    153s] +----------------+------------------+------------+------------------+
[05/07 15:24:30    153s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:24:30    153s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:24:30    153s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:24:30    153s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:24:30    153s] +----------------+------------------+------------+------------------+
[05/07 15:24:30    153s] 
[05/07 15:24:30    153s] Density: 1.297%
[05/07 15:24:30    153s] Routing Overflow: 0.00% H and 0.00% V
[05/07 15:24:30    153s] ------------------------------------------------------------
[05/07 15:24:30    153s] Deleting Cell Server ...
[05/07 15:24:30    153s] Deleting Lib Analyzer.
[05/07 15:24:31    153s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:24:31    153s] Summary for sequential cells identification: 
[05/07 15:24:31    153s]   Identified SBFF number: 68
[05/07 15:24:31    153s]   Identified MBFF number: 0
[05/07 15:24:31    153s]   Identified SB Latch number: 0
[05/07 15:24:31    153s]   Identified MB Latch number: 0
[05/07 15:24:31    153s]   Not identified SBFF number: 0
[05/07 15:24:31    153s]   Not identified MBFF number: 0
[05/07 15:24:31    153s]   Not identified SB Latch number: 0
[05/07 15:24:31    153s]   Not identified MB Latch number: 0
[05/07 15:24:31    153s]   Number of sequential cells which are not FFs: 64
[05/07 15:24:31    153s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:24:31    153s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:24:31    153s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:24:31    153s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:24:31    153s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:24:31    153s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:24:31    153s]  Setting StdDelay to 2.60
[05/07 15:24:31    153s] Creating Cell Server, finished. 
[05/07 15:24:31    153s] 
[05/07 15:24:31    153s] Deleting Cell Server ...
[05/07 15:24:31    153s] 
[05/07 15:24:31    153s] Creating Lib Analyzer ...
[05/07 15:24:31    153s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:24:31    153s] Summary for sequential cells identification: 
[05/07 15:24:31    153s]   Identified SBFF number: 68
[05/07 15:24:31    153s]   Identified MBFF number: 0
[05/07 15:24:31    153s]   Identified SB Latch number: 0
[05/07 15:24:31    153s]   Identified MB Latch number: 0
[05/07 15:24:31    153s]   Not identified SBFF number: 0
[05/07 15:24:31    153s]   Not identified MBFF number: 0
[05/07 15:24:31    153s]   Not identified SB Latch number: 0
[05/07 15:24:31    153s]   Not identified MB Latch number: 0
[05/07 15:24:31    153s]   Number of sequential cells which are not FFs: 64
[05/07 15:24:31    153s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:24:31    153s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:24:31    153s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:24:31    153s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:24:31    153s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:24:31    153s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:24:31    153s]  Setting StdDelay to 2.60
[05/07 15:24:31    153s] Creating Cell Server, finished. 
[05/07 15:24:31    153s] 
[05/07 15:24:31    153s] Total number of usable buffers from Lib Analyzer: 31 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_R)
[05/07 15:24:31    153s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_R INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:24:31    153s] Total number of usable delay cells from Lib Analyzer: 9 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM)
[05/07 15:24:31    153s] 
[05/07 15:24:32    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:34 mem=2013.6M
[05/07 15:24:32    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:34 mem=2013.6M
[05/07 15:24:32    154s] Creating Lib Analyzer, finished. 
[05/07 15:24:32    154s] Deleting Cell Server ...
[05/07 15:24:32    154s] Deleting Lib Analyzer.
[05/07 15:24:32    154s] 
[05/07 15:24:32    154s] Creating Lib Analyzer ...
[05/07 15:24:32    154s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:24:32    154s] Summary for sequential cells identification: 
[05/07 15:24:32    154s]   Identified SBFF number: 68
[05/07 15:24:32    154s]   Identified MBFF number: 0
[05/07 15:24:32    154s]   Identified SB Latch number: 0
[05/07 15:24:32    154s]   Identified MB Latch number: 0
[05/07 15:24:32    154s]   Not identified SBFF number: 0
[05/07 15:24:32    154s]   Not identified MBFF number: 0
[05/07 15:24:32    154s]   Not identified SB Latch number: 0
[05/07 15:24:32    154s]   Not identified MB Latch number: 0
[05/07 15:24:32    154s]   Number of sequential cells which are not FFs: 64
[05/07 15:24:32    154s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:24:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:24:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:24:32    154s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:24:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:24:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:24:32    154s]  Setting StdDelay to 2.60
[05/07 15:24:32    154s] Creating Cell Server, finished. 
[05/07 15:24:32    154s] 
[05/07 15:24:32    154s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/07 15:24:32    154s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/07 15:24:32    154s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:24:32    154s] 
[05/07 15:24:33    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:36 mem=2013.6M
[05/07 15:24:33    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:36 mem=2013.6M
[05/07 15:24:33    155s] Creating Lib Analyzer, finished. 
[05/07 15:24:33    155s] Hold Timer stdDelay = 2.6ps
[05/07 15:24:33    155s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:24:33    155s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:24:33    155s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:24:33    156s] **opt_design ... cpu = 0:00:27, real = 0:00:27, mem = 1844.4M, totSessionCpu=0:02:36 **
[05/07 15:24:33    156s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:36.0/0:02:56.0 (0.9), mem = 1958.6M
[05/07 15:24:33    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.10
[05/07 15:24:33    156s] ### Creating LA Mngr. totSessionCpu=0:02:36 mem=1958.6M
[05/07 15:24:33    156s] ### Creating LA Mngr, finished. totSessionCpu=0:02:36 mem=1958.6M
[05/07 15:24:33    156s] gigaOpt Hold fixing search radius: 10.800000 Microns (40 stdCellHgt)
[05/07 15:24:33    156s] gigaOpt Hold fixing search radius on new term: 1.350000 Microns (5 stdCellHgt)
[05/07 15:24:33    156s] gigaOpt Hold fixing search radius: 10.800000 Microns (40 stdCellHgt)
[05/07 15:24:33    156s] gigaOpt Hold fixing search radius on new term: 1.350000 Microns (5 stdCellHgt)
[05/07 15:24:33    156s] *info: Run opt_design holdfix with 1 thread.
[05/07 15:24:33    156s] Info: 33 nets with fixed/cover wires excluded.
[05/07 15:24:33    156s] Info: 33 clock nets excluded from IPO operation.
[05/07 15:24:33    156s] --------------------------------------------------- 
[05/07 15:24:33    156s]    Hold Timing Summary  - Initial 
[05/07 15:24:33    156s] --------------------------------------------------- 
[05/07 15:24:33    156s]  Target slack:       0.0000 ns
[05/07 15:24:33    156s]  View: PVT_0P77V_0C.hold_view 
[05/07 15:24:33    156s]    WNS:      -0.0946
[05/07 15:24:33    156s]    TNS:     -32.4562
[05/07 15:24:33    156s]    VP :          461
[05/07 15:24:33    156s]    Worst hold path end point: main_ctrl/sleep_flag_reg/D 
[05/07 15:24:33    156s] --------------------------------------------------- 
[05/07 15:24:33    156s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:24:33    156s] Info: Do not create the CCOpt slew target map as it already exists.
[05/07 15:24:33    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:36 mem=1977.7M
[05/07 15:24:33    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:1977.7M
[05/07 15:24:33    156s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:33    156s] OPERPROF:   Starting FgcInit at level 2, MEM:1977.7M
[05/07 15:24:33    156s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1977.7M
[05/07 15:24:33    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1977.7M
[05/07 15:24:33    156s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:34    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.084, REAL:0.084, MEM:1977.7M
[05/07 15:24:34    156s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1977.7MB).
[05/07 15:24:34    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.117, MEM:1977.7M
[05/07 15:24:34    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:36 mem=1977.7M
[05/07 15:24:34    156s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1977.7M
[05/07 15:24:34    156s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1977.7M
[05/07 15:24:34    156s] Optimizer Target Slack 0.000 StdDelay is 0.003  
[05/07 15:24:34    156s] 
[05/07 15:24:34    156s] *** Starting Core Fixing (fixHold) cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:02:36 mem=1977.7M density=1.298% ***
[05/07 15:24:34    156s] 
[05/07 15:24:34    156s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.483  | 15.483  | 32.918  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 1.298%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[05/07 15:24:34    156s] *info: Hold Batch Commit is enabled
[05/07 15:24:34    156s] *info: Levelized Batch Commit is enabled
[05/07 15:24:34    156s] 
[05/07 15:24:34    156s] Phase I ......
[05/07 15:24:34    156s] Executing transform: ECO Safe Resize
[05/07 15:24:34    156s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:24:34    156s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/07 15:24:34    156s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:24:34    156s] Worst hold path end point:
[05/07 15:24:34    156s]   main_ctrl/sleep_flag_reg/D
[05/07 15:24:34    156s]     net: main_ctrl/n_159 (nrTerm=2)
[05/07 15:24:34    156s] |   0|  -0.095|   -32.46|     461|          0|       0(     0)|     1.30%|   0:00:00.0|  1987.7M|
[05/07 15:24:34    156s] Worst hold path end point:
[05/07 15:24:34    156s]   main_ctrl/sleep_flag_reg/D
[05/07 15:24:34    156s]     net: main_ctrl/n_159 (nrTerm=2)
[05/07 15:24:34    156s] |   1|  -0.095|   -32.46|     461|          0|       0(     0)|     1.30%|   0:00:00.0|  2006.7M|
[05/07 15:24:34    156s] 
[05/07 15:24:34    156s] Capturing REF for hold ...
[05/07 15:24:34    156s]    Hold Timing Snapshot: (REF)
[05/07 15:24:34    156s]              All PG WNS: -0.095
[05/07 15:24:34    156s]              All PG TNS: -32.456
[05/07 15:24:34    156s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:24:34    156s] Executing transform: AddBuffer + LegalResize
[05/07 15:24:34    156s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:24:34    156s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/07 15:24:34    156s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:24:34    156s] Worst hold path end point:
[05/07 15:24:34    156s]   main_ctrl/sleep_flag_reg/D
[05/07 15:24:34    156s]     net: main_ctrl/n_159 (nrTerm=2)
[05/07 15:24:34    156s] |   0|  -0.095|   -32.46|     461|          0|       0(     0)|     1.30%|   0:00:00.0|  2006.7M|
[05/07 15:24:38    161s] Worst hold path end point:
[05/07 15:24:38    161s]   main_ctrl/state_next_reg[3]/D
[05/07 15:24:38    161s]     net: main_ctrl/n_135 (nrTerm=2)
[05/07 15:24:38    161s] |   1|  -0.075|   -11.07|     393|        439|       0(     0)|     1.50%|   0:00:04.0|  2033.5M|
[05/07 15:24:41    163s] Worst hold path end point:
[05/07 15:24:41    163s]   main_ctrl/count_coeff_reg[2]/D
[05/07 15:24:41    163s]     net: main_ctrl/FE_PHN332_n_206 (nrTerm=2)
[05/07 15:24:41    163s] |   2|  -0.006|    -0.07|      71|        354|       1(     0)|     1.63%|   0:00:03.0|  2052.6M|
[05/07 15:24:42    165s] Worst hold path end point:
[05/07 15:24:42    165s]   alu_ctrl/coeffL_addr_reg[4]/D
[05/07 15:24:42    165s]     net: alu_ctrl/FE_PHN526_n_314 (nrTerm=2)
[05/07 15:24:42    165s] |   3|  -0.000|    -0.00|       1|         69|       1(     1)|     1.64%|   0:00:01.0|  2052.6M|
[05/07 15:24:42    165s] Worst hold path end point:
[05/07 15:24:42    165s]   alu_ctrl/inputR_addr_reg[0]/D
[05/07 15:24:42    165s]     net: alu_ctrl/FE_PHN518_n_197 (nrTerm=2)
[05/07 15:24:42    165s] 
[05/07 15:24:42    165s] Capturing REF for hold ...
[05/07 15:24:42    165s]    Hold Timing Snapshot: (REF)
[05/07 15:24:42    165s]              All PG WNS: 0.000
[05/07 15:24:42    165s]              All PG TNS: 0.000
[05/07 15:24:42    165s] |   4|   0.000|     0.00|       0|          1|       0(     0)|     1.65%|   0:00:00.0|  2052.6M|
[05/07 15:24:42    165s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:24:42    165s] *info:        in which 1 FF resizing 
[05/07 15:24:42    165s] 
[05/07 15:24:42    165s] *info:    Total 863 cells added for Phase I
[05/07 15:24:42    165s] *info:    Total 2 instances resized for Phase I
[05/07 15:24:42    165s] --------------------------------------------------- 
[05/07 15:24:42    165s]    Hold Timing Summary  - Phase I 
[05/07 15:24:42    165s] --------------------------------------------------- 
[05/07 15:24:42    165s]  Target slack:       0.0000 ns
[05/07 15:24:42    165s]  View: PVT_0P77V_0C.hold_view 
[05/07 15:24:42    165s]    WNS:       0.0000
[05/07 15:24:42    165s]    TNS:       0.0000
[05/07 15:24:42    165s]    VP :            0
[05/07 15:24:42    165s]    Worst hold path end point: shiftL/tempreg_reg[6]/D 
[05/07 15:24:42    165s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.091  | 15.091  | 32.485  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 1.645%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[05/07 15:24:42    165s] *info:          in which 535 termBuffering
[05/07 15:24:42    165s] *info:          in which 0 dummyBuffering
[05/07 15:24:42    165s] 
[05/07 15:24:42    165s] *** Finished Core Fixing (fixHold) cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=0:02:45 mem=2052.6M density=1.645% ***
[05/07 15:24:42    165s] 
[05/07 15:24:42    165s] *info:
[05/07 15:24:42    165s] *info: Added a total of 863 cells to fix/reduce hold violation
[05/07 15:24:42    165s] *info:
[05/07 15:24:42    165s] *info: Summary: 
[05/07 15:24:42    165s]  (5.0, 	37.563)[05/07 15:24:42    165s] *info:            1 cell  of type 'BUFx2_ASAP7_75t_SRAM (8.0, 	9.690)' used
[05/07 15:24:42    165s] *info:            1 cell  of type 'BUFx4f_ASAP7_75t_SL (4.0, 	67.569)' used
[05/07 15:24:42    165s] *info:            4 cells of type 'HB1xp67_ASAP7_75t_L (4.0, 	84.915)' used
[05/07 15:24:42    165s] *info:            7 cells of type 'HB1xp67_ASAP7_75t_R (4.0, 	57.649)' used
[05/07 15:24:42    165s] *info:           77 cells of type 'HB1xp67_ASAP7_75t_SL (4.0, 	112.575)' used
[05/07 15:24:42    165s] *info:           29 cells of type 'HB1xp67_ASAP7_75t_SRAM (5.0, 	68.756)' used
[05/07 15:24:42    165s] *info:            3 cells of type 'HB2xp67_ASAP7_75t_L (5.0, 	86.502)' used
[05/07 15:24:42    165s] *info:           25 cells of type 'HB2xp67_ASAP7_75t_R (5.0, 	58.489)' used
[05/07 15:24:42    165s] *info:            1 cell  of type 'HB2xp67_ASAP7_75t_SL (5.0, 	114.469)' used
[05/07 15:24:42    165s] *info:           38 cells of type 'HB2xp67_ASAP7_75t_SRAM (6.0, 	70.352)' used
[05/07 15:24:42    165s] *info:            1 cell  of type 'HB3xp67_ASAP7_75t_L (6.0, 	88.653)' used
[05/07 15:24:42    165s] *info:           35 cells of type 'HB3xp67_ASAP7_75t_R (6.0, 	117.101)' used
[05/07 15:24:42    165s] *info:          222 cells of type 'HB3xp67_ASAP7_75t_SRAM (7.0, 	120.144)' used
[05/07 15:24:42    165s] *info:          419 cells of type 'HB4xp67_ASAP7_75t_SRAM' used
[05/07 15:24:42    165s] *info:
[05/07 15:24:42    165s] *info: Total 2 instances resized
[05/07 15:24:42    165s] *info:       in which 1 FF resizing
[05/07 15:24:42    165s] *info:
[05/07 15:24:42    165s] 
OPERPROF: Starting FgcCleanup at level 1, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:     Starting FgcInit at level 3, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.092, REAL:0.093, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.125, REAL:0.126, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.126, REAL:0.127, MEM:2068.6M
[05/07 15:24:43    165s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.11
[05/07 15:24:43    165s] OPERPROF: Starting RefinePlace at level 1, MEM:2068.6M
[05/07 15:24:43    165s] *** Starting place_detail (0:02:45 mem=2068.6M) ***
[05/07 15:24:43    165s] Total net bbox length = 2.732e+04 (1.602e+04 1.130e+04) (ext = 1.921e+03)
[05/07 15:24:43    165s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/07 15:24:43    165s] Skipping level-shifter placement due to all shifters are placed legally
[05/07 15:24:43    165s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:43    165s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.001, REAL:0.001, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2068.6M
[05/07 15:24:43    165s] Starting refinePlace ...
[05/07 15:24:43    165s]   Spread Effort: high, pre-route mode, useDDP on.
[05/07 15:24:43    165s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2068.6MB) @(0:02:45 - 0:02:45).
[05/07 15:24:43    165s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:43    165s] wireLenOptFixPriorityInst 378 inst fixed
[05/07 15:24:43    165s] Starting RTC Spread...
[05/07 15:24:43    165s] move report: RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:43    165s] [CPU] RTC Spread cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/07 15:24:43    165s] [CPU] RTC Spread legalization cpu time =0:00:00.0, real time = 0:00:00.0. [MEM] = 0.0M.
[05/07 15:24:43    165s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:43    165s] 
[05/07 15:24:43    165s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[05/07 15:24:43    165s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:43    165s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2068.6MB) @(0:02:45 - 0:02:46).
[05/07 15:24:43    165s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/07 15:24:43    165s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2068.6MB
[05/07 15:24:43    165s] Statistics of distance of Instance movement in refine placement:
[05/07 15:24:43    165s]   maximum (X+Y) =         0.00 um
[05/07 15:24:43    165s]   mean    (X+Y) =         0.00 um
[05/07 15:24:43    165s] Total instances flipped for legalization: 159
[05/07 15:24:43    165s] Total instances moved : 0
[05/07 15:24:43    165s] Summary Report:
[05/07 15:24:43    165s] Instances move: 0 (out of 3094 movable)
[05/07 15:24:43    165s] Instances flipped: 159
[05/07 15:24:43    165s] Mean displacement: 0.00 um
[05/07 15:24:43    165s] Max displacement: 0.00 um 
[05/07 15:24:43    165s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.320, REAL:0.331, MEM:2068.6M
[05/07 15:24:43    165s] Total net bbox length = 2.736e+04 (1.606e+04 1.130e+04) (ext = 1.921e+03)
[05/07 15:24:43    165s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2068.6MB
[05/07 15:24:43    165s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2068.6MB) @(0:02:45 - 0:02:46).
[05/07 15:24:43    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.11
[05/07 15:24:43    165s] *** Finished place_detail (0:02:46 mem=2068.6M) ***
[05/07 15:24:43    165s] OPERPROF: Finished RefinePlace at level 1, CPU:0.340, REAL:0.352, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF: Starting FgcCleanup at level 1, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2068.6M
[05/07 15:24:43    165s] *** maximum move = 0.00 um ***
[05/07 15:24:43    165s] *** Finished re-routing un-routed nets (2068.6M) ***
[05/07 15:24:43    165s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Starting FgcInit at level 2, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.085, REAL:0.086, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2068.6M
[05/07 15:24:43    165s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.119, REAL:0.120, MEM:2068.6M
[05/07 15:24:43    165s] 
[05/07 15:24:43    165s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2068.6M) ***

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.091  | 15.091  | 32.485  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 1.645%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[05/07 15:24:43    165s] *** Finish Post CTS Hold Fixing (cpu=0:00:14.6 real=0:00:15.0 totSessionCpu=0:02:46 mem=2068.6M density=1.645%) ***
[05/07 15:24:43    165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.10
[05/07 15:24:43    165s] *** HoldOpt [finish] : cpu/real = 0:00:09.8/0:00:09.9 (1.0), totSession cpu/real = 0:02:45.8/0:03:05.9 (0.9), mem = 2033.5M
[05/07 15:24:43    165s] **INFO: total 865 insts, 0 nets marked don't touch
[05/07 15:24:43    165s] **INFO: total 865 insts, 0 nets marked don't touch DB property
[05/07 15:24:43    165s] **INFO: total 865 insts, 0 nets unmarked don't touch
[05/07 15:24:43    165s] 
[05/07 15:24:43    165s] OPERPROF: Starting FgcCleanup at level 1, MEM:2033.5M
[05/07 15:24:43    165s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2033.5M
[05/07 15:24:43    165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1970.5M
[05/07 15:24:43    165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.088, REAL:0.088, MEM:1970.5M
[05/07 15:24:43    165s] *** Steiner Routed Nets: 46.344%; Threshold: 100; Threshold for Hold: 100
[05/07 15:24:43    165s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=1970.5M
[05/07 15:24:43    165s] ### Creating LA Mngr, finished. totSessionCpu=0:02:46 mem=1970.5M
[05/07 15:24:43    165s] Re-routed 0 nets
[05/07 15:24:43    165s] GigaOpt_HOLD: Recover setup timing after hold fixing
[05/07 15:24:43    165s] Deleting Cell Server ...
[05/07 15:24:43    165s] Deleting Lib Analyzer.
[05/07 15:24:43    165s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:24:43    165s] Summary for sequential cells identification: 
[05/07 15:24:43    165s]   Identified SBFF number: 68
[05/07 15:24:43    165s]   Identified MBFF number: 0
[05/07 15:24:43    165s]   Identified SB Latch number: 0
[05/07 15:24:43    165s]   Identified MB Latch number: 0
[05/07 15:24:43    165s]   Not identified SBFF number: 0
[05/07 15:24:43    165s]   Not identified MBFF number: 0
[05/07 15:24:43    165s]   Not identified SB Latch number: 0
[05/07 15:24:43    165s]   Not identified MB Latch number: 0
[05/07 15:24:43    165s]   Number of sequential cells which are not FFs: 64
[05/07 15:24:43    165s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:24:43    165s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:24:43    165s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:24:43    165s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:24:43    165s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:24:43    166s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:24:43    166s]  Setting StdDelay to 2.60
[05/07 15:24:43    166s] Creating Cell Server, finished. 
[05/07 15:24:43    166s] 
[05/07 15:24:43    166s] Deleting Cell Server ...
[05/07 15:24:44    166s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:24:44    166s] Summary for sequential cells identification: 
[05/07 15:24:44    166s]   Identified SBFF number: 68
[05/07 15:24:44    166s]   Identified MBFF number: 0
[05/07 15:24:44    166s]   Identified SB Latch number: 0
[05/07 15:24:44    166s]   Identified MB Latch number: 0
[05/07 15:24:44    166s]   Not identified SBFF number: 0
[05/07 15:24:44    166s]   Not identified MBFF number: 0
[05/07 15:24:44    166s]   Not identified SB Latch number: 0
[05/07 15:24:44    166s]   Not identified MB Latch number: 0
[05/07 15:24:44    166s]   Number of sequential cells which are not FFs: 64
[05/07 15:24:44    166s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:24:44    166s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:24:44    166s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:24:44    166s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:24:44    166s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:24:44    166s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:24:44    166s]  Setting StdDelay to 2.60
[05/07 15:24:44    166s] Creating Cell Server, finished. 
[05/07 15:24:44    166s] 
[05/07 15:24:44    166s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[05/07 15:24:44    166s] GigaOpt: WNS bump threshold: 0.0013
[05/07 15:24:44    166s] GigaOpt: Skipping postEco optimization
[05/07 15:24:44    166s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[05/07 15:24:44    166s] GigaOpt: Skipping nonLegal postEco optimization
[05/07 15:24:44    166s] *** Steiner Routed Nets: 46.344%; Threshold: 100; Threshold for Hold: 100
[05/07 15:24:44    166s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=1970.5M
[05/07 15:24:44    166s] ### Creating LA Mngr, finished. totSessionCpu=0:02:46 mem=1970.5M
[05/07 15:24:44    166s] Re-routed 0 nets
[05/07 15:24:44    166s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.0013)
[05/07 15:24:44    166s] GigaOpt: Skipping post-eco TNS optimization
[05/07 15:24:44    166s] 
[05/07 15:24:44    166s] Active setup views:
[05/07 15:24:44    166s]  PVT_0P63V_100C.setup_view
[05/07 15:24:44    166s]   Dominating endpoints: 0
[05/07 15:24:44    166s]   Dominating TNS: -0.000
[05/07 15:24:44    166s] 
[05/07 15:24:44    166s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Started Loading and Dumping File ( Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Reading DB...
[05/07 15:24:44    166s] (I)       Read data from FE... (mem=1970.5M)
[05/07 15:24:44    166s] (I)       Read nodes and places... (mem=1970.5M)
[05/07 15:24:44    166s] (I)       Done Read nodes and places (cpu=0.006s, mem=1970.5M)
[05/07 15:24:44    166s] (I)       Read nets... (mem=1970.5M)
[05/07 15:24:44    166s] (I)       Done Read nets (cpu=0.005s, mem=1970.5M)
[05/07 15:24:44    166s] (I)       Done Read data from FE (cpu=0.010s, mem=1970.5M)
[05/07 15:24:44    166s] (I)       before initializing RouteDB syMemory usage = 1970.5 MB
[05/07 15:24:44    166s] (I)       Build term to term wires: false
[05/07 15:24:44    166s] (I)       Honor MSV route constraint: false
[05/07 15:24:44    166s] (I)       Maximum routing layer  : 7
[05/07 15:24:44    166s] (I)       Minimum routing layer  : 2
[05/07 15:24:44    166s] (I)       Supply scale factor H  : 1.00
[05/07 15:24:44    166s] (I)       Supply scale factor V  : 1.00
[05/07 15:24:44    166s] (I)       Tracks used by clock wire: 0
[05/07 15:24:44    166s] (I)       Reverse direction      : 
[05/07 15:24:44    166s] (I)       Honor partition pin guides: true
[05/07 15:24:44    166s] (I)       Route selected nets only: false
[05/07 15:24:44    166s] (I)       Route secondary PG pins: false
[05/07 15:24:44    166s] (I)       Second PG max fanout   : 2147483647
[05/07 15:24:44    166s] (I)       Apply function for special wires: true
[05/07 15:24:44    166s] (I)       Layer by layer blockage reading: true
[05/07 15:24:44    166s] (I)       Offset calculation fix : true
[05/07 15:24:44    166s] (I)       Route stripe layer range: 
[05/07 15:24:44    166s] (I)       Honor partition fences : 
[05/07 15:24:44    166s] (I)       Honor partition pin    : 
[05/07 15:24:44    166s] (I)       Honor partition fences with feedthrough: 
[05/07 15:24:44    166s] (I)       Counted 3786 PG shapes. We will not process PG shapes layer by layer.
[05/07 15:24:44    166s] (I)       build grid graph
[05/07 15:24:44    166s] (I)       build grid graph start
[05/07 15:24:44    166s] [NR-eGR] Track table information for default rule: 
[05/07 15:24:44    166s] [NR-eGR] M1 has no routable track
[05/07 15:24:44    166s] [NR-eGR] M2 has non-uniform track structures
[05/07 15:24:44    166s] [NR-eGR] M3 has single uniform track structure
[05/07 15:24:44    166s] [NR-eGR] M4 has single uniform track structure
[05/07 15:24:44    166s] [NR-eGR] M5 has single uniform track structure
[05/07 15:24:44    166s] [NR-eGR] M6 has single uniform track structure
[05/07 15:24:44    166s] [NR-eGR] M7 has single uniform track structure
[05/07 15:24:44    166s] (I)       build grid graph end
[05/07 15:24:44    166s] (I)       ===========================================================================
[05/07 15:24:44    166s] (I)       == Report All Rule Vias ==
[05/07 15:24:44    166s] (I)       ===========================================================================
[05/07 15:24:44    166s] (I)        Via Rule : (Default)
[05/07 15:24:44    166s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/07 15:24:44    166s] (I)       ---------------------------------------------------------------------------
[05/07 15:24:44    166s] (I)        1    9 : VIA12                      13 : NR_VIA1_1x2_VH_HE        
[05/07 15:24:44    166s] (I)        2    8 : VIA23                       8 : VIA23                    
[05/07 15:24:44    166s] (I)        3   23 : NR_VIA3_PH_V               23 : NR_VIA3_PH_V             
[05/07 15:24:44    166s] (I)        4   28 : NR_VIA4_PV                 28 : NR_VIA4_PV               
[05/07 15:24:44    166s] (I)        5    5 : VIA56                       5 : VIA56                    
[05/07 15:24:44    166s] (I)        6   40 : NR_VIA6_PV                 40 : NR_VIA6_PV               
[05/07 15:24:44    166s] (I)        7    3 : VIA78                      46 : NR_VIA7_2x1_VH_VN        
[05/07 15:24:44    166s] (I)        8    2 : VIA89                      49 : NR_VIA8_2x1_HV_V         
[05/07 15:24:44    166s] (I)        9   50 : NR_VIA9_VH                 52 : NR_VIA9_2x1_VH_VN        
[05/07 15:24:44    166s] (I)       10    0 : ---                         0 : ---                      
[05/07 15:24:44    166s] (I)       ===========================================================================
[05/07 15:24:44    166s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Num PG vias on layer 1 : 0
[05/07 15:24:44    166s] (I)       Num PG vias on layer 2 : 0
[05/07 15:24:44    166s] (I)       Num PG vias on layer 3 : 0
[05/07 15:24:44    166s] (I)       Num PG vias on layer 4 : 0
[05/07 15:24:44    166s] (I)       Num PG vias on layer 5 : 0
[05/07 15:24:44    166s] (I)       Num PG vias on layer 6 : 0
[05/07 15:24:44    166s] (I)       Num PG vias on layer 7 : 0
[05/07 15:24:44    166s] [NR-eGR] Read 944 PG shapes
[05/07 15:24:44    166s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/07 15:24:44    166s] [NR-eGR] #Routing Blockages  : 0
[05/07 15:24:44    166s] [NR-eGR] #Instance Blockages : 1082
[05/07 15:24:44    166s] [NR-eGR] #PG Blockages       : 944
[05/07 15:24:44    166s] [NR-eGR] #Bump Blockages     : 0
[05/07 15:24:44    166s] [NR-eGR] #Boundary Blockages : 0
[05/07 15:24:44    166s] [NR-eGR] Num Prerouted Nets = 33  Num Prerouted Wires = 2258
[05/07 15:24:44    166s] (I)       readDataFromPlaceDB
[05/07 15:24:44    166s] (I)       Read net information..
[05/07 15:24:44    166s] (I)       Read testcase time = 0.001 seconds
[05/07 15:24:44    166s] 
[05/07 15:24:44    166s] [NR-eGR] Read numTotalNets=3282  numIgnoredNets=33
[05/07 15:24:44    166s] (I)       early_global_route_priority property id does not exist.
[05/07 15:24:44    166s] (I)       Start initializing grid graph
[05/07 15:24:44    166s] (I)       End initializing grid graph
[05/07 15:24:44    166s] (I)       Model blockages into capacity
[05/07 15:24:44    166s] (I)       Read Num Blocks=3092  Num Prerouted Wires=2258  Num CS=0
[05/07 15:24:44    166s] (I)       Started Modeling ( Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Started Modeling Layer 1 ( Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Started Modeling Layer 2 ( Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Layer 1 (H) : #blockages 1534 : #preroutes 989
[05/07 15:24:44    166s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Started Modeling Layer 3 ( Curr Mem: 1970.47 MB )
[05/07 15:24:44    166s] (I)       Layer 2 (V) : #blockages 14 : #preroutes 1043
[05/07 15:24:44    166s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Started Modeling Layer 4 ( Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Layer 3 (H) : #blockages 600 : #preroutes 218
[05/07 15:24:44    166s] (I)       Finished Modeling Layer 4 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Started Modeling Layer 5 ( Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Layer 4 (V) : #blockages 0 : #preroutes 8
[05/07 15:24:44    166s] (I)       Finished Modeling Layer 5 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Started Modeling Layer 6 ( Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Layer 5 (H) : #blockages 468 : #preroutes 0
[05/07 15:24:44    166s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Started Modeling Layer 7 ( Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Layer 6 (V) : #blockages 476 : #preroutes 0
[05/07 15:24:44    166s] (I)       Finished Modeling Layer 7 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Finished Modeling ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1976.47 MB )
[05/07 15:24:44    166s] (I)       Number of ignored nets = 33
[05/07 15:24:44    166s] (I)       Number of fixed nets = 33.  Ignored: Yes
[05/07 15:24:44    166s] (I)       Number of clock nets = 33.  Ignored: No
[05/07 15:24:44    166s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/07 15:24:44    166s] (I)       Number of special nets = 0.  Ignored: Yes
[05/07 15:24:44    166s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/07 15:24:44    166s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/07 15:24:44    166s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/07 15:24:44    166s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/07 15:24:44    166s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/07 15:24:44    166s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1976.5 MB
[05/07 15:24:44    166s] (I)       Ndr track 0 does not exist
[05/07 15:24:44    166s] (I)       Ndr track 0 does not exist
[05/07 15:24:44    166s] (I)       Layer1  viaCost=100.00
[05/07 15:24:44    166s] (I)       Layer2  viaCost=100.00
[05/07 15:24:44    166s] (I)       Layer3  viaCost=100.00
[05/07 15:24:44    166s] (I)       Layer4  viaCost=100.00
[05/07 15:24:44    166s] (I)       Layer5  viaCost=100.00
[05/07 15:24:44    166s] (I)       Layer6  viaCost=100.00
[05/07 15:24:44    166s] (I)       ---------------------Grid Graph Info--------------------
[05/07 15:24:44    166s] (I)       Routing area        : (0, 0) - (236880, 180324)
[05/07 15:24:44    166s] (I)       Core area           : (0, 0) - (236880, 180324)
[05/07 15:24:44    166s] (I)       Site width          :    54  (dbu)
[05/07 15:24:44    166s] (I)       Row height          :   270  (dbu)
[05/07 15:24:44    166s] (I)       GCell width         :   270  (dbu)
[05/07 15:24:44    166s] (I)       GCell height        :   270  (dbu)
[05/07 15:24:44    166s] (I)       Grid                :   878   668     7
[05/07 15:24:44    166s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/07 15:24:44    166s] (I)       Vertical capacity   :     0     0   270     0   270     0   270
[05/07 15:24:44    166s] (I)       Horizontal capacity :     0   270     0   270     0   270     0
[05/07 15:24:44    166s] (I)       Default wire width  :    18    18    18    24    24    32    32
[05/07 15:24:44    166s] (I)       Default wire space  :    18    18    18    24    24    32    32
[05/07 15:24:44    166s] (I)       Default wire pitch  :    36    36    36    48    48    64    64
[05/07 15:24:44    166s] (I)       Default pitch size  :    36    36    36    48    48    64    64
[05/07 15:24:44    166s] (I)       First track coord   :     0    45    36    48    48    32    64
[05/07 15:24:44    166s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.62  4.22  4.22
[05/07 15:24:44    166s] (I)       Total num of tracks :     0  4675  6579  3756  4934  2817  3701
[05/07 15:24:44    166s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/07 15:24:44    166s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/07 15:24:44    166s] (I)       --------------------------------------------------------
[05/07 15:24:44    166s] 
[05/07 15:24:44    166s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/07 15:24:44    166s] (I)       Pitch:[05/07 15:24:44    166s] [NR-eGR] ============ Routing rule table ============
[05/07 15:24:44    166s] [NR-eGR] Rule id: 0  Nets: 3249 
  L1=36  L2=36  L3=36  L4=48  L5=48  L6=64  L7=64
[05/07 15:24:44    166s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:44    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:44    166s] (I)       ID:1  Default:no[05/07 15:24:44    166s] [NR-eGR] Rule id: 1  Nets: 0 
 NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/07 15:24:44    166s] (I)       Pitch:  L1=72  L2=72  L3=72  L4=96  L5=96  L6=128  L7=128
[05/07 15:24:44    166s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2
[05/07 15:24:44    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/07 15:24:44    166s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/07 15:24:44    166s] [NR-eGR] ========================================
[05/07 15:24:44    166s] [NR-eGR] 
[05/07 15:24:44    166s] (I)       blocked tracks on layer2 : = 1645516 / 4104650 (40.09%)
[05/07 15:24:44    166s] (I)       blocked tracks on layer3 : = 1737167 / 4394772 (39.53%)
[05/07 15:24:44    166s] (I)       blocked tracks on layer4 : = 55944 / 3297768 (1.70%)
[05/07 15:24:44    166s] (I)       blocked tracks on layer5 : = 0 / 3295912 (0.00%)
[05/07 15:24:44    166s] (I)       blocked tracks on layer6 : = 479388 / 2473326 (19.38%)
[05/07 15:24:44    166s] (I)       blocked tracks on layer7 : = 476952 / 2472268 (19.29%)
[05/07 15:24:44    166s] (I)       After initializing earlyGlobalRoute syMemory usage = 2013.4 MB
[05/07 15:24:44    166s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.23 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Started Global Routing ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       ============= Initialization =============
[05/07 15:24:44    166s] (I)       totalPins=9591  totalGlobalPin=9536 (99.43%)
[05/07 15:24:44    166s] (I)       Started Build MST ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Generate topology with single threads
[05/07 15:24:44    166s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       total 2D Cap : 10528399 = (5237171 H, 5291228 V)
[05/07 15:24:44    166s] (I)       ============  Phase 1a Route ============
[05/07 15:24:44    166s] [NR-eGR] Layer group 1: route 35 net(s) in layer range [4, 7]
[05/07 15:24:44    166s] (I)       Started Phase 1a ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Usage: 10514 = (2525 H, 7989 V) = (0.05% H, 0.15% V) = (6.818e+02um H, 2.157e+03um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] (I)       ============  Phase 1b Route ============
[05/07 15:24:44    166s] (I)       Usage: 10514 = (2525 H, 7989 V) = (0.05% H, 0.15% V) = (6.818e+02um H, 2.157e+03um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.838780e+03um
[05/07 15:24:44    166s] (I)       ============  Phase 1c Route ============
[05/07 15:24:44    166s] (I)       Usage: 10514 = (2525 H, 7989 V) = (0.05% H, 0.15% V) = (6.818e+02um H, 2.157e+03um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] (I)       ============  Phase 1d Route ============
[05/07 15:24:44    166s] (I)       Usage: 10514 = (2525 H, 7989 V) = (0.05% H, 0.15% V) = (6.818e+02um H, 2.157e+03um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] (I)       ============  Phase 1e Route ============
[05/07 15:24:44    166s] (I)       Started Phase 1e ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Usage: 10514 = (2525 H, 7989 V) = (0.05% H, 0.15% V) = (6.818e+02um H, 2.157e+03um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.838780e+03um
[05/07 15:24:44    166s] [NR-eGR] 
[05/07 15:24:44    166s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:44    166s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Started Build MST ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Generate topology with single threads
[05/07 15:24:44    166s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       total 2D Cap : 15664910 = (7709360 H, 7955550 V)
[05/07 15:24:44    166s] (I)       ============  Phase 1a Route ============
[05/07 15:24:44    166s] [NR-eGR] Layer group 2: route 3214 net(s) in layer range [2, 7]
[05/07 15:24:44    166s] (I)       Started Phase 1a ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/07 15:24:44    166s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Usage: 98503 = (57663 H, 40840 V) = (0.75% H, 0.51% V) = (1.557e+04um H, 1.103e+04um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] (I)       ============  Phase 1b Route ============
[05/07 15:24:44    166s] (I)       Started Phase 1b ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Usage: 98504 = (57663 H, 40841 V) = (0.75% H, 0.51% V) = (1.557e+04um H, 1.103e+04um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.659608e+04um
[05/07 15:24:44    166s] (I)       ============  Phase 1c Route ============
[05/07 15:24:44    166s] (I)       Started Phase 1c ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Level2 Grid: 176 x 134
[05/07 15:24:44    166s] (I)       Started Two Level Routing ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Usage: 98504 = (57663 H, 40841 V) = (0.75% H, 0.51% V) = (1.557e+04um H, 1.103e+04um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] (I)       ============  Phase 1d Route ============
[05/07 15:24:44    166s] (I)       Started Phase 1d ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Usage: 98504 = (57663 H, 40841 V) = (0.75% H, 0.51% V) = (1.557e+04um H, 1.103e+04um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] (I)       ============  Phase 1e Route ============
[05/07 15:24:44    166s] (I)       Started Phase 1e ( Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Usage: 98504 = (57663 H, 40841 V) = (0.75% H, 0.51% V) = (1.557e+04um H, 1.103e+04um V)
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.659608e+04um
[05/07 15:24:44    166s] [NR-eGR] 
[05/07 15:24:44    166s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       Run Multi-thread layer assignment with 1 threads
[05/07 15:24:44    166s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       ============  Phase 1l Route ============
[05/07 15:24:44    166s] (I)       
[05/07 15:24:44    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/07 15:24:44    166s] [NR-eGR]                        OverCon            
[05/07 15:24:44    166s] [NR-eGR]                         #Gcell     %Gcell
[05/07 15:24:44    166s] [NR-eGR]       Layer                (1)    OverCon 
[05/07 15:24:44    166s] [NR-eGR] ----------------------------------------------
[05/07 15:24:44    166s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:44    166s] [NR-eGR]      M2  (2)         1( 0.00%)   ( 0.00%) 
[05/07 15:24:44    166s] [NR-eGR]      M3  (3)         1( 0.00%)   ( 0.00%) 
[05/07 15:24:44    166s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:44    166s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:44    166s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:44    166s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[05/07 15:24:44    166s] [NR-eGR] ----------------------------------------------
[05/07 15:24:44    166s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/07 15:24:44    166s] [NR-eGR] 
[05/07 15:24:44    166s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.21 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] (I)       total 2D Cap : 15669698 = (7712620 H, 7957078 V)
[05/07 15:24:44    166s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/07 15:24:44    166s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/07 15:24:44    166s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.49 sec, Curr Mem: 2013.39 MB )
[05/07 15:24:44    166s] OPERPROF: Starting HotSpotCal at level 1, MEM:2013.4M
[05/07 15:24:44    166s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:44    166s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:24:44    166s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:44    166s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:24:44    166s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:24:44    166s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:44    166s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:24:44    166s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:2013.4M
[05/07 15:24:44    166s] Reported timing to dir hammer_cts_debug
[05/07 15:24:44    166s] **opt_design ... cpu = 0:00:37, real = 0:00:38, mem = 1792.7M, totSessionCpu=0:02:47 **
[05/07 15:24:44    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1930.0M
[05/07 15:24:44    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.086, REAL:0.087, MEM:1930.0M
[05/07 15:24:44    166s] End AAE Lib Interpolated Model. (MEM=1929.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:44    166s]  
[05/07 15:24:44    166s] **INFO: Starting Blocking QThread with 1 CPU
[05/07 15:24:44    166s]    ____________________________________________________________________
[05/07 15:24:44    166s] __/ message from Blocking QThread
[05/07 15:24:44    166s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[05/07 15:24:44    166s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
[05/07 15:24:44    166s] Starting delay calculation for Hold views
[05/07 15:24:45    166s] Starting delay calculation for Hold views
[05/07 15:24:44    166s] #################################################################################
[05/07 15:24:45    166s] #################################################################################
[05/07 15:24:44    166s] # Design Stage: PreRoute
[05/07 15:24:44    166s] # Design Name: MSDAP
[05/07 15:24:44    166s] # Design Mode: 7nm
[05/07 15:24:44    166s] # Analysis Mode: MMMC OCV 
[05/07 15:24:44    166s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:45    166s] # Design Stage: PreRoute
[05/07 15:24:45    166s] # Design Name: MSDAP
[05/07 15:24:45    166s] # Design Mode: 7nm
[05/07 15:24:45    166s] # Analysis Mode: MMMC OCV 
[05/07 15:24:45    166s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:44    166s] # Signoff Settings: SI [05/07 15:24:45    166s] # Signoff Settings: SI Off 
Off 
[05/07 15:24:44    166s] #################################################################################
[05/07 15:24:45    166s] #################################################################################
[05/07 15:24:45    166s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:24:44    166s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:24:45    166s] Calculate late delays in OCV mode...
[05/07 15:24:44    166s] Calculate late delays in OCV mode...
[05/07 15:24:44    166s] Calculate early delays in OCV mode...
[05/07 15:24:45    166s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 5.5M, InitMEM = 5.5M)
[05/07 15:24:45    166s] Start delay calculation (fullDC) (1 T). (MEM=5.52734)
[05/07 15:24:44    166s] Start delay calculation (fullDC) (1 T). (MEM=5.52734)
[05/07 15:24:44    166s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:24:45    166s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:24:44    166s] End AAE Lib Interpolated Model. (MEM=29.9414 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:44    166s] Total number of fetched objects 3347
[05/07 15:24:44    166s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:45    166s] Total number of fetched objects 3347
[05/07 15:24:45    166s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:44    166s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:44    166s] End delay calculation. (MEM=3.79297 CPU=0:00:00.6 REAL=0:00:00.0)
[05/07 15:24:45    166s] End delay calculation. (MEM=3.79297 CPU=0:00:00.6 REAL=0:00:00.0)
[05/07 15:24:44    166s] End delay calculation (fullDC). (MEM=3.79297 CPU=0:00:00.7 REAL=0:00:00.0)
[05/07 15:24:45    166s] End delay calculation (fullDC). (MEM=3.79297 CPU=0:00:00.7 REAL=0:00:00.0)
[05/07 15:24:44    166s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3.8M) ***
[05/07 15:24:45    166s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:02.0 mem=3.8M)
[05/07 15:24:44    166s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:02.0 mem=3.8M)
[05/07 15:24:44    166s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 ([05/07 15:24:46    166s] *** QThread HoldRpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), mem = 0.0M
1.0), mem = 0.0M
 
[05/07 15:24:46    167s] _______________________________________________________________________
[05/07 15:24:46    167s] Starting delay calculation for Setup views
[05/07 15:24:46    168s] #################################################################################
[05/07 15:24:46    168s] # Design Stage: PreRoute
[05/07 15:24:46    168s] # Design Name: MSDAP
[05/07 15:24:46    168s] # Design Mode: 7nm
[05/07 15:24:46    168s] # Analysis Mode: MMMC OCV 
[05/07 15:24:46    168s] # Parasitics Mode: No SPEF/RCDB
[05/07 15:24:46    168s] # Signoff Settings: SI Off 
[05/07 15:24:46    168s] #################################################################################
[05/07 15:24:46    168s] Calculate early delays in OCV mode...
[05/07 15:24:46    168s] Calculate late delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 1937.5M, InitMEM = 1937.5M)
[05/07 15:24:46    168s] Start delay calculation (fullDC) (1 T). (MEM=1937.54)
[05/07 15:24:46    168s] End AAE Lib Interpolated Model. (MEM=1961.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:46    168s] Total number of fetched objects 3347
[05/07 15:24:46    168s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:46    168s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:46    168s] End delay calculation. (MEM=2009.64 CPU=0:00:00.4 REAL=0:00:00.0)
[05/07 15:24:46    168s] End delay calculation (fullDC). (MEM=2009.64 CPU=0:00:00.6 REAL=0:00:00.0)
[05/07 15:24:46    168s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2009.6M) ***
[05/07 15:24:47    168s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:02:49 mem=2009.6M)
[05/07 15:24:47    168s] 2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:24:47    168s] 2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:24:47    168s] 2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:24:47    168s] 2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:24:47    168s] 2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:24:47    168s] 2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:24:47    169s] 2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:24:47    169s] 2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:24:47    169s] 2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:24:47    169s] 2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:24:47    169s] 2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:24:47    169s] 2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:24:47    169s] 2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:24:47    169s] 2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:24:47    169s] 2025/05/07 15:24:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:24:47    169s] 2025/05/07 15:24:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:24:47    169s] 
[05/07 15:24:47    169s] ------------------------------------------------------------
[05/07 15:24:47    169s]      opt_design Final Summary                             
[05/07 15:24:47    169s] ------------------------------------------------------------
[05/07 15:24:47    169s] 
[05/07 15:24:47    169s] Setup views included:
[05/07 15:24:47    169s]  PVT_0P63V_100C.setup_view 
[05/07 15:24:47    169s] Hold  views included:
[05/07 15:24:47    169s]  PVT_0P77V_0C.hold_view
[05/07 15:24:47    169s] 
[05/07 15:24:47    169s] +--------------------+---------+---------+---------+
[05/07 15:24:47    169s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:24:47    169s] +--------------------+---------+---------+---------+
[05/07 15:24:47    169s] |           WNS (ns):| 15.092  | 15.092  | 32.485  |
[05/07 15:24:47    169s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:24:47    169s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:24:47    169s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:24:47    169s] +--------------------+---------+---------+---------+
[05/07 15:24:47    169s] 
[05/07 15:24:47    169s] +--------------------+---------+---------+---------+
[05/07 15:24:47    169s] |     Hold mode      |   all   | reg2reg | default |
[05/07 15:24:47    169s] +--------------------+---------+---------+---------+
[05/07 15:24:47    169s] |           WNS (ns):| -0.000  | -0.000  |  0.005  |
[05/07 15:24:47    169s] |           TNS (ns):| -0.000  | -0.000  |  0.000  |
[05/07 15:24:47    169s] |    Violating Paths:|    2    |    2    |    0    |
[05/07 15:24:47    169s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:24:47    169s] +--------------------+---------+---------+---------+
[05/07 15:24:47    169s] 
[05/07 15:24:47    169s] +----------------+-------------------------------+------------------+
[05/07 15:24:47    169s] |                |              Real             |       Total      |
[05/07 15:24:47    169s] |    DRVs        +------------------+------------+------------------|
[05/07 15:24:47    169s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:24:47    169s] +----------------+------------------+------------+------------------+
[05/07 15:24:47    169s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:24:47    169s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:24:47    169s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:24:47    169s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:24:47    169s] +----------------+------------------+------------+------------------+
[05/07 15:24:47    169s] 
[05/07 15:24:47    169s] Density: 1.645%
[05/07 15:24:47    169s] Routing Overflow: 0.00% H and 0.00% V
[05/07 15:24:47    169s] ------------------------------------------------------------
[05/07 15:24:47    169s] *** Final Summary (holdfix) CPU=0:00:02.4, REAL=0:00:03.0, MEM=1964.7M
[05/07 15:24:48    169s] **opt_design ... cpu = 0:00:40, real = 0:00:42, mem = 1844.7M, totSessionCpu=0:02:49 **
[05/07 15:24:48    169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:24:48    169s] Deleting Cell Server ...
[05/07 15:24:48    169s] *** Finished opt_design ***
[05/07 15:24:48    169s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:48    169s] UM:*          0.000 ns         15.092 ns  final
[05/07 15:24:48    169s] OPERPROF: Starting HotSpotCal at level 1, MEM:1964.7M
[05/07 15:24:48    169s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:48    169s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:24:48    169s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:48    169s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:24:48    169s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:24:48    169s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:48    169s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:24:48    169s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.015, MEM:1966.9M
[05/07 15:24:48    169s] OPERPROF: Starting FgcInit at level 1, MEM:1966.9M
[05/07 15:24:48    169s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:1966.9M
[05/07 15:24:48    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1966.9M
[05/07 15:24:48    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1966.9M
[05/07 15:24:48    169s] 
[05/07 15:24:48    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1966.9M
[05/07 15:24:48    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1955.2M
[05/07 15:24:48    169s] OPERPROF: Starting FgcCleanup at level 1, MEM:1955.2M
[05/07 15:24:48    169s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1955.2M
[05/07 15:24:48    169s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:48    169s] UM:                                       opt_design_postcts
[05/07 15:24:48    169s] 
[05/07 15:24:48    169s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:49.5 real=0:00:51.2)
[05/07 15:24:48    169s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[05/07 15:24:48    169s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[05/07 15:24:48    169s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[05/07 15:24:48    169s] Info: pop threads available for lower-level modules during optimization.
[05/07 15:24:48    169s] Info: Destroy the CCOpt slew target map.
[05/07 15:24:48    169s] Reset maxLocalDensity to default value from 7nm/5nm setting.
[05/07 15:24:48    169s] clean pInstBBox. size 0
[05/07 15:24:48    169s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/07 15:24:48    169s] Set place::cacheFPlanSiteMark to 0
[05/07 15:24:48    169s] All LLGs are deleted
[05/07 15:24:48    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1955.2M
[05/07 15:24:48    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1955.2M
[05/07 15:24:48    169s] (ccopt_design): dumping clock statistics to metric
[05/07 15:24:48    169s] Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early...
[05/07 15:24:48    169s] End AAE Lib Interpolated Model. (MEM=1955.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:48    169s] Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/07 15:24:48    169s] Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:24:48    169s] Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:24:48    169s] Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early...
[05/07 15:24:48    169s] Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:24:48    169s] Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late...
[05/07 15:24:48    169s] Clock tree timing engine global stage delay update for PVT_0P77V_0C.hold_delay:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/07 15:24:49    170s] OPERPROF: Starting HotSpotCal at level 1, MEM:1993.3M
[05/07 15:24:49    170s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:49    170s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:24:49    170s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:49    170s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:24:49    170s] [hotspot] +------------+---------------+---------------+
[05/07 15:24:49    170s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:24:49    170s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:24:49    170s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.014, MEM:1993.3M
[05/07 15:24:49    170s] OPERPROF: Starting FgcInit at level 1, MEM:1993.3M
[05/07 15:24:49    170s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:1993.3M
[05/07 15:24:49    170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1993.3M
[05/07 15:24:49    170s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1993.3M
[05/07 15:24:49    170s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2005.1M
[05/07 15:24:49    170s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.009, REAL:0.009, MEM:2005.1M
[05/07 15:24:49    170s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.095, REAL:0.096, MEM:2005.1M
[05/07 15:24:49    170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.101, REAL:0.101, MEM:2005.1M
[05/07 15:24:49    170s] 
[05/07 15:24:49    170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2005.1M
[05/07 15:24:49    170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:1993.3M
[05/07 15:24:49    170s] OPERPROF: Starting FgcCleanup at level 1, MEM:1993.3M
[05/07 15:24:49    170s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:1993.3M
[05/07 15:24:49    170s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:24:49    170s] UM:                                       ccopt_design
[05/07 15:24:49    170s] 
[05/07 15:24:49    170s] *** Summary of all messages that are not suppressed in this session:
[05/07 15:24:49    170s] Severity  ID               Count  Summary                                  
[05/07 15:24:49    170s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/07 15:24:49    170s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[05/07 15:24:49    170s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/07 15:24:49    170s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[05/07 15:24:49    170s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[05/07 15:24:49    170s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[05/07 15:24:49    170s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[05/07 15:24:49    170s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[05/07 15:24:49    170s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/07 15:24:49    170s] *** Message Summary: 8 warning(s), 1 error(s)
[05/07 15:24:49    170s] 
[05/07 15:24:49    170s] #% End ccopt_design (date=05/07 15:24:49, total cpu=0:01:06, real=0:01:08, peak res=1953.9M, current mem=1771.4M)
[05/07 15:24:49    170s] @file 122:
[05/07 15:24:49    170s] @file 123: # 16. Add filler cells
[05/07 15:24:49    170s] @file 124: set_db add_fillers_cells "DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx2b_ASAP7_75t_R DECAPx2b_ASAP7_75t_L DECAPx2b_ASAP7_75t_SL DECAPx2b_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM"
[05/07 15:24:49    170s] @file 125: add_fillers
[05/07 15:24:49    170s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1901.3M
[05/07 15:24:49    170s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1901.3M
[05/07 15:24:49    170s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:49    170s] OPERPROF:     Starting FgcInit at level 3, MEM:1901.3M
[05/07 15:24:49    170s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1901.3M
[05/07 15:24:49    170s] All LLGs are deleted
[05/07 15:24:49    170s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1901.3M
[05/07 15:24:49    170s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1901.3M
[05/07 15:24:49    170s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1901.3M
[05/07 15:24:49    170s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1901.3M
[05/07 15:24:49    170s] Core basic site is asap7sc7p5t
[05/07 15:24:49    170s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:49    170s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:24:49    170s] SiteArray: use 12,296,192 bytes
[05/07 15:24:49    170s] SiteArray: current memory after site array memory allocation 1913.1M
[05/07 15:24:49    170s] SiteArray: FP blocked sites are writable
[05/07 15:24:49    170s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:24:49    170s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1913.1M
[05/07 15:24:49    170s] Process 48614 wires and vias for routing blockage and capacity analysis
[05/07 15:24:49    170s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.026, REAL:0.026, MEM:1913.1M
[05/07 15:24:49    170s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.114, REAL:0.115, MEM:1913.1M
[05/07 15:24:49    170s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.132, REAL:0.132, MEM:1913.1M
[05/07 15:24:49    170s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1913.1MB).
[05/07 15:24:49    170s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.143, REAL:0.144, MEM:1913.1M
[05/07 15:24:49    170s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1913.1M
[05/07 15:24:49    170s]   Signal wire search tree: 2946 elements. (cpu=0:00:00.0, mem=0.0M)
[05/07 15:24:49    170s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.001, REAL:0.001, MEM:1913.1M
[05/07 15:24:49    170s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1913.1M
[05/07 15:24:49    170s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1913.1M
[05/07 15:24:49    170s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1913.1M
[05/07 15:24:49    170s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1913.1M
[05/07 15:24:51    172s] AddFiller main function time CPU:2.260, REAL:2.279
[05/07 15:24:51    172s] Filler instance commit time CPU:0.527, REAL:0.526
[05/07 15:24:51    172s] *INFO: Adding fillers to module Co_mem_L.
[05/07 15:24:51    172s] *INFO:   Added 64472 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 2845 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 611 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 2870 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx2b_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 1532 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:24:51    172s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.264, REAL:2.280, MEM:1913.1M
[05/07 15:24:51    172s] *INFO: Total 72330 filler insts added - prefix FILLER_AO (CPU: 0:00:02.4).
[05/07 15:24:51    172s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:2.264, REAL:2.280, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1913.1M
[05/07 15:24:51    172s] For 72330 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/07 15:24:51    172s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.027, REAL:0.029, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:2.292, REAL:2.309, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:2.292, REAL:2.310, MEM:1913.1M
[05/07 15:24:51    172s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[05/07 15:24:51    172s] *INFO: Second pass addFiller without DRC checking.
[05/07 15:24:51    172s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1913.1M
[05/07 15:24:51    172s] AddFiller main function time CPU:0.029, REAL:0.030
[05/07 15:24:51    172s] Filler instance commit time CPU:0.000, REAL:0.000
[05/07 15:24:51    172s] *INFO: Adding fillers to module Co_mem_L.
[05/07 15:24:51    172s] *INFO:   Added 0 filler inst of any cell-type.
[05/07 15:24:51    172s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.035, REAL:0.036, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.035, REAL:0.036, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.036, REAL:0.037, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.036, REAL:0.038, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1913.1M
[05/07 15:24:51    172s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.031, REAL:0.032, MEM:1901.3M
[05/07 15:24:51    172s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1901.3M
[05/07 15:24:51    172s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1901.3M
[05/07 15:24:51    172s] All LLGs are deleted
[05/07 15:24:51    172s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1901.3M
[05/07 15:24:51    172s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1901.3M
[05/07 15:24:51    172s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.557, REAL:2.579, MEM:1901.3M
[05/07 15:24:51    172s] @file 126: set_db add_fillers_cells "FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM"
[05/07 15:24:51    172s] @file 127: add_fillers
[05/07 15:24:51    172s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1901.3M
[05/07 15:24:51    172s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1901.3M
[05/07 15:24:51    172s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:24:51    172s] OPERPROF:     Starting FgcInit at level 3, MEM:1901.3M
[05/07 15:24:51    172s] OPERPROF:     Finished FgcInit at level 3, CPU:0.002, REAL:0.002, MEM:1901.3M
[05/07 15:24:51    172s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1901.3M
[05/07 15:24:51    172s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1901.3M
[05/07 15:24:51    172s] Core basic site is asap7sc7p5t
[05/07 15:24:51    172s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:24:51    173s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:24:51    173s] SiteArray: use 12,296,192 bytes
[05/07 15:24:51    173s] SiteArray: current memory after site array memory allocation 1913.1M
[05/07 15:24:51    173s] SiteArray: FP blocked sites are writable
[05/07 15:24:52    173s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:24:52    173s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1913.1M
[05/07 15:24:52    173s] Process 48614 wires and vias for routing blockage and capacity analysis
[05/07 15:24:52    173s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.034, REAL:0.034, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.130, REAL:0.131, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.168, REAL:0.169, MEM:1913.1M
[05/07 15:24:52    173s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1913.1MB).
[05/07 15:24:52    173s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.222, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1913.1M
[05/07 15:24:52    173s]   Signal wire search tree: 2946 elements. (cpu=0:00:00.0, mem=0.0M)
[05/07 15:24:52    173s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.002, REAL:0.002, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1913.1M
[05/07 15:24:52    173s] AddFiller main function time CPU:0.401, REAL:0.406
[05/07 15:24:52    173s] Filler instance commit time CPU:0.069, REAL:0.068
[05/07 15:24:52    173s] *INFO: Adding fillers to module Co_mem_L.
[05/07 15:24:52    173s] *INFO:   Added 5172 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:24:52    173s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:24:52    173s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:24:52    173s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:24:52    173s] *INFO:   Added 3827 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:24:52    173s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:24:52    173s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:24:52    173s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:24:52    173s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.408, REAL:0.412, MEM:1913.1M
[05/07 15:24:52    173s] *INFO: Total 8999 filler insts added - prefix FILLER_AO (CPU: 0:00:00.8).
[05/07 15:24:52    173s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.408, REAL:0.412, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1913.1M
[05/07 15:24:52    173s] For 8999 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/07 15:24:52    173s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.004, REAL:0.004, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.414, REAL:0.417, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.414, REAL:0.417, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.019, REAL:0.019, MEM:1901.3M
[05/07 15:24:52    173s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1901.3M
[05/07 15:24:52    173s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1901.3M
[05/07 15:24:52    173s] All LLGs are deleted
[05/07 15:24:52    173s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1901.3M
[05/07 15:24:52    173s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1901.3M
[05/07 15:24:52    173s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.825, REAL:0.832, MEM:1901.3M
[05/07 15:24:52    173s] @file 128:
[05/07 15:24:52    173s] @file 129: # 17. Route your design
[05/07 15:24:52    173s] @file 130:
[05/07 15:24:52    173s] @file 131: #set_db route_design_with_via_in_pin true
[05/07 15:24:52    173s] @file 132: #set_db route_design_detail_search_and_repair true
[05/07 15:24:52    173s] @file 133: #set_db route_design_detail_post_route_swap_via true
[05/07 15:24:52    173s] @file 134: #set_db route_design_extra_via_enclosure 0.04
[05/07 15:24:52    173s] @file 135: route_design
[05/07 15:24:52    173s] ### Time Record (route_design) is installed.
[05/07 15:24:52    173s] #% Begin route_design (date=05/07 15:24:52, mem=1813.0M)
[05/07 15:24:52    173s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1813.02 (MB), peak = 1953.86 (MB)
[05/07 15:24:52    173s] OPERPROF: Starting checkPlace at level 1, MEM:1901.3M
[05/07 15:24:52    173s] #**INFO: setDesignMode -flowEffort standard
[05/07 15:24:52    173s] #**INFO: multi-cut via swapping will be performed after routing.
[05/07 15:24:52    173s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[05/07 15:24:52    173s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T pinDensity cut2cut 
[05/07 15:24:52    173s] OPERPROF:   Starting FgcInit at level 2, MEM:1901.3M
[05/07 15:24:52    173s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:1901.3M
[05/07 15:24:52    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1901.3M
[05/07 15:24:52    173s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1901.3M
[05/07 15:24:52    173s] Core basic site is asap7sc7p5t
[05/07 15:24:52    173s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:24:52    173s] SiteArray: use 12,296,192 bytes
[05/07 15:24:52    173s] SiteArray: current memory after site array memory allocation 1913.1M
[05/07 15:24:52    173s] SiteArray: FP blocked sites are writable
[05/07 15:24:52    173s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.047, REAL:0.048, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.059, REAL:0.060, MEM:1913.1M
[05/07 15:24:52    173s] 
[05/07 15:24:52    173s] Begin checking placement ... (start mem=1901.3M, init mem=1913.1M)
[05/07 15:24:52    173s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.022, REAL:0.022, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.005, REAL:0.005, MEM:1913.1M
[05/07 15:24:52    173s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1913.1M
[05/07 15:24:53    174s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.192, REAL:0.194, MEM:1913.1M
[05/07 15:24:53    174s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1913.1M
[05/07 15:24:53    174s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.034, REAL:0.034, MEM:1913.1M
[05/07 15:24:53    174s] *info: Placed = 88882          (Fixed = 4459)
[05/07 15:24:53    174s] *info: Unplaced = 0           
[05/07 15:24:53    174s] Placement Density:100.00%(22263/22263)
[05/07 15:24:53    174s] Placement Density (including fixed std cells):100.00%(22392/22392)
[05/07 15:24:53    174s] PowerDomain Density <AO>:99.98%(22259/22263)
[05/07 15:24:53    174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1913.1M
[05/07 15:24:53    174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.012, MEM:1901.3M
[05/07 15:24:53    174s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1901.3M
[05/07 15:24:53    174s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1901.3M
[05/07 15:24:53    174s] Finished check_place (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=1901.3M)
[05/07 15:24:53    174s] OPERPROF: Finished checkPlace at level 1, CPU:0.437, REAL:0.442, MEM:1901.3M
[05/07 15:24:53    174s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/07 15:24:53    174s] 
[05/07 15:24:53    174s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/07 15:24:53    174s] *** Changed status on (33) nets in Clock.
[05/07 15:24:53    174s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1901.3M) ***
[05/07 15:24:53    174s] #Start route 33 clock and analog nets...
[05/07 15:24:53    174s] 
[05/07 15:24:53    174s] route_global_detail
[05/07 15:24:53    174s] 
[05/07 15:24:53    174s] #set_db route_design_detail_end_iteration 5
[05/07 15:24:53    174s] #set_db route_design_bottom_routing_layer 2
[05/07 15:24:53    174s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[05/07 15:24:53    174s] #set_db route_design_reserve_space_for_multi_cut true
[05/07 15:24:53    174s] #set_db route_design_top_routing_layer 7
[05/07 15:24:53    174s] #set_db route_design_with_eco true
[05/07 15:24:53    174s] #set_db route_design_with_si_driven true
[05/07 15:24:53    174s] #set_db route_design_with_timing_driven true
[05/07 15:24:53    174s] #set_db route_design_with_via_in_pin "true"
[05/07 15:24:53    174s] ### Time Record (route_global_detail) is installed.
[05/07 15:24:53    174s] #Start route_global_detail on Wed May  7 15:24:53 2025
[05/07 15:24:53    174s] #
[05/07 15:24:53    174s] ### Time Record (Pre Callback) is installed.
[05/07 15:24:53    174s] ### Time Record (Pre Callback) is uninstalled.
[05/07 15:24:53    174s] ### Time Record (DB Import) is installed.
[05/07 15:24:53    174s] ### Time Record (Timing Data Generation) is installed.
[05/07 15:24:53    174s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 15:24:53    174s] LayerId::1 widthSet size::1
[05/07 15:24:53    174s] LayerId::2 widthSet size::1
[05/07 15:24:53    174s] LayerId::3 widthSet size::1
[05/07 15:24:53    174s] LayerId::4 widthSet size::1
[05/07 15:24:53    174s] LayerId::5 widthSet size::1
[05/07 15:24:53    174s] LayerId::6 widthSet size::1
[05/07 15:24:53    174s] LayerId::7 widthSet size::1
[05/07 15:24:53    174s] LayerId::8 widthSet size::1
[05/07 15:24:53    174s] LayerId::9 widthSet size::1
[05/07 15:24:53    174s] LayerId::10 widthSet size::1
[05/07 15:24:53    174s] Skipped RC grid update for preRoute extraction.
[05/07 15:24:53    174s] Initializing multi-corner resistance tables ...
[05/07 15:24:53    174s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/07 15:24:53    174s] ### Net info: total nets: 3816
[05/07 15:24:53    174s] ### Net info: dirty nets: 1521
[05/07 15:24:53    174s] ### Net info: marked as disconnected nets: 0
[05/07 15:24:53    174s] #num needed restored net=3783
[05/07 15:24:53    174s] #need_extraction net=3783 (total=3816)
[05/07 15:24:53    174s] ### Net info: fully routed nets: 33
[05/07 15:24:53    174s] ### Net info: trivial (< 2 pins) nets: 532
[05/07 15:24:53    174s] ### Net info: unrouted nets: 3251
[05/07 15:24:53    174s] ### Net info: re-extraction nets: 0
[05/07 15:24:53    174s] ### Net info: ignored nets: 0
[05/07 15:24:53    174s] ### Net info: skip routing nets: 3783
[05/07 15:24:53    174s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:24:53    174s] ### Time Record (DB Import) is uninstalled.
[05/07 15:24:53    174s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[05/07 15:24:53    174s] #RTESIG:78da9594cb4ec330104559f315a3c0a248a578c6af7859249090ca4329b08d024d4ba43e
[05/07 15:24:53    174s] #       50e248f0f718c182d0c038595e1f5fddcc8ce7e8f8f1228304dd04f1b4414a73849b0c9d
[05/07 15:24:53    174s] #       48519f92d0fa0c5d1e8e1ece93c3a3e3dbbb7ba96059ac9b12464fbbdd7a0c8bf76db1a9
[05/07 15:24:53    174s] #       9e61512e8b76eda129bdafb6ab932f9a50828651b5f5e5aaacc7d03665fd1b2101be6e63
[05/07 15:24:53    174s] #       0d4983f861c8d0a91de02d2d76bc7bc24aeb86183a1a402b6d21f9c4131835be0e07dc0d
[05/07 15:24:53    174s] #       4de146d1fa5db8e1cb7a5bd4efe33fd054886edf7a7e2eb5dd4ef420ce1a1013a145f860
[05/07 15:24:53    174s] #       b45cef0adfcba1102a12947c3044a2182805f57ffb10254218eb904cb0c9506bd071a005
[05/07 15:24:53    174s] #       9ce808d04aa028c794ed04a2c3084646308a6588288289f091692880e10b409a0f4e0623
[05/07 15:24:53    174s] #       1803c9a65c54ede6c7abea25c364b32326c3f6612115161a3173a842b192976af5c2a452
[05/07 15:24:53    174s] #       da0cd82001770357081a2321b9bc9acd2eb27c3a9fded9dc6a9f67b027cdf6a5799f964d
[05/07 15:24:53    174s] #       afbfd5b757dd63d95567bdeafc0f397833053346f11d32c6b19363c3c85ba68b96ccd072
[05/07 15:24:53    174s] #       5bc9bf24ab4404232398fd785deee00327ba734d
[05/07 15:24:53    174s] #
[05/07 15:24:53    174s] #Skip comparing routing design signature in db-snapshot flow
[05/07 15:24:53    174s] #RTESIG:78da9594cb4ec330104559f315a3c0a248a578c6af7859249090ca4329b08d024d4ba43e
[05/07 15:24:53    174s] #       50e248f0f718c182d0c038595e1f5fddcc8ce7e8f8f1228304dd04f1b4414a73849b0c9d
[05/07 15:24:53    174s] #       48519f92d0fa0c5d1e8e1ece93c3a3e3dbbb7ba96059ac9b12464fbbdd7a0c8bf76db1a9
[05/07 15:24:53    174s] #       9e61512e8b76eda129bdafb6ab932f9a50828651b5f5e5aaacc7d03665fd1b2101be6e63
[05/07 15:24:53    174s] #       0d4983f861c8d0a91de02d2d76bc7bc24aeb86183a1a402b6d21f9c4131835be0e07dc0d
[05/07 15:24:53    174s] #       4de146d1fa5db8e1cb7a5bd4efe33fd054886edf7a7e2eb5dd4ef420ce1a1013a145f860
[05/07 15:24:53    174s] #       b45cef0adfcba1102a12947c3044a2182805f57ffb10254218eb904cb0c9506bd071a005
[05/07 15:24:53    174s] #       9ce808d04aa028c794ed04a2c3084646308a6588288289f091692880e10b409a0f4e0623
[05/07 15:24:53    174s] #       1803c9a65c54ede6c7abea25c364b32326c3f6612115161a3173a842b192976af5c2a452
[05/07 15:24:53    174s] #       da0cd82001770357081a2321b9bc9acd2eb27c3a9fded9dc6a9f67b027cdf6a5799f964d
[05/07 15:24:53    174s] #       afbfd5b757dd63d95567bdeafc0f397833053346f11d32c6b19363c3c85ba68b96ccd072
[05/07 15:24:53    174s] #       5bc9bf24ab4404232398fd785deee00327ba734d
[05/07 15:24:53    174s] #
[05/07 15:24:53    174s] ### Time Record (Data Preparation) is installed.
[05/07 15:24:53    174s] #Start routing data preparation on Wed May  7 15:24:53 2025
[05/07 15:24:53    174s] #
[05/07 15:24:53    174s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:24:53    174s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:24:53    174s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:24:53    174s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:24:53    174s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:24:53    174s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:24:53    174s] ### Time Record (Cell Pin Access) is installed.
[05/07 15:24:54    175s] ### Time Record (Cell Pin Access) is uninstalled.
[05/07 15:24:54    175s] # M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:24:54    175s] # M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:24:54    175s] # M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:24:54    175s] # M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:24:54    175s] # M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:24:54    175s] # M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:24:54    175s] # M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:24:54    175s] # M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:24:54    175s] # M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:24:54    175s] # Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
[05/07 15:24:54    175s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/07 15:24:54    175s] #Regenerating Ggrids automatically.
[05/07 15:24:54    175s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:24:54    175s] #Using automatically generated G-grids.
[05/07 15:24:54    175s] #Done routing data preparation.
[05/07 15:24:54    175s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1857.48 (MB)[05/07 15:24:54    175s] ### Time Record (Data Preparation) is uninstalled.
, peak = 1953.86 (MB)
[05/07 15:24:54    175s] ### Time Record (Special Wire Merging) is installed.
[05/07 15:24:54    175s] #Merging special wires: starts on Wed May  7 15:24:54 2025 with memory = 1857.73 (MB), peak = 1953.86 (MB)
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB[05/07 15:24:54    175s] ### Time Record (Special Wire Merging) is uninstalled.
, peak:1.9 GB
[05/07 15:24:54    175s] ### Time Record (Instance Pin Access) is installed.
[05/07 15:24:54    175s] #Start instance access analysis using 1 thread...
[05/07 15:24:54    175s] #0 instance pins are hard to access
[05/07 15:24:54    175s] #Instance access analysis statistics:
[05/07 15:24:54    175s] #Cpu time = 00:00:00
[05/07 15:24:54    175s] #Elapsed time = 00:00:00
[05/07 15:24:54    175s] #Increased memory = 0.49 (MB)
[05/07 15:24:54    175s] #Total memory = 1858.45 (MB)
[05/07 15:24:54    175s] ### Time Record (Instance Pin Access) is uninstalled.
[05/07 15:24:54    175s] #Peak memory = 1953.86 (MB)
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] #Finished routing data preparation on Wed May  7 15:24:54 2025
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] #Cpu time = 00:00:01
[05/07 15:24:54    175s] #Elapsed time = 00:00:01
[05/07 15:24:54    175s] #Increased memory = 26.33 (MB)
[05/07 15:24:54    175s] #Total memory = 1858.45 (MB)
[05/07 15:24:54    175s] #Peak memory = 1953.86 (MB)
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] ### Time Record (Global Routing) is installed.
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] #Start global routing on Wed May  7 15:24:54 2025
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] #Start global routing initialization on Wed May  7 15:24:54 2025
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] #Number of eco nets is 3
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] #Start global routing data preparation on Wed May  7 15:24:54 2025
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] ### build_merged_routing_blockage_rect_list starts on Wed May  7 15:24:54 2025 with memory = 1859.38 (MB), peak = 1953.86 (MB)
[05/07 15:24:54    175s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:54    175s] #Start routing resource analysis on Wed May  7 15:24:54 2025
[05/07 15:24:54    175s] #
[05/07 15:24:54    175s] ### init_is_bin_blocked starts on Wed May  7 15:24:54 2025 with memory = 1859.38 (MB), peak = 1953.86 (MB)
[05/07 15:24:54    175s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:54    175s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May  7 15:24:54 2025 with memory = 1873.41 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### adjust_flow_cap starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### adjust_partial_route_blockage starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### set_via_blocked starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### copy_flow starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] #Routing resource analysis is done on Wed May  7 15:24:55 2025
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] ### report_flow_cap starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #  Resource Analysis:
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/07 15:24:55    176s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/07 15:24:55    176s] #  --------------------------------------------------------------
[05/07 15:24:55    176s] #  M1             V        4022        2557      148070   100.00%
[05/07 15:24:55    176s] #  M2             H        2827        1849      148070    39.23%
[05/07 15:24:55    176s] #  M3             V        4022        2557      148070    38.35%
[05/07 15:24:55    176s] #  M4             H        3590          84      148070     1.04%
[05/07 15:24:55    176s] #  M5             V        4828           0      148070     0.00%
[05/07 15:24:55    176s] #  M6             H        2159         515      148070    12.24%
[05/07 15:24:55    176s] #  M7             V        2847         676      148070    12.22%
[05/07 15:24:55    176s] #  --------------------------------------------------------------
[05/07 15:24:55    176s] #  Total                  24295      22.57%     1036490    29.01%
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #  33 nets (0.86%) with 1 preferred extra spacing.
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### analyze_m2_tracks starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### report_initial_resource starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### mark_pg_pins_accessibility starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### set_net_region starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Global routing data preparation is done on Wed May  7 15:24:55 2025
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] ### prepare_level starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### init level 1 starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### Level 1 hgrid = 442 X 335
[05/07 15:24:55    176s] ### prepare_level_flow starts on Wed May  7 15:24:55 2025 with memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Global routing initialization is done on Wed May  7 15:24:55 2025
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.75 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #start global routing iteration 1...
[05/07 15:24:55    176s] ### init_flow_edge starts on Wed May  7 15:24:55 2025 with memory = 1874.92 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### routing at level 1 (topmost level) iter 0
[05/07 15:24:55    176s] ### measure_qor starts on Wed May  7 15:24:55 2025 with memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### measure_congestion starts on Wed May  7 15:24:55 2025 with memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #start global routing iteration 2...
[05/07 15:24:55    176s] ### routing at level 1 (topmost level) iter 1
[05/07 15:24:55    176s] ### measure_qor starts on Wed May  7 15:24:55 2025 with memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### measure_congestion starts on Wed May  7 15:24:55 2025 with memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] ### route_end starts on Wed May  7 15:24:55 2025 with memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
[05/07 15:24:55    176s] #Total number of nets with skipped attribute = 3251 (skipped).
[05/07 15:24:55    176s] #Total number of routable nets = 33.
[05/07 15:24:55    176s] #Total number of nets in the design = 3816.
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #3 routable nets have only global wires.
[05/07 15:24:55    176s] #30 routable nets have only detail routed wires.
[05/07 15:24:55    176s] #3251 skipped nets have only detail routed wires.
[05/07 15:24:55    176s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/07 15:24:55    176s] #30 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Routed net constraints summary:
[05/07 15:24:55    176s] #------------------------------------------------
[05/07 15:24:55    176s] #        Rules   Pref Extra Space   Unconstrained  
[05/07 15:24:55    176s] #------------------------------------------------
[05/07 15:24:55    176s] #      Default                  3               0  
[05/07 15:24:55    176s] #------------------------------------------------
[05/07 15:24:55    176s] #        Total                  3               0  
[05/07 15:24:55    176s] #------------------------------------------------
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Routing constraints summary of the whole design:
[05/07 15:24:55    176s] #-------------------------------------------------------------------------------
[05/07 15:24:55    176s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[05/07 15:24:55    176s] #-------------------------------------------------------------------------------
[05/07 15:24:55    176s] #      Default                 33           35                10            3216  
[05/07 15:24:55    176s] #-------------------------------------------------------------------------------
[05/07 15:24:55    176s] #        Total                 33           35                10            3216  
[05/07 15:24:55    176s] #-------------------------------------------------------------------------------
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] ### cal_base_flow starts on Wed May  7 15:24:55 2025 with memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### init_flow_edge starts on Wed May  7 15:24:55 2025 with memory = 1878.84 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### cal_flow starts on Wed May  7 15:24:55 2025 with memory = 1879.59 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### report_overcon starts on Wed May  7 15:24:55 2025 with memory = 1879.59 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s]   Flow/Cap[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #          --------------     0.00         OverCon          
[05/07 15:24:55    176s] #                  #Gcell    %Gcell
[05/07 15:24:55    176s] #     Layer           (1)   OverCon
[05/07 15:24:55    176s] #  --------------------------------
[05/07 15:24:55    176s] #  M2            0(0.00%)   (0.00%)
     0.00  [05/07 15:24:55    176s] #  M3            0(0.00%)   (0.00%)
     0.00  [05/07 15:24:55    176s] #  M4            0(0.00%)   (0.00%)
     0.00  [05/07 15:24:55    176s] #  M5            0(0.00%)   (0.00%)
[05/07 15:24:55    176s] #  M6           0.00        0(0.00%)   (0.00%)
     0.00  [05/07 15:24:55    176s] #  M7            0(0.00%)   (0.00%)--------------
[05/07 15:24:55    176s] #  --------------------------------
[05/07 15:24:55    176s] #     Total      0(0.00%)   (0.00%)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/07 15:24:55    176s] #  Overflow after GR: 0.00% H + 0.00% V
[05/07 15:24:55    176s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### cal_base_flow starts on Wed May  7 15:24:55 2025 with memory = 1879.59 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### init_flow_edge starts on Wed May  7 15:24:55 2025 with memory = 1879.59 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### cal_flow starts on Wed May  7 15:24:55 2025 with memory = 1879.59 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### export_cong_map starts on Wed May  7 15:24:55 2025 with memory = 1879.59 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### PDZT_Export::export_cong_map starts on Wed May  7 15:24:55 2025 with memory = 1879.82 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### import_cong_map starts on Wed May  7 15:24:55 2025 with memory = 1879.82 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### update starts on Wed May  7 15:24:55 2025 with memory = 1879.82 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #Complete Global Routing.
[05/07 15:24:55    176s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:24:55    176s] #Total wire length = 1712 um.
[05/07 15:24:55    176s] #Total half perimeter of net bounding box = 1524 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M2 = 20 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M3 = 731 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M4 = 901 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M5 = 60 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M6 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M7 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:24:55    176s] #Total number of vias = 1483
[05/07 15:24:55    176s] #Up-Via Summary (total 1483):
[05/07 15:24:55    176s] #           
[05/07 15:24:55    176s] #-----------------------
[05/07 15:24:55    176s] # M1                439
[05/07 15:24:55    176s] # M2                448
[05/07 15:24:55    176s] # M3                579
[05/07 15:24:55    176s] # M4                 17
[05/07 15:24:55    176s] #-----------------------
[05/07 15:24:55    176s] #                  1483 
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Total number of involved priority nets 3
[05/07 15:24:55    176s] #Maximum src to sink distance for priority net 76.2
[05/07 15:24:55    176s] #Average of max src_to_sink distance for priority net 32.9
[05/07 15:24:55    176s] #Average of ave src_to_sink distance for priority net 8.3
[05/07 15:24:55    176s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### report_overcon starts on Wed May  7 15:24:55 2025 with memory = 1880.00 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### report_overcon starts on Wed May  7 15:24:55 2025 with memory = 1880.00 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #Max overcon = 0 track.
[05/07 15:24:55    176s] #Total overcon = 0.00%.
[05/07 15:24:55    176s] #Worst layer Gcell overcon rate = 0.00%.
[05/07 15:24:55    176s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Global routing statistics:
[05/07 15:24:55    176s] #Cpu time = 00:00:01
[05/07 15:24:55    176s] #Elapsed time = 00:00:01
[05/07 15:24:55    176s] #Increased memory = 21.55 (MB)
[05/07 15:24:55    176s] #Total memory = 1880.00 (MB)
[05/07 15:24:55    176s] #Peak memory = 1953.86 (MB)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Finished global routing on [05/07 15:24:55    176s] ### Time Record (Global Routing) is uninstalled.
Wed May  7 15:24:55 2025
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] ### Time Record (Track Assignment) is installed.
[05/07 15:24:55    176s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:24:55    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1856.81 (MB)[05/07 15:24:55    176s] ### Time Record (Track Assignment) is installed.
, peak = 1953.86 (MB)
[05/07 15:24:55    176s] #Start Track Assignment.
[05/07 15:24:55    176s] #Done with 1 horizontal wires in 3 hboxes and 2 vertical wires in 4 hboxes.
[05/07 15:24:55    176s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:24:55    176s] ### Time Record (Detail Routing) is installed.
[05/07 15:24:55    176s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 4 hboxes.
[05/07 15:24:55    176s] #Complete Track Assignment.
[05/07 15:24:55    176s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:24:55    176s] #Total wire length = 1713 um.
[05/07 15:24:55    176s] #Total half perimeter of net bounding box = 1524 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M2 = 20 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M3 = 731 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M4 = 902 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M5 = 60 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M6 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M7 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:24:55    176s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:24:55    176s] #Total number of vias = 1483
[05/07 15:24:55    176s] #Up-Via Summary (total 1483):
[05/07 15:24:55    176s] #           
[05/07 15:24:55    176s] #-----------------------
[05/07 15:24:55    176s] # M1                439
[05/07 15:24:55    176s] # M2                448
[05/07 15:24:55    176s] # M3                579
[05/07 15:24:55    176s] # M4                 17
[05/07 15:24:55    176s] #-----------------------
[05/07 15:24:55    176s] #                  1483 
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.60 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/07 15:24:55    176s] #Cpu time = 00:00:02
[05/07 15:24:55    176s] #Elapsed time = 00:00:02
[05/07 15:24:55    176s] #Increased memory = 26.71 (MB)
[05/07 15:24:55    176s] #Total memory = 1858.62 (MB)
[05/07 15:24:55    176s] #Peak memory = 1953.86 (MB)
[05/07 15:24:55    176s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:24:55    176s] #
[05/07 15:24:55    176s] #Start Detail Routing..
[05/07 15:24:55    176s] #start initial detail routing ...
[05/07 15:24:55    176s] ### Design has 10 dirty nets, 82360 dirty-areas)
[05/07 15:24:55    176s] #   Improving pin accessing ...
[05/07 15:24:55    176s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.29 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #   Improving pin accessing ...
[05/07 15:24:55    176s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1896.53 (MB), peak = 1953.86 (MB)
[05/07 15:24:55    176s] #   Improving pin accessing ...
[05/07 15:24:55    176s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1896.25 (MB), peak = 1953.86 (MB)
[05/07 15:24:56    177s] #   Improving pin accessing ...
[05/07 15:24:56    177s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1894.32 (MB), peak = 1953.86 (MB)
[05/07 15:24:56    177s] #   Improving pin accessing ...
[05/07 15:24:56    177s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1899.88 (MB), peak = 1953.86 (MB)
[05/07 15:24:56    177s] #   Improving pin accessing ...
[05/07 15:24:56    177s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1897.89 (MB), peak = 1953.86 (MB)
[05/07 15:24:56    177s] #   Improving pin accessing ...
[05/07 15:24:56    177s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.23 (MB), peak = 1953.86 (MB)
[05/07 15:24:56    177s] #   Improving pin accessing ...
[05/07 15:24:56    177s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.46 (MB), peak = 1953.86 (MB)
[05/07 15:24:56    177s] #   Improving pin accessing ...
[05/07 15:24:56    177s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.39 (MB), peak = 1953.86 (MB)
[05/07 15:24:56    177s] #   Improving pin accessing ...
[05/07 15:24:56    177s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1901.41 (MB), peak = 1953.86 (MB)
[05/07 15:24:56    177s] # ECO: 6.9% of the total area was rechecked for DRC, and 0.1% required routing.
[05/07 15:24:56    177s] #   number of violations = 0
[05/07 15:24:56    177s] #82329 out of 88882 instances (92.6%) need to be verified(marked ipoed), dirty area = 54.9%.
[05/07 15:24:58    179s] #   number of violations = 0
[05/07 15:24:58    179s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1902.76 (MB), peak = 1953.86 (MB)
[05/07 15:24:58    179s] #Complete Detail Routing.
[05/07 15:24:58    179s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:24:58    179s] #Total wire length = 1712 um.
[05/07 15:24:58    179s] #Total half perimeter of net bounding box = 1524 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M2 = 21 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M3 = 731 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M4 = 901 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M5 = 60 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M6 = 0 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M7 = 0 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:24:58    179s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:24:58    179s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:24:58    179s] #Total number of vias = 1485
[05/07 15:24:58    179s] #Up-Via Summary (total 1485):
[05/07 15:24:58    179s] #           
[05/07 15:24:58    179s] #-----------------------
[05/07 15:24:58    179s] # M1                440
[05/07 15:24:58    179s] # M2                449
[05/07 15:24:58    179s] # M3                579
[05/07 15:24:58    179s] # M4                 17
[05/07 15:24:58    179s] #-----------------------
[05/07 15:24:58    179s] #                  1485 
[05/07 15:24:58    179s] #
[05/07 15:24:58    179s] #Total number of DRC violations = 0
[05/07 15:24:58    179s] ### Time Record (Detail Routing) is uninstalled.
[05/07 15:24:58    179s] #Cpu time = 00:00:03
[05/07 15:24:58    179s] #Elapsed time = 00:00:03
[05/07 15:24:58    179s] #Increased memory = 5.49 (MB)
[05/07 15:24:58    179s] #Total memory = 1864.11 (MB)
[05/07 15:24:58    179s] #Peak memory = 1953.86 (MB)
[05/07 15:24:58    179s] #route_detail Statistics:
[05/07 15:24:58    179s] #Cpu time = 00:00:03
[05/07 15:24:58    179s] #Elapsed time = 00:00:03
[05/07 15:24:58    179s] #Increased memory = 5.49 (MB)
[05/07 15:24:58    179s] #Total memory = 1864.11 (MB)
[05/07 15:24:58    179s] #Peak memory = 1953.86 (MB)
[05/07 15:24:58    179s] #Skip updating routing design signature in db-snapshot flow
[05/07 15:24:58    179s] ### Time Record (DB Export) is installed.
[05/07 15:24:58    179s] ### Time Record (DB Export) is uninstalled.
[05/07 15:24:58    179s] ### Time Record (Post Callback) is installed.
[05/07 15:24:58    179s] ### Time Record (Post Callback) is uninstalled.
[05/07 15:24:58    179s] #
[05/07 15:24:58    179s] #route_global_detail statistics:
[05/07 15:24:58    179s] #Cpu time = 00:00:05
[05/07 15:24:58    179s] #Elapsed time = 00:00:05
[05/07 15:24:58    179s] #Increased memory = -8.33 (MB)
[05/07 15:24:58    179s] #Total memory = 1810.86 (MB)
[05/07 15:24:58    179s] #Peak memory = 1953.86 (MB)
[05/07 15:24:58    179s] #Number of warnings = 3
[05/07 15:24:58    179s] #Total number of warnings = 21
[05/07 15:24:58    179s] #Number of fails = 0
[05/07 15:24:58    179s] #Total number of fails = 0
[05/07 15:24:58    179s] #Complete route_global_detail on Wed May  7 15:24:58 2025
[05/07 15:24:58    179s] #
[05/07 15:24:58    179s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:24:58    179s] ### Time Record (route_global_detail) is uninstalled.
[05/07 15:24:58    179s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[05/07 15:24:58    179s] 
[05/07 15:24:58    179s] route_global_detail
[05/07 15:24:58    179s] 
[05/07 15:24:58    179s] #set_db route_design_detail_post_route_swap_via "multiCut"
[05/07 15:24:58    179s] #set_db route_design_bottom_routing_layer 2
[05/07 15:24:58    179s] #set_db route_design_concurrent_minimize_via_count_effort "high"
[05/07 15:24:58    179s] #set_db route_design_reserve_space_for_multi_cut true
[05/07 15:24:58    179s] #set_db route_design_top_routing_layer 7
[05/07 15:24:58    179s] #set_db route_design_with_si_driven true
[05/07 15:24:58    179s] #set_db route_design_with_timing_driven true
[05/07 15:24:58    179s] #set_db route_design_with_via_in_pin "true"
[05/07 15:24:58    179s] ### Time Record (route_global_detail) is installed.
[05/07 15:24:58    179s] #Start route_global_detail on Wed May  7 15:24:58 2025
[05/07 15:24:58    179s] #
[05/07 15:24:58    179s] ### Time Record (Pre Callback) is installed.
[05/07 15:24:58    179s] Saved RC grid cleaned up.
[05/07 15:24:58    179s] ### Time Record (Pre Callback) is uninstalled.
[05/07 15:24:58    179s] ### Time Record (DB Import) is installed.
[05/07 15:24:58    179s] ### Time Record (Timing Data Generation) is installed.
[05/07 15:24:58    179s] #Generating timing data, please wait...
[05/07 15:24:58    179s] #3322 total nets, 33 already routed, 33 will ignore in trialRoute
[05/07 15:24:58    179s] ### run_trial_route starts on Wed May  7 15:24:58 2025 with memory = 1757.52 (MB), peak = 1953.86 (MB)
[05/07 15:24:59    179s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.9 GB
[05/07 15:24:59    179s] ### dump_timing_file starts on Wed May  7 15:24:59 2025 with memory = 1775.64 (MB), peak = 1953.86 (MB)
[05/07 15:24:59    179s] ### extractRC starts on Wed May  7 15:24:59 2025 with memory = 1775.64 (MB), peak = 1953.86 (MB)
[05/07 15:24:59    180s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/07 15:24:59    180s] 0 out of 1 active views are pruned
[05/07 15:24:59    180s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1775.70 (MB), peak = 1953.86 (MB)
[05/07 15:24:59    180s] ### generate_timing_data starts on Wed May  7 15:24:59 2025 with memory = 1775.70 (MB), peak = 1953.86 (MB)
[05/07 15:24:59    180s] #Reporting timing...
[05/07 15:24:59    180s] ### report_timing starts on Wed May  7 15:24:59 2025 with memory = 1803.94 (MB), peak = 1953.86 (MB)
[05/07 15:24:59    180s] ###############################################################
[05/07 15:24:59    180s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/07 15:24:59    180s] #  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
[05/07 15:24:59    180s] #  Generated on:      Wed May  7 15:24:59 2025
[05/07 15:24:59    180s] #  Design:            MSDAP
[05/07 15:24:59    180s] #  Command:           route_design
[05/07 15:24:59    180s] ###############################################################
[05/07 15:24:59    180s] End AAE Lib Interpolated Model. (MEM=1947.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:59    180s] Total number of fetched objects 3347
[05/07 15:24:59    180s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:24:59    180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:24:59    180s] End delay calculation. (MEM=1995.61 CPU=0:00:00.4 REAL=0:00:00.0)
[05/07 15:24:59    180s] Path 1: MET (15092.629 ps) Setup Check with Pin shiftL/tempreg_reg[39]/CLK->D
[05/07 15:24:59    180s]                View: PVT_0P63V_100C.setup_view
[05/07 15:24:59    180s]               Group: reg2reg
[05/07 15:24:59    180s]          Startpoint: (R) Data_mem_L/mem_0_0/CE
[05/07 15:24:59    180s]               Clock: (R) Sclk
[05/07 15:24:59    180s]            Endpoint: (F) shiftL/tempreg_reg[39]/D
[05/07 15:24:59    180s]               Clock: (F) Sclk
[05/07 15:24:59    180s] 
[05/07 15:24:59    180s]                          Capture        Launch
[05/07 15:24:59    180s]          Clock Edge:+  16666.650         0.000
[05/07 15:24:59    180s]         Src Latency:+   -139.140      -126.739
[05/07 15:24:59    180s]         Net Latency:+    126.800 (P)   141.000 (P)
[05/07 15:24:59    180s]             Arrival:=  16654.311        14.261
[05/07 15:24:59    180s] 
[05/07 15:24:59    180s]               Setup:-      8.221
[05/07 15:24:59    180s]         Uncertainty:-    100.000
[05/07 15:24:59    180s]         Cppr Adjust:+      0.000
[05/07 15:24:59    180s]       Required Time:=  16546.090
[05/07 15:24:59    180s]        Launch Clock:=     14.261
[05/07 15:24:59    180s]           Data Path:+   1439.200
[05/07 15:24:59    180s]               Slack:=  15092.629
[05/07 15:24:59    180s] 
[05/07 15:24:59    180s] #------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:59    180s] # Timing Point                               Flags  Arc       Edge  Cell                    Fanout   Trans     Delay    Arrival  
[05/07 15:24:59    180s] #                                                                                                     (ps)      (ps)       (ps)  
[05/07 15:24:59    180s] #------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:59    180s]   Data_mem_L/mem_0_0/CE                      -      CE        R     (arrival)                    1  43.700         -     14.269  
[05/07 15:24:59    180s]   Data_mem_L/mem_0_0/O[0]                    -      CE->O[0]  R     SRAM1RW256x8                 1  43.700   204.800    219.069  
[05/07 15:24:59    180s]   Data_mem_L/g1509__5477/Y                   -      B->Y      R     AND2x2_ASAP7_75t_SL          1  30.300    21.400    240.470  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g921__6417/Y      -      A->Y      R     XOR2xp5_ASAP7_75t_SL         2  20.500    35.000    275.470  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g912__7482/Y      -      B->Y      F     MAJIxp5_ASAP7_75t_SL         1  91.500    19.300    294.770  
[05/07 15:24:59    180s]   addL/FE_PHC309_sub_6_75_Y_add_6_39_n_43/Y  -      A->Y      F     HB3xp67_ASAP7_75t_SRAM       2  65.600   131.500    426.270  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g899/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  53.000    19.700    445.969  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g886__9315/Y      -      C->Y      F     MAJIxp5_ASAP7_75t_SL         2  30.900    20.900    466.869  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g883__7482/Y      -      C->Y      R     MAJIxp5_ASAP7_75t_SL         2  55.700    32.400    499.269  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g880__1881/Y      -      C->Y      F     MAJIxp5_ASAP7_75t_SL         2  66.900    23.400    522.669  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g878__6131/Y      -      C->Y      R     MAJIxp5_ASAP7_75t_SL         2  55.700    29.200    551.868  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g875__8246/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  60.900    24.300    576.168  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g873__5122/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  51.100    31.200    607.368  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g870__2802/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  61.000    25.000    632.368  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g868__1617/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  52.500    31.300    663.668  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g865__6783/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  61.000    24.500    688.168  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g863__5526/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  51.100    31.000    719.168  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g860__4319/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  60.600    24.300    743.468  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g858__6260/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  50.900    30.900    774.367  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g855__2398/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  60.500    24.300    798.667  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g853__5477/Y      -      A->Y      R     MAJIxp5_ASAP7_75t_SL         2  50.900    30.900    829.566  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g850__7410/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  60.500    23.100    852.666  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g849/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400    871.065  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g847__1666/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.600    890.665  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g846/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400    909.064  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g844__2883/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.500    928.564  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g843/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400    946.964  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g841__9315/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.500    966.464  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g840/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400    984.863  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g838__4733/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.600   1004.463  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g837/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.400   1022.862  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g835__5115/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  31.000    19.600   1042.462  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g834/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.500    18.300   1060.762  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g832__6131/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         2  30.900    19.500   1080.262  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g831/Y            -      A->Y      R     INVxp67_ASAP7_75t_SL         1  75.400    18.200   1098.462  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g829__8246/Y      -      A->Y      F     MAJIxp5_ASAP7_75t_SL         1  30.900    16.400   1114.862  
[05/07 15:24:59    180s]   addL/sub_6_75_Y_add_6_39_g827__1705/Y      -      B->Y      R     XNOR2xp5_ASAP7_75t_SL        2  69.400    29.900   1144.762  
[05/07 15:24:59    180s]   shiftL/g1865/Y                             -      B2->Y     F     AOI22xp5_ASAP7_75t_SL        1  48.700    14.300   1159.062  
[05/07 15:24:59    180s]   shiftL/FE_PHC799_n_8/Y                     -      A->Y      F     HB4xp67_ASAP7_75t_SRAM       1  72.400   153.300   1312.361  
[05/07 15:24:59    180s]   shiftL/FE_PHC494_n_8/Y                     -      A->Y      F     HB4xp67_ASAP7_75t_SRAM       1  43.100   141.100   1453.461  
[05/07 15:24:59    180s]   shiftL/tempreg_reg[39]/D                   -      D         F     DFFLQNx1_ASAP7_75t_SL        1  42.100     0.000   1453.461  
[05/07 15:24:59    180s] #------------------------------------------------------------------------------------------------------------------------------
[05/07 15:24:59    180s] 
[05/07 15:24:59    180s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.8 GB, peak:1.9 GB
[05/07 15:24:59    180s] ###############################################################
[05/07 15:24:59    180s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/07 15:24:59    180s] #  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
[05/07 15:24:59    180s] #  Generated on:      Wed May  7 15:24:59 2025
[05/07 15:24:59    180s] #  Design:            MSDAP
[05/07 15:24:59    180s] #  Command:           route_design
[05/07 15:24:59    180s] ###############################################################
[05/07 15:24:59    180s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1.00, clk period 33333.30
[05/07 15:24:59    180s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1839.01 (MB), peak = 1953.86 (MB)
[05/07 15:24:59    180s] #Library Standard Delay: 2.60ps
[05/07 15:24:59    180s] #Slack threshold: 5.20ps
[05/07 15:24:59    180s] ### generate_cdm_net_timing starts on Wed May  7 15:24:59 2025 with memory = 1839.01 (MB), peak = 1953.86 (MB)
[05/07 15:25:00    180s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:00    180s] ###############################################################
[05/07 15:25:00    180s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/07 15:25:00    180s] #  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
[05/07 15:25:00    180s] #  Generated on:      Wed May  7 15:25:00 2025
[05/07 15:25:00    180s] #  Design:            MSDAP
[05/07 15:25:00    180s] #  Command:           route_design
[05/07 15:25:00    180s] ###############################################################
[05/07 15:25:00    180s] #*** Analyzed 0 timing critical paths
[05/07 15:25:00    180s] ### get_cap_violations starts on Wed May  7 15:25:00 2025 with memory = 1839.01 (MB), peak = 1953.86 (MB)
[05/07 15:25:00    181s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:00    181s] ### get_max_trans_slack starts on Wed May  7 15:25:00 2025 with memory = 1839.07 (MB), peak = 1953.86 (MB)
[05/07 15:25:00    181s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:00    181s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.07 (MB)[05/07 15:25:00    181s] ### Use bna from skp: 0
, peak = 1953.86 (MB)
[05/07 15:25:01    182s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1840.98 (MB), peak = 1953.86 (MB)
[05/07 15:25:01    182s] #Default setup view is reset to PVT_0P63V_100C.setup_view.
[05/07 15:25:01    182s] ### cache starts on Wed May  7 15:25:01 2025 with memory = 1841.11 (MB), peak = 1953.86 (MB)
[05/07 15:25:01    182s] ### cache cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:01    182s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1843.12 (MB), peak = 1953.86 (MB)
[05/07 15:25:01    182s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:01    182s] #Current view: PVT_0P63V_100C.setup_view 
[05/07 15:25:01    182s] #Current enabled view: PVT_0P63V_100C.setup_view 
[05/07 15:25:01    182s] ### run_free_timing_graph starts on Wed May  7 15:25:01 2025 with memory = 1843.36 (MB), peak = 1953.86 (MB)
[05/07 15:25:01    182s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:01    182s] ### run_build_timing_graph starts on Wed May  7 15:25:01 2025 with memory = 1819.53 (MB), peak = 1953.86 (MB)
[05/07 15:25:01    182s] MSDAP
[05/07 15:25:02    182s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB
[05/07 15:25:02    182s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.7 GB, peak:1.9 GB
[05/07 15:25:02    182s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1769.19 (MB), peak = 1953.86 (MB)
[05/07 15:25:02    182s] #Done generating timing data.
[05/07 15:25:02    182s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 15:25:02    182s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/07 15:25:02    183s] ### Net info: total nets: 3816
[05/07 15:25:02    183s] ### Net info: dirty nets: 0
[05/07 15:25:02    183s] ### Net info: marked as disconnected nets: 0
[05/07 15:25:02    183s] #num needed restored net=0
[05/07 15:25:02    183s] #need_extraction net=0 (total=3816)
[05/07 15:25:02    183s] ### Net info: fully routed nets: 33
[05/07 15:25:02    183s] ### Net info: trivial (< 2 pins) nets: 532
[05/07 15:25:02    183s] ### Net info: unrouted nets: 3251
[05/07 15:25:02    183s] ### Net info: re-extraction nets: 0
[05/07 15:25:02    183s] ### Net info: ignored nets: 0
[05/07 15:25:02    183s] ### Net info: skip routing nets: 0
[05/07 15:25:02    183s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:25:02    183s] ### Time Record (DB Import) is uninstalled.
[05/07 15:25:02    183s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[05/07 15:25:02    183s] #RTESIG:78da95944d4fe3400c8639f32bac944357a265eccc47e6581048485d40e9ee5ea340d312
[05/07 15:25:02    183s] #       a91f289948f0efd7abe54069c09339bef38cc7f26b7b74f6e73a8704fd1471d2226505c2
[05/07 15:25:02    183s] #       5d8e5e656826a48cb9405ff0d5efcbe4747476fff02bd5b02a376d05e3c7fd7e730ecbb7
[05/07 15:25:02    183s] #       5db9ad9f6059adca6e13a0ad42a877eb1fff692205a1e9a269030ac6f52e54ebaa11e9cc
[05/07 15:25:02    183s] #       0d889d3a3f84f63480d6c641f20f4f60dc86862fa41786f845d9853dbf0855b32b9bb7f3
[05/07 15:25:02    183s] #       af5043906c59afafbaf0e183aead9a4f68a6d4a1397d8c3b74a407f1ce829a2aa3f8c078
[05/07 15:25:02    183s] #       b5d997a19ff31924cff5faf9fbac50291d150f15fb2fe58f48140365a03f74522f932270
[05/07 15:25:02    183s] #       8b73664acc0c8d0113073ac0a989005d0a141531130d43f418c1a4118c1619228a6022e2
[05/07 15:25:02    183s] #       a41917c0ca052023274e16e5a6206b7992aa65dd6d858e259e00e94bcdab8d8416d35c87
[05/07 15:25:02    183s] #       9809d1c60e58378cfb81fb06ad4d21b9b99dcfaff362b6983db8c29950e47024cd8fa545
[05/07 15:25:02    183s] #       9f96cf7ebeabaf2fa627e4a13aef55175fc81c5b2898b55af6db5a2fba685ddc0e73dcf5
[05/07 15:25:02    183s] #       4e70db911d6a8bd3f2703b9d4630c75f1f72277f014f2d6d6a
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #RTESIG:78da95944d4fe3400c8639f32bac944357a265eccc47e6581048485d40e9ee5ea340d312
[05/07 15:25:02    183s] #       a91f289948f0efd7abe54069c09339bef38cc7f26b7b74f6e73a8704fd1471d2226505c2
[05/07 15:25:02    183s] #       5d8e5e656826a48cb9405ff0d5efcbe4747476fff02bd5b02a376d05e3c7fd7e730ecbb7
[05/07 15:25:02    183s] #       5db9ad9f6059adca6e13a0ad42a877eb1fff692205a1e9a269030ac6f52e54ebaa11e9cc
[05/07 15:25:02    183s] #       0d889d3a3f84f63480d6c641f20f4f60dc86862fa41786f845d9853dbf0855b32b9bb7f3
[05/07 15:25:02    183s] #       af5043906c59afafbaf0e183aead9a4f68a6d4a1397d8c3b74a407f1ce829a2aa3f8c078
[05/07 15:25:02    183s] #       b5d997a19ff31924cff5faf9fbac50291d150f15fb2fe58f48140365a03f74522f932270
[05/07 15:25:02    183s] #       8b73664acc0c8d0113073ac0a989005d0a141531130d43f418c1a4118c1619228a6022e2
[05/07 15:25:02    183s] #       a41917c0ca052023274e16e5a6206b7992aa65dd6d858e259e00e94bcdab8d8416d35c87
[05/07 15:25:02    183s] #       9809d1c60e58378cfb81fb06ad4d21b9b99dcfaff362b6983db8c29950e47024cd8fa545
[05/07 15:25:02    183s] #       9f96cf7ebeabaf2fa627e4a13aef55175fc81c5b2898b55af6db5a2fba685ddc0e73dcf5
[05/07 15:25:02    183s] #       4e70db911d6a8bd3f2703b9d4630c75f1f72277f014f2d6d6a
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] ### Time Record (Data Preparation) is installed.
[05/07 15:25:02    183s] #Start routing data preparation on Wed May  7 15:25:02 2025
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:25:02    183s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:25:02    183s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:25:02    183s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:25:02    183s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:25:02    183s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:25:02    183s] ### Time Record (Cell Pin Access) is installed.
[05/07 15:25:02    183s] ### Time Record (Cell Pin Access) is uninstalled.
[05/07 15:25:02    183s] # M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:25:02    183s] # M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:25:02    183s] # M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:25:02    183s] # M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:25:02    183s] # M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:25:02    183s] # M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:25:02    183s] # M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:25:02    183s] # M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:25:02    183s] # M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:25:02    183s] # Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
[05/07 15:25:02    183s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/07 15:25:02    183s] #Regenerating Ggrids automatically.
[05/07 15:25:02    183s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:25:02    183s] #Using automatically generated G-grids.
[05/07 15:25:02    183s] #Done routing data preparation.
[05/07 15:25:02    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.09 (MB)[05/07 15:25:02    183s] ### Time Record (Data Preparation) is uninstalled.
, peak = 1953.86 (MB)
[05/07 15:25:02    183s] ### Time Record (Instance Pin Access) is installed.
[05/07 15:25:02    183s] #Start instance access analysis using 1 thread...
[05/07 15:25:02    183s] #0 instance pins are hard to access
[05/07 15:25:02    183s] #Instance access analysis statistics:
[05/07 15:25:02    183s] #Cpu time = 00:00:00
[05/07 15:25:02    183s] #Elapsed time = 00:00:00
[05/07 15:25:02    183s] #Increased memory = 1.00 (MB)
[05/07 15:25:02    183s] #Total memory = 1815.09 (MB)
[05/07 15:25:02    183s] ### Time Record (Instance Pin Access) is uninstalled.
[05/07 15:25:02    183s] #Peak memory = 1953.86 (MB)
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Summary of active signal nets routing constraints set by OPT:
[05/07 15:25:02    183s] #	preferred routing layers      : 35
[05/07 15:25:02    183s] #	(M4)35 
[05/07 15:25:02    183s] #	preferred routing layer effort: 0
[05/07 15:25:02    183s] #	preferred extra space         : 0
[05/07 15:25:02    183s] #	preferred multi-cut via       : 0
[05/07 15:25:02    183s] #	avoid detour                  : 0
[05/07 15:25:02    183s] #	expansion ratio               : 10
[05/07 15:25:02    183s] #	net priority                  : 10
[05/07 15:25:02    183s] #	s2s control                   : 0
[05/07 15:25:02    183s] #	avoid chaining                : 0
[05/07 15:25:02    183s] #	inst-based stacking via       : 0
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Summary of active signal nets routing constraints set by USER:
[05/07 15:25:02    183s] #	preferred routing layers      : 0
[05/07 15:25:02    183s] #	preferred routing layer effort     : 0
[05/07 15:25:02    183s] #	preferred extra space              : 0
[05/07 15:25:02    183s] #	preferred multi-cut via            : 0
[05/07 15:25:02    183s] #	avoid detour                       : 0
[05/07 15:25:02    183s] #	net weight                         : 0
[05/07 15:25:02    183s] #	avoid chaining                     : 0
[05/07 15:25:02    183s] #	cell-based stacking via (required) : 0
[05/07 15:25:02    183s] #	cell-based stacking via (optional) : 0
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Start timing driven prevention iteration
[05/07 15:25:02    183s] ### td_prevention_read_timing_data starts on Wed May  7 15:25:02 2025 with memory = 1815.09 (MB), peak = 1953.86 (MB)
[05/07 15:25:02    183s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #----------------------------------------------------
[05/07 15:25:02    183s] # Summary of active signal nets routing constraints
[05/07 15:25:02    183s] #+--------------------------+-----------+
[05/07 15:25:02    183s] #| Max Expansion Ratio      |        10 |
[05/07 15:25:02    183s] #| Preferred Layer Effort   |        35 |
[05/07 15:25:02    183s] #+--------------------------+-----------+
[05/07 15:25:02    183s] #  Bottom Preferred Layer
[05/07 15:25:02    183s] #+----------------+----------+
[05/07 15:25:02    183s] #|      Layer     | OPT_LA   |
[05/07 15:25:02    183s] #+----------------+----------+
[05/07 15:25:02    183s] #| M4 (z=3)       |       35 |
[05/07 15:25:02    183s] #+----------------+----------+
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #----------------------------------------------------
[05/07 15:25:02    183s] #Done timing-driven prevention
[05/07 15:25:02    183s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.72 (MB), peak = 1953.86 (MB)
[05/07 15:25:02    183s] ### Time Record (Special Wire Merging) is installed.
[05/07 15:25:02    183s] #Merging special wires: starts on Wed May  7 15:25:02 2025 with memory = 1815.72 (MB), peak = 1953.86 (MB)
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB[05/07 15:25:02    183s] ### Time Record (Special Wire Merging) is uninstalled.
, peak:1.9 GB
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Connectivity extraction summary:
[05/07 15:25:02    183s] #33 routed net(s) are imported.
[05/07 15:25:02    183s] #3251 (85.19%) nets are without wires.
[05/07 15:25:02    183s] #532 nets are fixed|skipped|trivial (not extracted).
[05/07 15:25:02    183s] #Total number of nets = 3816.
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Finished routing data preparation on Wed May  7 15:25:02 2025
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Cpu time = 00:00:00
[05/07 15:25:02    183s] #Elapsed time = 00:00:00
[05/07 15:25:02    183s] #Increased memory = 0.24 (MB)
[05/07 15:25:02    183s] #Total memory = 1815.96 (MB)
[05/07 15:25:02    183s] ### Time Record (Global Routing) is installed.
[05/07 15:25:02    183s] #Peak memory = 1953.86 (MB)
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Start global routing on Wed May  7 15:25:02 2025
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Start global routing initialization on Wed May  7 15:25:02 2025
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Number of eco nets is 0
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] #Start global routing data preparation on Wed May  7 15:25:02 2025
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] ### build_merged_routing_blockage_rect_list starts on Wed May  7 15:25:02 2025 with memory = 1816.62 (MB), peak = 1953.86 (MB)
[05/07 15:25:02    183s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:02    183s] #Start routing resource analysis on Wed May  7 15:25:02 2025
[05/07 15:25:02    183s] #
[05/07 15:25:02    183s] ### init_is_bin_blocked starts on Wed May  7 15:25:02 2025 with memory = 1816.62 (MB), peak = 1953.86 (MB)
[05/07 15:25:02    183s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:02    183s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May  7 15:25:02 2025 with memory = 1830.58 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### adjust_flow_cap starts on Wed May  7 15:25:03 2025 with memory = 1832.36 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### adjust_partial_route_blockage starts on Wed May  7 15:25:03 2025 with memory = 1832.36 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### set_via_blocked starts on Wed May  7 15:25:03 2025 with memory = 1832.36 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### copy_flow starts on Wed May  7 15:25:03 2025 with memory = 1832.36 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] #Routing resource analysis is done on Wed May  7 15:25:03 2025
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] ### report_flow_cap starts on Wed May  7 15:25:03 2025 with memory = 1832.36 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] #  Resource Analysis:
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/07 15:25:03    184s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/07 15:25:03    184s] #  --------------------------------------------------------------
[05/07 15:25:03    184s] #  M1             V        4022        2557      148070   100.00%
[05/07 15:25:03    184s] #  M2             H        2827        1849      148070    39.23%
[05/07 15:25:03    184s] #  M3             V        4022        2557      148070    38.35%
[05/07 15:25:03    184s] #  M4             H        3590          84      148070     1.04%
[05/07 15:25:03    184s] #  M5             V        4828           0      148070     0.00%
[05/07 15:25:03    184s] #  M6             H        2159         515      148070    12.24%
[05/07 15:25:03    184s] #  M7             V        2847         676      148070    12.22%
[05/07 15:25:03    184s] #  --------------------------------------------------------------
[05/07 15:25:03    184s] #  Total                  24295      22.57%     1036490    29.01%
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] #  33 nets (0.86%) with 1 preferred extra spacing.
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### analyze_m2_tracks starts on Wed May  7 15:25:03 2025 with memory = 1832.36 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### report_initial_resource starts on Wed May  7 15:25:03 2025 with memory = 1832.36 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### mark_pg_pins_accessibility starts on Wed May  7 15:25:03 2025 with memory = 1832.42 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### set_net_region starts on Wed May  7 15:25:03 2025 with memory = 1832.42 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] #Global routing data preparation is done on Wed May  7 15:25:03 2025
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.42 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] ### prepare_level starts on Wed May  7 15:25:03 2025 with memory = 1832.42 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### init level 1 starts on Wed May  7 15:25:03 2025 with memory = 1832.42 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### Level 1 hgrid = 442 X 335
[05/07 15:25:03    184s] ### prepare_level_flow starts on Wed May  7 15:25:03 2025 with memory = 1832.42 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] #Global routing initialization is done on Wed May  7 15:25:03 2025
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.42 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] #
[05/07 15:25:03    184s] #Skip 1/2 round for no nets in the round...
[05/07 15:25:03    184s] #Route nets in 2/2 round...
[05/07 15:25:03    184s] #start global routing iteration 1...
[05/07 15:25:03    184s] ### init_flow_edge starts on Wed May  7 15:25:03 2025 with memory = 1832.42 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### cal_flow starts on Wed May  7 15:25:03 2025 with memory = 1835.51 (MB), peak = 1953.86 (MB)
[05/07 15:25:03    184s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:03    184s] ### routing at level 1 (topmost level) iter 0
[05/07 15:25:05    185s] ### measure_qor starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    185s] ### measure_congestion starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    185s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    185s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    185s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    185s] #
[05/07 15:25:05    185s] #start global routing iteration 2...
[05/07 15:25:05    185s] ### routing at level 1 (topmost level) iter 1
[05/07 15:25:05    186s] ### measure_qor starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### measure_congestion starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] ### route_end starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
[05/07 15:25:05    186s] #Total number of routable nets = 3284.
[05/07 15:25:05    186s] #Total number of nets in the design = 3816.
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #3251 routable nets have only global wires.
[05/07 15:25:05    186s] #33 routable nets have only detail routed wires.
[05/07 15:25:05    186s] #35 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/07 15:25:05    186s] #33 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #Routed nets constraints summary:
[05/07 15:25:05    186s] #------------------------------------------------------------
[05/07 15:25:05    186s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[05/07 15:25:05    186s] #------------------------------------------------------------
[05/07 15:25:05    186s] #      Default           35                10            3216  
[05/07 15:25:05    186s] #------------------------------------------------------------
[05/07 15:25:05    186s] #        Total           35                10            3216  
[05/07 15:25:05    186s] #------------------------------------------------------------
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #Routing constraints summary of the whole design:
[05/07 15:25:05    186s] #-------------------------------------------------------------------------------
[05/07 15:25:05    186s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[05/07 15:25:05    186s] #-------------------------------------------------------------------------------
[05/07 15:25:05    186s] #      Default                 33           35                10            3216  
[05/07 15:25:05    186s] #-------------------------------------------------------------------------------
[05/07 15:25:05    186s] #        Total                 33           35                10            3216  
[05/07 15:25:05    186s] #-------------------------------------------------------------------------------
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] ### cal_base_flow starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### init_flow_edge starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### cal_flow starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### report_overcon starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s]   Flow/Cap[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #          --------------       OverCon          
[05/07 15:25:05    186s] #                  #Gcell    %Gcell
[05/07 15:25:05    186s] #     Layer           (1)   OverCon
[05/07 15:25:05    186s] #  ----------------------     0.01  ----------
[05/07 15:25:05    186s] #  M2            0(0.00%)   (0.00%)
     0.02  [05/07 15:25:05    186s] #  M3            0(0.00%)   (0.00%)     0.02  
[05/07 15:25:05    186s] #  M4            0(0.00%)   (0.00%)
     0.00  [05/07 15:25:05    186s] #  M5            0(0.00%)   (0.00%)     0.00  
[05/07 15:25:05    186s] #  M6            0(0.00%)     0.00     (0.00%)
[05/07 15:25:05    186s] #  M7            0(0.00%)   (0.00%)
--------------[05/07 15:25:05    186s] #  --------------------------------
[05/07 15:25:05    186s] #     Total      0(0.00%)   (0.00%)
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/07 15:25:05    186s] #  Overflow after GR: 0.00% H + 0.00% V
[05/07 15:25:05    186s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### cal_base_flow starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### init_flow_edge starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### cal_flow starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### export_cong_map starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### PDZT_Export::export_cong_map starts on Wed May  7 15:25:05 2025 with memory = 1861.59 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### import_cong_map starts on Wed May  7 15:25:05 2025 with memory = 1861.60 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] #Hotspot report including placement blocked areas
[05/07 15:25:05    186s] OPERPROF: Starting HotSpotCal at level 1, MEM:1936.4M
[05/07 15:25:05    186s] [hotspot] +------------+---------------+---------------+
[05/07 15:25:05    186s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/07 15:25:05    186s] [hotspot] +------------+---------------+---------------+
[05/07 15:25:05    186s] [hotspot] |    M2(H)   |          0.00 |          0.00 |
[05/07 15:25:05    186s] [hotspot] |    M3(V)   |          0.00 |          0.00 |
[05/07 15:25:05    186s] [hotspot] |    M4(H)   |          0.00 |          0.00 |
[05/07 15:25:05    186s] [hotspot] |    M5(V)   |          0.00 |          0.00 |
[05/07 15:25:05    186s] [hotspot] |    M6(H)   |          0.00 |          0.00 |
[05/07 15:25:05    186s] [hotspot] |    M7(V)   |          0.00 |          0.00 |
[05/07 15:25:05    186s] [hotspot] +------------+---------------+---------------+
[05/07 15:25:05    186s] [hotspot] |   worst    |          0.00 |          0.00 |
[05/07 15:25:05    186s] [hotspot] +------------+---------------+---------------+
[05/07 15:25:05    186s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:25:05    186s] [hotspot] | all layers |          0.00 |          0.00 |
[05/07 15:25:05    186s] [hotspot] +------------+---------------+---------------+
[05/07 15:25:05    186s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:25:05    186s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:25:05    186s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.087, REAL:0.087, MEM:1936.4M
[05/07 15:25:05    186s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### update starts on Wed May  7 15:25:05 2025 with memory = 1862.44 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] #Complete Global Routing.
[05/07 15:25:05    186s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:25:05    186s] #Total wire length = 27573 um.
[05/07 15:25:05    186s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M2 = 1763 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M3 = 8599 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M4 = 13626 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M5 = 3083 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M6 = 417 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M7 = 85 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:25:05    186s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:25:05    186s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:25:05    186s] #Total number of vias = 18531
[05/07 15:25:05    186s] #Up-Via Summary (total 18531):
[05/07 15:25:05    186s] #           
[05/07 15:25:05    186s] #-----------------------
[05/07 15:25:05    186s] # M1               9240
[05/07 15:25:05    186s] # M2               6541
[05/07 15:25:05    186s] # M3               2177
[05/07 15:25:05    186s] # M4                419
[05/07 15:25:05    186s] # M5                136
[05/07 15:25:05    186s] # M6                 18
[05/07 15:25:05    186s] #-----------------------
[05/07 15:25:05    186s] #                 18531 
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #Total number of involved regular nets 714
[05/07 15:25:05    186s] #Maximum src to sink distance  180.1
[05/07 15:25:05    186s] #Average of max src_to_sink distance  21.5
[05/07 15:25:05    186s] #Average of ave src_to_sink distance  15.3
[05/07 15:25:05    186s] #Total number of involved priority nets 10
[05/07 15:25:05    186s] #Maximum src to sink distance for priority net 112.3
[05/07 15:25:05    186s] #Average of max src_to_sink distance for priority net 107.7
[05/07 15:25:05    186s] #Average of ave src_to_sink distance for priority net 68.7
[05/07 15:25:05    186s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### report_overcon starts on Wed May  7 15:25:05 2025 with memory = 1862.62 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### report_overcon starts on Wed May  7 15:25:05 2025 with memory = 1862.62 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] #Max overcon = 0 track.
[05/07 15:25:05    186s] #Total overcon = 0.00%.
[05/07 15:25:05    186s] #Worst layer Gcell overcon rate = 0.00%.
[05/07 15:25:05    186s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #Global routing statistics:
[05/07 15:25:05    186s] #Cpu time = 00:00:03
[05/07 15:25:05    186s] #Elapsed time = 00:00:03
[05/07 15:25:05    186s] #Increased memory = 46.65 (MB)
[05/07 15:25:05    186s] #Total memory = 1862.62 (MB)
[05/07 15:25:05    186s] #Peak memory = 1953.86 (MB)
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #Finished global routing on [05/07 15:25:05    186s] ### Time Record (Global Routing) is uninstalled.
Wed May  7 15:25:05 2025
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] #
[05/07 15:25:05    186s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:05    186s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:05    186s] #cpu time = 00:00:00, [05/07 15:25:05    186s] ### Time Record (Track Assignment) is installed.
elapsed time = 00:00:00, memory = 1818.10 (MB), peak = 1953.86 (MB)
[05/07 15:25:05    186s] #Start Track Assignment.
[05/07 15:25:05    186s] #Done with 4303 horizontal wires in 3 hboxes and 4147 vertical wires in 4 hboxes.
[05/07 15:25:06    186s] #Done with 616 horizontal wires in 3 hboxes and 563 vertical wires in 4 hboxes.
[05/07 15:25:06    187s] #Done with 3 horizontal wires in 3 hboxes and 4 vertical wires in 4 hboxes.
[05/07 15:25:06    187s] #
[05/07 15:25:06    187s] #Track assignment summary:
[05/07 15:25:06    187s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/07 15:25:06    187s] #------------------------------------------------------------------------
[05/07 15:25:06    187s] # M2          1696.70 	  0.04%  	  0.00% 	  0.01%
[05/07 15:25:06    187s] # M3          7838.20 	  0.01%  	  0.00% 	  0.00%
[05/07 15:25:06    187s] # M4         12729.39 	  0.01%  	  0.00% 	  0.00%
[05/07 15:25:06    187s] # M5          3023.24 	  0.00%  	  0.00% 	  0.00%
[05/07 15:25:06    187s] # M6           418.48 	  0.00%  	  0.00% 	  0.00%
[05/07 15:25:06    187s] # M7            84.50 	  0.00%  	  0.00% 	  0.00%
[05/07 15:25:06    187s] #------------------------------------------------------------------------
[05/07 15:25:06    187s] # All       25790.51  	  0.01% 	  0.00% 	  0.00%
[05/07 15:25:06    187s] #Complete Track Assignment.
[05/07 15:25:06    187s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:25:06    187s] #Total wire length = 27715 um.
[05/07 15:25:06    187s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M2 = 1870 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M3 = 8597 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M4 = 13650 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M5 = 3085 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M6 = 428 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M7 = 85 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:25:06    187s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:25:06    187s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:25:06    187s] #Total number of vias = 18531
[05/07 15:25:06    187s] #Up-Via Summary (total 18531):
[05/07 15:25:06    187s] #           
[05/07 15:25:06    187s] #-----------------------
[05/07 15:25:06    187s] # M1               9240
[05/07 15:25:06    187s] # M2               6541
[05/07 15:25:06    187s] # M3               2177
[05/07 15:25:06    187s] # M4                419
[05/07 15:25:06    187s] # M5                136
[05/07 15:25:06    187s] # M6                 18
[05/07 15:25:06    187s] #-----------------------
[05/07 15:25:06    187s] #                 18531 
[05/07 15:25:06    187s] #
[05/07 15:25:06    187s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:06    187s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1819.88 (MB), peak = 1953.86 (MB)
[05/07 15:25:06    187s] #
[05/07 15:25:06    187s] #number of short segments in preferred routing layers
[05/07 15:25:06    187s] #	M4        M5        Total 
[05/07 15:25:06    187s] #	47        26        73        
[05/07 15:25:06    187s] #
[05/07 15:25:06    187s] #Start post global route fixing for timing critical nets ...
[05/07 15:25:06    187s] #
[05/07 15:25:06    187s] ### update_timing_after_routing starts on Wed May  7 15:25:06 2025 with memory = 1819.88 (MB), peak = 1953.86 (MB)
[05/07 15:25:06    187s] ### Time Record (Timing Data Generation) is installed.
[05/07 15:25:06    187s] #* Updating design timing data...
[05/07 15:25:06    187s] #Extracting RC...
[05/07 15:25:06    187s] Un-suppress "**WARN ..." messages.
[05/07 15:25:06    187s] #
[05/07 15:25:06    187s] #Start tQuantus RC extraction...
[05/07 15:25:06    187s] #Extract in track assign mode
[05/07 15:25:06    187s] #Start building rc corner(s)...
[05/07 15:25:06    187s] #Number of RC Corner = 2
[05/07 15:25:06    187s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/07 15:25:06    187s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/07 15:25:06    187s] #LISD -> M1 (1)
[05/07 15:25:06    187s] #M1 -> M2 (2)
[05/07 15:25:06    187s] #M2 -> M3 (3)
[05/07 15:25:06    187s] #M3 -> M4 (4)
[05/07 15:25:06    187s] #M4 -> M5 (5)
[05/07 15:25:06    187s] #M5 -> M6 (6)
[05/07 15:25:06    187s] #M6 -> M7 (7)
[05/07 15:25:06    187s] #M7 -> M8 (8)
[05/07 15:25:06    187s] #M8 -> M9 (9)
[05/07 15:25:06    187s] #M9 -> Pad (10)
[05/07 15:25:06    187s] #SADV_On
[05/07 15:25:06    187s] # Corner(s) : 
[05/07 15:25:06    187s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/07 15:25:06    187s] #PVT_0P63V_100C.setup_rc [100.00]
[05/07 15:25:07    187s] # Corner id: 0
[05/07 15:25:07    187s] # Layout Scale: 1.000000
[05/07 15:25:07    187s] # Has Metal Fill model: yes
[05/07 15:25:07    187s] # Temperature was set
[05/07 15:25:07    187s] # Temperature : 0.000000
[05/07 15:25:07    187s] # Ref. Temp   : 25.000000
[05/07 15:25:07    187s] # Corner id: 1
[05/07 15:25:07    187s] # Layout Scale: 1.000000
[05/07 15:25:07    187s] # Has Metal Fill model: yes
[05/07 15:25:07    187s] # Temperature was set
[05/07 15:25:07    187s] # Temperature : 100.000000
[05/07 15:25:07    187s] # Ref. Temp   : 25.000000
[05/07 15:25:07    187s] #SADV_Off
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[1] tech width 36 != ict width 200.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[1] tech spc 36 != ict spc 232.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[2] tech width 36 != ict width 144.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[2] tech spc 36 != ict spc 144.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[3] tech width 36 != ict width 144.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[3] tech spc 36 != ict spc 144.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[4] tech width 48 != ict width 144.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[4] tech spc 48 != ict spc 144.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[5] tech width 48 != ict width 192.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[5] tech spc 48 != ict spc 192.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[6] tech width 64 != ict width 192.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[6] tech spc 64 != ict spc 192.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[7] tech width 64 != ict width 256.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[7] tech spc 64 != ict spc 256.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[8] tech width 80 != ict width 256.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[8] tech spc 80 != ict spc 256.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[9] tech width 80 != ict width 320.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[9] tech spc 80 != ict spc 320.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[10] tech width 80 != ict width 320.0
[05/07 15:25:07    187s] #
[05/07 15:25:07    187s] #layer[10] tech spc 4000 != ict spc 320.0
[05/07 15:25:07    187s] #total pattern=220 [20, 605]
[05/07 15:25:07    187s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/07 15:25:07    187s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:25:07    187s] #cap_table index1 size mismatch 15 12
[05/07 15:25:07    187s] #Generating the tQuantus model file automatically.
[05/07 15:25:07    187s] #num_tile=18480 avg_aspect_ratio=1.300976 
[05/07 15:25:07    187s] #Vertical num_row 48 per_row= 384 halo= 49000 
[05/07 15:25:07    187s] #hor_num_col = 94 final aspect_ratio= 1.006901
[05/07 15:25:36    206s] #Build RC corners: cpu time = 00:00:19, elapsed time = 00:00:31, memory = 1999.49 (MB), peak = 1999.49 (MB)
[05/07 15:25:38    208s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:38    208s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:38    208s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:38    208s] #
[05/07 15:25:38    208s] #Start Post Track Assignment Wire Spread.
[05/07 15:25:38    208s] #Done with 732 horizontal wires in 3 hboxes and 697 vertical wires in 4 hboxes.
[05/07 15:25:38    208s] #Complete Post Track Assignment Wire Spread.
[05/07 15:25:38    208s] #
[05/07 15:25:38    208s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:38    208s] #Length limit = 200 pitches
[05/07 15:25:38    208s] #opt mode = 2
[05/07 15:25:38    208s] #Init Design Signature = -1114804460
[05/07 15:25:38    208s] #Start generate extraction boxes.
[05/07 15:25:38    208s] #
[05/07 15:25:38    208s] #Extract using 30 x 30 Hboxes
[05/07 15:25:38    208s] #16x13 initial hboxes
[05/07 15:25:38    208s] #Use area based hbox pruning.
[05/07 15:25:38    208s] #0/0 hboxes pruned.
[05/07 15:25:38    208s] #Complete generating extraction boxes.
[05/07 15:25:38    208s] #Extract 96 hboxes with single thread on machine with  3.89GHz 512KB Cache 32CPU...
[05/07 15:25:38    208s] #Process 0 special clock nets for rc extraction
[05/07 15:25:38    208s] #0 temporary NDR added
[05/07 15:25:38    208s] #Total 3282 nets were built. 1912 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/07 15:25:43    212s] #Run Statistics for Extraction:
[05/07 15:25:43    212s] #   Cpu time = 00:00:04, elapsed time = 00:00:04 .
[05/07 15:25:43    212s] #   Increased memory =    11.20 (MB), total memory =  1860.02 (MB), peak memory =  1999.89 (MB)
[05/07 15:25:43    212s] #
[05/07 15:25:43    212s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[05/07 15:25:43    212s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1851.26 (MB), peak = 1999.89 (MB)
[05/07 15:25:43    212s] #RC Statistics: 0 Res, 10039 Ground Cap, 0 XCap (Edge to Edge)
[05/07 15:25:43    212s] #Start writing rcdb into /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d
[05/07 15:25:43    212s] 2025/05/07 15:25:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:25:43    212s] 2025/05/07 15:25:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:25:43    212s] #Finish writing rcdb with 20086 nodes, 16804 edges, and 0 xcaps
[05/07 15:25:43    212s] #1912 inserted nodes are removed
[05/07 15:25:43    212s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:43    212s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:43    212s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:43    212s] #Remove Post Track Assignment Wire Spread
[05/07 15:25:43    212s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:43    212s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d' for reading (mem: 2081.355M)
[05/07 15:25:43    212s] Restoring parasitic data from file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d' ...
[05/07 15:25:43    212s] Reading RCDB with compressed RC data.
[05/07 15:25:43    212s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d' for content verification (mem: 2081.355M)
[05/07 15:25:43    212s] Reading RCDB with compressed RC data.
[05/07 15:25:43    212s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d': 0 access done (mem: 2081.355M)
[05/07 15:25:43    212s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d': 0 access done (mem: 2081.355M)
[05/07 15:25:43    212s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2081.355M)
[05/07 15:25:43    212s] Following multi-corner parasitics specified:
[05/07 15:25:43    212s] 	/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d (rcdb)
[05/07 15:25:43    212s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d' for reading (mem: 2081.355M)
[05/07 15:25:43    212s] Reading RCDB with compressed RC data.
[05/07 15:25:43    212s] 		Cell MSDAP has rcdb /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d specified
[05/07 15:25:43    212s] Cell MSDAP, hinst 
[05/07 15:25:43    212s] processing rcdb (/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d) for hinst (top) of cell (MSDAP);
[05/07 15:25:43    212s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_NUz9Fv.rcdb.d': 0 access done (mem: 2081.355M)
[05/07 15:25:43    212s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2057.355M)
[05/07 15:25:43    212s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_I305l7.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2057.355M)
[05/07 15:25:43    212s] Reading RCDB with compressed RC data.
[05/07 15:25:43    213s] 2025/05/07 15:25:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:25:43    213s] 2025/05/07 15:25:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:25:43    213s] 2025/05/07 15:25:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:25:43    213s] 2025/05/07 15:25:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:25:43    213s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_I305l7.rcdb.d/MSDAP.rcdb.d': 0 access done (mem: 2057.355M)
[05/07 15:25:43    213s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2057.355M)
[05/07 15:25:43    213s] Done read_parasitics... (cpu: 0:00:00.3 real: 0:00:00.0 mem: 2057.355M)
[05/07 15:25:43    213s] #
[05/07 15:25:43    213s] #Restore RCDB.
[05/07 15:25:43    213s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:43    213s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:43    213s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:43    213s] #Remove Post Track Assignment Wire Spread
[05/07 15:25:43    213s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:43    213s] #Final Design Signature = 352231884
[05/07 15:25:43    213s] #
[05/07 15:25:43    213s] #Complete tQuantus RC extraction.
[05/07 15:25:43    213s] #Cpu time = 00:00:26
[05/07 15:25:43    213s] #Elapsed time = 00:00:37
[05/07 15:25:43    213s] #Increased memory = 33.64 (MB)
[05/07 15:25:43    213s] #Total memory = 1853.52 (MB)
[05/07 15:25:43    213s] #Peak memory = 1999.89 (MB)
[05/07 15:25:43    213s] #
[05/07 15:25:43    213s] Un-suppress "**WARN ..." messages.
[05/07 15:25:43    213s] #RC Extraction Completed...
[05/07 15:25:43    213s] ### update_timing starts on Wed May  7 15:25:43 2025 with memory = 1853.52 (MB), peak = 1999.89 (MB)
[05/07 15:25:43    213s] ### generate_timing_data starts on Wed May  7 15:25:43 2025 with memory = 1853.52 (MB), peak = 1999.89 (MB)
[05/07 15:25:43    213s] #Reporting timing...
[05/07 15:25:43    213s] ### report_timing starts on Wed May  7 15:25:43 2025 with memory = 1889.48 (MB), peak = 1999.89 (MB)
[05/07 15:25:43    213s] ###############################################################
[05/07 15:25:43    213s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/07 15:25:43    213s] #  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
[05/07 15:25:43    213s] #  Generated on:      Wed May  7 15:25:43 2025
[05/07 15:25:43    213s] #  Design:            MSDAP
[05/07 15:25:43    213s] #  Command:           route_design
[05/07 15:25:43    213s] ###############################################################
[05/07 15:25:44    213s] End AAE Lib Interpolated Model. (MEM=2100.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:25:44    213s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_I305l7.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2101.246M)
[05/07 15:25:44    213s] Reading RCDB with compressed RC data.
[05/07 15:25:44    213s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2103.2M)
[05/07 15:25:45    214s] Total number of fetched objects 3347
[05/07 15:25:45    214s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:25:45    214s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:25:45    214s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:25:45    214s] End delay calculation. (MEM=2152.3 CPU=0:00:00.5 REAL=0:00:01.0)
[05/07 15:25:45    214s] End AAE Lib Interpolated Model. (MEM=2120.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:25:45    214s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/07 15:25:45    214s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:25:45    214s] Total number of fetched objects 3347
[05/07 15:25:45    214s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:25:45    214s] AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
[05/07 15:25:45    214s] End delay calculation. (MEM=2126.57 CPU=0:00:00.0 REAL=0:00:00.0)
[05/07 15:25:45    214s] Path 1: MET (15087.905 ps) Setup Check with Pin shiftL/tempreg_reg[39]/CLK->D
[05/07 15:25:45    214s]                View: PVT_0P63V_100C.setup_view
[05/07 15:25:45    214s]               Group: reg2reg
[05/07 15:25:45    214s]          Startpoint: (R) Data_mem_L/mem_0_0/CE
[05/07 15:25:45    214s]               Clock: (R) Sclk
[05/07 15:25:45    214s]            Endpoint: (F) shiftL/tempreg_reg[39]/D
[05/07 15:25:45    214s]               Clock: (F) Sclk
[05/07 15:25:45    214s] 
[05/07 15:25:45    214s]                          Capture        Launch
[05/07 15:25:45    214s]          Clock Edge:+  16666.650         0.000
[05/07 15:25:45    214s]         Src Latency:+   -139.140      -126.739
[05/07 15:25:45    214s]         Net Latency:+    126.898 (P)   141.000 (P)
[05/07 15:25:45    214s]             Arrival:=  16654.408        14.261
[05/07 15:25:45    214s] 
[05/07 15:25:45    214s]               Setup:-      8.242
[05/07 15:25:45    214s]         Uncertainty:-    100.000
[05/07 15:25:45    214s]         Cppr Adjust:+      0.000
[05/07 15:25:45    214s]       Required Time:=  16546.166
[05/07 15:25:45    214s]        Launch Clock:=     14.261
[05/07 15:25:45    214s]           Data Path:+   1444.000
[05/07 15:25:45    214s]               Slack:=  15087.905
[05/07 15:25:45    214s]      +-------------------------------------------------------------------------------------------------------------------------------------+ 
[05/07 15:25:45    214s]      |               Timing Point                | Flags |   Arc    | Edge |          Cell          | Fanout |  Trans |  Delay  |  Arrival | 
[05/07 15:25:45    214s]      |                                           |       |          |      |                        |        |  (ps)  |  (ps)   |   (ps)   | 
[05/07 15:25:45    214s]      |-------------------------------------------+-------+----------+------+------------------------+--------+--------+---------+----------| 
[05/07 15:25:45    214s]      | Data_mem_L/mem_0_0/CE                     |       | CE       |  R   | (arrival)              |      1 | 44.100 |         |   14.268 | 
[05/07 15:25:45    214s]      | Data_mem_L/mem_0_0/O[0]                   |       | CE->O[0] |  R   | SRAM1RW256x8           |      1 | 44.100 | 205.200 |  219.468 | 
[05/07 15:25:45    214s]      | Data_mem_L/g1509__5477/Y                  |       | B->Y     |  R   | AND2x2_ASAP7_75t_SL    |      1 | 30.400 |  21.500 |  240.968 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g921__6417/Y     |       | A->Y     |  R   | XOR2xp5_ASAP7_75t_SL   |      2 | 20.700 |  35.500 |  276.468 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g912__7482/Y     |       | B->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      1 | 93.400 |  19.600 |  296.067 | 
[05/07 15:25:45    214s]      | addL/FE_PHC309_sub_6_75_Y_add_6_39_n_43/Y |       | A->Y     |  F   | HB3xp67_ASAP7_75t_SRAM |      2 | 66.100 | 131.700 |  427.767 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g899/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 53.000 |  19.600 |  447.366 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g886__9315/Y     |       | C->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 30.900 |  20.900 |  468.267 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g883__7482/Y     |       | C->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 55.900 |  32.800 |  501.066 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g880__1881/Y     |       | C->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 67.200 |  23.400 |  524.467 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g878__6131/Y     |       | C->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 55.800 |  29.400 |  553.867 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g875__8246/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 61.100 |  24.300 |  578.167 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g873__5122/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 51.300 |  31.400 |  609.566 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g870__2802/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 61.600 |  25.200 |  634.767 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g868__1617/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 52.800 |  31.300 |  666.066 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g865__6783/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 61.200 |  24.600 |  690.667 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g863__5526/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 51.700 |  31.100 |  721.767 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g860__4319/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 60.900 |  24.500 |  746.267 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g858__6260/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 51.200 |  31.200 |  777.467 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g855__2398/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 60.900 |  24.300 |  801.767 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g853__5477/Y     |       | A->Y     |  R   | MAJIxp5_ASAP7_75t_SL   |      2 | 51.000 |  30.900 |  832.666 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g850__7410/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 60.700 |  23.100 |  855.766 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g849/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.500 |  874.266 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g847__1666/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.100 |  19.600 |  893.865 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g846/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.600 |  18.600 |  912.465 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g844__2883/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.300 |  19.600 |  932.064 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g843/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.300 |  950.364 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g841__9315/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.000 |  19.600 |  969.964 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g840/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.300 |  988.264 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g838__4733/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.000 |  19.600 | 1007.863 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g837/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.500 | 1026.363 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g835__5115/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.100 |  19.600 | 1045.963 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g834/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.800 |  18.300 | 1064.263 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g832__6131/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      2 | 31.100 |  19.600 | 1083.862 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g831/Y           |       | A->Y     |  R   | INVxp67_ASAP7_75t_SL   |      1 | 75.700 |  18.300 | 1102.162 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g829__8246/Y     |       | A->Y     |  F   | MAJIxp5_ASAP7_75t_SL   |      1 | 31.000 |  16.500 | 1118.662 | 
[05/07 15:25:45    214s]      | addL/sub_6_75_Y_add_6_39_g827__1705/Y     |       | B->Y     |  R   | XNOR2xp5_ASAP7_75t_SL  |      2 | 69.700 |  30.100 | 1148.762 | 
[05/07 15:25:45    214s]      | shiftL/g1865/Y                            |       | B2->Y    |  F   | AOI22xp5_ASAP7_75t_SL  |      1 | 49.000 |  14.400 | 1163.161 | 
[05/07 15:25:45    214s]      | shiftL/FE_PHC799_n_8/Y                    |       | A->Y     |  F   | HB4xp67_ASAP7_75t_SRAM |      1 | 73.100 | 153.700 | 1316.860 | 
[05/07 15:25:45    214s]      | shiftL/FE_PHC494_n_8/Y                    |       | A->Y     |  F   | HB4xp67_ASAP7_75t_SRAM |      1 | 43.300 | 141.400 | 1458.261 | 
[05/07 15:25:45    214s]      | shiftL/tempreg_reg[39]/D                  |       | D        |  F   | DFFLQNx1_ASAP7_75t_SL  |      1 | 42.300 |   0.000 | 1458.261 | 
[05/07 15:25:45    214s]      +-------------------------------------------------------------------------------------------------------------------------------------+ 
[05/07 15:25:45    214s] 
[05/07 15:25:45    214s] ### report_timing cpu:00:00:02, real:00:00:02, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:45    214s] ###############################################################
[05/07 15:25:45    214s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/07 15:25:45    214s] #  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
[05/07 15:25:45    214s] #  Generated on:      Wed May  7 15:25:45 2025
[05/07 15:25:45    214s] #  Design:            MSDAP
[05/07 15:25:45    214s] #  Command:           route_design
[05/07 15:25:45    214s] ###############################################################
[05/07 15:25:45    214s] #Normalized TNS: 0.00 -> 0.00, r2r 0.00 -> 0.00, unit 1.00, clk period 33333.30
[05/07 15:25:45    214s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1825.34 (MB), peak = 1999.89 (MB)
[05/07 15:25:45    214s] #Library Standard Delay: 2.60ps
[05/07 15:25:45    214s] #Slack threshold: 0.00ps
[05/07 15:25:45    214s] ### generate_cdm_net_timing starts on Wed May  7 15:25:45 2025 with memory = 1825.34 (MB), peak = 1999.89 (MB)
[05/07 15:25:45    214s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:45    214s] ###############################################################
[05/07 15:25:45    214s] #  Generated by:      Cadence Innovus 19.11-s128_1
[05/07 15:25:45    214s] #  OS:                Linux x86_64(Host ID engnx06a.utdallas.edu)
[05/07 15:25:45    214s] #  Generated on:      Wed May  7 15:25:45 2025
[05/07 15:25:45    214s] #  Design:            MSDAP
[05/07 15:25:45    214s] #  Command:           route_design
[05/07 15:25:45    214s] ###############################################################
[05/07 15:25:45    214s] #*** Analyzed 0 timing critical paths
[05/07 15:25:45    214s] ### get_cap_violations starts on Wed May  7 15:25:45 2025 with memory = 1825.39 (MB), peak = 1999.89 (MB)
[05/07 15:25:45    214s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:45    214s] ### get_max_trans_slack starts on Wed May  7 15:25:45 2025 with memory = 1825.39 (MB), peak = 1999.89 (MB)
[05/07 15:25:45    214s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:45    214s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.39 (MB)[05/07 15:25:45    214s] ### Use bna from skp: 0
, peak = 1999.89 (MB)
[05/07 15:25:45    214s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.39 (MB), peak = 1999.89 (MB)
[05/07 15:25:45    214s] ### cache starts on Wed May  7 15:25:45 2025 with memory = 1825.39 (MB), peak = 1999.89 (MB)
[05/07 15:25:45    215s] ### cache cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:45    215s] Worst slack reported in the design = 32589.845703 (late)
[05/07 15:25:45    215s] 
[05/07 15:25:45    215s] *** writeDesignTiming (0:00:00.1) ***
[05/07 15:25:45    215s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.07 (MB), peak = 1999.89 (MB)
[05/07 15:25:45    215s] Un-suppress "**WARN ..." messages.
[05/07 15:25:45    215s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:45    215s] ### run_free_timing_graph starts on Wed May  7 15:25:45 2025 with memory = 1825.55 (MB), peak = 1999.89 (MB)
[05/07 15:25:45    215s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[05/07 15:25:45    215s] ### run_build_timing_graph starts on Wed May  7 15:25:45 2025 with memory = 1905.35 (MB), peak = 1999.89 (MB)
[05/07 15:25:46    215s] MSDAP
[05/07 15:25:46    215s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:46    215s] #Number of victim nets: 0
[05/07 15:25:46    215s] #Number of aggressor nets: 0
[05/07 15:25:46    215s] #Number of weak nets: 0
[05/07 15:25:46    215s] #Number of critical nets: 0
[05/07 15:25:46    215s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/07 15:25:46    215s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/07 15:25:46    215s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/07 15:25:46    215s] #Total number of nets: 3282
[05/07 15:25:46    215s] ### update_timing cpu:00:00:02, real:00:00:02, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:46    215s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 15:25:46    215s] ### update_timing_after_routing cpu:00:00:28, real:00:00:40, mem:1.8 GB, peak:2.0 GB
[05/07 15:25:46    215s] #Total number of significant detoured timing critical nets is 0
[05/07 15:25:46    215s] #Total number of selected detoured timing critical nets is 0
[05/07 15:25:46    215s] #
[05/07 15:25:46    215s] #----------------------------------------------------
[05/07 15:25:46    215s] # Summary of active signal nets routing constraints
[05/07 15:25:46    215s] #+--------------------------+-----------+
[05/07 15:25:46    215s] #| Max Expansion Ratio      |        10 |
[05/07 15:25:46    215s] #| Preferred Layer Effort   |        35 |
[05/07 15:25:46    215s] #+--------------------------+-----------+
[05/07 15:25:46    215s] #  Bottom Preferred Layer
[05/07 15:25:46    215s] #+----------------+----------+
[05/07 15:25:46    215s] #|      Layer     | OPT_LA   |
[05/07 15:25:46    215s] #+----------------+----------+
[05/07 15:25:46    215s] #| M4 (z=3)       |       35 |
[05/07 15:25:46    215s] #+----------------+----------+
[05/07 15:25:46    215s] #
[05/07 15:25:46    215s] #----------------------------------------------------
[05/07 15:25:46    215s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:46    215s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:46    215s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.78 (MB), peak = 1999.89 (MB)
[05/07 15:25:46    215s] #* Importing design timing data...
[05/07 15:25:46    215s] #Number of victim nets: 0
[05/07 15:25:46    215s] #Number of aggressor nets: 0
[05/07 15:25:46    215s] #Number of weak nets: 0
[05/07 15:25:46    215s] #Number of critical nets: 0
[05/07 15:25:46    215s] #	level 1 [   0.0, -1000.0]: 0 nets
[05/07 15:25:46    215s] #	level 2 [   0.0, -1000.0]: 0 nets
[05/07 15:25:46    215s] #	level 3 [   0.0, -1000.0]: 0 nets
[05/07 15:25:46    215s] #Total number of nets: 3282
[05/07 15:25:46    215s] ### Time Record (Track Assignment) is installed.
[05/07 15:25:46    215s] #
[05/07 15:25:46    215s] #timing driven effort level: 3
[05/07 15:25:46    215s] #Start Track Assignment With Timing Driven.
[05/07 15:25:46    215s] #Done with 90 horizontal wires in 3 hboxes and 128 vertical wires in 4 hboxes.
[05/07 15:25:46    215s] #Done with 8 horizontal wires in 3 hboxes and 21 vertical wires in 4 hboxes.
[05/07 15:25:46    215s] #Done with 3 horizontal wires in 3 hboxes and 4 vertical wires in 4 hboxes.
[05/07 15:25:46    215s] #
[05/07 15:25:46    215s] #Track assignment summary:
[05/07 15:25:46    215s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/07 15:25:46    215s] #------------------------------------------------------------------------
[05/07 15:25:46    215s] # M2          1691.20 	  0.01%  	  0.00% 	  0.00%
[05/07 15:25:46    215s] # M3          7836.03 	  0.01%  	  0.00% 	  0.00%
[05/07 15:25:46    215s] # M4         12728.97 	  0.01%  	  0.00% 	  0.00%
[05/07 15:25:46    215s] # M5          3022.68 	  0.00%  	  0.00% 	  0.00%
[05/07 15:25:46    215s] # M6           418.48 	  0.00%  	  0.00% 	  0.00%
[05/07 15:25:46    215s] # M7            84.50 	  0.00%  	  0.00% 	  0.00%
[05/07 15:25:46    215s] #------------------------------------------------------------------------
[05/07 15:25:46    215s] # All       25781.87  	  0.01% 	  0.00% 	  0.00%
[05/07 15:25:46    215s] #Complete Track Assignment With Timing Driven.
[05/07 15:25:46    215s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:25:46    215s] #Total wire length = 27687 um.
[05/07 15:25:46    215s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M2 = 1863 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M3 = 8587 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M4 = 13641 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M5 = 3084 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M6 = 427 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M7 = 85 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:25:46    215s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:25:46    215s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:25:46    215s] #Total number of vias = 18531
[05/07 15:25:46    215s] #Up-Via Summary (total 18531):
[05/07 15:25:46    215s] #           
[05/07 15:25:46    215s] #-----------------------
[05/07 15:25:46    215s] # M1               9240
[05/07 15:25:46    215s] # M2               6541
[05/07 15:25:46    215s] # M3               2177
[05/07 15:25:46    215s] # M4                419
[05/07 15:25:46    215s] # M5                136
[05/07 15:25:46    215s] # M6                 18
[05/07 15:25:46    215s] #-----------------------
[05/07 15:25:46    215s] #                 18531 
[05/07 15:25:46    215s] #
[05/07 15:25:46    215s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:25:46    215s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.81 (MB), peak = 1999.89 (MB)
[05/07 15:25:46    215s] #
[05/07 15:25:46    216s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/07 15:25:46    216s] #Cpu time = 00:00:33
[05/07 15:25:46    216s] #Elapsed time = 00:00:44
[05/07 15:25:46    216s] #Increased memory = 52.57 (MB)
[05/07 15:25:46    216s] #Total memory = 1854.80 (MB)
[05/07 15:25:46    216s] #Peak memory = 1999.89 (MB)
[05/07 15:25:46    216s] ### Time Record (Detail Routing) is installed.
[05/07 15:25:46    216s] #Start reading timing information from file .timing_file_343034.tif.gz ...
[05/07 15:25:46    216s] #Read in timing information for 41 ports, 3139 instances from timing file .timing_file_343034.tif.gz.
[05/07 15:25:46    216s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:25:46    216s] #
[05/07 15:25:46    216s] #Start Detail Routing..
[05/07 15:25:46    216s] #start initial detail routing ...
[05/07 15:25:46    216s] ### Design has 0 dirty nets, 2689 dirty-areas), has valid drcs
[05/07 15:25:47    217s] #    completing 10% with 323 violations
[05/07 15:25:47    217s] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1925.32 (MB), peak = 1999.89 (MB)
[05/07 15:25:49    218s] #    completing 20% with 580 violations
[05/07 15:25:49    218s] #    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1935.47 (MB), peak = 1999.89 (MB)
[05/07 15:25:51    220s] #    completing 30% with 840 violations
[05/07 15:25:51    220s] #    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1941.51 (MB), peak = 1999.89 (MB)
[05/07 15:25:53    222s] #    completing 40% with 862 violations
[05/07 15:25:53    222s] #    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1938.00 (MB), peak = 1999.89 (MB)
[05/07 15:25:55    224s] #    completing 50% with 937 violations
[05/07 15:25:55    224s] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1941.74 (MB), peak = 1999.89 (MB)
[05/07 15:25:56    225s] #    completing 60% with 1006 violations
[05/07 15:25:56    225s] #    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1945.46 (MB), peak = 1999.89 (MB)
[05/07 15:25:58    227s] #    completing 70% with 1206 violations
[05/07 15:25:58    227s] #    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1945.19 (MB), peak = 1999.89 (MB)
[05/07 15:25:59    228s] #    completing 80% with 1146 violations
[05/07 15:25:59    228s] #    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1944.09 (MB), peak = 1999.89 (MB)
[05/07 15:26:00    230s] #    completing 90% with 1221 violations
[05/07 15:26:00    230s] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1941.91 (MB), peak = 1999.89 (MB)
[05/07 15:26:02    231s] #    completing 100% with 1178 violations
[05/07 15:26:02    231s] #    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1946.20 (MB), peak = 1999.89 (MB)
[05/07 15:26:02    231s] #   number of violations = 1178
[05/07 15:26:02    231s] #
[05/07 15:26:02    231s] #    By Layer and Type :
[05/07 15:26:02    231s] #	         MetSpc     Loop   CutSpc   WidTbl     Rect ViaInPin   Others   Totals
[05/07 15:26:02    231s] #	M1            2        0        0        0        0       31        0       33
[05/07 15:26:02    231s] #	M2            2        0        0        0        0        0       14       16
[05/07 15:26:02    231s] #	M3            1        0      105        0        2        0       43      151
[05/07 15:26:02    231s] #	M4          127      100       98      264      316       49       21      975
[05/07 15:26:02    231s] #	M5            0        0        0        0        0        0        2        2
[05/07 15:26:02    231s] #	M6            0        0        0        0        0        0        1        1
[05/07 15:26:02    231s] #	Totals      132      100      203      264      318       80       81     1178
[05/07 15:26:02    231s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1946.35 (MB), peak = 1999.89 (MB)
[05/07 15:26:02    231s] #start 1st optimization iteration ...
[05/07 15:26:02    231s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:05    234s] #   number of violations = 128
[05/07 15:26:05    234s] #
[05/07 15:26:05    234s] #    By Layer and Type :
[05/07 15:26:05    234s] #	         MetSpc   EOLSpc    Short    EolKO   WidTbl ViaInPin   Totals
[05/07 15:26:05    234s] #	M1            2        0        0        0        0       32       34
[05/07 15:26:05    234s] #	M2            0        0        0        2        0        0        2
[05/07 15:26:05    234s] #	M3            0        0        0        0        0        0        0
[05/07 15:26:05    234s] #	M4            2        1        0        1       87        0       91
[05/07 15:26:05    234s] #	M5            0        0        0        0        0        0        0
[05/07 15:26:05    234s] #	M6            0        0        1        0        0        0        1
[05/07 15:26:05    234s] #	Totals        4        1        1        3       87       32      128
[05/07 15:26:05    234s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1965.17 (MB), peak = 1999.89 (MB)
[05/07 15:26:05    234s] #start 2nd optimization iteration ...
[05/07 15:26:05    234s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:06    235s] #   number of violations = 74
[05/07 15:26:06    235s] #
[05/07 15:26:06    235s] #    By Layer and Type :
[05/07 15:26:06    235s] #	         MetSpc    Short    EolKO   WidTbl ViaInPin   Totals
[05/07 15:26:06    235s] #	M1            2        0        0        0       32       34
[05/07 15:26:06    235s] #	M2            0        0        1        0        0        1
[05/07 15:26:06    235s] #	M3            0        0        0        0        0        0
[05/07 15:26:06    235s] #	M4            0        0        0       38        0       38
[05/07 15:26:06    235s] #	M5            0        0        0        0        0        0
[05/07 15:26:06    235s] #	M6            0        1        0        0        0        1
[05/07 15:26:06    235s] #	Totals        2        1        1       38       32       74
[05/07 15:26:06    235s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1974.63 (MB), peak = 1999.89 (MB)
[05/07 15:26:06    235s] #start 3rd optimization iteration ...
[05/07 15:26:06    235s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:07    236s] #   number of violations = 62
[05/07 15:26:07    236s] #
[05/07 15:26:07    236s] #    By Layer and Type :
[05/07 15:26:07    236s] #	         MetSpc    Short    EolKO   WidTbl ViaInPin   Totals
[05/07 15:26:07    236s] #	M1            2        0        0        0       32       34
[05/07 15:26:07    236s] #	M2            0        0        1        0        0        1
[05/07 15:26:07    236s] #	M3            0        0        0        0        0        0
[05/07 15:26:07    236s] #	M4            0        0        0       26        0       26
[05/07 15:26:07    236s] #	M5            0        0        0        0        0        0
[05/07 15:26:07    236s] #	M6            0        1        0        0        0        1
[05/07 15:26:07    236s] #	Totals        2        1        1       26       32       62
[05/07 15:26:07    236s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1968.16 (MB), peak = 1999.89 (MB)
[05/07 15:26:07    236s] #start 4th optimization iteration ...
[05/07 15:26:07    236s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:07    237s] #   number of violations = 39
[05/07 15:26:07    237s] #
[05/07 15:26:07    237s] #    By Layer and Type :
[05/07 15:26:07    237s] #	         MetSpc    Short   WidTbl ViaInPin   Totals
[05/07 15:26:07    237s] #	M1            1        0        0       32       33
[05/07 15:26:07    237s] #	M2            0        0        0        0        0
[05/07 15:26:07    237s] #	M3            0        0        0        0        0
[05/07 15:26:07    237s] #	M4            0        0        5        0        5
[05/07 15:26:07    237s] #	M5            0        0        0        0        0
[05/07 15:26:07    237s] #	M6            0        1        0        0        1
[05/07 15:26:07    237s] #	Totals        1        1        5       32       39
[05/07 15:26:07    237s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1970.13 (MB), peak = 1999.89 (MB)
[05/07 15:26:07    237s] #start 5th optimization iteration ...
[05/07 15:26:07    237s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:08    237s] #   number of violations = 42
[05/07 15:26:08    237s] #
[05/07 15:26:08    237s] #    By Layer and Type :
[05/07 15:26:08    237s] #	         MetSpc    Short   WidTbl ViaInPin   Totals
[05/07 15:26:08    237s] #	M1            4        0        0       32       36
[05/07 15:26:08    237s] #	M2            0        0        0        0        0
[05/07 15:26:08    237s] #	M3            0        0        0        0        0
[05/07 15:26:08    237s] #	M4            0        0        5        0        5
[05/07 15:26:08    237s] #	M5            0        0        0        0        0
[05/07 15:26:08    237s] #	M6            0        1        0        0        1
[05/07 15:26:08    237s] #	Totals        4        1        5       32       42
[05/07 15:26:08    237s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1968.28 (MB), peak = 1999.89 (MB)
[05/07 15:26:08    237s] #start 6th optimization iteration ...
[05/07 15:26:08    237s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:08    238s] #   number of violations = 35
[05/07 15:26:08    238s] #
[05/07 15:26:08    238s] #    By Layer and Type :
[05/07 15:26:08    238s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:08    238s] #	M1            2        0       32       34
[05/07 15:26:08    238s] #	M2            0        0        0        0
[05/07 15:26:08    238s] #	M3            0        0        0        0
[05/07 15:26:08    238s] #	M4            0        0        0        0
[05/07 15:26:08    238s] #	M5            0        0        0        0
[05/07 15:26:08    238s] #	M6            0        1        0        1
[05/07 15:26:08    238s] #	Totals        2        1       32       35
[05/07 15:26:08    238s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1969.73 (MB), peak = 1999.89 (MB)
[05/07 15:26:08    238s] #start 7th optimization iteration ...
[05/07 15:26:08    238s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:09    238s] #   number of violations = 38
[05/07 15:26:09    238s] #
[05/07 15:26:09    238s] #    By Layer and Type :
[05/07 15:26:09    238s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:09    238s] #	M1            5        0       32       37
[05/07 15:26:09    238s] #	M2            0        0        0        0
[05/07 15:26:09    238s] #	M3            0        0        0        0
[05/07 15:26:09    238s] #	M4            0        0        0        0
[05/07 15:26:09    238s] #	M5            0        0        0        0
[05/07 15:26:09    238s] #	M6            0        1        0        1
[05/07 15:26:09    238s] #	Totals        5        1       32       38
[05/07 15:26:09    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.95 (MB), peak = 1999.89 (MB)
[05/07 15:26:09    238s] #start 8th optimization iteration ...
[05/07 15:26:09    238s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:09    238s] #   number of violations = 35
[05/07 15:26:09    238s] #
[05/07 15:26:09    238s] #    By Layer and Type :
[05/07 15:26:09    238s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:09    238s] #	M1            2        0       32       34
[05/07 15:26:09    238s] #	M2            0        0        0        0
[05/07 15:26:09    238s] #	M3            0        0        0        0
[05/07 15:26:09    238s] #	M4            0        0        0        0
[05/07 15:26:09    238s] #	M5            0        0        0        0
[05/07 15:26:09    238s] #	M6            0        1        0        1
[05/07 15:26:09    238s] #	Totals        2        1       32       35
[05/07 15:26:09    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.97 (MB), peak = 1999.89 (MB)
[05/07 15:26:09    238s] #start 9th optimization iteration ...
[05/07 15:26:09    238s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:09    239s] #   number of violations = 36
[05/07 15:26:09    239s] #
[05/07 15:26:09    239s] #    By Layer and Type :
[05/07 15:26:09    239s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:09    239s] #	M1            3        0       32       35
[05/07 15:26:09    239s] #	M2            0        0        0        0
[05/07 15:26:09    239s] #	M3            0        0        0        0
[05/07 15:26:09    239s] #	M4            0        0        0        0
[05/07 15:26:09    239s] #	M5            0        0        0        0
[05/07 15:26:09    239s] #	M6            0        1        0        1
[05/07 15:26:09    239s] #	Totals        3        1       32       36
[05/07 15:26:09    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1974.38 (MB), peak = 1999.89 (MB)
[05/07 15:26:09    239s] #start 10th optimization iteration ...
[05/07 15:26:09    239s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:10    239s] #   number of violations = 35
[05/07 15:26:10    239s] #
[05/07 15:26:10    239s] #    By Layer and Type :
[05/07 15:26:10    239s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:10    239s] #	M1            2        0       32       34
[05/07 15:26:10    239s] #	M2            0        0        0        0
[05/07 15:26:10    239s] #	M3            0        0        0        0
[05/07 15:26:10    239s] #	M4            0        0        0        0
[05/07 15:26:10    239s] #	M5            0        0        0        0
[05/07 15:26:10    239s] #	M6            0        1        0        1
[05/07 15:26:10    239s] #	Totals        2        1       32       35
[05/07 15:26:10    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.96 (MB), peak = 1999.89 (MB)
[05/07 15:26:10    239s] #start 11th optimization iteration ...
[05/07 15:26:10    239s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:10    240s] #   number of violations = 36
[05/07 15:26:10    240s] #
[05/07 15:26:10    240s] #    By Layer and Type :
[05/07 15:26:10    240s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:10    240s] #	M1            3        0       32       35
[05/07 15:26:10    240s] #	M2            0        0        0        0
[05/07 15:26:10    240s] #	M3            0        0        0        0
[05/07 15:26:10    240s] #	M4            0        0        0        0
[05/07 15:26:10    240s] #	M5            0        0        0        0
[05/07 15:26:10    240s] #	M6            0        1        0        1
[05/07 15:26:10    240s] #	Totals        3        1       32       36
[05/07 15:26:10    240s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1979.69 (MB), peak = 1999.89 (MB)
[05/07 15:26:10    240s] #start 12th optimization iteration ...
[05/07 15:26:10    240s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:11    240s] #   number of violations = 35
[05/07 15:26:11    240s] #
[05/07 15:26:11    240s] #    By Layer and Type :
[05/07 15:26:11    240s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:11    240s] #	M1            2        0       32       34
[05/07 15:26:11    240s] #	M2            0        0        0        0
[05/07 15:26:11    240s] #	M3            0        0        0        0
[05/07 15:26:11    240s] #	M4            0        0        0        0
[05/07 15:26:11    240s] #	M5            0        0        0        0
[05/07 15:26:11    240s] #	M6            0        1        0        1
[05/07 15:26:11    240s] #	Totals        2        1       32       35
[05/07 15:26:11    240s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1982.72 (MB), peak = 1999.89 (MB)
[05/07 15:26:11    240s] #start 13th optimization iteration ...
[05/07 15:26:11    240s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:11    240s] #   number of violations = 37
[05/07 15:26:11    240s] #
[05/07 15:26:11    240s] #    By Layer and Type :
[05/07 15:26:11    240s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:11    240s] #	M1            4        0       32       36
[05/07 15:26:11    240s] #	M2            0        0        0        0
[05/07 15:26:11    240s] #	M3            0        0        0        0
[05/07 15:26:11    240s] #	M4            0        0        0        0
[05/07 15:26:11    240s] #	M5            0        0        0        0
[05/07 15:26:11    240s] #	M6            0        1        0        1
[05/07 15:26:11    240s] #	Totals        4        1       32       37
[05/07 15:26:11    240s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1983.97 (MB), peak = 1999.89 (MB)
[05/07 15:26:11    240s] #start 14th optimization iteration ...
[05/07 15:26:11    240s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:11    241s] #   number of violations = 36
[05/07 15:26:11    241s] #
[05/07 15:26:11    241s] #    By Layer and Type :
[05/07 15:26:11    241s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:11    241s] #	M1            3        0       32       35
[05/07 15:26:11    241s] #	M2            0        0        0        0
[05/07 15:26:11    241s] #	M3            0        0        0        0
[05/07 15:26:11    241s] #	M4            0        0        0        0
[05/07 15:26:11    241s] #	M5            0        0        0        0
[05/07 15:26:11    241s] #	M6            0        1        0        1
[05/07 15:26:11    241s] #	Totals        3        1       32       36
[05/07 15:26:11    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1986.80 (MB), peak = 1999.89 (MB)
[05/07 15:26:11    241s] #start 15th optimization iteration ...
[05/07 15:26:11    241s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:12    241s] #   number of violations = 34
[05/07 15:26:12    241s] #
[05/07 15:26:12    241s] #    By Layer and Type :
[05/07 15:26:12    241s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:12    241s] #	M1            1        0       32       33
[05/07 15:26:12    241s] #	M2            0        0        0        0
[05/07 15:26:12    241s] #	M3            0        0        0        0
[05/07 15:26:12    241s] #	M4            0        0        0        0
[05/07 15:26:12    241s] #	M5            0        0        0        0
[05/07 15:26:12    241s] #	M6            0        1        0        1
[05/07 15:26:12    241s] #	Totals        1        1       32       34
[05/07 15:26:12    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1987.75 (MB), peak = 1999.89 (MB)
[05/07 15:26:12    241s] #start 16th optimization iteration ...
[05/07 15:26:12    241s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:12    241s] #   number of violations = 38
[05/07 15:26:12    241s] #
[05/07 15:26:12    241s] #    By Layer and Type :
[05/07 15:26:12    241s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:12    241s] #	M1            5        0       32       37
[05/07 15:26:12    241s] #	M2            0        0        0        0
[05/07 15:26:12    241s] #	M3            0        0        0        0
[05/07 15:26:12    241s] #	M4            0        0        0        0
[05/07 15:26:12    241s] #	M5            0        0        0        0
[05/07 15:26:12    241s] #	M6            0        1        0        1
[05/07 15:26:12    241s] #	Totals        5        1       32       38
[05/07 15:26:12    241s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1979.94 (MB), peak = 1999.89 (MB)
[05/07 15:26:12    241s] #Complete Detail Routing.
[05/07 15:26:12    241s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:26:12    241s] #Total wire length = 27647 um.
[05/07 15:26:12    241s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M2 = 2375 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M5 = 3146 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M7 = 93 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:26:12    241s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:26:12    241s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:26:12    241s] #Total number of vias = 22451
[05/07 15:26:12    241s] #Up-Via Summary (total 22451):
[05/07 15:26:12    241s] #           
[05/07 15:26:12    241s] #-----------------------
[05/07 15:26:12    241s] # M1               9633
[05/07 15:26:12    241s] # M2               9274
[05/07 15:26:12    241s] # M3               2282
[05/07 15:26:12    241s] # M4                772
[05/07 15:26:12    241s] # M5                472
[05/07 15:26:12    241s] # M6                 18
[05/07 15:26:12    241s] #-----------------------
[05/07 15:26:12    241s] #                 22451 
[05/07 15:26:12    241s] #
[05/07 15:26:12    241s] #Total number of DRC violations = 38
[05/07 15:26:12    241s] #Total number of violations on LAYER M1 = 37
[05/07 15:26:12    241s] #Total number of violations on LAYER M2 = 0
[05/07 15:26:12    241s] #Total number of violations on LAYER M3 = 0
[05/07 15:26:12    241s] #Total number of violations on LAYER M4 = 0
[05/07 15:26:12    241s] #Total number of violations on LAYER M5 = 0
[05/07 15:26:12    241s] #Total number of violations on LAYER M6 = 1
[05/07 15:26:12    241s] #Total number of violations on LAYER M7 = 0
[05/07 15:26:12    241s] #Total number of violations on LAYER M8 = 0
[05/07 15:26:12    241s] #Total number of violations on LAYER M9 = 0
[05/07 15:26:12    241s] #Total number of violations on LAYER Pad = 0
[05/07 15:26:12    242s] ### Time Record (Detail Routing) is uninstalled.
[05/07 15:26:12    242s] #Cpu time = 00:00:26
[05/07 15:26:12    242s] #Elapsed time = 00:00:26
[05/07 15:26:12    242s] #Increased memory = 2.25 (MB)
[05/07 15:26:12    242s] #Total memory = 1857.05 (MB)
[05/07 15:26:12    242s] #Peak memory = 1999.89 (MB)
[05/07 15:26:12    242s] ### Time Record (Post Route Via Swapping) is installed.
[05/07 15:26:12    242s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:26:12    242s] #
[05/07 15:26:12    242s] #Start Post Route via swapping...
[05/07 15:26:12    242s] #11.22% of area are rerouted by ECO routing.
[05/07 15:26:13    243s] #deterministic_schedule_search_repair_queue1
[05/07 15:26:14    243s] #   number of violations = 38
[05/07 15:26:14    243s] #
[05/07 15:26:14    243s] #    By Layer and Type :
[05/07 15:26:14    243s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:14    243s] #	M1            5        0       32       37
[05/07 15:26:14    243s] #	M2            0        0        0        0
[05/07 15:26:14    243s] #	M3            0        0        0        0
[05/07 15:26:14    243s] #	M4            0        0        0        0
[05/07 15:26:14    243s] #	M5            0        0        0        0
[05/07 15:26:14    243s] #	M6            0        1        0        1
[05/07 15:26:14    243s] #	Totals        5        1       32       38
[05/07 15:26:14    243s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1886.42 (MB), peak = 1999.89 (MB)
[05/07 15:26:14    243s] #CELL_VIEW MSDAP,init has 38 DRC violations
[05/07 15:26:14    243s] #Total number of DRC violations = 38
[05/07 15:26:14    243s] #Total number of violations on LAYER M1 = 37
[05/07 15:26:14    243s] #Total number of violations on LAYER M2 = 0
[05/07 15:26:14    243s] #Total number of violations on LAYER M3 = 0
[05/07 15:26:14    243s] #Total number of violations on LAYER M4 = 0
[05/07 15:26:14    243s] #Total number of violations on LAYER M5 = 0
[05/07 15:26:14    243s] #Total number of violations on LAYER M6 = 1
[05/07 15:26:14    243s] #Total number of violations on LAYER M7 = 0
[05/07 15:26:14    243s] #Total number of violations on LAYER M8 = 0
[05/07 15:26:14    243s] #Total number of violations on LAYER M9 = 0
[05/07 15:26:14    243s] #Total number of violations on LAYER Pad = 0
[05/07 15:26:14    243s] ### Time Record (Post Route Via Swapping) is uninstalled.
[05/07 15:26:14    243s] #Post Route via swapping is done.
[05/07 15:26:14    243s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:26:14    243s] #Total wire length = 27647 um.
[05/07 15:26:14    243s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M2 = 2375 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M5 = 3146 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M7 = 93 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:26:14    243s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:26:14    243s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:26:14    243s] #Total number of vias = 22451
[05/07 15:26:14    243s] #Total number of multi-cut vias = 560 (  2.5%)
[05/07 15:26:14    243s] #Total number of single cut vias = 21891 ( 97.5%)
[05/07 15:26:14    243s] #Up-Via Summary (total 22451):
[05/07 15:26:14    243s] #                   single-cut          multi-cut      Total
[05/07 15:26:14    243s] #-----------------------------------------------------------
[05/07 15:26:14    243s] # M1              9625 ( 99.9%)         8 (  0.1%)       9633
[05/07 15:26:14    243s] # M2              9274 (100.0%)         0 (  0.0%)       9274
[05/07 15:26:14    243s] # M3              1969 ( 86.3%)       313 ( 13.7%)       2282
[05/07 15:26:14    243s] # M4               535 ( 69.3%)       237 ( 30.7%)        772
[05/07 15:26:14    243s] # M5               470 ( 99.6%)         2 (  0.4%)        472
[05/07 15:26:14    243s] # M6                18 (100.0%)         0 (  0.0%)         18
[05/07 15:26:14    243s] #-----------------------------------------------------------
[05/07 15:26:14    243s] #                21891 ( 97.5%)       560 (  2.5%)      22451 
[05/07 15:26:14    243s] #
[05/07 15:26:14    243s] ### Time Record (Post Route Wire Spreading) is installed.
[05/07 15:26:14    243s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:26:14    243s] #
[05/07 15:26:14    243s] #Start Post Route wire spreading..
[05/07 15:26:14    243s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:26:14    243s] #
[05/07 15:26:14    243s] #Start DRC checking..
[05/07 15:26:18    247s] #   number of violations = 38
[05/07 15:26:18    247s] #
[05/07 15:26:18    247s] #    By Layer and Type :
[05/07 15:26:18    247s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:18    247s] #	M1            5        0       32       37
[05/07 15:26:18    247s] #	M2            0        0        0        0
[05/07 15:26:18    247s] #	M3            0        0        0        0
[05/07 15:26:18    247s] #	M4            0        0        0        0
[05/07 15:26:18    247s] #	M5            0        0        0        0
[05/07 15:26:18    247s] #	M6            0        1        0        1
[05/07 15:26:18    247s] #	Totals        5        1       32       38
[05/07 15:26:18    247s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1929.98 (MB), peak = 1999.89 (MB)
[05/07 15:26:18    247s] #CELL_VIEW MSDAP,init has 38 DRC violations
[05/07 15:26:18    247s] #Total number of DRC violations = 38
[05/07 15:26:18    247s] #Total number of violations on LAYER M1 = 37
[05/07 15:26:18    247s] #Total number of violations on LAYER M2 = 0
[05/07 15:26:18    247s] #Total number of violations on LAYER M3 = 0
[05/07 15:26:18    247s] #Total number of violations on LAYER M4 = 0
[05/07 15:26:18    247s] #Total number of violations on LAYER M5 = 0
[05/07 15:26:18    247s] #Total number of violations on LAYER M6 = 1
[05/07 15:26:18    247s] #Total number of violations on LAYER M7 = 0
[05/07 15:26:18    247s] #Total number of violations on LAYER M8 = 0
[05/07 15:26:18    247s] #Total number of violations on LAYER M9 = 0
[05/07 15:26:18    247s] #Total number of violations on LAYER Pad = 0
[05/07 15:26:18    247s] #
[05/07 15:26:18    247s] #Start data preparation for wire spreading...
[05/07 15:26:18    247s] #
[05/07 15:26:18    247s] #Data preparation is done on Wed May  7 15:26:18 2025
[05/07 15:26:18    247s] #
[05/07 15:26:18    247s] #
[05/07 15:26:18    247s] #Start Post Route Wire Spread.
[05/07 15:26:18    247s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 7 hboxes.
[05/07 15:26:18    247s] #Complete Post Route Wire Spread.
[05/07 15:26:18    247s] #
[05/07 15:26:18    247s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:26:18    247s] #Total wire length = 27647 um.
[05/07 15:26:18    247s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M2 = 2375 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M5 = 3146 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M7 = 93 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:26:18    247s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:26:18    247s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:26:18    247s] #Total number of vias = 22451
[05/07 15:26:18    247s] #Total number of multi-cut vias = 560 (  2.5%)
[05/07 15:26:18    247s] #Total number of single cut vias = 21891 ( 97.5%)
[05/07 15:26:18    247s] #Up-Via Summary (total 22451):
[05/07 15:26:18    247s] #                   single-cut          multi-cut      Total
[05/07 15:26:18    247s] #-----------------------------------------------------------
[05/07 15:26:18    247s] # M1              9625 ( 99.9%)         8 (  0.1%)       9633
[05/07 15:26:18    247s] # M2              9274 (100.0%)         0 (  0.0%)       9274
[05/07 15:26:18    247s] # M3              1969 ( 86.3%)       313 ( 13.7%)       2282
[05/07 15:26:18    247s] # M4               535 ( 69.3%)       237 ( 30.7%)        772
[05/07 15:26:18    247s] # M5               470 ( 99.6%)         2 (  0.4%)        472
[05/07 15:26:18    247s] # M6                18 (100.0%)         0 (  0.0%)         18
[05/07 15:26:18    247s] #-----------------------------------------------------------
[05/07 15:26:18    247s] #                21891 ( 97.5%)       560 (  2.5%)      22451 
[05/07 15:26:18    247s] #
[05/07 15:26:18    247s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:26:18    247s] #
[05/07 15:26:18    247s] #Start DRC checking..
[05/07 15:26:22    251s] #   number of violations = 38
[05/07 15:26:22    251s] #
[05/07 15:26:22    251s] #    By Layer and Type :
[05/07 15:26:22    251s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:22    251s] #	M1            5        0       32       37
[05/07 15:26:22    251s] #	M2            0        0        0        0
[05/07 15:26:22    251s] #	M3            0        0        0        0
[05/07 15:26:22    251s] #	M4            0        0        0        0
[05/07 15:26:22    251s] #	M5            0        0        0        0
[05/07 15:26:22    251s] #	M6            0        1        0        1
[05/07 15:26:22    251s] #	Totals        5        1       32       38
[05/07 15:26:22    251s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1928.70 (MB), peak = 1999.89 (MB)
[05/07 15:26:22    251s] #CELL_VIEW MSDAP,init has 38 DRC violations
[05/07 15:26:22    251s] #Total number of DRC violations = 38
[05/07 15:26:22    251s] #Total number of violations on LAYER M1 = 37
[05/07 15:26:22    251s] #Total number of violations on LAYER M2 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M3 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M4 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M5 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M6 = 1
[05/07 15:26:22    251s] #Total number of violations on LAYER M7 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M8 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M9 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER Pad = 0
[05/07 15:26:22    251s] #   number of violations = 38
[05/07 15:26:22    251s] #
[05/07 15:26:22    251s] #    By Layer and Type :
[05/07 15:26:22    251s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:26:22    251s] #	M1            5        0       32       37
[05/07 15:26:22    251s] #	M2            0        0        0        0
[05/07 15:26:22    251s] #	M3            0        0        0        0
[05/07 15:26:22    251s] #	M4            0        0        0        0
[05/07 15:26:22    251s] #	M5            0        0        0        0
[05/07 15:26:22    251s] #	M6            0        1        0        1
[05/07 15:26:22    251s] #	Totals        5        1       32       38
[05/07 15:26:22    251s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1863.04 (MB), peak = 1999.89 (MB)
[05/07 15:26:22    251s] #CELL_VIEW MSDAP,init has 38 DRC violations
[05/07 15:26:22    251s] #Total number of DRC violations = 38
[05/07 15:26:22    251s] #Total number of violations on LAYER M1 = 37
[05/07 15:26:22    251s] #Total number of violations on LAYER M2 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M3 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M4 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M5 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M6 = 1
[05/07 15:26:22    251s] #Total number of violations on LAYER M7 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M8 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER M9 = 0
[05/07 15:26:22    251s] #Total number of violations on LAYER Pad = 0
[05/07 15:26:22    251s] #Post Route wire spread is done.
[05/07 15:26:22    251s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/07 15:26:22    251s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:26:22    251s] #Total wire length = 27647 um.
[05/07 15:26:22    251s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M2 = 2375 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M5 = 3146 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M7 = 93 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:26:22    251s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:26:22    251s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:26:22    251s] #Total number of vias = 22451
[05/07 15:26:22    251s] #Total number of multi-cut vias = 560 (  2.5%)
[05/07 15:26:22    251s] #Total number of single cut vias = 21891 ( 97.5%)
[05/07 15:26:22    251s] #Up-Via Summary (total 22451):
[05/07 15:26:22    251s] #                   single-cut          multi-cut      Total
[05/07 15:26:22    251s] #-----------------------------------------------------------
[05/07 15:26:22    251s] # M1              9625 ( 99.9%)         8 (  0.1%)       9633
[05/07 15:26:22    251s] # M2              9274 (100.0%)         0 (  0.0%)       9274
[05/07 15:26:22    251s] # M3              1969 ( 86.3%)       313 ( 13.7%)       2282
[05/07 15:26:22    251s] # M4               535 ( 69.3%)       237 ( 30.7%)        772
[05/07 15:26:22    251s] # M5               470 ( 99.6%)         2 (  0.4%)        472
[05/07 15:26:22    251s] # M6                18 (100.0%)         0 (  0.0%)         18
[05/07 15:26:22    251s] #-----------------------------------------------------------
[05/07 15:26:22    251s] #                21891 ( 97.5%)       560 (  2.5%)      22451 
[05/07 15:26:22    251s] #
[05/07 15:26:22    251s] #route_detail Statistics:
[05/07 15:26:22    251s] #Cpu time = 00:00:36
[05/07 15:26:22    251s] #Elapsed time = 00:00:36
[05/07 15:26:22    251s] #Increased memory = 6.70 (MB)
[05/07 15:26:22    251s] #Total memory = 1861.50 (MB)
[05/07 15:26:22    251s] #Peak memory = 1999.89 (MB)
[05/07 15:26:22    251s] ### Time Record (DB Export) is installed.
[05/07 15:26:22    251s] ### Time Record (DB Export) is uninstalled.
[05/07 15:26:22    251s] ### Time Record (Post Callback) is installed.
[05/07 15:26:22    251s] ### Time Record (Post Callback) is uninstalled.
[05/07 15:26:22    251s] #
[05/07 15:26:22    251s] #route_global_detail statistics:
[05/07 15:26:22    251s] #Cpu time = 00:01:12
[05/07 15:26:22    251s] #Elapsed time = 00:01:24
[05/07 15:26:22    251s] #Increased memory = 32.09 (MB)
[05/07 15:26:22    251s] #Total memory = 1805.67 (MB)
[05/07 15:26:22    251s] #Peak memory = 1999.89 (MB)
[05/07 15:26:22    251s] #Number of warnings = 3
[05/07 15:26:22    251s] #Total number of warnings = 26
[05/07 15:26:22    251s] #Number of fails = 0
[05/07 15:26:22    251s] #Total number of fails = 0
[05/07 15:26:22    251s] #Complete route_global_detail on Wed May  7 15:26:22 2025
[05/07 15:26:22    251s] #
[05/07 15:26:22    251s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:26:22    251s] ### Time Record (route_global_detail) is uninstalled.
[05/07 15:26:23    252s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/07 15:26:23    252s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/07 15:26:23    252s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/07 15:26:23    252s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/07 15:26:23    252s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/07 15:26:23    252s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/07 15:26:23    252s] #Default setup view is reset to PVT_0P63V_100C.setup_view.
[05/07 15:26:23    252s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:26:23    252s] UM:*                                      final
[05/07 15:26:24    253s] OPERPROF: Starting HotSpotCal at level 1, MEM:2012.6M
[05/07 15:26:24    253s] [hotspot] +------------+---------------+---------------+
[05/07 15:26:24    253s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:26:24    253s] [hotspot] +------------+---------------+---------------+
[05/07 15:26:24    253s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:26:24    253s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:26:24    253s] [hotspot] +------------+---------------+---------------+
[05/07 15:26:24    253s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:26:24    253s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.021, MEM:2012.6M
[05/07 15:26:24    253s] OPERPROF: Starting FgcInit at level 1, MEM:2012.6M
[05/07 15:26:24    253s] OPERPROF: Finished FgcInit at level 1, CPU:0.002, REAL:0.002, MEM:2012.6M
[05/07 15:26:24    253s] All LLGs are deleted
[05/07 15:26:24    253s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2012.6M
[05/07 15:26:24    253s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2012.6M
[05/07 15:26:24    253s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2012.6M
[05/07 15:26:24    253s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2012.6M
[05/07 15:26:24    253s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2024.3M
[05/07 15:26:24    253s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:2024.3M
[05/07 15:26:24    253s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.102, REAL:0.102, MEM:2024.3M
[05/07 15:26:24    253s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.112, REAL:0.113, MEM:2024.3M
[05/07 15:26:24    254s] 
[05/07 15:26:24    254s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2024.3M
[05/07 15:26:24    254s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2012.6M
[05/07 15:26:24    254s] OPERPROF: Starting FgcCleanup at level 1, MEM:2012.6M
[05/07 15:26:24    254s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2012.6M
[05/07 15:26:24    254s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:26:24    254s] UM:                                       route_design
[05/07 15:26:25    254s] #route_design: cpu time = 00:01:20, elapsed time = 00:01:32, memory = 1800.45 (MB), peak = 1999.89 (MB)
[05/07 15:26:25    254s] ### Time Record (route_design) is uninstalled.
[05/07 15:26:25    254s] ### 
[05/07 15:26:25    254s] ###   Scalability Statistics
[05/07 15:26:25    254s] ### 
[05/07 15:26:25    254s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:26:25    254s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[05/07 15:26:25    254s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:26:25    254s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/07 15:26:25    254s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/07 15:26:25    254s] ###   Timing Data Generation        |        00:00:32|        00:00:43|             0.7|
[05/07 15:26:25    254s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/07 15:26:25    254s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/07 15:26:25    254s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[05/07 15:26:25    254s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[05/07 15:26:25    254s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/07 15:26:25    254s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/07 15:26:25    254s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[05/07 15:26:25    254s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[05/07 15:26:25    254s] ###   Post Route Wire Spreading     |        00:00:08|        00:00:08|             1.0|
[05/07 15:26:25    254s] ###   Detail Routing                |        00:00:29|        00:00:29|             1.0|
[05/07 15:26:25    254s] ###   Post Route Via Swapping       |        00:00:01|        00:00:01|             1.0|
[05/07 15:26:25    254s] ###   Entire Command                |        00:01:20|        00:01:32|             0.9|
[05/07 15:26:25    254s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:26:25    254s] ### 
[05/07 15:26:25    254s] #% End route_design (date=05/07 15:26:25, total cpu=0:01:20, real=0:01:33, peak res=1999.9M, current mem=1800.4M)
[05/07 15:26:25    254s] @file 136: #opt_design -post_route -hold
[05/07 15:26:25    254s] @file 137: #opt_design -post_route -setup
[05/07 15:26:25    254s] @file 138: opt_design -post_route -setup -hold -expanded_views
[05/07 15:26:25    254s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1800.4M, totSessionCpu=0:04:14 **
[05/07 15:26:25    254s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/07 15:26:25    254s] Enable merging buffers from different footprints for postRoute code for MSV designs
[05/07 15:26:25    254s] Need call spDPlaceInit before registerPrioInstLoc.
[05/07 15:26:25    254s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/07 15:26:25    254s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/07 15:26:25    254s] Switching SI Aware to true by default in postroute mode   
[05/07 15:26:25    254s] Info: 1 threads available for lower-level modules during optimization.
[05/07 15:26:25    254s] GigaOpt running with 1 threads.
[05/07 15:26:25    254s] Enable maxLocalDensity for 7nm : 0.920
[05/07 15:26:25    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:2012.2M
[05/07 15:26:25    254s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:26:25    254s] OPERPROF:   Starting FgcInit at level 2, MEM:2012.2M
[05/07 15:26:25    254s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2012.2M
[05/07 15:26:25    254s] All LLGs are deleted
[05/07 15:26:25    254s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2012.2M
[05/07 15:26:25    254s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2012.2M
[05/07 15:26:25    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2012.2M
[05/07 15:26:25    254s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2012.2M
[05/07 15:26:25    254s] Core basic site is asap7sc7p5t
[05/07 15:26:25    254s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:26:25    254s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:26:25    254s] SiteArray: use 12,296,192 bytes
[05/07 15:26:25    254s] SiteArray: current memory after site array memory allocation 2023.9M
[05/07 15:26:25    254s] SiteArray: FP blocked sites are writable
[05/07 15:26:25    254s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:26:25    254s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2023.9M
[05/07 15:26:25    254s] Process 3786 wires and vias for routing blockage and capacity analysis
[05/07 15:26:25    254s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.012, MEM:2023.9M
[05/07 15:26:25    254s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.116, REAL:0.117, MEM:2023.9M
[05/07 15:26:25    254s] OPERPROF:     Starting CMU at level 3, MEM:2023.9M
[05/07 15:26:25    254s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.012, MEM:2023.9M
[05/07 15:26:25    254s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.157, REAL:0.158, MEM:2023.9M
[05/07 15:26:25    254s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2023.9MB).
[05/07 15:26:25    254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.242, MEM:2023.9M
[05/07 15:26:25    254s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/07 15:26:25    254s] 	Cell DECAPx10_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx10_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx10_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx10_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx1_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx1_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx1_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx1_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx2_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx2_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx2_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx2_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx2b_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx2b_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx2b_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx2b_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx4_ASAP7_75t_L, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx4_ASAP7_75t_R, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx4_ASAP7_75t_SL, site asap7sc7p5t.
[05/07 15:26:25    254s] 	Cell DECAPx4_ASAP7_75t_SRAM, site asap7sc7p5t.
[05/07 15:26:25    254s] 	...
[05/07 15:26:25    254s] 	Reporting only the 20 first cells found...
[05/07 15:26:25    254s] .
[05/07 15:26:25    254s] OPERPROF: Starting FgcCleanup at level 1, MEM:2023.9M
[05/07 15:26:25    254s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2023.9M
[05/07 15:26:25    254s] Deleting Lib Analyzer.
[05/07 15:26:25    254s] 
[05/07 15:26:25    254s] Creating Lib Analyzer ...
[05/07 15:26:25    254s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/07 15:26:25    254s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/07 15:26:25    254s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:26:25    254s] 
[05/07 15:26:26    256s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:16 mem=2023.9M
[05/07 15:26:27    256s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:16 mem=2023.9M
[05/07 15:26:27    256s] Creating Lib Analyzer, finished. 
[05/07 15:26:27    256s] Effort level <high> specified for reg2reg path_group
[05/07 15:26:27    256s] **opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 1851.0M, totSessionCpu=0:04:16 **
[05/07 15:26:27    256s] Existing Dirty Nets : 0
[05/07 15:26:27    256s] New Signature Flow (optDesignCheckOptions) ....
[05/07 15:26:27    256s] #Taking db snapshot
[05/07 15:26:27    256s] #Taking db snapshot ... done
[05/07 15:26:27    256s] OPERPROF: Starting checkPlace at level 1, MEM:2025.9M
[05/07 15:26:27    256s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T pinDensity cut2cut 
[05/07 15:26:27    256s] OPERPROF:   Starting FgcInit at level 2, MEM:2025.9M
[05/07 15:26:27    256s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2025.9M
[05/07 15:26:27    256s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2025.9M
[05/07 15:26:27    256s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:26:27    256s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.089, REAL:0.089, MEM:2025.9M
[05/07 15:26:27    256s] 
[05/07 15:26:27    256s] Begin checking placement ... (start mem=2025.9M, init mem=2025.9M)
[05/07 15:26:27    256s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2025.9M
[05/07 15:26:27    256s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.004, REAL:0.004, MEM:2025.9M
[05/07 15:26:27    256s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2025.9M
[05/07 15:26:29    258s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:2.240, REAL:2.252, MEM:2025.9M
[05/07 15:26:29    258s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2025.9M
[05/07 15:26:29    258s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.033, REAL:0.034, MEM:2025.9M
[05/07 15:26:29    258s] *info: Placed = 88882          (Fixed = 4459)
[05/07 15:26:29    258s] *info: Unplaced = 0           
[05/07 15:26:29    258s] Placement Density:100.00%(22263/22263)
[05/07 15:26:29    258s] Placement Density (including fixed std cells):100.00%(22392/22392)
[05/07 15:26:29    258s] PowerDomain Density <AO>:99.98%(22259/22263)
[05/07 15:26:29    258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2025.9M
[05/07 15:26:29    258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.011, REAL:0.012, MEM:2014.2M
[05/07 15:26:29    258s] OPERPROF:   Starting FgcCleanup at level 2, MEM:2014.2M
[05/07 15:26:29    258s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:2014.2M
[05/07 15:26:29    258s] Finished check_place (total: cpu=0:00:02.5, real=0:00:02.0; vio checks: cpu=0:00:02.3, real=0:00:02.0; mem=[05/07 15:26:29    258s] OPERPROF: Finished checkPlace at level 1, CPU:2.498, REAL:2.511, MEM:2014.2M
2014.2M)
[05/07 15:26:29    258s]  Initial DC engine is -> aae
[05/07 15:26:29    258s]  
[05/07 15:26:29    258s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/07 15:26:29    258s]  
[05/07 15:26:29    258s]  
[05/07 15:26:29    258s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/07 15:26:29    258s]  
[05/07 15:26:29    258s] Reset EOS DB
[05/07 15:26:29    258s] Ignoring AAE DB Resetting ...
[05/07 15:26:29    258s]  Set Options for AAE Based Opt flow 
[05/07 15:26:29    258s] *** opt_design -post_route ***
[05/07 15:26:29    258s] DRC Margin: user margin 0.0; extra margin 0
[05/07 15:26:29    258s] Setup Target Slack: user slack 0
[05/07 15:26:29    258s] Hold Target Slack: user slack 0
[05/07 15:26:29    258s] All LLGs are deleted
[05/07 15:26:29    258s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2014.2M
[05/07 15:26:29    258s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2014.2M
[05/07 15:26:29    258s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2014.2M
[05/07 15:26:29    258s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2014.2M
[05/07 15:26:29    258s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2025.9M
[05/07 15:26:29    258s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.009, REAL:0.010, MEM:2025.9M
[05/07 15:26:29    259s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.096, REAL:0.097, MEM:2025.9M
[05/07 15:26:29    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.124, REAL:0.125, MEM:2025.9M
[05/07 15:26:29    259s] Deleting Cell Server ...
[05/07 15:26:29    259s] Deleting Lib Analyzer.
[05/07 15:26:29    259s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:26:29    259s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:26:29    259s] Summary for sequential cells identification: 
[05/07 15:26:29    259s]   Identified SBFF number: 68
[05/07 15:26:29    259s]   Identified MBFF number: 0
[05/07 15:26:29    259s]   Identified SB Latch number: 0
[05/07 15:26:29    259s]   Identified MB Latch number: 0
[05/07 15:26:29    259s]   Not identified SBFF number: 0
[05/07 15:26:29    259s]   Not identified MBFF number: 0
[05/07 15:26:29    259s]   Not identified SB Latch number: 0
[05/07 15:26:29    259s]   Not identified MB Latch number: 0
[05/07 15:26:29    259s]   Number of sequential cells which are not FFs: 64
[05/07 15:26:29    259s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:26:29    259s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:26:29    259s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:26:29    259s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:26:29    259s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:26:29    259s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:26:29    259s]  Setting StdDelay to 2.60
[05/07 15:26:29    259s] Creating Cell Server, finished. 
[05/07 15:26:29    259s] 
[05/07 15:26:30    259s] Deleting Cell Server ...
[05/07 15:26:30    259s] ** INFO : this run is activating 'postRoute' automaton
[05/07 15:26:30    259s] #USet: Electrify Fences = 1
[05/07 15:26:30    259s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/07 15:26:30    259s] ### Net info: total nets: 3816
[05/07 15:26:30    259s] ### Net info: dirty nets: 0
[05/07 15:26:30    259s] ### Net info: marked as disconnected nets: 0
[05/07 15:26:30    259s] #num needed restored net=0
[05/07 15:26:30    259s] #need_extraction net=0 (total=3816)
[05/07 15:26:30    259s] ### Net info: fully routed nets: 3284
[05/07 15:26:30    259s] ### Net info: trivial (< 2 pins) nets: 532
[05/07 15:26:30    259s] ### Net info: unrouted nets: 0
[05/07 15:26:30    259s] ### Net info: re-extraction nets: 0
[05/07 15:26:30    259s] ### Net info: ignored nets: 0
[05/07 15:26:30    259s] ### Net info: skip routing nets: 0
[05/07 15:26:30    259s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:26:30    259s] #Start routing data preparation on Wed May  7 15:26:30 2025
[05/07 15:26:30    259s] #
[05/07 15:26:30    259s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:26:30    259s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:26:30    259s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:26:30    259s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:26:30    259s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:26:30    259s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:26:30    259s] # M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:26:30    259s] # M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:26:30    259s] # M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:26:30    259s] # M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:26:30    259s] # M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:26:30    259s] # M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:26:30    259s] # M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:26:30    259s] # M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:26:30    259s] # M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:26:30    259s] # Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
[05/07 15:26:30    259s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/07 15:26:30    259s] #Regenerating Ggrids automatically.
[05/07 15:26:30    259s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:26:30    259s] #Using automatically generated G-grids.
[05/07 15:26:30    259s] #Done routing data preparation.
[05/07 15:26:30    259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1842.79 (MB), peak = 1999.89 (MB)
[05/07 15:26:30    259s] #Extract in post route mode
[05/07 15:26:30    259s] #
[05/07 15:26:30    259s] #Start tQuantus RC extraction...
[05/07 15:26:30    259s] #Start building rc corner(s)...
[05/07 15:26:30    259s] #Number of RC Corner = 2
[05/07 15:26:30    259s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/07 15:26:30    259s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/07 15:26:30    259s] #LISD -> M1 (1)
[05/07 15:26:30    259s] #M1 -> M2 (2)
[05/07 15:26:30    259s] #M2 -> M3 (3)
[05/07 15:26:30    259s] #M3 -> M4 (4)
[05/07 15:26:30    259s] #M4 -> M5 (5)
[05/07 15:26:30    259s] #M5 -> M6 (6)
[05/07 15:26:30    259s] #M6 -> M7 (7)
[05/07 15:26:30    259s] #M7 -> M8 (8)
[05/07 15:26:30    259s] #M8 -> M9 (9)
[05/07 15:26:30    259s] #M9 -> Pad (10)
[05/07 15:26:30    259s] #SADV_On
[05/07 15:26:30    259s] # Corner(s) : 
[05/07 15:26:30    259s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/07 15:26:30    259s] #PVT_0P63V_100C.setup_rc [100.00]
[05/07 15:26:31    260s] # Corner id: 0
[05/07 15:26:31    260s] # Layout Scale: 1.000000
[05/07 15:26:31    260s] # Has Metal Fill model: yes
[05/07 15:26:31    260s] # Temperature was set
[05/07 15:26:31    260s] # Temperature : 0.000000
[05/07 15:26:31    260s] # Ref. Temp   : 25.000000
[05/07 15:26:31    260s] # Corner id: 1
[05/07 15:26:31    260s] # Layout Scale: 1.000000
[05/07 15:26:31    260s] # Has Metal Fill model: yes
[05/07 15:26:31    260s] # Temperature was set
[05/07 15:26:31    260s] # Temperature : 100.000000
[05/07 15:26:31    260s] # Ref. Temp   : 25.000000
[05/07 15:26:31    260s] #SADV_Off
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[1] tech width 36 != ict width 200.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[1] tech spc 36 != ict spc 232.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[2] tech width 36 != ict width 144.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[2] tech spc 36 != ict spc 144.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[3] tech width 36 != ict width 144.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[3] tech spc 36 != ict spc 144.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[4] tech width 48 != ict width 144.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[4] tech spc 48 != ict spc 144.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[5] tech width 48 != ict width 192.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[5] tech spc 48 != ict spc 192.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[6] tech width 64 != ict width 192.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[6] tech spc 64 != ict spc 192.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[7] tech width 64 != ict width 256.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[7] tech spc 64 != ict spc 256.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[8] tech width 80 != ict width 256.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[8] tech spc 80 != ict spc 256.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[9] tech width 80 != ict width 320.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[9] tech spc 80 != ict spc 320.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[10] tech width 80 != ict width 320.0
[05/07 15:26:31    260s] #
[05/07 15:26:31    260s] #layer[10] tech spc 4000 != ict spc 320.0
[05/07 15:26:31    260s] #total pattern=220 [20, 605]
[05/07 15:26:31    260s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/07 15:26:31    260s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:26:31    260s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/07 15:26:31    260s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/07 15:26:31    260s] #number model r/c [2,1] [20,605] read
[05/07 15:26:31    260s] #0 rcmodel(s) requires rebuild
[05/07 15:26:31    260s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1867.26 (MB), peak = 1999.89 (MB)
[05/07 15:26:33    261s] #Start building rc corner(s)...
[05/07 15:26:33    261s] #Number of RC Corner = 2
[05/07 15:26:33    261s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/07 15:26:33    261s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/07 15:26:33    261s] #LISD -> M1 (1)
[05/07 15:26:33    261s] #M1 -> M2 (2)
[05/07 15:26:33    261s] #M2 -> M3 (3)
[05/07 15:26:33    261s] #M3 -> M4 (4)
[05/07 15:26:33    261s] #M4 -> M5 (5)
[05/07 15:26:33    261s] #M5 -> M6 (6)
[05/07 15:26:33    261s] #M6 -> M7 (7)
[05/07 15:26:33    261s] #M7 -> M8 (8)
[05/07 15:26:33    261s] #M8 -> M9 (9)
[05/07 15:26:33    261s] #M9 -> Pad (10)
[05/07 15:26:33    261s] #SADV_On
[05/07 15:26:33    261s] # Corner(s) : 
[05/07 15:26:33    261s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/07 15:26:33    261s] #PVT_0P63V_100C.setup_rc [100.00]
[05/07 15:26:34    262s] # Corner id: 0
[05/07 15:26:34    262s] # Layout Scale: 1.000000
[05/07 15:26:34    262s] # Has Metal Fill model: yes
[05/07 15:26:34    262s] # Temperature was set
[05/07 15:26:34    262s] # Temperature : 0.000000
[05/07 15:26:34    262s] # Ref. Temp   : 25.000000
[05/07 15:26:34    262s] # Corner id: 1
[05/07 15:26:34    262s] # Layout Scale: 1.000000
[05/07 15:26:34    262s] # Has Metal Fill model: yes
[05/07 15:26:34    262s] # Temperature was set
[05/07 15:26:34    262s] # Temperature : 100.000000
[05/07 15:26:34    262s] # Ref. Temp   : 25.000000
[05/07 15:26:34    262s] #SADV_Off
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[1] tech width 36 != ict width 200.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[1] tech spc 36 != ict spc 232.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[2] tech width 36 != ict width 144.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[2] tech spc 36 != ict spc 144.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[3] tech width 36 != ict width 144.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[3] tech spc 36 != ict spc 144.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[4] tech width 48 != ict width 144.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[4] tech spc 48 != ict spc 144.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[5] tech width 48 != ict width 192.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[5] tech spc 48 != ict spc 192.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[6] tech width 64 != ict width 192.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[6] tech spc 64 != ict spc 192.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[7] tech width 64 != ict width 256.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[7] tech spc 64 != ict spc 256.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[8] tech width 80 != ict width 256.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[8] tech spc 80 != ict spc 256.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[9] tech width 80 != ict width 320.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[9] tech spc 80 != ict spc 320.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[10] tech width 80 != ict width 320.0
[05/07 15:26:34    262s] #
[05/07 15:26:34    262s] #layer[10] tech spc 4000 != ict spc 320.0
[05/07 15:26:34    262s] #total pattern=220 [20, 605]
[05/07 15:26:34    262s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/07 15:26:34    262s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:26:34    262s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/07 15:26:34    262s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/07 15:26:34    262s] #number model r/c [2,1] [20,605] read
[05/07 15:26:34    262s] #0 rcmodel(s) requires rebuild
[05/07 15:26:34    262s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1877.25 (MB), peak = 1999.89 (MB)
[05/07 15:26:35    263s] #Length limit = 200 pitches
[05/07 15:26:35    263s] #opt mode = 2
[05/07 15:26:35    263s] #Start routing data preparation on Wed May  7 15:26:35 2025
[05/07 15:26:35    263s] #
[05/07 15:26:35    264s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:26:35    264s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:26:35    264s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:26:35    264s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:26:35    264s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:26:35    264s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:26:35    264s] #Regenerating Ggrids automatically.
[05/07 15:26:36    264s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:26:36    264s] #Using automatically generated G-grids.
[05/07 15:26:36    264s] #Done routing data preparation.
[05/07 15:26:36    264s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.45 (MB), peak = 1999.89 (MB)
[05/07 15:26:36    264s] #Start routing data preparation on Wed May  7 15:26:36 2025
[05/07 15:26:36    264s] #
[05/07 15:26:36    264s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:26:36    264s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:26:36    264s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:26:36    264s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:26:36    264s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:26:36    264s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:26:36    264s] #Regenerating Ggrids automatically.
[05/07 15:26:36    264s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:26:36    264s] #Using automatically generated G-grids.
[05/07 15:26:36    264s] #Done routing data preparation.
[05/07 15:26:36    264s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.45 (MB), peak = 1999.89 (MB)
[05/07 15:26:36    264s] #Init Design Signature = 1016684812
[05/07 15:26:36    264s] #Start generate extraction boxes.
[05/07 15:26:36    264s] #
[05/07 15:26:36    264s] #Extract using 30 x 30 Hboxes
[05/07 15:26:36    264s] #16x13 initial hboxes
[05/07 15:26:36    264s] #Use area based hbox pruning.
[05/07 15:26:36    264s] #0/0 hboxes pruned.
[05/07 15:26:36    264s] #Complete generating extraction boxes.
[05/07 15:26:36    264s] #Extract 96 hboxes with single thread on machine with  3.89GHz 512KB Cache 32CPU...
[05/07 15:26:36    264s] #Process 0 special clock nets for rc extraction
[05/07 15:26:36    264s] #0 temporary NDR added
[05/07 15:26:36    264s] #Total 3282 nets were built. 1927 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/07 15:26:41    269s] #Run Statistics for Extraction:
[05/07 15:26:41    269s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[05/07 15:26:41    269s] #   Increased memory =    14.34 (MB), total memory =  1886.49 (MB), peak memory =  1999.89 (MB)
[05/07 15:26:41    269s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.60 (MB), peak = 1999.89 (MB)
[05/07 15:26:41    269s] #RC Statistics: 17070 Res, 10321 Ground Cap, 0 XCap (Edge to Edge)
[05/07 15:26:41    269s] #RC V/H edge ratio: 0.86, Avg V/H Edge Length: 2528.34 (11931), Avg L-Edge Length: 1384.39 (3674)
[05/07 15:26:41    269s] #Start writing rcdb into /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d
[05/07 15:26:41    269s] 2025/05/07 15:26:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:26:41    269s] 2025/05/07 15:26:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:26:41    269s] #Finish writing rcdb with 20368 nodes, 17086 edges, and 0 xcaps
[05/07 15:26:41    269s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1882.75 (MB), peak = 1999.89 (MB)
[05/07 15:26:41    269s] Restoring parasitic data from file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d' ...
[05/07 15:26:41    269s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d' for reading (mem: 2080.723M)
[05/07 15:26:41    269s] Reading RCDB with compressed RC data.
[05/07 15:26:41    269s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d' for content verification (mem: 2080.723M)
[05/07 15:26:41    269s] Reading RCDB with compressed RC data.
[05/07 15:26:41    269s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d': 0 access done (mem: 2080.723M)
[05/07 15:26:41    269s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d': 0 access done (mem: 2080.723M)
[05/07 15:26:41    269s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2080.723M)
[05/07 15:26:41    269s] Following multi-corner parasitics specified:
[05/07 15:26:41    269s] 	/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d (rcdb)
[05/07 15:26:41    269s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d' for reading (mem: 2080.723M)
[05/07 15:26:41    269s] Reading RCDB with compressed RC data.
[05/07 15:26:41    269s] 		Cell MSDAP has rcdb /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d specified
[05/07 15:26:41    269s] Cell MSDAP, hinst 
[05/07 15:26:41    269s] processing rcdb (/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d) for hinst (top) of cell (MSDAP);
[05/07 15:26:41    269s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_XEy57T.rcdb.d': 0 access done (mem: 2080.723M)
[05/07 15:26:41    269s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2056.723M)
[05/07 15:26:41    269s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_7bdAln.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2056.723M)
[05/07 15:26:41    269s] Reading RCDB with compressed RC data.
[05/07 15:26:41    269s] 2025/05/07 15:26:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:26:41    269s] 2025/05/07 15:26:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:26:41    269s] 2025/05/07 15:26:41 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:26:41    269s] 2025/05/07 15:26:41 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:26:41    269s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_7bdAln.rcdb.d/MSDAP.rcdb.d': 0 access done (mem: 2056.723M)
[05/07 15:26:41    269s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2056.723M)
[05/07 15:26:41    269s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2056.723M)
[05/07 15:26:41    269s] #
[05/07 15:26:41    269s] #Restore RCDB.
[05/07 15:26:41    269s] #
[05/07 15:26:41    269s] #Complete tQuantus RC extraction.
[05/07 15:26:41    269s] #Cpu time = 00:00:10
[05/07 15:26:41    269s] #Elapsed time = 00:00:11
[05/07 15:26:41    269s] #Increased memory = 36.89 (MB)
[05/07 15:26:41    269s] #Total memory = 1879.68 (MB)
[05/07 15:26:41    269s] #Peak memory = 1999.89 (MB)
[05/07 15:26:41    269s] #
[05/07 15:26:41    269s] #1927 inserted nodes are removed
[05/07 15:26:41    269s] #Final Design Signature = 1016684812
[05/07 15:26:41    269s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:26:41    270s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_7bdAln.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2024.723M)
[05/07 15:26:41    270s] Reading RCDB with compressed RC data.
[05/07 15:26:41    270s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2026.7M)
[05/07 15:26:41    270s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2026.7M
[05/07 15:26:41    270s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_R / prefix -).
[05/07 15:26:41    270s] Deleted 5172 physical insts (cell FILLER_ASAP7_75t_L / prefix -).
[05/07 15:26:41    270s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SL / prefix -).
[05/07 15:26:41    270s] Deleted 0 physical inst  (cell FILLER_ASAP7_75t_SRAM / prefix -).
[05/07 15:26:41    270s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_R / prefix -).
[05/07 15:26:41    270s] Deleted 3827 physical insts (cell FILLERxp5_ASAP7_75t_L / prefix -).
[05/07 15:26:41    270s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SL / prefix -).
[05/07 15:26:41    270s] Deleted 0 physical inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix -).
[05/07 15:26:42    270s] Total physical insts deleted = 8999.
[05/07 15:26:42    270s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.020, REAL:0.020, MEM:2026.7M
[05/07 15:26:42    270s] AAE DB initialization (MEM=2045.8 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/07 15:26:42    270s] Start AAE Lib Loading. (MEM=2045.8)
[05/07 15:26:42    270s] End AAE Lib Loading. (MEM=2074.42 CPU=0:00:00.1 Real=0:00:00.0)
[05/07 15:26:42    270s] End AAE Lib Interpolated Model. (MEM=2074.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:42    270s]  
[05/07 15:26:42    270s] **INFO: Starting Blocking QThread with 1 CPU
[05/07 15:26:42    270s]    ____________________________________________________________________
[05/07 15:26:42    270s] __/ message from Blocking QThread
[05/07 15:26:42    270s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[05/07 15:26:42    270s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[05/07 15:26:42    270s] Starting delay calculation for Hold views
[05/07 15:26:42    270s] Starting delay calculation for Hold views
[05/07 15:26:42    270s] #################################################################################
[05/07 15:26:42    270s] #################################################################################
[05/07 15:26:42    270s] # Design Stage: PostRoute
[05/07 15:26:42    270s] # Design Name: MSDAP
[05/07 15:26:42    270s] # Design Mode: 7nm
[05/07 15:26:42    270s] # Analysis Mode: MMMC[05/07 15:26:42    270s] # Design Stage: PostRoute
[05/07 15:26:42    270s] # Design Name: MSDAP
[05/07 15:26:42    270s] # Design Mode: 7nm
[05/07 15:26:42    270s] # Analysis Mode: MMMC OCV 
[05/07 15:26:42    270s] # Parasitics Mode: SPEF/RCDB
 OCV 
[05/07 15:26:42    270s] # Parasitics Mode: SPEF/RCDB
[05/07 15:26:42    270s] # Signoff Settings: SI Off 
[05/07 15:26:42    270s] # Signoff Settings: SI Off 
[05/07 15:26:42    270s] #################################################################################
[05/07 15:26:42    270s] #################################################################################
[05/07 15:26:42    270s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:26:42    270s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:26:42    270s] Calculate late delays in OCV mode...
[05/07 15:26:42    270s] Calculate early delays in OCV mode...
[05/07 15:26:42    270s] Calculate late delays in OCV mode...
[05/07 15:26:42    270s] Calculate early delays in OCV mode...
Topological Sorting (REAL = 0:00:00.0, MEM = 0.4M, InitMEM = 0.4M)
[05/07 15:26:42    270s] Start delay calculation (fullDC) (1 T). (MEM=0.417969)
[05/07 15:26:42    270s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:26:42    270s] Start delay calculation (fullDC) (1 T). (MEM=0.417969)
[05/07 15:26:42    270s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:26:42    270s] End AAE Lib Interpolated Model. (MEM=24.832 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:42    270s] First Iteration Infinite Tw... 
[05/07 15:26:42    270s] Total number of fetched objects 3347
[05/07 15:26:42    270s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:26:43    270s] Total number of fetched objects 3347
[05/07 15:26:43    270s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:26:42    270s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:42    270s] End delay calculation. (MEM=6.68359 CPU=0:00:00.6 REAL=0:00:01.0)
[05/07 15:26:43    270s] End delay calculation. (MEM=6.68359 CPU=0:00:00.6 REAL=0:00:01.0)
[05/07 15:26:42    270s] End delay calculation (fullDC). (MEM=6.68359 CPU=0:00:00.8 REAL=0:00:01.0)
[05/07 15:26:43    270s] End delay calculation (fullDC). (MEM=6.68359 CPU=0:00:00.8 REAL=0:00:01.0)
[05/07 15:26:42    270s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 6.7M) ***
[05/07 15:26:42    270s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:03.2 mem=0.0M)
[05/07 15:26:42    270s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:03.2 mem=0.0M ***
[05/07 15:26:43    270s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:03.2 mem=0.0M)
[05/07 15:26:43    270s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:03.2 mem=0.0M ***
[05/07 15:26:42    270s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), mem = 0.0M
[05/07 15:26:42    270s] 
[05/07 15:26:42    270s] =============================================================================================
[05/07 15:26:42    270s]  Step TAT Report for QThreadWorker #1
[05/07 15:26:42    270s] =============================================================================================
[05/07 15:26:42    270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 15:26:42    270s] ---------------------------------------------------------------------------------------------
[05/07 15:26:42    270s] [ TimingUpdate           ]      1   0:00:00.1  (   6.7 % )     0:00:01.1 /  0:00:01.1    1.0
[05/07 15:26:42    270s] [ FullDelayCalc          ]      1   0:00:01.0  (  77.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 15:26:42    270s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:26:42    270s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:26:42    270s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:26:43    270s] *** QThread HoldInit [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), mem = 0.0M
[05/07 15:26:42    270s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:26:42    270s] [ MISC                   ]          0:00:00.2  (  15.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/07 15:26:42    270s] ---------------------------------------------------------------------------------------------
[05/07 15:26:42    270s]  QThreadWorker #1 TOTAL             0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/07 15:26:42    270s] ---------------------------------------------------------------------------------------------
[05/07 15:26:42    270s] 
 
[05/07 15:26:43    271s] _______________________________________________________________________
[05/07 15:26:43    271s] Starting delay calculation for Setup views
[05/07 15:26:43    271s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:26:43    271s] Begin IPO call back ...
[05/07 15:26:44    271s] End IPO call back ...
[05/07 15:26:44    272s] #################################################################################
[05/07 15:26:44    272s] # Design Stage: PostRoute
[05/07 15:26:44    272s] # Design Name: MSDAP
[05/07 15:26:44    272s] # Design Mode: 7nm
[05/07 15:26:44    272s] # Analysis Mode: MMMC OCV 
[05/07 15:26:44    272s] # Parasitics Mode: SPEF/RCDB
[05/07 15:26:44    272s] # Signoff Settings: SI On 
[05/07 15:26:44    272s] #################################################################################
[05/07 15:26:44    272s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[05/07 15:26:44    272s] First Iteration Infinite Tw... 
[05/07 15:26:44    272s] Calculate early delays in OCV mode...
[05/07 15:26:44    272s] Calculate late delays in OCV mode...
[05/07 15:26:44    272s] Topological Sorting (REAL = 0:00:00.0, MEM = 2074.4M, InitMEM = 2074.4M)
[05/07 15:26:44    272s] Start delay calculation (fullDC) (1 T). (MEM=2074.42)
[05/07 15:26:44    272s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:26:44    272s] End AAE Lib Interpolated Model. (MEM=2090.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:45    272s] Total number of fetched objects 3347
[05/07 15:26:45    272s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:26:45    272s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:26:45    272s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:45    272s] End delay calculation. (MEM=2146.41 CPU=0:00:00.6 REAL=0:00:01.0)
[05/07 15:26:45    273s] End delay calculation (fullDC). (MEM=2146.41 CPU=0:00:00.9 REAL=0:00:01.0)
[05/07 15:26:45    273s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2146.4M) ***
[05/07 15:26:45    273s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2138.4M)
[05/07 15:26:45    273s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/07 15:26:45    273s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2138.4M)
[05/07 15:26:45    273s] 
[05/07 15:26:45    273s] Executing IPO callback for view pruning ..
[05/07 15:26:45    273s] Starting SI iteration 2
[05/07 15:26:45    273s] Calculate early delays in OCV mode...
[05/07 15:26:45    273s] Calculate late delays in OCV mode...
[05/07 15:26:45    273s] Start delay calculation (fullDC) (1 T). (MEM=2103.53)
[05/07 15:26:45    273s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:26:45    273s] End AAE Lib Interpolated Model. (MEM=2103.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:45    273s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/07 15:26:45    273s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:26:45    273s] Total number of fetched objects 3347
[05/07 15:26:45    273s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:26:45    273s] AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
[05/07 15:26:45    273s] End delay calculation. (MEM=2109.68 CPU=0:00:00.0 REAL=0:00:00.0)
[05/07 15:26:45    273s] End delay calculation (fullDC). (MEM=2109.68 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:26:45    273s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2109.7M) ***
[05/07 15:26:45    273s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:04:33 mem=2109.7M)
[05/07 15:26:45    273s] End AAE Lib Interpolated Model. (MEM=2109.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:45    273s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2109.7M
[05/07 15:26:45    273s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.098, REAL:0.099, MEM:2109.7M
[05/07 15:26:46    273s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[05/07 15:26:46    273s] 
[05/07 15:26:46    273s] ------------------------------------------------------------
[05/07 15:26:46    273s]      Initial SI Timing Summary                             
[05/07 15:26:46    273s] ------------------------------------------------------------
[05/07 15:26:46    273s] 
[05/07 15:26:46    273s] Setup views included:
[05/07 15:26:46    273s]  PVT_0P63V_100C.setup_view 
[05/07 15:26:46    273s] 
[05/07 15:26:46    273s] +--------------------+---------+---------+---------+
[05/07 15:26:46    273s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:26:46    273s] +--------------------+---------+---------+---------+
[05/07 15:26:46    273s] |           WNS (ns):| 15.097  | 15.097  | 32.488  |
[05/07 15:26:46    273s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:26:46    273s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:26:46    273s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:26:46    273s] +--------------------+---------+---------+---------+
[05/07 15:26:46    273s] 
[05/07 15:26:46    273s] +----------------+-------------------------------+------------------+
[05/07 15:26:46    273s] |                |              Real             |       Total      |
[05/07 15:26:46    273s] |    DRVs        +------------------+------------+------------------|
[05/07 15:26:46    273s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:26:46    273s] +----------------+------------------+------------+------------------+
[05/07 15:26:46    273s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:26:46    273s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:26:46    273s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:26:46    273s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:26:46    273s] +----------------+------------------+------------+------------------+
[05/07 15:26:46    273s] 
[05/07 15:26:46    273s] Density: 1.645%
[05/07 15:26:46    273s]        (99.072% with Fillers)
[05/07 15:26:46    273s] Total number of glitch violations: 0
[05/07 15:26:46    273s] ------------------------------------------------------------
[05/07 15:26:46    273s] **opt_design ... cpu = 0:00:20, real = 0:00:21, mem = 1779.8M, totSessionCpu=0:04:34 **
[05/07 15:26:46    273s] Setting latch borrow mode to budget during optimization.
[05/07 15:26:46    273s] Info: Done creating the CCOpt slew target map.
[05/07 15:26:46    273s] Glitch fixing enabled
[05/07 15:26:46    273s] Running CCOpt-PRO on entire clock network
[05/07 15:26:46    273s] Net route status summary:
[05/07 15:26:46    273s]   Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=33, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:26:46    273s]   Non-clock:  3783 (unrouted=532, trialRouted=0, noStatus=0, routed=3251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=532, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:26:46    273s] Clock tree cells fixed by user: 0 out of 31 (0%)
[05/07 15:26:46    273s] PRO...
[05/07 15:26:46    273s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[05/07 15:26:46    273s] Initializing clock structures...
[05/07 15:26:46    273s]   Creating own balancer
[05/07 15:26:46    273s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[05/07 15:26:46    273s]   Removing CTS place status from clock tree and sinks.
[05/07 15:26:46    273s] Removed CTS place status from 31 clock cells (out of 34 ) and 0 clock sinks (out of 0 ).
[05/07 15:26:46    273s]   Initializing legalizer
[05/07 15:26:46    273s]   Using cell based legalization.
[05/07 15:26:46    273s] OPERPROF: Starting DPlace-Init at level 1, MEM:2096.5M
[05/07 15:26:46    273s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:26:46    273s] OPERPROF:   Starting FgcInit at level 2, MEM:2096.5M
[05/07 15:26:46    273s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2096.5M
[05/07 15:26:46    273s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2096.5M
[05/07 15:26:46    273s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:26:46    274s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.094, REAL:0.094, MEM:2096.5M
[05/07 15:26:46    274s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2096.5MB).
[05/07 15:26:46    274s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.169, REAL:0.173, MEM:2096.5M
[05/07 15:26:46    274s] (I)       Load db... (mem=2096.5M)
[05/07 15:26:46    274s] (I)       Read data from FE... (mem=2096.5M)
[05/07 15:26:46    274s] (I)       Read nodes and places... (mem=2096.5M)
[05/07 15:26:46    274s] (I)       Number of ignored instance 0
[05/07 15:26:46    274s] (I)       Number of inbound cells 0
[05/07 15:26:46    274s] (I)       numMoveCells=75455, numMacros=16  numPads=41  numMultiRowHeightInsts=0
[05/07 15:26:46    274s] (I)       Done Read nodes and places (cpu=0.061s, mem=2128.4M)
[05/07 15:26:46    274s] (I)       Read rows... (mem=2128.4M)
[05/07 15:26:46    274s] (I)       Done Read rows (cpu=0.000s, mem=2128.4M)
[05/07 15:26:46    274s] (I)       Read module constraints... (mem=2128.4M)
[05/07 15:26:46    274s] (I)       Done Read module constraints (cpu=0.000s, mem=2128.4M)
[05/07 15:26:46    274s] (I)       Done Read data from FE (cpu=0.061s, mem=2128.4M)
[05/07 15:26:46    274s] (I)       Done Load db (cpu=0.061s, mem=2128.4M)
[05/07 15:26:46    274s] (I)       Constructing placeable region... (mem=2128.4M)
[05/07 15:26:46    274s] (I)       Constructing bin map
[05/07 15:26:46    274s] (I)       Initialize bin information with width=2700 height=2700
[05/07 15:26:46    274s] (I)       Done constructing bin map
[05/07 15:26:46    274s] (I)       Removing 2504 blocked bin with high fixed inst density
[05/07 15:26:46    274s] (I)       Compute region effective width... (mem=2128.4M)
[05/07 15:26:46    274s] (I)       Done Compute region effective width (cpu=0.001s, mem=2128.4M)
[05/07 15:26:46    274s] (I)       Done Constructing placeable region (cpu=0.019s, mem=2128.4M)
[05/07 15:26:46    274s] Accumulated time to calculate placeable region: 0.0144
[05/07 15:26:46    274s] Accumulated time to calculate placeable region: 0.015
[05/07 15:26:46    274s] Accumulated time to calculate placeable region: 0.0156
[05/07 15:26:46    274s] Accumulated time to calculate placeable region: 0.0162
[05/07 15:26:46    274s] Accumulated time to calculate placeable region: 0.0167
[05/07 15:26:46    274s] Accumulated time to calculate placeable region: 0.0172
[05/07 15:26:46    274s]   Reconstructing clock tree datastructures...
[05/07 15:26:46    274s]     Validating CTS configuration...
[05/07 15:26:46    274s]     Checking module port directions...
[05/07 15:26:46    274s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:26:46    274s]     Non-default CCOpt properties:
[05/07 15:26:46    274s]     adjacent_rows_legal: true (default: false)
[05/07 15:26:46    274s]     allow_non_fterm_identical_swaps: 0 (default: true)
[05/07 15:26:46    274s]     cell_density is set for at least one key
[05/07 15:26:46    274s]     cell_halo_rows: 0 (default: 1)
[05/07 15:26:46    274s]     cell_halo_sites: 0 (default: 4)
[05/07 15:26:46    274s]     clock_nets_detailed_routed: 1 (default: false)
[05/07 15:26:46    274s]     force_design_routing_status: 1 (default: auto)
[05/07 15:26:46    274s]     route_type is set for at least one key
[05/07 15:26:46    274s]     target_insertion_delay is set for at least one key
[05/07 15:26:46    274s]     target_skew is set for at least one key
[05/07 15:26:46    274s]     target_skew_wire is set for at least one key
[05/07 15:26:46    274s]     Route type trimming info:
[05/07 15:26:46    274s]       No route type modifications were made.
[05/07 15:26:46    274s] Accumulated time to calculate placeable region: 0.0179
[05/07 15:26:46    274s] Accumulated time to calculate placeable region: 0.0186
[05/07 15:26:46    274s] (I)       Initializing Steiner engine. 
[05/07 15:26:46    274s] End AAE Lib Interpolated Model. (MEM=2213.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:48    276s]     Library trimming buffers in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 1 of 10 cells
[05/07 15:26:48    276s]     Original list had 10 cells:
[05/07 15:26:48    276s]     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/07 15:26:48    276s]     New trimmed list has 9 cells:
[05/07 15:26:48    276s]     BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM 
[05/07 15:26:48    276s]     Library trimming inverters in power domain AO and half-corner PVT_0P63V_100C.setup_delay:setup.late removed 8 of 21 cells
[05/07 15:26:48    276s]     Original list had 21 cells:
[05/07 15:26:48    276s]     CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/07 15:26:48    276s]     New trimmed list has 13 cells:
[05/07 15:26:48    276s]     CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM 
[05/07 15:26:48    276s]     Clock tree balancer configuration for clock_trees Dclk Sclk:
[05/07 15:26:48    276s]     Non-default CCOpt properties:
[05/07 15:26:48    276s]       cell_density: 1 (default: 0.75)
[05/07 15:26:48    276s]       route_type (leaf): default_route_type_leaf (default: default)
[05/07 15:26:48    276s]       route_type (trunk): default_route_type_nonleaf (default: default)
[05/07 15:26:48    276s]       route_type (top): default_route_type_nonleaf (default: default)
[05/07 15:26:48    276s]     For power domain AO:
[05/07 15:26:48    276s]       Buffers:     {BUFx24_ASAP7_75t_SL BUFx16f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM}
[05/07 15:26:48    276s]       Inverters:   {CKINVDCx20_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM}
[05/07 15:26:48    276s]       Clock gates: ICGx5_ASAP7_75t_SL ICGx5_ASAP7_75t_L ICGx4_ASAP7_75t_SL ICGx4_ASAP7_75t_L ICGx5_ASAP7_75t_R ICGx3_ASAP7_75t_SL ICGx4_ASAP7_75t_R ICGx3_ASAP7_75t_L ICGx5_ASAP7_75t_SRAM ICGx2_ASAP7_75t_SL ICGx3_ASAP7_75t_R ICGx4_ASAP7_75t_SRAM ICGx2_ASAP7_75t_L ICGx3_ASAP7_75t_SRAM ICGx2_ASAP7_75t_R ICGx2_ASAP7_75t_SRAM ICGx1_ASAP7_75t_SL ICGx1_ASAP7_75t_L ICGx1_ASAP7_75t_R ICGx1_ASAP7_75t_SRAM 
[05/07 15:26:48    276s]       Unblocked area available for placement of any clock cells in power_domain AO: 22045.514um^2
[05/07 15:26:48    276s]     Top Routing info:
[05/07 15:26:48    276s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:26:48    276s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:26:48    276s]     Trunk Routing info:
[05/07 15:26:48    276s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:26:48    276s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:26:48    276s]     Leaf Routing info:
[05/07 15:26:48    276s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[05/07 15:26:48    276s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[05/07 15:26:48    276s]     For timing_corner PVT_0P63V_100C.setup_delay:setup, late and power domain AO:
[05/07 15:26:48    276s]       Slew time target (leaf):    59.7ps
[05/07 15:26:48    276s]       Slew time target (trunk):   59.7ps
[05/07 15:26:48    276s]       Slew time target (top):     59.7ps (Note: no nets are considered top nets in this clock tree)
[05/07 15:26:48    276s]       Buffer unit delay: 21.4ps
[05/07 15:26:48    276s]       Buffer max distance: 124.870um
[05/07 15:26:48    276s]     Fastest wire driving cells and distances:
[05/07 15:26:48    276s]       Buffer    : {lib_cell:BUFx3_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=195.844um, saturatedSlew=56.8ps, speed=2705.028um per ns, cellArea=0.447um^2 per 1000um}
[05/07 15:26:48    276s]       Inverter  : {lib_cell:INVx2_ASAP7_75t_SRAM, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=128.422um, saturatedSlew=55.4ps, speed=2983.089um per ns, cellArea=0.454um^2 per 1000um}
[05/07 15:26:48    276s]       Clock gate: {lib_cell:ICGx2_ASAP7_75t_SL, fastest_considered_half_corner=PVT_0P63V_100C.setup_delay:setup.late, optimalDrivingDistance=109.238um, saturatedSlew=58.4ps, speed=2758.535um per ns, cellArea=2.536um^2 per 1000um}
[05/07 15:26:48    276s]     
[05/07 15:26:48    276s]     
[05/07 15:26:48    276s]     Logic Sizing Table:
[05/07 15:26:48    276s]     
[05/07 15:26:48    276s]     ----------------------------------------------------------
[05/07 15:26:48    276s]     Cell    Instance count    Source    Eligible library cells
[05/07 15:26:48    276s]     ----------------------------------------------------------
[05/07 15:26:48    276s]       (empty table)
[05/07 15:26:48    276s]     ----------------------------------------------------------
[05/07 15:26:48    276s]     
[05/07 15:26:48    276s]     
[05/07 15:26:48    276s]     Clock tree balancer configuration for skew_group Dclk/my_constraint_mode:
[05/07 15:26:48    276s]       Sources:                     pin Dclk
[05/07 15:26:48    276s]       Total number of sinks:       38
[05/07 15:26:48    276s]       Delay constrained sinks:     38
[05/07 15:26:48    276s]       Non-leaf sinks:              0
[05/07 15:26:48    276s]       Ignore pins:                 0
[05/07 15:26:48    276s]      Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/07 15:26:48    276s]       Skew target:                 21.4ps
[05/07 15:26:48    276s]     Clock tree balancer configuration for skew_group Sclk/my_constraint_mode:
[05/07 15:26:48    276s]       Sources:                     pin Sclk
[05/07 15:26:48    276s]       Total number of sinks:       354
[05/07 15:26:48    276s]       Delay constrained sinks:     354
[05/07 15:26:48    276s]       Non-leaf sinks:              0
[05/07 15:26:48    276s]       Ignore pins:                 0
[05/07 15:26:48    276s]      Timing corner PVT_0P63V_100C.setup_delay:setup.late:
[05/07 15:26:48    276s]       Skew target:                 21.4ps
[05/07 15:26:48    276s]     Primary reporting skew groups are:
[05/07 15:26:48    276s]     skew_group Sclk/my_constraint_mode with 354 clock sinks
[05/07 15:26:48    276s]     
[05/07 15:26:48    276s]     Via Selection for Estimated Routes (rule default):
[05/07 15:26:48    276s]     
[05/07 15:26:48    276s]     ----------------------------------------------------------------
[05/07 15:26:48    276s]     Layer     Via Cell      Res.      Cap.     RC       Top of Stack
[05/07 15:26:48    276s]     Range                   (Ohm)     (fF)     (fs)     Only
[05/07 15:26:48    276s]     ----------------------------------------------------------------
[05/07 15:26:48    276s]     M1-M2     VIA12         10.000    0.000    0.003    false
[05/07 15:26:48    276s]     M2-M3     VIA23         10.000    0.000    0.004    false
[05/07 15:26:48    276s]     M3-M4     VIA34         10.000    0.001    0.007    false
[05/07 15:26:48    276s]     M4-M5     VIA45         10.000    0.001    0.011    false
[05/07 15:26:48    276s]     M5-M6     VIA56         10.000    0.001    0.010    false
[05/07 15:26:48    276s]     M6-M7     VIA67         10.000    0.001    0.009    false
[05/07 15:26:48    276s]     M7-M8     VIA78         10.000    0.002    0.017    false
[05/07 15:26:48    276s]     M8-M9     VIA89         10.000    0.003    0.025    false
[05/07 15:26:48    276s]     M9-Pad    NR_VIA9_VH     1.600    0.001    0.002    false
[05/07 15:26:48    276s]     ----------------------------------------------------------------
[05/07 15:26:48    276s]     
[05/07 15:26:48    276s]     No ideal or dont_touch nets found in the clock tree
[05/07 15:26:48    276s]     No dont_touch hnets found in the clock tree
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] Filtering reasons for cell type: buffer
[05/07 15:26:48    276s] =======================================
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s] Clock trees    Power domain    Reason                         Library cells
[05/07 15:26:48    276s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s] all            AO              Unbalanced rise/fall delays    { BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_L
[05/07 15:26:48    276s]                                                                 BUFx12_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R
[05/07 15:26:48    276s]                                                                 BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx16f_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R
[05/07 15:26:48    276s]                                                                 BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx3_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4f_ASAP7_75t_L
[05/07 15:26:48    276s]                                                                 BUFx4f_ASAP7_75t_R BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx5_ASAP7_75t_R
[05/07 15:26:48    276s]                                                                 BUFx5_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx6f_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_L
[05/07 15:26:48    276s]                                                                 HB1xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R
[05/07 15:26:48    276s]                                                                 HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL }
[05/07 15:26:48    276s] all            AO              Library trimming               { BUFx4f_ASAP7_75t_SRAM }
[05/07 15:26:48    276s] -------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] Filtering reasons for cell type: inverter
[05/07 15:26:48    276s] =========================================
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s] Clock trees    Power domain    Reason                         Library cells
[05/07 15:26:48    276s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s] all            AO              Unbalanced rise/fall delays    { CKINVDCx10_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx10_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx11_ASAP7_75t_L CKINVDCx11_ASAP7_75t_R CKINVDCx11_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx12_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx14_ASAP7_75t_L CKINVDCx14_ASAP7_75t_R CKINVDCx14_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx8_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_L
[05/07 15:26:48    276s]                                                                 INVx13_ASAP7_75t_R INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx1_ASAP7_75t_R
[05/07 15:26:48    276s]                                                                 INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx2_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_L
[05/07 15:26:48    276s]                                                                 INVx4_ASAP7_75t_R INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R
[05/07 15:26:48    276s]                                                                 INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx6_ASAP7_75t_SL
[05/07 15:26:48    276s]                                                                 INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx8_ASAP7_75t_SL INVxp33_ASAP7_75t_L
[05/07 15:26:48    276s]                                                                 INVxp33_ASAP7_75t_R INVxp33_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp67_ASAP7_75t_R
[05/07 15:26:48    276s]                                                                 INVxp67_ASAP7_75t_SL }
[05/07 15:26:48    276s] all            AO              Library trimming               { CKINVDCx10_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM
[05/07 15:26:48    276s]                                                                 CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM
[05/07 15:26:48    276s]                                                                 CKINVDCx9p33_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM }
[05/07 15:26:48    276s] ------------------------------------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s]     Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/07 15:26:48    276s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:26:48    276s] UM:*                                      Validating CTS configuration
[05/07 15:26:48    276s]     CCOpt configuration status: all checks passed.
[05/07 15:26:48    276s]   Reconstructing clock tree datastructures done.
[05/07 15:26:48    276s] Initializing clock structures done.
[05/07 15:26:48    276s] PRO...
[05/07 15:26:48    276s]   PRO active optimizations:
[05/07 15:26:48    276s]    - DRV fixing with cell sizing
[05/07 15:26:48    276s]   
[05/07 15:26:48    276s]   Detected clock skew data from CTS
[05/07 15:26:48    276s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:26:48    276s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:26:48    276s]   Clock DAG stats PRO initial state:
[05/07 15:26:48    276s]     cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:26:48    276s]     cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
[05/07 15:26:48    276s]     cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
[05/07 15:26:48    276s]     sink capacitance : count=392, total=362.011fF, avg=0.923fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:26:48    276s]     wire capacitance : top=0.000fF, trunk=4.319fF, leaf=5.646fF, total=9.964fF
[05/07 15:26:48    276s]     wire lengths     : top=0.000um, trunk=826.725um, leaf=885.471um, total=1712.196um
[05/07 15:26:48    276s]     hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.558um, total=1369.904um
[05/07 15:26:48    276s]   Clock DAG net violations PRO initial state:
[05/07 15:26:48    276s]     Remaining Transition : {count=1, worst=[3.1ps]} avg=3.1ps sd=0.0ps sum=3.1ps
[05/07 15:26:48    276s]   Clock DAG primary half-corner transition distribution PRO initial state:
[05/07 15:26:48    276s]     Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.6ps max=62.8ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:26:48    276s]     Leaf  : target=59.7ps count=22 avg=35.8ps sd=12.2ps min=17.0ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:26:48    276s]   Clock DAG library cell distribution PRO initial state {count}:
[05/07 15:26:48    276s]      Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:26:48    276s]      Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:26:48    276s]   Primary reporting skew groups PRO initial state:
[05/07 15:26:48    276s]     skew_group default.Sclk/my_constraint_mode: unconstrained
[05/07 15:26:48    276s]       min path sink: alu_ctrl/kL_reg[5]/CLK
[05/07 15:26:48    276s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:26:48    276s]   Skew group summary PRO initial state:
[05/07 15:26:48    276s]     skew_group Dclk/my_constraint_mode: insertion delay [min=60.3, max=80.4, avg=70.9, sd=6.6], skew [20.1 vs 21.4], 100% {60.3, 80.4} (wid=35.3 ws=23.1) (gid=59.9 gs=22.6)
[05/07 15:26:48    276s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.9, max=145.9, avg=135.1, sd=4.8], skew [25.0 vs 21.6*], 98% {123.5, 145.1} (wid=65.3 ws=47.6) (gid=119.7 gs=46.6)
[05/07 15:26:48    276s]   Recomputing CTS skew targets...
[05/07 15:26:48    276s]   Resolving skew group constraints...
[05/07 15:26:48    276s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
[05/07 15:26:48    276s]   Resolving skew group constraints done.
[05/07 15:26:48    276s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:26:48    276s]   Fixing DRVs...
[05/07 15:26:48    276s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/07 15:26:48    276s]   CCOpt-PRO: considered: 33, tested: 33, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[05/07 15:26:48    276s]   
[05/07 15:26:48    276s]   PRO Statistics: Fix DRVs (cell sizing):
[05/07 15:26:48    276s]   =======================================
[05/07 15:26:48    276s]   
[05/07 15:26:48    276s]   Cell changes by Net Type:
[05/07 15:26:48    276s]   
[05/07 15:26:48    276s]   -------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s]   Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[05/07 15:26:48    276s]   -------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s]   top                0                    0           0            0                    0                  0
[05/07 15:26:48    276s]   trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/07 15:26:48    276s]   leaf               0                    0           0            0                    0                  0
[05/07 15:26:48    276s]   -------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s]   Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[05/07 15:26:48    276s]   -------------------------------------------------------------------------------------------------------------------
[05/07 15:26:48    276s]   
[05/07 15:26:48    276s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[05/07 15:26:48    276s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/07 15:26:48    276s]   
[05/07 15:26:48    276s]   Clock DAG stats PRO after DRV fixing:
[05/07 15:26:48    276s]     cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:26:48    276s]     cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
[05/07 15:26:48    276s]     cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
[05/07 15:26:48    276s]     sink capacitance : count=392, total=362.011fF, avg=0.923fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:26:48    276s]     wire capacitance : top=0.000fF, trunk=4.319fF, leaf=5.646fF, total=9.964fF
[05/07 15:26:48    276s]     wire lengths     : top=0.000um, trunk=826.725um, leaf=885.471um, total=1712.196um
[05/07 15:26:48    276s]     hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.558um, total=1369.904um
[05/07 15:26:48    276s]   Clock DAG net violations PRO after DRV fixing:
[05/07 15:26:48    276s]     Remaining Transition : {count=1, worst=[3.1ps]} avg=3.1ps sd=0.0ps sum=3.1ps
[05/07 15:26:48    276s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[05/07 15:26:48    276s]     Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.6ps max=62.8ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:26:48    276s]     Leaf  : target=59.7ps count=22 avg=35.8ps sd=12.2ps min=17.0ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:26:48    276s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[05/07 15:26:48    276s]      Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:26:48    276s]      Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:26:48    276s]   Primary reporting skew groups PRO after DRV fixing:
[05/07 15:26:48    276s]     skew_group default.Sclk/my_constraint_mode: unconstrained
[05/07 15:26:48    276s]       min path sink: alu_ctrl/kL_reg[5]/CLK
[05/07 15:26:48    276s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:26:48    276s]   Skew group summary PRO after DRV fixing:
[05/07 15:26:48    276s]     skew_group Dclk/my_constraint_mode: insertion delay [min=60.3, max=80.4, avg=70.9, sd=6.6], skew [20.1 vs 21.4], 100% {60.3, 80.4} (wid=35.3 ws=23.1) (gid=59.9 gs=22.6)
[05/07 15:26:48    276s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.9, max=145.9, avg=135.1, sd=4.8], skew [25.0 vs 21.6*], 98% {123.5, 145.1} (wid=65.3 ws=47.6) (gid=119.7 gs=46.6)
[05/07 15:26:48    276s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:26:48    276s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:26:48    276s] UM:*                                      Fixing DRVs
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] Slew Diagnostics: After DRV fixing
[05/07 15:26:48    276s] ==================================
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] Global Causes:
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] -------------------------------------
[05/07 15:26:48    276s] Cause
[05/07 15:26:48    276s] -------------------------------------
[05/07 15:26:48    276s] DRV fixing with buffering is disabled
[05/07 15:26:48    276s] -------------------------------------
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] Top 5 overslews:
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] -------------------------------------------------------------------------------------
[05/07 15:26:48    276s] Overslew    Causes                                                Driving Pin
[05/07 15:26:48    276s] -------------------------------------------------------------------------------------
[05/07 15:26:48    276s]  3.1ps      Inst already optimally sized (BUFx24_ASAP7_75t_SL)    CTS_ccl_buf_00105/Y
[05/07 15:26:48    276s] -------------------------------------------------------------------------------------
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] ------------------------------------------
[05/07 15:26:48    276s] Cause                           Occurences
[05/07 15:26:48    276s] ------------------------------------------
[05/07 15:26:48    276s] Inst already optimally sized        1
[05/07 15:26:48    276s] ------------------------------------------
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] Violation diagnostics counts from the 1 nodes that have violations:
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s] ------------------------------------------
[05/07 15:26:48    276s] Cause                           Occurences
[05/07 15:26:48    276s] ------------------------------------------
[05/07 15:26:48    276s] Inst already optimally sized        1
[05/07 15:26:48    276s] ------------------------------------------
[05/07 15:26:48    276s] 
[05/07 15:26:48    276s]   Reconnecting optimized routes...
[05/07 15:26:48    276s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:26:48    276s]   Set dirty flag on 2 insts, 4 nets
[05/07 15:26:48    276s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late...
[05/07 15:26:48    276s] End AAE Lib Interpolated Model. (MEM=2251.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:48    276s]   Clock tree timing engine global stage delay update for PVT_0P63V_100C.setup_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/07 15:26:48    276s]   Clock DAG stats PRO final:
[05/07 15:26:48    276s]     cell counts      : b=30, i=1, icg=0, nicg=0, l=0, total=31
[05/07 15:26:48    276s]     cell areas       : b=10.906um^2, i=0.146um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=11.052um^2
[05/07 15:26:48    276s]     cell capacitance : b=62.519fF, i=3.995fF, icg=0.000fF, nicg=0.000fF, l=0.000fF, total=66.514fF
[05/07 15:26:48    276s]     sink capacitance : count=392, total=362.011fF, avg=0.923fF, sd=2.339fF, min=0.461fF, max=13.063fF
[05/07 15:26:48    276s]     wire capacitance : top=0.000fF, trunk=4.319fF, leaf=5.646fF, total=9.964fF
[05/07 15:26:48    276s]     wire lengths     : top=0.000um, trunk=826.725um, leaf=885.471um, total=1712.196um
[05/07 15:26:48    276s]     hp wire lengths  : top=0.000um, trunk=680.346um, leaf=689.558um, total=1369.904um
[05/07 15:26:48    276s]   Clock DAG net violations PRO final:
[05/07 15:26:48    276s]     Remaining Transition : {count=1, worst=[3.1ps]} avg=3.1ps sd=0.0ps sum=3.1ps
[05/07 15:26:48    276s]   Clock DAG primary half-corner transition distribution PRO final:
[05/07 15:26:48    276s]     Trunk : target=59.7ps count=11 avg=35.9ps sd=14.1ps min=18.6ps max=62.8ps {5 <= 35.8ps, 4 <= 47.8ps, 1 <= 53.7ps, 0 <= 56.7ps, 0 <= 59.7ps} {0 <= 62.7ps, 1 <= 65.7ps, 0 <= 71.6ps, 0 <= 89.6ps, 0 > 89.6ps}
[05/07 15:26:48    276s]       min path sink: alu_ctrl/kL_reg[5]/CLK
[05/07 15:26:48    276s]       max path sink: Co_mem_L/mem_0_3/CE
[05/07 15:26:48    276s] numClockCells = 34, numClockCellsFixed = 0, numClockCellsRestored = 31, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/07 15:26:48    276s]     Leaf  : target=59.7ps count=22 avg=35.8ps sd=12.2ps min=17.0ps max=55.7ps {11 <= 35.8ps, 7 <= 47.8ps, 2 <= 53.7ps, 2 <= 56.7ps, 0 <= 59.7ps}
[05/07 15:26:48    276s]   Clock DAG library cell distribution PRO final {count}:
[05/07 15:26:48    276s]      Bufs: BUFx24_ASAP7_75t_SL: 19 BUFx16f_ASAP7_75t_SRAM: 4 BUFx12f_ASAP7_75t_SRAM: 3 BUFx6f_ASAP7_75t_SRAM: 3 BUFx3_ASAP7_75t_SRAM: 1 
[05/07 15:26:48    276s]      Invs: INVx8_ASAP7_75t_SRAM: 1 
[05/07 15:26:48    276s]   Primary reporting skew groups PRO final:
[05/07 15:26:48    276s]     skew_group default.Sclk/my_constraint_mode: unconstrained
[05/07 15:26:48    276s]   Skew group summary PRO final:
[05/07 15:26:48    276s]     skew_group Dclk/my_constraint_mode: insertion delay [min=60.3, max=80.4, avg=70.9, sd=6.6], skew [20.1 vs 21.4], 100% {60.3, 80.4} (wid=35.3 ws=23.1) (gid=59.9 gs=22.6)
[05/07 15:26:48    276s]     skew_group Sclk/my_constraint_mode: insertion delay [min=120.9, max=145.9, avg=135.1, sd=4.8], skew [25.0 vs 21.6*], 98% {123.5, 145.1} (wid=65.3 ws=47.6) (gid=119.7 gs=46.6)
[05/07 15:26:48    276s] PRO done.
[05/07 15:26:48    276s] Restoring CTS place status for unmodified clock tree cells and sinks.
[05/07 15:26:48    276s] Net route status summary:
[05/07 15:26:48    276s]   Clock:        33 (unrouted=0, trialRouted=0, noStatus=0, routed=33, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:26:48    276s]   Non-clock:  3783 (unrouted=532, trialRouted=0, noStatus=0, routed=3251, fixed=0, [crossesIlmBoundary=0, tooFewTerms=532, (crossesIlmBoundary AND tooFewTerms=0)])
[05/07 15:26:48    276s] Updating delays...
[05/07 15:26:49    276s] Updating delays done.
[05/07 15:26:49    276s] PRO done. (took cpu=0:00:02.8 real=0:00:02.8)
[05/07 15:26:49    276s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:26:49    276s] UM:*                                      PRO
[05/07 15:26:49    276s] OPERPROF: Starting FgcCleanup at level 1, MEM:2289.9M
[05/07 15:26:49    276s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2289.9M
[05/07 15:26:49    276s] **INFO: Start fixing DRV (Mem = 2098.92M) ...
[05/07 15:26:49    276s] Begin: GigaOpt DRV Optimization
[05/07 15:26:49    276s] Glitch fixing enabled
[05/07 15:26:49    276s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.92 -numThreads 1  -glitch
[05/07 15:26:49    276s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.92 -numThreads 1  -glitch
[05/07 15:26:49    276s] Info: 33 clock nets excluded from IPO operation.
[05/07 15:26:49    276s] End AAE Lib Interpolated Model. (MEM=2098.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:49    276s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 ([05/07 15:26:49    276s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.11
0.0), totSession cpu/real = 0:04:36.9/0:05:11.4 (0.9), mem = 2098.9M
[05/07 15:26:49    276s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:26:49    276s] ### Creating PhyDesignMc. totSessionCpu=0:04:37 mem=2098.9M
[05/07 15:26:49    276s] OPERPROF: Starting DPlace-Init at level 1, MEM:2098.9M
[05/07 15:26:49    276s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:26:49    276s] OPERPROF:   Starting FgcInit at level 2, MEM:2098.9M
[05/07 15:26:49    276s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2098.9M
[05/07 15:26:49    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2098.9M
[05/07 15:26:49    276s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:26:49    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.093, REAL:0.094, MEM:2098.9M
[05/07 15:26:49    277s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2098.9MB).
[05/07 15:26:49    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.171, MEM:2098.9M
[05/07 15:26:49    277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:37 mem=2098.9M
[05/07 15:26:49    277s] ### Creating LA Mngr. totSessionCpu=0:04:37 mem=2170.8M
[05/07 15:26:50    278s] ### Creating LA Mngr, finished. totSessionCpu=0:04:38 mem=2186.8M
[05/07 15:26:50    278s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/07 15:26:50    278s] 
[05/07 15:26:50    278s] Creating Lib Analyzer ...
[05/07 15:26:50    278s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:26:50    278s] Total number of usable inverters from Lib Analyzer: 27 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:26:50    278s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:26:50    278s] 
[05/07 15:26:51    279s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:39 mem=2186.8M
[05/07 15:26:51    279s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:39 mem=2186.8M
[05/07 15:26:51    279s] Creating Lib Analyzer, finished. 
[05/07 15:26:53    281s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[05/07 15:26:53    281s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2205.9M
[05/07 15:26:53    281s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2205.9M
[05/07 15:26:53    281s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:26:53    281s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/07 15:26:53    281s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:26:53    281s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/07 15:26:53    281s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:26:53    281s] Info: violation cost 1.327303 (cap = 0.000000, tran = 1.327303, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:26:53    281s] |     2|    47|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.10|     0.00|       0|       0|       0|  99.10|          |         |
[05/07 15:26:54    281s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:26:54    281s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.10|     0.00|       0|       0|       2|  99.10| 0:00:01.0|  2252.0M|
[05/07 15:26:54    281s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/07 15:26:54    281s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    15.10|     0.00|       0|       0|       0|  99.10| 0:00:00.0|  2252.0M|
[05/07 15:26:54    281s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/07 15:26:54    281s] **** Begin NDR-Layer Usage Statistics ****
[05/07 15:26:54    281s] Layer 3 has 33 constrained nets 
[05/07 15:26:54    281s] Layer 4 has 35 constrained nets 
[05/07 15:26:54    281s] **** End NDR-Layer Usage Statistics ****
[05/07 15:26:54    281s] 
[05/07 15:26:54    281s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2252.0M) ***
[05/07 15:26:54    281s] 
[05/07 15:26:54    281s] Begin: glitch net info
[05/07 15:26:54    281s] glitch slack range: number of glitch nets
[05/07 15:26:54    281s] glitch slack < -0.32 : 0
[05/07 15:26:54    281s] -0.32 < glitch slack < -0.28 : 0
[05/07 15:26:54    281s] -0.28 < glitch slack < -0.24 : 0
[05/07 15:26:54    281s] -0.24 < glitch slack < -0.2 : 0
[05/07 15:26:54    281s] -0.2 < glitch slack < -0.16 : 0
[05/07 15:26:54    281s] -0.16 < glitch slack < -0.12 : 0
[05/07 15:26:54    281s] -0.12 < glitch slack < -0.08 : 0
[05/07 15:26:54    281s] -0.08 < glitch slack < -0.04 : 0
[05/07 15:26:54    281s] -0.04 < glitch slack : 0
[05/07 15:26:54    281s] End: glitch net info
[05/07 15:26:54    281s] OPERPROF: Starting FgcCleanup at level 1, MEM:2233.0M
[05/07 15:26:54    281s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2233.0M
[05/07 15:26:54    281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.11
[05/07 15:26:54    281s] *** DrvOpt [finish] : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:04:41.9/0:05:16.5 (0.9), mem = [05/07 15:26:54    281s] 
[05/07 15:26:54    281s] =============================================================================================
[05/07 15:26:54    281s]  Step TAT Report for DrvOpt #1
2233.0M
[05/07 15:26:54    281s] =============================================================================================
[05/07 15:26:54    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 15:26:54    281s] ---------------------------------------------------------------------------------------------
[05/07 15:26:54    281s] [ OptEval                ]      1   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/07 15:26:54    281s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/07 15:26:54    281s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[05/07 15:26:54    281s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 15:26:54    281s] [ CellServerInit         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[05/07 15:26:54    281s] [ LibAnalyzerInit        ]      2   0:00:01.6  (  32.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/07 15:26:54    281s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:26:54    281s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/07 15:26:54    281s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/07 15:26:54    281s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:26:54    281s] [ MISC                   ]          0:00:02.5  (  50.3 % )     0:00:02.5 /  0:00:02.5    1.0
[05/07 15:26:54    281s] ---------------------------------------------------------------------------------------------
[05/07 15:26:54    281s]  DrvOpt #1 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[05/07 15:26:54    281s] ---------------------------------------------------------------------------------------------
[05/07 15:26:54    281s] 
[05/07 15:26:54    281s] Running refinePlace -preserveRouting true
[05/07 15:26:54    281s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2233.0M
[05/07 15:26:54    281s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2233.0M
[05/07 15:26:54    281s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2233.0M
[05/07 15:26:54    281s] #spOpts: N=7 autoPA advPA fgc alignH local_util mergeVia=T sncAbut pinDensity 
[05/07 15:26:54    281s] #spOpts: cut2cut 
[05/07 15:26:54    281s] OPERPROF:       Starting FgcInit at level 4, MEM:2233.0M
[05/07 15:26:54    281s] OPERPROF:       Finished FgcInit at level 4, CPU:0.002, REAL:0.002, MEM:2233.0M
[05/07 15:26:54    281s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2233.0M
[05/07 15:26:54    281s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:26:54    282s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.121, MEM:2233.0M
[05/07 15:26:54    282s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2233.0MB).
[05/07 15:26:54    282s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.196, REAL:0.197, MEM:2233.0M
[05/07 15:26:54    282s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.196, REAL:0.197, MEM:2233.0M
[05/07 15:26:54    282s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.343034.12
[05/07 15:26:54    282s] OPERPROF:   Starting RefinePlace at level 2, MEM:2233.0M
[05/07 15:26:54    282s] *** Starting place_detail (0:04:42 mem=2233.0M) ***
[05/07 15:26:54    282s] Total net bbox length = 2.736e+04 (1.606e+04 1.130e+04) (ext = 1.921e+03)
[05/07 15:26:54    282s] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[05/07 15:26:54    282s] Type 'man IMPSP-2002' for more detail.
[05/07 15:26:54    282s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2233.0M
[05/07 15:26:54    282s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.004, REAL:0.004, MEM:2233.0M
[05/07 15:26:54    282s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2233.0M
[05/07 15:26:54    282s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.004, REAL:0.004, MEM:2233.0M
[05/07 15:26:54    282s] Total net bbox length = 2.736e+04 (1.606e+04 1.130e+04) (ext = 1.921e+03)
[05/07 15:26:54    282s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2233.0MB) @(0:04:42 - 0:04:42).
[05/07 15:26:54    282s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2233.0MB
[05/07 15:26:54    282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.343034.12
[05/07 15:26:54    282s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.085, REAL:0.085, MEM:2233.0M
[05/07 15:26:54    282s] *** Finished place_detail (0:04:42 mem=2233.0M) ***
[05/07 15:26:54    282s] OPERPROF:   Starting FgcCleanup at level 2, MEM:2233.0M
[05/07 15:26:54    282s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:2233.0M
[05/07 15:26:54    282s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.299, REAL:0.301, MEM:2233.0M
[05/07 15:26:54    282s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[05/07 15:26:54    282s] End: GigaOpt DRV Optimization
[05/07 15:26:54    282s] **opt_design ... cpu = 0:00:28, real = 0:00:29, mem = 1949.7M, totSessionCpu=0:04:42 **
[05/07 15:26:54    282s] *info:
[05/07 15:26:54    282s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 2188.95M).
[05/07 15:26:54    282s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2189.0M
[05/07 15:26:54    282s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.095, REAL:0.095, MEM:2189.0M
[05/07 15:26:54    282s] 
[05/07 15:26:54    282s] ------------------------------------------------------------
[05/07 15:26:54    282s]      SI Timing Summary (cpu=0.09min real=0.08min mem=2189.0M)                             
[05/07 15:26:54    282s] ------------------------------------------------------------
[05/07 15:26:54    282s] 
[05/07 15:26:54    282s] Setup views included:
[05/07 15:26:54    282s]  PVT_0P63V_100C.setup_view 
[05/07 15:26:54    282s] 
[05/07 15:26:54    282s] +--------------------+---------+---------+---------+
[05/07 15:26:54    282s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:26:54    282s] +--------------------+---------+---------+---------+
[05/07 15:26:54    282s] |           WNS (ns):| 15.097  | 15.097  | 32.489  |
[05/07 15:26:54    282s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:26:54    282s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:26:54    282s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:26:54    282s] +--------------------+---------+---------+---------+
[05/07 15:26:54    282s] 
[05/07 15:26:54    282s] +----------------+-------------------------------+------------------+
[05/07 15:26:54    282s] |                |              Real             |       Total      |
[05/07 15:26:54    282s] |    DRVs        +------------------+------------+------------------|
[05/07 15:26:54    282s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:26:54    282s] +----------------+------------------+------------+------------------+
[05/07 15:26:54    282s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:26:54    282s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:26:54    282s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:26:54    282s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:26:54    282s] +----------------+------------------+------------+------------------+
[05/07 15:26:54    282s] 
[05/07 15:26:54    282s] Density: 1.644%
[05/07 15:26:54    282s]        (99.072% with Fillers)
[05/07 15:26:54    282s] Total number of glitch violations: 0
[05/07 15:26:54    282s] ------------------------------------------------------------
[05/07 15:26:54    282s] **opt_design ... cpu = 0:00:28, real = 0:00:29, mem = 1949.7M, totSessionCpu=0:04:42 **
[05/07 15:26:54    282s]   DRV Snapshot: (REF)
[05/07 15:26:54    282s]          Tran DRV: 0
[05/07 15:26:54    282s]           Cap DRV: 0
[05/07 15:26:54    282s]        Fanout DRV: 0
[05/07 15:26:54    282s]            Glitch: 0
[05/07 15:26:54    282s] *** Timing Is met
[05/07 15:26:54    282s] *** Check timing (0:00:00.0)
[05/07 15:26:54    282s] *** Setup timing is met (target slack 0ns)
[05/07 15:26:54    282s]   Timing Snapshot: (REF)
[05/07 15:26:54    282s]      Weighted WNS: 0.000
[05/07 15:26:54    282s]       All  PG WNS: 0.000
[05/07 15:26:54    282s]       High PG WNS: 0.000
[05/07 15:26:54    282s]       All  PG TNS: 0.000
[05/07 15:26:54    282s]       High PG TNS: 0.000
[05/07 15:26:54    282s]    Category Slack: { [L, 15.097] [H, 15.097] }
[05/07 15:26:54    282s] 
[05/07 15:26:54    282s] Deleting Cell Server ...
[05/07 15:26:54    282s] Deleting Lib Analyzer.
[05/07 15:26:54    282s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:26:54    282s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:26:54    282s] Summary for sequential cells identification: 
[05/07 15:26:54    282s]   Identified SBFF number: 68
[05/07 15:26:54    282s]   Identified MBFF number: 0
[05/07 15:26:54    282s]   Identified SB Latch number: 0
[05/07 15:26:54    282s]   Identified MB Latch number: 0
[05/07 15:26:54    282s]   Not identified SBFF number: 0
[05/07 15:26:54    282s]   Not identified MBFF number: 0
[05/07 15:26:54    282s]   Not identified SB Latch number: 0
[05/07 15:26:54    282s]   Not identified MB Latch number: 0
[05/07 15:26:54    282s]   Number of sequential cells which are not FFs: 64
[05/07 15:26:54    282s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:26:54    282s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:26:54    282s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:26:54    282s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:26:54    282s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:26:54    282s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:26:54    282s]  Setting StdDelay to 2.60
[05/07 15:26:54    282s] Creating Cell Server, finished. 
[05/07 15:26:54    282s] 
[05/07 15:26:54    282s] Deleting Cell Server ...
[05/07 15:26:54    282s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.4M
[05/07 15:26:55    282s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.093, REAL:0.094, MEM:2179.4M
[05/07 15:26:55    282s] **ERROR: (IMPOPT-310):	Design density (99.07%) exceeds/equals limit (95.00%).
[05/07 15:26:55    282s] GigaOpt Hold Optimizer is used
[05/07 15:26:55    282s] End AAE Lib Interpolated Model. (MEM=2179.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:55    282s] 
[05/07 15:26:55    282s] Creating Lib Analyzer ...
[05/07 15:26:55    282s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:26:55    282s] Summary for sequential cells identification: 
[05/07 15:26:55    282s]   Identified SBFF number: 68
[05/07 15:26:55    282s]   Identified MBFF number: 0
[05/07 15:26:55    282s]   Identified SB Latch number: 0
[05/07 15:26:55    282s]   Identified MB Latch number: 0
[05/07 15:26:55    282s]   Not identified SBFF number: 0
[05/07 15:26:55    282s]   Not identified MBFF number: 0
[05/07 15:26:55    282s]   Not identified SB Latch number: 0
[05/07 15:26:55    282s]   Not identified MB Latch number: 0
[05/07 15:26:55    282s]   Number of sequential cells which are not FFs: 64
[05/07 15:26:55    282s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:26:55    282s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:26:55    282s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:26:55    282s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:26:55    282s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:26:55    282s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:26:55    282s]  Setting StdDelay to 2.60
[05/07 15:26:55    282s] Creating Cell Server, finished. 
[05/07 15:26:55    282s] 
[05/07 15:26:55    282s] Total number of usable buffers from Lib Analyzer: 31 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_R)
[05/07 15:26:55    282s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_R INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:26:55    282s] Total number of usable delay cells from Lib Analyzer: 9 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM)
[05/07 15:26:55    282s] 
[05/07 15:26:56    283s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:44 mem=2179.4M
[05/07 15:26:56    283s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:44 mem=2179.4M
[05/07 15:26:56    283s] Creating Lib Analyzer, finished. 
[05/07 15:26:56    283s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:44 mem=2179.4M ***
[05/07 15:26:56    283s] End AAE Lib Interpolated Model. (MEM=2179.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:56    283s]  
[05/07 15:26:56    283s] **INFO: Starting Blocking QThread with 1 CPU
[05/07 15:26:56    283s]    ____________________________________________________________________
[05/07 15:26:56    283s] __/ message from Blocking QThread
[05/07 15:26:56    283s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[05/07 15:26:56    283s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[05/07 15:26:56    283s] Latch borrow mode reset to max_borrow
[05/07 15:26:56    283s] Latch borrow mode reset to max_borrow
[05/07 15:26:56    283s] Starting delay calculation for Hold views
[05/07 15:26:56    283s] Starting delay calculation for Hold views
[05/07 15:26:56    283s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:26:56    283s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:26:56    283s] Begin IPO call back ...
[05/07 15:26:56    283s] Begin IPO call back ...
[05/07 15:26:56    283s] End IPO call back ...
[05/07 15:26:56    283s] End IPO call back ...
[05/07 15:26:56    283s] #################################################################################
[05/07 15:26:57    283s] #################################################################################
[05/07 15:26:56    283s] # Design Stage: PostRoute
[05/07 15:26:57    283s] # Design Stage: PostRoute
[05/07 15:26:56    283s] # Design Name: MSDAP
[05/07 15:26:56    283s] # Design Mode: 7nm
[05/07 15:26:56    283s] # Analysis Mode: MMMC OCV 
[05/07 15:26:56    283s] # Parasitics Mode: SPEF/RCDB
[05/07 15:26:57    283s] # Design Name: MSDAP
[05/07 15:26:57    283s] # Design Mode: 7nm
[05/07 15:26:57    283s] # Analysis Mode: MMMC OCV 
[05/07 15:26:57    283s] # Parasitics Mode: SPEF/RCDB
[05/07 15:26:56    283s] # Signoff Settings: SI On 
[05/07 15:26:57    283s] # Signoff Settings: SI On 
[05/07 15:26:56    283s] #################################################################################
[05/07 15:26:57    283s] #################################################################################
[05/07 15:26:56    283s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:26:57    283s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[05/07 15:26:56    283s] First Iteration Infinite Tw... 
[05/07 15:26:57    283s] Calculate late delays in OCV mode...
[05/07 15:26:56    283s] Calculate late delays in OCV mode...
[05/07 15:26:56    283s] Calculate early delays in OCV mode...
[05/07 15:26:57    283s] Calculate early delays in OCV mode...
[05/07 15:26:56    283s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/07 15:26:57    283s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:26:56    283s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:26:56    283s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:26:56    283s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:26:57    283s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:26:57    283s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:26:56    283s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:58    283s] Total number of fetched objects 3347
[05/07 15:26:58    283s] AAE_INFO: Total number of nets for which stage creation was skipped for all views [05/07 15:26:56    283s] Total number of fetched objects 3347
[05/07 15:26:56    283s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:26:56    283s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
0
[05/07 15:26:58    283s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:26:56    283s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:56    283s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[05/07 15:26:58    283s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[05/07 15:26:56    283s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
[05/07 15:26:58    283s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
[05/07 15:26:56    283s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 0.0M) ***
[05/07 15:26:56    283s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/07 15:26:58    283s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/07 15:26:56    283s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/07 15:26:58    283s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/07 15:26:56    283s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/07 15:26:58    283s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/07 15:26:56    283s] 
[05/07 15:26:56    283s] Executing IPO callback for view pruning ..
[05/07 15:26:58    283s] 
[05/07 15:26:58    283s] Executing IPO callback for view pruning ..
[05/07 15:26:56    283s] 
[05/07 15:26:56    283s] Active hold views:
[05/07 15:26:56    283s]  [05/07 15:26:58    283s] 
[05/07 15:26:58    283s] Active hold views:
[05/07 15:26:58    283s]  PVT_0P77V_0C.hold_view
[05/07 15:26:56    283s]   Dominating endpoints: 0
[05/07 15:26:56    283s]   Dominating TNS: PVT_0P77V_0C.hold_view
[05/07 15:26:58    283s]   Dominating endpoints: 0
[05/07 15:26:58    283s]   Dominating TNS: -0.000
[05/07 15:26:56    283s] 
-0.000
[05/07 15:26:58    283s] 
[05/07 15:26:56    283s] Starting SI iteration 2
[05/07 15:26:58    283s] Starting SI iteration 2
[05/07 15:26:56    283s] Calculate late delays in OCV mode...
[05/07 15:26:58    283s] Calculate late delays in OCV mode...
[05/07 15:26:56    283s] Calculate early delays in OCV mode...
[05/07 15:26:58    283s] Calculate early delays in OCV mode...
[05/07 15:26:56    283s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:26:58    283s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:26:56    283s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:26:58    283s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:26:56    283s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:26:56    283s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/07 15:26:56    283s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:26:56    283s] Total number of fetched objects 3347
[05/07 15:26:56    283s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:26:56    283s] AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
[05/07 15:26:58    283s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/07 15:26:58    283s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:26:58    283s] Total number of fetched objects 3347
[05/07 15:26:58    283s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:26:58    283s] AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
[05/07 15:26:56    283s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:26:58    283s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:26:56    283s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:26:58    283s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:26:56    283s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[05/07 15:26:56    283s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:05.2 mem=0.0M)
[05/07 15:26:58    283s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:05.2 mem=0.0M)
[05/07 15:26:56    283s] Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:05.2 mem=0.0M ***
[05/07 15:26:58    283s] Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:05.2 mem=0.0M ***
[05/07 15:26:56    283s] Timing Data dump into file /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/coe_eosdata_7cMXnt/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
[05/07 15:26:58    283s] Timing Data dump into file /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/coe_eosdata_7cMXnt/PVT_0P77V_0C.hold_view.twf, for view: PVT_0P77V_0C.hold_view 
[05/07 15:26:56    283s] 	 Dumping view 1 PVT_0P77V_0C.hold_view 
[05/07 15:26:58    283s] 	 Dumping view 1 PVT_0P77V_0C.hold_view 
[05/07 15:26:56    283s] Done building hold timer [8977 node(s), 11524 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:00:05.5 mem=0.0M ***
[05/07 15:26:58    283s] Done building hold timer [8977 node(s), 11524 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:00:05.5 mem=0.0M ***
[05/07 15:26:56    283s] *** QThread HoldInit [[05/07 15:26:58    283s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), mem = 0.0M
finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), mem = 0.0M
[05/07 15:26:56    283s] 
[05/07 15:26:56    283s] =============================================================================================
[05/07 15:26:56    283s]  Step TAT Report for QThreadWorker #1
[05/07 15:26:56    283s] =============================================================================================
[05/07 15:26:56    283s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 15:26:56    283s] ---------------------------------------------------------------------------------------------
[05/07 15:26:56    283s] [ TimingUpdate           ]      2   0:00:00.1  (   2.8 % )     0:00:02.1 /  0:00:02.1    1.0
[05/07 15:26:56    283s] [ FullDelayCalc          ]      1   0:00:02.0  (  79.2 % )     0:00:02.0 /  0:00:02.0    1.0
[05/07 15:26:56    283s] [ ViewPruning            ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[05/07 15:26:56    283s] [ TimingReport           ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[05/07 15:26:56    283s] [ BuildHoldTimer         ]      3   0:00:00.1  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.0
[05/07 15:26:56    283s] [ HoldTimerViewData      ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/07 15:26:56    283s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[05/07 15:26:56    283s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    1.0
[05/07 15:26:56    283s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.1
[05/07 15:26:56    283s] [ MISC                   ]          0:00:00.2  (   7.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/07 15:26:56    283s] ---------------------------------------------------------------------------------------------
[05/07 15:26:56    283s]  QThreadWorker #1 TOTAL             0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[05/07 15:26:56    283s] ---------------------------------------------------------------------------------------------
[05/07 15:26:56    283s] 
 
[05/07 15:26:58    285s] _______________________________________________________________________
[05/07 15:26:58    285s] Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:04:46 mem=2179.4M ***
*info: category slack lower bound [L 0.0] default
[05/07 15:26:58    285s] *info: category slack lower bound [H 0.0] reg2reg 
[05/07 15:26:58    285s] --------------------------------------------------- 
[05/07 15:26:58    285s]    Setup Violation Summary with Target Slack (0.000 ns)
[05/07 15:26:58    285s] --------------------------------------------------- 
[05/07 15:26:58    285s]          WNS    reg2regWNS
[05/07 15:26:58    285s]    15.097 ns     15.097 ns
[05/07 15:26:58    285s] --------------------------------------------------- 
[05/07 15:26:58    285s] Restoring Auto Hold Views:  PVT_0P77V_0C.hold_view
[05/07 15:26:58    285s] Restoring Active Hold Views:  PVT_0P77V_0C.hold_view 
[05/07 15:26:58    285s] Restoring Hold Target Slack: 0
[05/07 15:26:58    285s] Loading timing data from /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/coe_eosdata_7cMXnt/PVT_0P77V_0C.hold_view.twf 
[05/07 15:26:58    285s] 	 Loading view 1 PVT_0P77V_0C.hold_view 
[05/07 15:26:58    285s] 
[05/07 15:26:58    285s] *Info: minBufDelay = 12.1 ps, libStdDelay = 2.6 ps, minBufSize = 58320 (4.0)
[05/07 15:26:58    285s] *Info: worst delay setup view: PVT_0P63V_100C.setup_view
[05/07 15:26:58    285s] Footprint list for hold buffering (delay unit: ps)
[05/07 15:26:58    285s] =================================================================
[05/07 15:26:58    285s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[05/07 15:26:58    285s] ------------------------------------------------------------------
[05/07 15:26:58    285s] *Info:        7.0       1.73    4.0  57.65 HB1xp67_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:        7.9       1.86    4.0  67.57 HB1xp67_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       11.4       2.36    4.0 112.58 HB1xp67_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:        9.3       1.74    5.0  19.28 BUFx2_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:       10.4       1.88    5.0  22.58 BUFx2_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       12.5       2.08    5.0  28.35 BUFx2_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       17.4       1.82    5.0  58.49 HB2xp67_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:       19.9       1.98    5.0  68.76 HB2xp67_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       30.2       2.47    5.0 114.47 HB2xp67_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:        8.5       1.69    6.0  12.95 BUFx3_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:        9.4       1.84    6.0  15.17 BUFx3_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       11.2       2.04    6.0  19.04 BUFx3_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       23.6       1.78    6.0  59.63 HB3xp67_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:       26.8       1.94    6.0  70.35 HB3xp67_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       32.8       2.16    6.0  88.65 HB3xp67_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       40.9       2.45    6.0 117.10 HB3xp67_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:       20.2       2.26    7.0  19.01 BUFx4_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:       34.3       2.35    7.0  72.15 HB4xp67_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       41.8       2.62    7.0  91.11 HB4xp67_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       52.4       2.45    7.0 120.14 HB4xp67_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:        9.0       1.90    8.0   9.69 BUFx4f_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:       10.1       1.84    8.0  11.33 BUFx4f_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       14.2       1.97    8.0  11.54 BUFx5_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       12.0       2.05    8.0  14.21 BUFx4f_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       17.0       2.26    8.0  15.24 BUFx5_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:       14.4       2.33    8.0  18.81 BUFx4f_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:        8.8       1.69   10.0   6.55 BUFx6f_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:       11.6       2.05   10.0   9.58 BUFx6f_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       12.9       2.50   10.0  12.64 BUFx6f_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:       13.0       1.57   12.0   4.98 BUFx8_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:       19.2       2.23   12.0   9.56 BUFx8_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:       12.4       1.75   14.0   4.70 BUFx10_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       14.5       1.96   14.0   5.86 BUFx10_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       16.6       2.33   14.0   7.69 BUFx10_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:       13.8       1.72   16.0   4.01 BUFx12_ASAP7_75t_L (A,Y)
[05/07 15:26:58    285s] *Info:       15.9       1.94   16.0   4.98 BUFx12_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] *Info:       18.4       2.30   16.0   6.51 BUFx12_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:        9.9       1.64   18.0   3.42 BUFx12f_ASAP7_75t_SL (A,Y)
[05/07 15:26:58    285s] *Info:       14.2       2.32   18.0   6.42 BUFx12f_ASAP7_75t_SRAM (A,Y)
[05/07 15:26:58    285s] *Info:       13.7       1.97   22.0   3.75 BUFx16f_ASAP7_75t_R (A,Y)
[05/07 15:26:58    285s] =================================================================
[05/07 15:26:59    286s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2189.4M
[05/07 15:26:59    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.102, REAL:0.103, MEM:2189.4M
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] ------------------------------------------------------------
[05/07 15:26:59    286s]              Initial Summary                             
[05/07 15:26:59    286s] ------------------------------------------------------------
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] Setup views included:
[05/07 15:26:59    286s]  PVT_0P63V_100C.setup_view
[05/07 15:26:59    286s] Hold  views included:
[05/07 15:26:59    286s]  PVT_0P77V_0C.hold_view
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] +--------------------+---------+---------+---------+
[05/07 15:26:59    286s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:26:59    286s] +--------------------+---------+---------+---------+
[05/07 15:26:59    286s] |           WNS (ns):| 15.097  | 15.097  | 32.489  |
[05/07 15:26:59    286s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:26:59    286s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:26:59    286s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:26:59    286s] +--------------------+---------+---------+---------+
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] +--------------------+---------+---------+---------+
[05/07 15:26:59    286s] |     Hold mode      |   all   | reg2reg | default |
[05/07 15:26:59    286s] +--------------------+---------+---------+---------+
[05/07 15:26:59    286s] |           WNS (ns):| -0.022  | -0.008  | -0.022  |
[05/07 15:26:59    286s] |           TNS (ns):| -0.050  | -0.028  | -0.022  |
[05/07 15:26:59    286s] |    Violating Paths:|    9    |    8    |    1    |
[05/07 15:26:59    286s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:26:59    286s] +--------------------+---------+---------+---------+
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] +----------------+-------------------------------+------------------+
[05/07 15:26:59    286s] |                |              Real             |       Total      |
[05/07 15:26:59    286s] |    DRVs        +------------------+------------+------------------|
[05/07 15:26:59    286s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:26:59    286s] +----------------+------------------+------------+------------------+
[05/07 15:26:59    286s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:26:59    286s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:26:59    286s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:26:59    286s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:26:59    286s] +----------------+------------------+------------+------------------+
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] Density: 1.644%
[05/07 15:26:59    286s]        (99.072% with Fillers)
[05/07 15:26:59    286s] Total number of glitch violations: 0
[05/07 15:26:59    286s] ------------------------------------------------------------
[05/07 15:26:59    286s] Deleting Cell Server ...
[05/07 15:26:59    286s] Deleting Lib Analyzer.
[05/07 15:26:59    286s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:26:59    286s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:26:59    286s] Summary for sequential cells identification: 
[05/07 15:26:59    286s]   Identified SBFF number: 68
[05/07 15:26:59    286s]   Identified MBFF number: 0
[05/07 15:26:59    286s]   Identified SB Latch number: 0
[05/07 15:26:59    286s]   Identified MB Latch number: 0
[05/07 15:26:59    286s]   Not identified SBFF number: 0
[05/07 15:26:59    286s]   Not identified MBFF number: 0
[05/07 15:26:59    286s]   Not identified SB Latch number: 0
[05/07 15:26:59    286s]   Not identified MB Latch number: 0
[05/07 15:26:59    286s]   Number of sequential cells which are not FFs: 64
[05/07 15:26:59    286s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:26:59    286s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:26:59    286s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:26:59    286s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:26:59    286s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:26:59    286s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:26:59    286s]  Setting StdDelay to 2.60
[05/07 15:26:59    286s] Creating Cell Server, finished. 
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] Deleting Cell Server ...
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] Creating Lib Analyzer ...
[05/07 15:26:59    286s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:26:59    286s] Summary for sequential cells identification: 
[05/07 15:26:59    286s]   Identified SBFF number: 68
[05/07 15:26:59    286s]   Identified MBFF number: 0
[05/07 15:26:59    286s]   Identified SB Latch number: 0
[05/07 15:26:59    286s]   Identified MB Latch number: 0
[05/07 15:26:59    286s]   Not identified SBFF number: 0
[05/07 15:26:59    286s]   Not identified MBFF number: 0
[05/07 15:26:59    286s]   Not identified SB Latch number: 0
[05/07 15:26:59    286s]   Not identified MB Latch number: 0
[05/07 15:26:59    286s]   Number of sequential cells which are not FFs: 64
[05/07 15:26:59    286s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:26:59    286s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:26:59    286s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:26:59    286s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:26:59    286s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:26:59    286s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:26:59    286s]  Setting StdDelay to 2.60
[05/07 15:26:59    286s] Creating Cell Server, finished. 
[05/07 15:26:59    286s] 
[05/07 15:26:59    286s] Total number of usable buffers from Lib Analyzer: 31 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_R)
[05/07 15:26:59    286s] Total number of usable inverters from Lib Analyzer: 40 ( INVxp67_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_R INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:26:59    286s] Total number of usable delay cells from Lib Analyzer: 9 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM)
[05/07 15:26:59    286s] 
[05/07 15:27:00    287s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:47 mem=2189.4M
[05/07 15:27:00    287s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:47 mem=2189.4M
[05/07 15:27:00    287s] Creating Lib Analyzer, finished. 
[05/07 15:27:00    287s] Deleting Cell Server ...
[05/07 15:27:00    287s] Deleting Lib Analyzer.
[05/07 15:27:00    287s] 
[05/07 15:27:00    287s] Creating Lib Analyzer ...
[05/07 15:27:00    287s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:27:00    287s] Summary for sequential cells identification: 
[05/07 15:27:00    287s]   Identified SBFF number: 68
[05/07 15:27:00    287s]   Identified MBFF number: 0
[05/07 15:27:00    287s]   Identified SB Latch number: 0
[05/07 15:27:00    287s]   Identified MB Latch number: 0
[05/07 15:27:00    287s]   Not identified SBFF number: 0
[05/07 15:27:00    287s]   Not identified MBFF number: 0
[05/07 15:27:00    287s]   Not identified SB Latch number: 0
[05/07 15:27:00    287s]   Not identified MB Latch number: 0
[05/07 15:27:00    287s]   Number of sequential cells which are not FFs: 64
[05/07 15:27:00    287s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:27:00    287s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:27:00    287s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:27:00    287s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:27:00    287s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:27:00    287s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:27:00    287s]  Setting StdDelay to 2.60
[05/07 15:27:00    287s] Creating Cell Server, finished. 
[05/07 15:27:00    287s] 
[05/07 15:27:00    287s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/07 15:27:00    287s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[05/07 15:27:00    287s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:27:00    287s] 
[05/07 15:27:01    288s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:49 mem=2189.4M
[05/07 15:27:02    289s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:49 mem=2189.4M
[05/07 15:27:02    289s] Creating Lib Analyzer, finished. 
[05/07 15:27:02    289s] Hold Timer stdDelay = 2.6ps
[05/07 15:27:02    289s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:27:02    289s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:27:02    289s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:27:02    289s] **opt_design ... cpu = 0:00:35, real = 0:00:37, mem = 1937.5M, totSessionCpu=0:04:49 **
[05/07 15:27:02    289s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:49.1/0:05:24.3 ([05/07 15:27:02    289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.343034.12
0.9), mem = 2179.4M
[05/07 15:27:02    289s] gigaOpt Hold fixing search radius: 10.800000 Microns (40 stdCellHgt)
[05/07 15:27:02    289s] gigaOpt Hold fixing search radius on new term: 1.350000 Microns (5 stdCellHgt)
[05/07 15:27:02    289s] gigaOpt Hold fixing search radius: 10.800000 Microns (40 stdCellHgt)
[05/07 15:27:02    289s] gigaOpt Hold fixing search radius on new term: 1.350000 Microns (5 stdCellHgt)
[05/07 15:27:02    289s] *info: Run opt_design holdfix with 1 thread.
[05/07 15:27:02    289s] Info: 33 clock nets excluded from IPO operation.
[05/07 15:27:02    289s] --------------------------------------------------- 
[05/07 15:27:02    289s]    Hold Timing Summary  - Initial 
[05/07 15:27:02    289s] --------------------------------------------------- 
[05/07 15:27:02    289s]  Target slack:       0.0000 ns
[05/07 15:27:02    289s]  View: PVT_0P77V_0C.hold_view 
[05/07 15:27:02    289s]    WNS:      -0.0216
[05/07 15:27:02    289s]    TNS:      -0.0501
[05/07 15:27:02    289s]    VP :            9
[05/07 15:27:02    289s]    Worst hold path end point: PISOR/OutReady_reg/D 
[05/07 15:27:02    289s] --------------------------------------------------- 
[05/07 15:27:02    289s] Info: Do not create the CCOpt slew target map as it already exists.
[05/07 15:27:02    289s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/07 15:27:02    289s] ### Creating PhyDesignMc. totSessionCpu=0:04:49 mem=2198.5M
[05/07 15:27:02    289s] OPERPROF: Starting DPlace-Init at level 1, MEM:2198.5M
[05/07 15:27:02    289s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:27:02    289s] OPERPROF:   Starting FgcInit at level 2, MEM:2198.5M
[05/07 15:27:02    289s] OPERPROF:   Finished FgcInit at level 2, CPU:0.002, REAL:0.002, MEM:2198.5M
[05/07 15:27:02    289s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2198.5M
[05/07 15:27:02    289s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:27:02    289s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.101, MEM:2198.5M
[05/07 15:27:02    289s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2198.5MB).
[05/07 15:27:02    289s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.178, REAL:0.179, MEM:2198.5M
[05/07 15:27:02    289s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:50 mem=2198.5M
[05/07 15:27:02    289s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2198.5M
[05/07 15:27:02    289s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:2198.5M
[05/07 15:27:02    289s] Optimizer Target Slack 0.000 StdDelay is 0.003  
[05/07 15:27:02    289s] 
[05/07 15:27:02    289s] *** Starting Core Fixing (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:04:50 mem=2198.5M density=99.103% ***

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.097  | 15.097  | 32.489  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 1.645%
       (99.103% with Fillers)
------------------------------------------------------------
[05/07 15:27:03    290s] *info: Hold Batch Commit is enabled
[05/07 15:27:03    290s] *info: Levelized Batch Commit is enabled
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] Phase I ......
[05/07 15:27:03    290s] Executing transform: ECO Safe Resize
[05/07 15:27:03    290s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:27:03    290s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/07 15:27:03    290s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:27:03    290s] Worst hold path end point:
[05/07 15:27:03    290s]   PISOR/OutReady_reg/D
[05/07 15:27:03    290s]     net: PISOR/n_167 (nrTerm=2)
[05/07 15:27:03    290s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] |   0|  -0.022|    -0.05|       9|          0|       0(     0)|    99.10%|   0:00:00.0|  2208.5M|
[05/07 15:27:03    290s] Capturing REF for hold ...
[05/07 15:27:03    290s]    Hold Timing Snapshot: (REF)
[05/07 15:27:03    290s]              All PG WNS: -0.022
[05/07 15:27:03    290s]              All PG TNS: -0.050
[05/07 15:27:03    290s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:27:03    290s] Executing transform: AddBuffer + LegalResize
[05/07 15:27:03    290s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:27:03    290s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
[05/07 15:27:03    290s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:27:03    290s] Worst hold path end point:
[05/07 15:27:03    290s]   PISOR/OutReady_reg/D
[05/07 15:27:03    290s]     net: PISOR/n_167 (nrTerm=2)
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] Capturing REF for hold ...
[05/07 15:27:03    290s]    Hold Timing Snapshot: (REF)
[05/07 15:27:03    290s]              All PG WNS: -0.022
[05/07 15:27:03    290s]              All PG TNS: -0.050
[05/07 15:27:03    290s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[05/07 15:27:03    290s] |   0|  -0.022|    -0.05|       9|          0|       0(     0)|    99.10%|   0:00:00.0|  2208.5M|
[05/07 15:27:03    290s] +----+--------+---------+--------+-----------+----------------+----------+------------+---------+
[05/07 15:27:03    290s] --------------------------------------------------- 
[05/07 15:27:03    290s]    Hold Timing Summary  - Phase I 
[05/07 15:27:03    290s] --------------------------------------------------- 
[05/07 15:27:03    290s]  Target slack:       0.0000 ns
[05/07 15:27:03    290s]  View: PVT_0P77V_0C.hold_view 
[05/07 15:27:03    290s]    WNS:      -0.0216
[05/07 15:27:03    290s]    TNS:      -0.0501
[05/07 15:27:03    290s]    VP :            9
[05/07 15:27:03    290s]    Worst hold path end point: PISOR/OutReady_reg/D 
[05/07 15:27:03    290s] --------------------------------------------------- 

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 PVT_0P63V_100C.setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 15.097  | 15.097  | 32.489  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   490   |   489   |   117   |
+--------------------+---------+---------+---------+

Density: 1.645%
       (99.103% with Fillers)
------------------------------------------------------------
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] =======================================================================
[05/07 15:27:03    290s]                 Reasons for remaining hold violations
[05/07 15:27:03    290s] =======================================================================
[05/07 15:27:03    290s] *info: Total 31 net(s) have violated hold timing slacks.
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] Buffering failure reasons
[05/07 15:27:03    290s] ------------------------------------------------
[05/07 15:27:03    290s] *info:    31 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/07 15:27:03    290s] *info:    31 net(s): Could not be fixed because of internal reason: UnknownReason.
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] Resizing failure reasons
[05/07 15:27:03    290s] ------------------------------------------------
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] *** Finished Core Fixing (fixHold) cpu=0:00:06.2 real=0:00:07.0 totSessionCpu=0:04:50 mem=2208.5M density=99.103% ***
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] *** Finish Post Route Hold Fixing (cpu=0:00:06.2 real=0:00:07.0 totSessionCpu=0:04:50 mem=2208.5M density=99.103%) ***
[05/07 15:27:03    290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.343034.12
[05/07 15:27:03    290s] *** HoldOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:04:50.1/0:05:25.3 (0.9), mem = 2189.4M
[05/07 15:27:03    290s] **INFO: total 0 insts, 0 nets marked don't touch
[05/07 15:27:03    290s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[05/07 15:27:03    290s] **INFO: total 0 insts, 0 nets unmarked don't touch
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] OPERPROF: Starting FgcCleanup at level 1, MEM:2189.4M
[05/07 15:27:03    290s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2189.4M
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] =============================================================================================
[05/07 15:27:03    290s]  Step TAT Report for HoldOpt #1
[05/07 15:27:03    290s] =============================================================================================
[05/07 15:27:03    290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 15:27:03    290s] ---------------------------------------------------------------------------------------------
[05/07 15:27:03    290s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:27:03    290s] [ ViewPruning            ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.2
[05/07 15:27:03    290s] [ QThreadMaster          ]      1   0:00:02.6  (  32.8 % )     0:00:02.6 /  0:00:02.0    0.8
[05/07 15:27:03    290s] [ TimingReport           ]      6   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/07 15:27:03    290s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.0
[05/07 15:27:03    290s] [ HoldTimerCalcSummary   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:27:03    290s] [ HoldCollectNode        ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[05/07 15:27:03    290s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[05/07 15:27:03    290s] [ CellServerInit         ]      4   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/07 15:27:03    290s] [ LibAnalyzerInit        ]      3   0:00:03.9  (  48.0 % )     0:00:03.9 /  0:00:03.8    1.0
[05/07 15:27:03    290s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:27:03    290s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   4.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/07 15:27:03    290s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/07 15:27:03    290s] [ RptLenViolation        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/07 15:27:03    290s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.1
[05/07 15:27:03    290s] [ MISC                   ]          0:00:00.7  (   8.4 % )     0:00:00.7 /  0:00:00.6    1.0
[05/07 15:27:03    290s] ---------------------------------------------------------------------------------------------
[05/07 15:27:03    290s]  HoldOpt #1 TOTAL                   0:00:08.0  ( 100.0 % )     0:00:08.0 /  0:00:07.4    0.9
[05/07 15:27:03    290s] ---------------------------------------------------------------------------------------------
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] Deleting Cell Server ...
[05/07 15:27:03    290s] Deleting Lib Analyzer.
[05/07 15:27:03    290s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:27:03    290s] Summary for sequential cells identification: 
[05/07 15:27:03    290s]   Identified SBFF number: 68
[05/07 15:27:03    290s]   Identified MBFF number: 0
[05/07 15:27:03    290s]   Identified SB Latch number: 0
[05/07 15:27:03    290s]   Identified MB Latch number: 0
[05/07 15:27:03    290s]   Not identified SBFF number: 0
[05/07 15:27:03    290s]   Not identified MBFF number: 0
[05/07 15:27:03    290s]   Not identified SB Latch number: 0
[05/07 15:27:03    290s]   Not identified MB Latch number: 0
[05/07 15:27:03    290s]   Number of sequential cells which are not FFs: 64
[05/07 15:27:03    290s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:27:03    290s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:27:03    290s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:27:03    290s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:27:03    290s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:27:03    290s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:27:03    290s]  Setting StdDelay to 2.60
[05/07 15:27:03    290s] Creating Cell Server, finished. 
[05/07 15:27:03    290s] 
[05/07 15:27:03    290s] Deleting Cell Server ...
[05/07 15:27:04    291s] OPERPROF: Starting HotSpotCal at level 1, MEM:2177.4M
[05/07 15:27:04    291s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:04    291s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:27:04    291s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:04    291s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:27:04    291s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:27:04    291s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:04    291s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:27:04    291s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.022, MEM:2179.7M
[05/07 15:27:04    291s] OPERPROF: Starting FgcInit at level 1, MEM:2179.7M
[05/07 15:27:04    291s] OPERPROF: Finished FgcInit at level 1, CPU:0.003, REAL:0.003, MEM:2179.7M
[05/07 15:27:04    291s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2179.7M
[05/07 15:27:04    291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.144, REAL:0.145, MEM:2179.7M
[05/07 15:27:04    291s] 
[05/07 15:27:04    291s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2179.7M
[05/07 15:27:04    291s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.004, MEM:2168.0M
[05/07 15:27:04    291s] OPERPROF: Starting FgcCleanup at level 1, MEM:2168.0M
[05/07 15:27:04    291s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2168.0M
[05/07 15:27:04    291s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:27:04    291s] UM:           0.000 ps      15096.912 ps  postroute.hold
[05/07 15:27:04    291s] Running postRoute recovery in preEcoRoute mode
[05/07 15:27:04    291s] **opt_design ... cpu = 0:00:38, real = 0:00:39, mem = 1933.6M, totSessionCpu=0:04:52 **
[05/07 15:27:05    292s]   DRV Snapshot: (TGT)
[05/07 15:27:05    292s]          Tran DRV: 0
[05/07 15:27:05    292s]           Cap DRV: 0
[05/07 15:27:05    292s]        Fanout DRV: 0
[05/07 15:27:05    292s]            Glitch: 0
[05/07 15:27:05    292s] 
[05/07 15:27:05    292s] Creating Lib Analyzer ...
[05/07 15:27:05    292s] Creating Cell Server ...(0, 0, 0, 0)
[05/07 15:27:05    292s] Summary for sequential cells identification: 
[05/07 15:27:05    292s]   Identified SBFF number: 68
[05/07 15:27:05    292s]   Identified MBFF number: 0
[05/07 15:27:05    292s]   Identified SB Latch number: 0
[05/07 15:27:05    292s]   Identified MB Latch number: 0
[05/07 15:27:05    292s]   Not identified SBFF number: 0
[05/07 15:27:05    292s]   Not identified MBFF number: 0
[05/07 15:27:05    292s]   Not identified SB Latch number: 0
[05/07 15:27:05    292s]   Not identified MB Latch number: 0
[05/07 15:27:05    292s]   Number of sequential cells which are not FFs: 64
[05/07 15:27:05    292s]  Visiting view : PVT_0P63V_100C.setup_view
[05/07 15:27:05    292s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/07 15:27:05    292s]    : PowerDomain = none : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/07 15:27:05    292s]  Visiting view : PVT_0P77V_0C.hold_view
[05/07 15:27:05    292s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/07 15:27:05    292s]    : PowerDomain = none : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/07 15:27:05    292s]  Setting StdDelay to 2.60
[05/07 15:27:05    292s] Creating Cell Server, finished. 
[05/07 15:27:05    292s] 
[05/07 15:27:05    292s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/07 15:27:05    292s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[05/07 15:27:05    292s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/07 15:27:05    292s] 
[05/07 15:27:05    292s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:53 mem=2170.0M
[05/07 15:27:05    292s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:53 mem=2170.0M
[05/07 15:27:05    292s] Creating Lib Analyzer, finished. 
[05/07 15:27:05    292s] 
[05/07 15:27:05    292s] Recovery Manager:
[05/07 15:27:05    292s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/07 15:27:05    292s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/07 15:27:05    292s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/07 15:27:05    292s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/07 15:27:05    292s] 
[05/07 15:27:05    292s] Checking DRV degradation...
[05/07 15:27:05    292s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/07 15:27:05    292s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2167.97M, totSessionCpu=0:04:53).
[05/07 15:27:05    292s] **opt_design ... cpu = 0:00:39, real = 0:00:40, mem = 1937.9M, totSessionCpu=0:04:53 **
[05/07 15:27:05    292s] 
[05/07 15:27:06    292s]   DRV Snapshot: (REF)
[05/07 15:27:06    292s]          Tran DRV: 0
[05/07 15:27:06    292s]           Cap DRV: 0
[05/07 15:27:06    292s]        Fanout DRV: 0
[05/07 15:27:06    292s]            Glitch: 0
[05/07 15:27:06    292s] Skipping post route harden opt
[05/07 15:27:06    292s] ### Creating LA Mngr. totSessionCpu=0:04:53 mem=2168.0M
[05/07 15:27:06    292s] ### Creating LA Mngr, finished. totSessionCpu=0:04:53 mem=2168.0M
[05/07 15:27:06    293s] Default Rule : ""
[05/07 15:27:06    293s] Non Default Rules :
[05/07 15:27:06    293s] Worst Slack : 15.097 ns
[05/07 15:27:06    293s] Total 0 nets layer assigned (0.1).
[05/07 15:27:06    293s] GigaOpt: setting up router preferences
[05/07 15:27:06    293s] GigaOpt: 0 nets assigned router directives
[05/07 15:27:06    293s] 
[05/07 15:27:06    293s] Start Assign Priority Nets ...
[05/07 15:27:06    293s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/07 15:27:06    293s] Existing Priority Nets 0 (0.0%)
[05/07 15:27:06    293s] Assigned Priority Nets 0 (0.0%)
[05/07 15:27:06    293s] ### Creating LA Mngr. totSessionCpu=0:04:53 mem=2168.0M
[05/07 15:27:06    293s] ### Creating LA Mngr, finished. totSessionCpu=0:04:53 mem=2168.0M
[05/07 15:27:06    293s] Default Rule : ""
[05/07 15:27:06    293s] Non Default Rules :
[05/07 15:27:06    293s] Worst Slack : 15.097 ns
[05/07 15:27:06    293s] Total 0 nets layer assigned (0.3).
[05/07 15:27:06    293s] GigaOpt: setting up router preferences
[05/07 15:27:06    293s] GigaOpt: 0 nets assigned router directives
[05/07 15:27:06    293s] 
[05/07 15:27:06    293s] Start Assign Priority Nets ...
[05/07 15:27:06    293s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/07 15:27:06    293s] Existing Priority Nets 0 (0.0%)
[05/07 15:27:06    293s] Assigned Priority Nets 0 (0.0%)
[05/07 15:27:06    293s] All LLGs are deleted
[05/07 15:27:06    293s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2230.5M
[05/07 15:27:06    293s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2230.5M
[05/07 15:27:06    293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2230.5M
[05/07 15:27:06    293s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2230.5M
[05/07 15:27:06    293s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2242.2M
[05/07 15:27:06    293s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:2242.2M
[05/07 15:27:06    293s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.111, REAL:0.111, MEM:2242.2M
[05/07 15:27:06    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.142, REAL:0.143, MEM:2242.2M
[05/07 15:27:06    293s] 
[05/07 15:27:06    293s] ------------------------------------------------------------
[05/07 15:27:06    293s]         Pre-ecoRoute Summary                             
[05/07 15:27:06    293s] ------------------------------------------------------------
[05/07 15:27:06    293s] 
[05/07 15:27:06    293s] Setup views included:
[05/07 15:27:06    293s]  PVT_0P63V_100C.setup_view 
[05/07 15:27:06    293s] 
[05/07 15:27:06    293s] +--------------------+---------+---------+---------+
[05/07 15:27:06    293s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:27:06    293s] +--------------------+---------+---------+---------+
[05/07 15:27:06    293s] |           WNS (ns):| 15.097  | 15.097  | 32.489  |
[05/07 15:27:06    293s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:27:06    293s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:27:06    293s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:27:06    293s] +--------------------+---------+---------+---------+
[05/07 15:27:06    293s] 
[05/07 15:27:06    293s] +----------------+-------------------------------+------------------+
[05/07 15:27:06    293s] |                |              Real             |       Total      |
[05/07 15:27:06    293s] |    DRVs        +------------------+------------+------------------|
[05/07 15:27:06    293s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:27:06    293s] +----------------+------------------+------------+------------------+
[05/07 15:27:06    293s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:27:06    293s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:27:06    293s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:27:06    293s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:27:06    293s] +----------------+------------------+------------+------------------+
[05/07 15:27:06    293s] 
[05/07 15:27:06    293s] Density: 1.644%
[05/07 15:27:06    293s]        (99.072% with Fillers)
[05/07 15:27:06    293s] Total number of glitch violations: 0
[05/07 15:27:06    293s] ------------------------------------------------------------
[05/07 15:27:06    293s] **opt_design ... cpu = 0:00:39, real = 0:00:41, mem = 1888.8M, totSessionCpu=0:04:54 **
[05/07 15:27:06    293s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2126.2M
[05/07 15:27:06    293s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2126.2M
[05/07 15:27:06    293s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/07 15:27:06    293s] OPERPROF:     Starting FgcInit at level 3, MEM:2126.2M
[05/07 15:27:06    293s] OPERPROF:     Finished FgcInit at level 3, CPU:0.003, REAL:0.003, MEM:2126.2M
[05/07 15:27:06    293s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2126.2M
[05/07 15:27:06    293s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.002, REAL:0.002, MEM:2114.5M
[05/07 15:27:06    293s] All LLGs are deleted
[05/07 15:27:06    293s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2114.5M
[05/07 15:27:06    293s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2114.5M
[05/07 15:27:06    293s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2114.5M
[05/07 15:27:06    293s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2114.5M
[05/07 15:27:06    293s] Core basic site is asap7sc7p5t
[05/07 15:27:06    293s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[05/07 15:27:06    293s] SiteArray: non-trimmed site array dimensions = 667 x 4386
[05/07 15:27:06    293s] SiteArray: use 12,296,192 bytes
[05/07 15:27:06    293s] SiteArray: current memory after site array memory allocation 2126.2M
[05/07 15:27:06    293s] SiteArray: FP blocked sites are writable
[05/07 15:27:06    293s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/07 15:27:06    293s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2126.2M
[05/07 15:27:06    293s] Process 47128 wires and vias for routing blockage and capacity analysis
[05/07 15:27:06    293s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.051, REAL:0.052, MEM:2126.2M
[05/07 15:27:06    293s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.159, REAL:0.159, MEM:2126.2M
[05/07 15:27:06    293s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.189, REAL:0.190, MEM:2126.2M
[05/07 15:27:06    293s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2126.2MB).
[05/07 15:27:06    293s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.252, REAL:0.251, MEM:2126.2M
[05/07 15:27:06    293s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2126.2M
[05/07 15:27:06    293s]   Signal wire search tree: 41995 elements. (cpu=0:00:00.0, mem=0.0M)
[05/07 15:27:06    293s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.023, REAL:0.014, MEM:2126.2M
[05/07 15:27:07    294s] For 8999 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/07 15:27:07    294s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2126.2M
[05/07 15:27:07    294s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2126.2M
[05/07 15:27:07    294s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2126.2M
[05/07 15:27:07    294s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2126.2M
[05/07 15:27:07    294s] AddFiller main function time CPU:0.032, REAL:0.037
[05/07 15:27:07    294s] Filler instance commit time CPU:0.000, REAL:0.000
[05/07 15:27:07    294s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.040, REAL:0.044, MEM:2126.2M
[05/07 15:27:07    294s] *INFO: Adding fillers to module Co_mem_L.
[05/07 15:27:07    294s] *INFO:   Added 1 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:27:07    294s] *INFO:   Added 5172 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:27:07    294s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:27:07    294s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:27:07    294s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
[05/07 15:27:07    294s] *INFO:   Added 3827 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
[05/07 15:27:07    294s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
[05/07 15:27:07    294s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/07 15:27:07    294s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.041, REAL:0.044, MEM:2126.2M
[05/07 15:27:07    294s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2126.2M
[05/07 15:27:07    294s] *INFO: Total 9000 filler insts added - prefix FILLER_AO (CPU: 0:00:01.0).
[05/07 15:27:07    294s] For 1 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/07 15:27:07    294s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.002, REAL:0.002, MEM:2126.2M
[05/07 15:27:07    294s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.045, REAL:0.047, MEM:2126.2M
[05/07 15:27:07    294s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.045, REAL:0.048, MEM:2126.2M
[05/07 15:27:07    294s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:2126.2M
[05/07 15:27:07    294s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.036, REAL:0.036, MEM:2114.5M
[05/07 15:27:07    294s] OPERPROF:   Starting FgcCleanup at level 2, MEM:2114.5M
[05/07 15:27:07    294s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:2114.5M
[05/07 15:27:07    294s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1.029, REAL:1.002, MEM:2114.5M
[05/07 15:27:07    294s] -routeWithEco false                       # bool, default=false
[05/07 15:27:07    294s] -routeWithEco true                        # bool, default=false, user setting
[05/07 15:27:07    294s] -routeSelectedNetOnly false               # bool, default=false
[05/07 15:27:07    294s] -routeWithTimingDriven false              # bool, default=false
[05/07 15:27:07    294s] -routeWithSiDriven false                  # bool, default=false
[05/07 15:27:07    294s] Existing Dirty Nets : 3
[05/07 15:27:07    294s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/07 15:27:07    294s] Reset Dirty Nets : 3
[05/07 15:27:07    294s] 
[05/07 15:27:07    294s] route_global_detail
[05/07 15:27:07    294s] 
[05/07 15:27:07    294s] #set_db route_design_bottom_routing_layer 2
[05/07 15:27:07    294s] #set_db route_design_top_routing_layer 7
[05/07 15:27:07    294s] #set_db route_design_with_eco true
[05/07 15:27:07    294s] #set_db route_design_with_via_in_pin "true"
[05/07 15:27:07    294s] ### Time Record (route_global_detail) is installed.
[05/07 15:27:07    294s] #Start route_global_detail on Wed May  7 15:27:07 2025
[05/07 15:27:07    294s] #
[05/07 15:27:07    294s] ### Time Record (Pre Callback) is installed.
[05/07 15:27:07    294s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_7bdAln.rcdb.d/MSDAP.rcdb.d': 3463 access done (mem: 2114.469M)
[05/07 15:27:07    294s] ### Time Record (Pre Callback) is uninstalled.
[05/07 15:27:07    294s] ### Time Record (DB Import) is installed.
[05/07 15:27:07    294s] ### Time Record (Timing Data Generation) is installed.
[05/07 15:27:07    294s] ### Time Record (Timing Data Generation) is uninstalled.
[05/07 15:27:07    294s] ### Net info: total nets: 3816
[05/07 15:27:07    294s] ### Net info: dirty nets: 0
[05/07 15:27:07    294s] ### Net info: marked as disconnected nets: 0
[05/07 15:27:08    295s] #num needed restored net=0
[05/07 15:27:08    295s] #need_extraction net=0 (total=3816)
[05/07 15:27:08    295s] ### Net info: fully routed nets: 3284
[05/07 15:27:08    295s] ### Net info: trivial (< 2 pins) nets: 532
[05/07 15:27:08    295s] ### Net info: unrouted nets: 0
[05/07 15:27:08    295s] ### Net info: re-extraction nets: 0
[05/07 15:27:08    295s] ### Net info: ignored nets: 0
[05/07 15:27:08    295s] ### Net info: skip routing nets: 0
[05/07 15:27:08    295s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:27:08    295s] #Processed 3 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[05/07 15:27:08    295s] #(2 insts marked dirty, reset pre-exisiting dirty flag on 5 insts, 4 nets marked need extraction)
[05/07 15:27:08    295s] ### Time Record (DB Import) is uninstalled.
[05/07 15:27:08    295s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[05/07 15:27:08    295s] #RTESIG:78da9594cb4ec330104559f315a3c0a2482578fc8c97450209a93c9402db286d9c2a521e
[05/07 15:27:08    295s] #       287124e0eb318205a5699d78797d663cf6bdf2d9f9eb4d0c01ea10f1b2431a25080f316a
[05/07 15:27:08    295s] #       12a1b8a444882bd489db7ab90e4ecfce1f9f9e19873c2d3b03b375d39473c83eeab42a36
[05/07 15:27:08    295s] #       90993ced4b0b9db1b6a8b7173f34a5046cdb8fa605109815b5355bd37ae9484de8cd949e
[05/07 15:27:08    295s] #       426b3a81e64241f08d0730eb6ceb367c1582ba8ab4b78dabb0a6add3f6637e088d706794
[05/07 15:27:08    295s] #       be33ed3f44210272c2a816c8ffbcdf101a3108da4d52359929c37551ff1979008f08d9b5
[05/07 15:27:08    295s] #       7b8041ca22a0a124df0b6679d9a4f6002871443725fd107349f142dc858f1e7f0ec77008
[05/07 15:27:08    295s] #       2a93157d35da3ce4424e4887c3f5c47820d7dc673a0ac1fc8c265e464a1789dbbbe5f226
[05/07 15:27:08    295s] #       4e16abc5934a94b0490c7bd2725f5a0d69f1e2fe577d7f13032d77d5e5a0ba3a20bbdec7
[05/07 15:27:08    295s] #       13ebaec3fdd19072ca6f808a52509e24292aa7baac18f5baa3f81866ffe8414eb95f27b4
[05/07 15:27:08    295s] #       45e5b4242f4a9330ce08e34ecac3ede7c1ea932fd785ea8e
[05/07 15:27:08    295s] #
[05/07 15:27:08    295s] #Skip comparing routing design signature in db-snapshot flow
[05/07 15:27:08    295s] #RTESIG:78da9594cb4ec330104559f315a3c0a2482578fc8c97450209a93c9402db286d9c2a521e
[05/07 15:27:08    295s] #       287124e0eb318205a5699d78797d663cf6bdf2d9f9eb4d0c01ea10f1b2431a25080f316a
[05/07 15:27:08    295s] #       12a1b8a444882bd489db7ab90e4ecfce1f9f9e19873c2d3b03b375d39473c83eeab42a36
[05/07 15:27:08    295s] #       90993ced4b0b9db1b6a8b7173f34a5046cdb8fa605109815b5355bd37ae9484de8cd949e
[05/07 15:27:08    295s] #       426b3a81e64241f08d0730eb6ceb367c1582ba8ab4b78dabb0a6add3f6637e088d706794
[05/07 15:27:08    295s] #       be33ed3f44210272c2a816c8ffbcdf101a3108da4d52359929c37551ff1979008f08d9b5
[05/07 15:27:08    295s] #       7b8041ca22a0a124df0b6679d9a4f6002871443725fd107349f142dc858f1e7f0ec77008
[05/07 15:27:08    295s] #       2a93157d35da3ce4424e4887c3f5c47820d7dc673a0ac1fc8c265e464a1789dbbbe5f226
[05/07 15:27:08    295s] #       4e16abc5934a94b0490c7bd2725f5a0d69f1e2fe577d7f13032d77d5e5a0ba3a20bbdec7
[05/07 15:27:08    295s] #       13ebaec3fdd19072ca6f808a52509e24292aa7baac18f5baa3f81866ffe8414eb95f27b4
[05/07 15:27:08    295s] #       45e5b4242f4a9330ce08e34ecac3ede7c1ea932fd785ea8e
[05/07 15:27:08    295s] #
[05/07 15:27:08    295s] ### Time Record (Data Preparation) is installed.
[05/07 15:27:08    295s] #Start routing data preparation on Wed May  7 15:27:08 2025
[05/07 15:27:08    295s] #
[05/07 15:27:08    295s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:27:08    295s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:27:08    295s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:27:08    295s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:27:08    295s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:27:08    295s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:27:08    295s] ### Time Record (Cell Pin Access) is installed.
[05/07 15:27:08    295s] ### Time Record (Cell Pin Access) is uninstalled.
[05/07 15:27:08    295s] # M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:08    295s] # M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:08    295s] # M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:08    295s] # M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:27:08    295s] # M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:27:08    295s] # M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:27:08    295s] # M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:27:08    295s] # M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:27:08    295s] # M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:27:08    295s] # Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
[05/07 15:27:08    295s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/07 15:27:08    295s] #Regenerating Ggrids automatically.
[05/07 15:27:08    295s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:27:08    295s] #Using automatically generated G-grids.
[05/07 15:27:08    295s] #Done routing data preparation.
[05/07 15:27:08    295s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1861.38 (MB), peak = 2017.53 (MB)
[05/07 15:27:08    295s] ### Time Record (Data Preparation) is uninstalled.
[05/07 15:27:08    295s] ### Time Record (Special Wire Merging) is installed.
[05/07 15:27:08    295s] #Merging special wires: starts on Wed May  7 15:27:08 2025 with memory = 1861.38 (MB), peak = 2017.53 (MB)
[05/07 15:27:08    295s] #
[05/07 15:27:08    295s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.8 GB[05/07 15:27:08    295s] ### Time Record (Special Wire Merging) is uninstalled.
, peak:2.0 GB
[05/07 15:27:08    295s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 194.08700 57.37500 ) on M1 for NET shiftR/FE_PHN398_n_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[05/07 15:27:08    295s] #
[05/07 15:27:08    295s] #Connectivity extraction summary:
[05/07 15:27:08    295s] #2 routed nets are extracted.
[05/07 15:27:08    295s] #    1 (0.03%) extracted nets are partially routed.
[05/07 15:27:08    295s] #3282 routed net(s) are imported.
[05/07 15:27:08    295s] #532 nets are fixed|skipped|trivial (not extracted).
[05/07 15:27:08    295s] #Total number of nets = 3816.
[05/07 15:27:08    295s] #
[05/07 15:27:08    295s] #Start instance access analysis using 1 thread...
[05/07 15:27:08    295s] ### Time Record (Instance Pin Access) is installed.
[05/07 15:27:09    296s] #0 instance pins are hard to access
[05/07 15:27:09    296s] #Instance access analysis statistics:
[05/07 15:27:09    296s] #Cpu time = 00:00:00
[05/07 15:27:09    296s] #Elapsed time = 00:00:00
[05/07 15:27:09    296s] #Increased memory = 0.00 (MB)
[05/07 15:27:09    296s] #Total memory = 1861.38 (MB)
[05/07 15:27:09    296s] #Peak memory = 2017.53 (MB)
[05/07 15:27:09    296s] ### Time Record (Instance Pin Access) is uninstalled.
[05/07 15:27:09    296s] #Found 0 nets for post-route si or timing fixing.
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Finished routing data preparation on Wed May  7 15:27:09 2025
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Cpu time = 00:00:01
[05/07 15:27:09    296s] #Elapsed time = 00:00:01
[05/07 15:27:09    296s] #Increased memory = 5.88 (MB)
[05/07 15:27:09    296s] #Total memory = 1861.38 (MB)
[05/07 15:27:09    296s] #Peak memory = 2017.53 (MB)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] ### Time Record (Global Routing) is installed.
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Start global routing on Wed May  7 15:27:09 2025
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Start global routing initialization on Wed May  7 15:27:09 2025
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Number of eco nets is 1
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Start global routing data preparation on Wed May  7 15:27:09 2025
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] ### build_merged_routing_blockage_rect_list starts on Wed May  7 15:27:09 2025 with memory = 1861.53 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] #Start routing resource analysis on Wed May  7 15:27:09 2025
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] ### init_is_bin_blocked starts on Wed May  7 15:27:09 2025 with memory = 1861.53 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed May  7 15:27:09 2025 with memory = 1875.21 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:01, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### adjust_flow_cap starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### adjust_partial_route_blockage starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### set_via_blocked starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### copy_flow starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] #Routing resource analysis is done on [05/07 15:27:09    296s] ### report_flow_cap starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
Wed May  7 15:27:09 2025
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #  Resource Analysis:
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/07 15:27:09    296s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/07 15:27:09    296s] #  --------------------------------------------------------------
[05/07 15:27:09    296s] #  M1             V        4022        2557      148070   100.00%
[05/07 15:27:09    296s] #  M2             H        2827        1849      148070    39.23%
[05/07 15:27:09    296s] #  M3             V        4022        2557      148070    38.35%
[05/07 15:27:09    296s] #  M4             H        3590          84      148070     1.04%
[05/07 15:27:09    296s] #  M5             V        4828           0      148070     0.00%
[05/07 15:27:09    296s] #  M6             H        2159         515      148070    12.24%
[05/07 15:27:09    296s] #  M7             V        2847         676      148070    12.22%
[05/07 15:27:09    296s] #  --------------------------------------------------------------
[05/07 15:27:09    296s] #  Total                  24295      22.57%     1036490    29.01%
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #  33 nets (0.86%) with 1 preferred extra spacing.
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### analyze_m2_tracks starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### report_initial_resource starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### mark_pg_pins_accessibility starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### set_net_region starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Global routing data preparation is done on Wed May  7 15:27:09 2025
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] ### prepare_level starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### init level 1 starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### Level 1 hgrid = 442 X 335
[05/07 15:27:09    296s] ### prepare_level_flow starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Global routing initialization is done on Wed May  7 15:27:09 2025
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #start global routing iteration 1...
[05/07 15:27:09    296s] ### init_flow_edge starts on Wed May  7 15:27:09 2025 with memory = 1876.62 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### routing at level 1 (topmost level) iter 0
[05/07 15:27:09    296s] ### measure_qor starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### measure_congestion starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #start global routing iteration 2...
[05/07 15:27:09    296s] ### routing at level 1 (topmost level) iter 1
[05/07 15:27:09    296s] ### measure_qor starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### measure_congestion starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] ### route_end starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Total number of trivial nets (e.g. < 2 pins) = 532 (skipped).
[05/07 15:27:09    296s] #Total number of routable nets = 3284.
[05/07 15:27:09    296s] #Total number of nets in the design = 3816.
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #1 routable net has only global wires.
[05/07 15:27:09    296s] #3283 routable nets have only detail routed wires.
[05/07 15:27:09    296s] #68 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Routed net constraints summary:
[05/07 15:27:09    296s] #-----------------------------
[05/07 15:27:09    296s] #        Rules   Unconstrained  
[05/07 15:27:09    296s] #-----------------------------
[05/07 15:27:09    296s] #      Default               1  
[05/07 15:27:09    296s] #-----------------------------
[05/07 15:27:09    296s] #        Total               1  
[05/07 15:27:09    296s] #-----------------------------
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #Routing constraints summary of the whole design:
[05/07 15:27:09    296s] #-------------------------------------------------------------------------------
[05/07 15:27:09    296s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[05/07 15:27:09    296s] #-------------------------------------------------------------------------------
[05/07 15:27:09    296s] #      Default                 33           35                10            3216  
[05/07 15:27:09    296s] #-------------------------------------------------------------------------------
[05/07 15:27:09    296s] #        Total                 33           35                10            3216  
[05/07 15:27:09    296s] #-------------------------------------------------------------------------------
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] ### cal_base_flow starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### init_flow_edge starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### cal_flow starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### report_overcon starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #                 OverCon          
[05/07 15:27:09    296s] #                  #Gcell    %Gcell
[05/07 15:27:09    296s] #     Layer           (1)   OverCon[05/07 15:27:09    296s]   Flow/Cap--------------
[05/07 15:27:09    296s] #  ----------------------     0.01  ----------
[05/07 15:27:09    296s] #  M2            0(0.00%)   (0.00%)
     0.02  [05/07 15:27:09    296s] #  M3            0(0.00%)   (0.00%)     0.02  
[05/07 15:27:09    296s] #  M4            0(0.00%)   (0.00%)     0.00  
[05/07 15:27:09    296s] #  M5            0(0.00%)   (0.00%)     0.00  
[05/07 15:27:09    296s] #  M6            0(0.00%)   (0.00%)     0.00  
[05/07 15:27:09    296s] #  M7            0(0.00%)   (0.00%)--------------
[05/07 15:27:09    296s] #  --------------------------------
[05/07 15:27:09    296s] #     Total      0(0.00%)   (0.00%)
[05/07 15:27:09    296s] #
[05/07 15:27:09    296s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/07 15:27:09    296s] #  Overflow after GR: 0.00% H + 0.00% V
[05/07 15:27:09    296s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:09    296s] ### cal_base_flow starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:09    296s] ### init_flow_edge starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    296s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    296s] ### cal_flow starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    296s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    296s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    296s] ### export_cong_map starts on Wed May  7 15:27:09 2025 with memory = 1877.27 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    296s] ### PDZT_Export::export_cong_map starts on Wed May  7 15:27:10 2025 with memory = 1877.57 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    296s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    296s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    296s] ### import_cong_map starts on Wed May  7 15:27:10 2025 with memory = 1877.57 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    296s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    296s] ### update starts on Wed May  7 15:27:10 2025 with memory = 1877.57 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    296s] #Complete Global Routing.
[05/07 15:27:10    296s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:27:10    296s] #Total wire length = 27647 um.
[05/07 15:27:10    296s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M2 = 2375 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M5 = 3146 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M7 = 93 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:27:10    296s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:27:10    296s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:27:10    296s] #Total number of vias = 22451
[05/07 15:27:10    296s] #Total number of multi-cut vias = 560 (  2.5%)
[05/07 15:27:10    296s] #Total number of single cut vias = 21891 ( 97.5%)
[05/07 15:27:10    296s] #Up-Via Summary (total 22451):
[05/07 15:27:10    296s] #                   single-cut          multi-cut      Total
[05/07 15:27:10    296s] #-----------------------------------------------------------
[05/07 15:27:10    296s] # M1              9625 ( 99.9%)         8 (  0.1%)       9633
[05/07 15:27:10    296s] # M2              9274 (100.0%)         0 (  0.0%)       9274
[05/07 15:27:10    296s] # M3              1969 ( 86.3%)       313 ( 13.7%)       2282
[05/07 15:27:10    296s] # M4               535 ( 69.3%)       237 ( 30.7%)        772
[05/07 15:27:10    296s] # M5               470 ( 99.6%)         2 (  0.4%)        472
[05/07 15:27:10    296s] # M6                18 (100.0%)         0 (  0.0%)         18
[05/07 15:27:10    296s] #-----------------------------------------------------------
[05/07 15:27:10    296s] #                21891 ( 97.5%)       560 (  2.5%)      22451 
[05/07 15:27:10    296s] #
[05/07 15:27:10    296s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    296s] ### report_overcon starts on Wed May  7 15:27:10 2025 with memory = 1877.97 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    296s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    296s] ### report_overcon starts on Wed May  7 15:27:10 2025 with memory = 1877.97 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #Max overcon = 0 track.
[05/07 15:27:10    297s] #Total overcon = 0.00%.
[05/07 15:27:10    297s] #Worst layer Gcell overcon rate = 0.00%.
[05/07 15:27:10    297s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    297s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #Global routing statistics:
[05/07 15:27:10    297s] #Cpu time = 00:00:01
[05/07 15:27:10    297s] #Elapsed time = 00:00:01
[05/07 15:27:10    297s] #Increased memory = 16.59 (MB)
[05/07 15:27:10    297s] #Total memory = 1877.97 (MB)
[05/07 15:27:10    297s] ### Time Record (Global Routing) is uninstalled.
[05/07 15:27:10    297s] #Peak memory = 2017.53 (MB)
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #Finished global routing on Wed May  7 15:27:10 2025
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] ### Time Record (Track Assignment) is installed.
[05/07 15:27:10    297s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:27:10    297s] ### Time Record (Track Assignment) is installed.
[05/07 15:27:10    297s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.52 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #Start Track Assignment.
[05/07 15:27:10    297s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 4 hboxes.
[05/07 15:27:10    297s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 4 hboxes.
[05/07 15:27:10    297s] #Complete Track Assignment.
[05/07 15:27:10    297s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:27:10    297s] #Total wire length = 27647 um.
[05/07 15:27:10    297s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M2 = 2375 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M5 = 3146 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M7 = 93 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:27:10    297s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:27:10    297s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:27:10    297s] #Total number of vias = 22451
[05/07 15:27:10    297s] #Total number of multi-cut vias = 560 (  2.5%)
[05/07 15:27:10    297s] #Total number of single cut vias = 21891 ( 97.5%)
[05/07 15:27:10    297s] #Up-Via Summary (total 22451):
[05/07 15:27:10    297s] #                   single-cut          multi-cut      Total
[05/07 15:27:10    297s] #-----------------------------------------------------------
[05/07 15:27:10    297s] # M1              9625 ( 99.9%)         8 (  0.1%)       9633
[05/07 15:27:10    297s] # M2              9274 (100.0%)         0 (  0.0%)       9274
[05/07 15:27:10    297s] # M3              1969 ( 86.3%)       313 ( 13.7%)       2282
[05/07 15:27:10    297s] # M4               535 ( 69.3%)       237 ( 30.7%)        772
[05/07 15:27:10    297s] # M5               470 ( 99.6%)         2 (  0.4%)        472
[05/07 15:27:10    297s] # M6                18 (100.0%)         0 (  0.0%)         18
[05/07 15:27:10    297s] #-----------------------------------------------------------
[05/07 15:27:10    297s] #                21891 ( 97.5%)       560 (  2.5%)      22451 
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] ### Time Record (Track Assignment) is uninstalled.
[05/07 15:27:10    297s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.89 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #number of short segments in preferred routing layers
[05/07 15:27:10    297s] #	
[05/07 15:27:10    297s] #	
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/07 15:27:10    297s] #Cpu time = 00:00:02
[05/07 15:27:10    297s] #Elapsed time = 00:00:02
[05/07 15:27:10    297s] #Increased memory = 8.63 (MB)
[05/07 15:27:10    297s] #Total memory = 1864.13 (MB)
[05/07 15:27:10    297s] #Peak memory = 2017.53 (MB)
[05/07 15:27:10    297s] ### Time Record (Detail Routing) is installed.
[05/07 15:27:10    297s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #Start Detail Routing..
[05/07 15:27:10    297s] #start initial detail routing ...
[05/07 15:27:10    297s] ### Design has 0 dirty nets, 3 dirty-areas)
[05/07 15:27:10    297s] #    completing 10% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.49 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 20% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.49 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 30% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.49 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 40% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.49 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 50% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 60% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 70% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 80% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 90% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #    completing 100% with 38 violations
[05/07 15:27:10    297s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.0% required routing.
[05/07 15:27:10    297s] #   number of violations = 38
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #    By Layer and Type :
[05/07 15:27:10    297s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:10    297s] #	M1            5        0       32       37
[05/07 15:27:10    297s] #	M2            0        0        0        0
[05/07 15:27:10    297s] #	M3            0        0        0        0
[05/07 15:27:10    297s] #	M4            0        0        0        0
[05/07 15:27:10    297s] #	M5            0        0        0        0
[05/07 15:27:10    297s] #	M6            0        1        0        1
[05/07 15:27:10    297s] #	Totals        5        1       32       38
[05/07 15:27:10    297s] #2 out of 88883 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/07 15:27:10    297s] #0.0% of the total area is being checked for drcs
[05/07 15:27:10    297s] #0.0% of the total area was checked
[05/07 15:27:10    297s] #   number of violations = 38
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #    By Layer and Type :
[05/07 15:27:10    297s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:10    297s] #	M1            5        0       32       37
[05/07 15:27:10    297s] #	M2            0        0        0        0
[05/07 15:27:10    297s] #	M3            0        0        0        0
[05/07 15:27:10    297s] #	M4            0        0        0        0
[05/07 15:27:10    297s] #	M5            0        0        0        0
[05/07 15:27:10    297s] #	M6            0        1        0        1
[05/07 15:27:10    297s] #	Totals        5        1       32       38
[05/07 15:27:10    297s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.41 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #start 1st optimization iteration ...
[05/07 15:27:10    297s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:10    297s] #   number of violations = 36
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #    By Layer and Type :
[05/07 15:27:10    297s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:10    297s] #	M1            3        0       32       35
[05/07 15:27:10    297s] #	M2            0        0        0        0
[05/07 15:27:10    297s] #	M3            0        0        0        0
[05/07 15:27:10    297s] #	M4            0        0        0        0
[05/07 15:27:10    297s] #	M5            0        0        0        0
[05/07 15:27:10    297s] #	M6            0        1        0        1
[05/07 15:27:10    297s] #	Totals        3        1       32       36
[05/07 15:27:10    297s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1925.61 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #start 2nd optimization iteration ...
[05/07 15:27:10    297s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:10    297s] #   number of violations = 35
[05/07 15:27:10    297s] #
[05/07 15:27:10    297s] #    By Layer and Type :
[05/07 15:27:10    297s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:10    297s] #	M1            2        0       32       34
[05/07 15:27:10    297s] #	M2            0        0        0        0
[05/07 15:27:10    297s] #	M3            0        0        0        0
[05/07 15:27:10    297s] #	M4            0        0        0        0
[05/07 15:27:10    297s] #	M5            0        0        0        0
[05/07 15:27:10    297s] #	M6            0        1        0        1
[05/07 15:27:10    297s] #	Totals        2        1       32       35
[05/07 15:27:10    297s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1932.66 (MB), peak = 2017.53 (MB)
[05/07 15:27:10    297s] #start 3rd optimization iteration ...
[05/07 15:27:10    297s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:11    298s] #   number of violations = 37
[05/07 15:27:11    298s] #
[05/07 15:27:11    298s] #    By Layer and Type :
[05/07 15:27:11    298s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:11    298s] #	M1            4        0       32       36
[05/07 15:27:11    298s] #	M2            0        0        0        0
[05/07 15:27:11    298s] #	M3            0        0        0        0
[05/07 15:27:11    298s] #	M4            0        0        0        0
[05/07 15:27:11    298s] #	M5            0        0        0        0
[05/07 15:27:11    298s] #	M6            0        1        0        1
[05/07 15:27:11    298s] #	Totals        4        1       32       37
[05/07 15:27:11    298s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.20 (MB), peak = 2017.53 (MB)
[05/07 15:27:11    298s] #start 4th optimization iteration ...
[05/07 15:27:11    298s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:11    298s] #   number of violations = 34
[05/07 15:27:11    298s] #
[05/07 15:27:11    298s] #    By Layer and Type :
[05/07 15:27:11    298s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:11    298s] #	M1            1        0       32       33
[05/07 15:27:11    298s] #	M2            0        0        0        0
[05/07 15:27:11    298s] #	M3            0        0        0        0
[05/07 15:27:11    298s] #	M4            0        0        0        0
[05/07 15:27:11    298s] #	M5            0        0        0        0
[05/07 15:27:11    298s] #	M6            0        1        0        1
[05/07 15:27:11    298s] #	Totals        1        1       32       34
[05/07 15:27:11    298s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1945.53 (MB), peak = 2017.53 (MB)
[05/07 15:27:11    298s] #start 5th optimization iteration ...
[05/07 15:27:11    298s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:12    299s] #   number of violations = 35
[05/07 15:27:12    299s] #
[05/07 15:27:12    299s] #    By Layer and Type :
[05/07 15:27:12    299s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:12    299s] #	M1            2        0       32       34
[05/07 15:27:12    299s] #	M2            0        0        0        0
[05/07 15:27:12    299s] #	M3            0        0        0        0
[05/07 15:27:12    299s] #	M4            0        0        0        0
[05/07 15:27:12    299s] #	M5            0        0        0        0
[05/07 15:27:12    299s] #	M6            0        1        0        1
[05/07 15:27:12    299s] #	Totals        2        1       32       35
[05/07 15:27:12    299s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1943.35 (MB), peak = 2017.53 (MB)
[05/07 15:27:12    299s] #start 6th optimization iteration ...
[05/07 15:27:12    299s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:13    299s] #   number of violations = 34
[05/07 15:27:13    299s] #
[05/07 15:27:13    299s] #    By Layer and Type :
[05/07 15:27:13    299s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:13    299s] #	M1            1        0       32       33
[05/07 15:27:13    299s] #	M2            0        0        0        0
[05/07 15:27:13    299s] #	M3            0        0        0        0
[05/07 15:27:13    299s] #	M4            0        0        0        0
[05/07 15:27:13    299s] #	M5            0        0        0        0
[05/07 15:27:13    299s] #	M6            0        1        0        1
[05/07 15:27:13    299s] #	Totals        1        1       32       34
[05/07 15:27:13    299s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1971.66 (MB), peak = 2017.53 (MB)
[05/07 15:27:13    299s] #start 7th optimization iteration ...
[05/07 15:27:13    299s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:13    300s] #   number of violations = 38
[05/07 15:27:13    300s] #
[05/07 15:27:13    300s] #    By Layer and Type :
[05/07 15:27:13    300s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:13    300s] #	M1            5        0       32       37
[05/07 15:27:13    300s] #	M2            0        0        0        0
[05/07 15:27:13    300s] #	M3            0        0        0        0
[05/07 15:27:13    300s] #	M4            0        0        0        0
[05/07 15:27:13    300s] #	M5            0        0        0        0
[05/07 15:27:13    300s] #	M6            0        1        0        1
[05/07 15:27:13    300s] #	Totals        5        1       32       38
[05/07 15:27:13    300s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1977.58 (MB), peak = 2017.53 (MB)
[05/07 15:27:13    300s] #start 8th optimization iteration ...
[05/07 15:27:13    300s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:13    300s] #   number of violations = 37
[05/07 15:27:13    300s] #
[05/07 15:27:13    300s] #    By Layer and Type :
[05/07 15:27:13    300s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:13    300s] #	M1            4        0       32       36
[05/07 15:27:13    300s] #	M2            0        0        0        0
[05/07 15:27:13    300s] #	M3            0        0        0        0
[05/07 15:27:13    300s] #	M4            0        0        0        0
[05/07 15:27:13    300s] #	M5            0        0        0        0
[05/07 15:27:13    300s] #	M6            0        1        0        1
[05/07 15:27:13    300s] #	Totals        4        1       32       37
[05/07 15:27:13    300s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1976.43 (MB), peak = 2017.53 (MB)
[05/07 15:27:13    300s] #start 9th optimization iteration ...
[05/07 15:27:13    300s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:14    301s] #   number of violations = 35
[05/07 15:27:14    301s] #
[05/07 15:27:14    301s] #    By Layer and Type :
[05/07 15:27:14    301s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:14    301s] #	M1            2        0       32       34
[05/07 15:27:14    301s] #	M2            0        0        0        0
[05/07 15:27:14    301s] #	M3            0        0        0        0
[05/07 15:27:14    301s] #	M4            0        0        0        0
[05/07 15:27:14    301s] #	M5            0        0        0        0
[05/07 15:27:14    301s] #	M6            0        1        0        1
[05/07 15:27:14    301s] #	Totals        2        1       32       35
[05/07 15:27:14    301s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.56 (MB), peak = 2017.53 (MB)
[05/07 15:27:14    301s] #start 10th optimization iteration ...
[05/07 15:27:14    301s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:14    301s] #   number of violations = 34
[05/07 15:27:14    301s] #
[05/07 15:27:14    301s] #    By Layer and Type :
[05/07 15:27:14    301s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:14    301s] #	M1            1        0       32       33
[05/07 15:27:14    301s] #	M2            0        0        0        0
[05/07 15:27:14    301s] #	M3            0        0        0        0
[05/07 15:27:14    301s] #	M4            0        0        0        0
[05/07 15:27:14    301s] #	M5            0        0        0        0
[05/07 15:27:14    301s] #	M6            0        1        0        1
[05/07 15:27:14    301s] #	Totals        1        1       32       34
[05/07 15:27:14    301s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1974.87 (MB), peak = 2017.53 (MB)
[05/07 15:27:14    301s] #start 11th optimization iteration ...
[05/07 15:27:14    301s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:15    302s] #   number of violations = 37
[05/07 15:27:15    302s] #
[05/07 15:27:15    302s] #    By Layer and Type :
[05/07 15:27:15    302s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:15    302s] #	M1            4        0       32       36
[05/07 15:27:15    302s] #	M2            0        0        0        0
[05/07 15:27:15    302s] #	M3            0        0        0        0
[05/07 15:27:15    302s] #	M4            0        0        0        0
[05/07 15:27:15    302s] #	M5            0        0        0        0
[05/07 15:27:15    302s] #	M6            0        1        0        1
[05/07 15:27:15    302s] #	Totals        4        1       32       37
[05/07 15:27:15    302s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1977.42 (MB), peak = 2017.53 (MB)
[05/07 15:27:15    302s] #start 12th optimization iteration ...
[05/07 15:27:15    302s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:15    302s] #   number of violations = 37
[05/07 15:27:15    302s] #
[05/07 15:27:15    302s] #    By Layer and Type :
[05/07 15:27:15    302s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:15    302s] #	M1            4        0       32       36
[05/07 15:27:15    302s] #	M2            0        0        0        0
[05/07 15:27:15    302s] #	M3            0        0        0        0
[05/07 15:27:15    302s] #	M4            0        0        0        0
[05/07 15:27:15    302s] #	M5            0        0        0        0
[05/07 15:27:15    302s] #	M6            0        1        0        1
[05/07 15:27:15    302s] #	Totals        4        1       32       37
[05/07 15:27:15    302s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1988.44 (MB), peak = 2017.53 (MB)
[05/07 15:27:15    302s] #start 13th optimization iteration ...
[05/07 15:27:15    302s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:16    303s] #   number of violations = 37
[05/07 15:27:16    303s] #
[05/07 15:27:16    303s] #    By Layer and Type :
[05/07 15:27:16    303s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:16    303s] #	M1            4        0       32       36
[05/07 15:27:16    303s] #	M2            0        0        0        0
[05/07 15:27:16    303s] #	M3            0        0        0        0
[05/07 15:27:16    303s] #	M4            0        0        0        0
[05/07 15:27:16    303s] #	M5            0        0        0        0
[05/07 15:27:16    303s] #	M6            0        1        0        1
[05/07 15:27:16    303s] #	Totals        4        1       32       37
[05/07 15:27:16    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1990.48 (MB), peak = 2017.53 (MB)
[05/07 15:27:16    303s] #start 14th optimization iteration ...
[05/07 15:27:16    303s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:16    303s] #   number of violations = 36
[05/07 15:27:16    303s] #
[05/07 15:27:16    303s] #    By Layer and Type :
[05/07 15:27:16    303s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:16    303s] #	M1            3        0       32       35
[05/07 15:27:16    303s] #	M2            0        0        0        0
[05/07 15:27:16    303s] #	M3            0        0        0        0
[05/07 15:27:16    303s] #	M4            0        0        0        0
[05/07 15:27:16    303s] #	M5            0        0        0        0
[05/07 15:27:16    303s] #	M6            0        1        0        1
[05/07 15:27:16    303s] #	Totals        3        1       32       36
[05/07 15:27:16    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1991.86 (MB), peak = 2017.53 (MB)
[05/07 15:27:16    303s] #start 15th optimization iteration ...
[05/07 15:27:16    303s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:16    303s] #   number of violations = 35
[05/07 15:27:16    303s] #
[05/07 15:27:16    303s] #    By Layer and Type :
[05/07 15:27:16    303s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:16    303s] #	M1            2        0       32       34
[05/07 15:27:16    303s] #	M2            0        0        0        0
[05/07 15:27:16    303s] #	M3            0        0        0        0
[05/07 15:27:16    303s] #	M4            0        0        0        0
[05/07 15:27:16    303s] #	M5            0        0        0        0
[05/07 15:27:16    303s] #	M6            0        1        0        1
[05/07 15:27:16    303s] #	Totals        2        1       32       35
[05/07 15:27:16    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1990.21 (MB), peak = 2017.53 (MB)
[05/07 15:27:16    303s] #start 16th optimization iteration ...
[05/07 15:27:16    303s] #deterministic_schedule_search_repair_queue1
[05/07 15:27:17    304s] #   number of violations = 36
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #    By Layer and Type :
[05/07 15:27:17    304s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:17    304s] #	M1            3        0       32       35
[05/07 15:27:17    304s] #	M2            0        0        0        0
[05/07 15:27:17    304s] #	M3            0        0        0        0
[05/07 15:27:17    304s] #	M4            0        0        0        0
[05/07 15:27:17    304s] #	M5            0        0        0        0
[05/07 15:27:17    304s] #	M6            0        1        0        1
[05/07 15:27:17    304s] #	Totals        3        1       32       36
[05/07 15:27:17    304s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1990.22 (MB), peak = 2017.53 (MB)
[05/07 15:27:17    304s] #Complete Detail Routing.
[05/07 15:27:17    304s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:27:17    304s] #Total wire length = 27646 um.
[05/07 15:27:17    304s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M2 = 2376 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M5 = 3144 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M7 = 95 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:27:17    304s] #Total number of vias = 22447
[05/07 15:27:17    304s] #Total number of multi-cut vias = 560 (  2.5%)
[05/07 15:27:17    304s] #Total number of single cut vias = 21887 ( 97.5%)
[05/07 15:27:17    304s] #Up-Via Summary (total 22447):
[05/07 15:27:17    304s] #                   single-cut          multi-cut      Total
[05/07 15:27:17    304s] #-----------------------------------------------------------
[05/07 15:27:17    304s] # M1              9625 ( 99.9%)         8 (  0.1%)       9633
[05/07 15:27:17    304s] # M2              9270 (100.0%)         0 (  0.0%)       9270
[05/07 15:27:17    304s] # M3              1969 ( 86.3%)       313 ( 13.7%)       2282
[05/07 15:27:17    304s] # M4               535 ( 69.3%)       237 ( 30.7%)        772
[05/07 15:27:17    304s] # M5               470 ( 99.6%)         2 (  0.4%)        472
[05/07 15:27:17    304s] # M6                18 (100.0%)         0 (  0.0%)         18
[05/07 15:27:17    304s] #-----------------------------------------------------------
[05/07 15:27:17    304s] #                21887 ( 97.5%)       560 (  2.5%)      22447 
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #Total number of DRC violations = 36
[05/07 15:27:17    304s] #Total number of violations on LAYER M1 = 35
[05/07 15:27:17    304s] #Total number of violations on LAYER M2 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M3 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M4 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M5 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M6 = 1
[05/07 15:27:17    304s] #Total number of violations on LAYER M7 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M8 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M9 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER Pad = 0
[05/07 15:27:17    304s] ### Time Record (Detail Routing) is uninstalled.
[05/07 15:27:17    304s] #Cpu time = 00:00:07
[05/07 15:27:17    304s] #Elapsed time = 00:00:07
[05/07 15:27:17    304s] #Increased memory = 11.48 (MB)
[05/07 15:27:17    304s] #Total memory = 1875.61 (MB)
[05/07 15:27:17    304s] #Peak memory = 2017.53 (MB)
[05/07 15:27:17    304s] ### Time Record (Post Route Wire Spreading) is installed.
[05/07 15:27:17    304s] ### max drc and si pitch = 564 ( 0.28200 um) MT-safe pitch = 384 ( 0.19200 um) patch pitch = 1248 ( 0.62400 um)
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #Start Post Route wire spreading..
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #Start data preparation for wire spreading...
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #Data preparation is done on Wed May  7 15:27:17 2025
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #Start Post Route Wire Spread.
[05/07 15:27:17    304s] #Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 7 hboxes.
[05/07 15:27:17    304s] #Complete Post Route Wire Spread.
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:27:17    304s] #Total wire length = 27646 um.
[05/07 15:27:17    304s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M2 = 2376 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M5 = 3144 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M7 = 95 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:27:17    304s] #Total number of vias = 22447
[05/07 15:27:17    304s] #Total number of multi-cut vias = 560 (  2.5%)
[05/07 15:27:17    304s] #Total number of single cut vias = 21887 ( 97.5%)
[05/07 15:27:17    304s] #Up-Via Summary (total 22447):
[05/07 15:27:17    304s] #                   single-cut          multi-cut      Total
[05/07 15:27:17    304s] #-----------------------------------------------------------
[05/07 15:27:17    304s] # M1              9625 ( 99.9%)         8 (  0.1%)       9633
[05/07 15:27:17    304s] # M2              9270 (100.0%)         0 (  0.0%)       9270
[05/07 15:27:17    304s] # M3              1969 ( 86.3%)       313 ( 13.7%)       2282
[05/07 15:27:17    304s] # M4               535 ( 69.3%)       237 ( 30.7%)        772
[05/07 15:27:17    304s] # M5               470 ( 99.6%)         2 (  0.4%)        472
[05/07 15:27:17    304s] # M6                18 (100.0%)         0 (  0.0%)         18
[05/07 15:27:17    304s] #-----------------------------------------------------------
[05/07 15:27:17    304s] #                21887 ( 97.5%)       560 (  2.5%)      22447 
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #   number of violations = 36
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #    By Layer and Type :
[05/07 15:27:17    304s] #	         MetSpc    Short ViaInPin   Totals
[05/07 15:27:17    304s] #	M1            3        0       32       35
[05/07 15:27:17    304s] #	M2            0        0        0        0
[05/07 15:27:17    304s] #	M3            0        0        0        0
[05/07 15:27:17    304s] #	M4            0        0        0        0
[05/07 15:27:17    304s] #	M5            0        0        0        0
[05/07 15:27:17    304s] #	M6            0        1        0        1
[05/07 15:27:17    304s] #	Totals        3        1       32       36
[05/07 15:27:17    304s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1881.15 (MB), peak = 2017.53 (MB)
[05/07 15:27:17    304s] #CELL_VIEW MSDAP,init has 36 DRC violations
[05/07 15:27:17    304s] #Total number of DRC violations = 36
[05/07 15:27:17    304s] #Total number of violations on LAYER M1 = 35
[05/07 15:27:17    304s] #Total number of violations on LAYER M2 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M3 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M4 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M5 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M6 = 1
[05/07 15:27:17    304s] #Total number of violations on LAYER M7 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M8 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER M9 = 0
[05/07 15:27:17    304s] #Total number of violations on LAYER Pad = 0
[05/07 15:27:17    304s] #Post Route wire spread is done.
[05/07 15:27:17    304s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/07 15:27:17    304s] #Total number of nets with non-default rule or having extra spacing = 33
[05/07 15:27:17    304s] #Total wire length = 27646 um.
[05/07 15:27:17    304s] #Total half perimeter of net bounding box = 29276 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M1 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M2 = 2376 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M3 = 8437 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M4 = 13071 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M5 = 3144 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M6 = 524 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M7 = 95 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M8 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER M9 = 0 um.
[05/07 15:27:17    304s] #Total wire length on LAYER Pad = 0 um.
[05/07 15:27:17    304s] #Total number of vias = 22447
[05/07 15:27:17    304s] #Total number of multi-cut vias = 560 (  2.5%)
[05/07 15:27:17    304s] #Total number of single cut vias = 21887 ( 97.5%)
[05/07 15:27:17    304s] #Up-Via Summary (total 22447):
[05/07 15:27:17    304s] #                   single-cut          multi-cut      Total
[05/07 15:27:17    304s] #-----------------------------------------------------------
[05/07 15:27:17    304s] # M1              9625 ( 99.9%)         8 (  0.1%)       9633
[05/07 15:27:17    304s] # M2              9270 (100.0%)         0 (  0.0%)       9270
[05/07 15:27:17    304s] # M3              1969 ( 86.3%)       313 ( 13.7%)       2282
[05/07 15:27:17    304s] # M4               535 ( 69.3%)       237 ( 30.7%)        772
[05/07 15:27:17    304s] # M5               470 ( 99.6%)         2 (  0.4%)        472
[05/07 15:27:17    304s] # M6                18 (100.0%)         0 (  0.0%)         18
[05/07 15:27:17    304s] #-----------------------------------------------------------
[05/07 15:27:17    304s] #                21887 ( 97.5%)       560 (  2.5%)      22447 
[05/07 15:27:17    304s] #
[05/07 15:27:17    304s] #route_detail Statistics:
[05/07 15:27:17    304s] #Cpu time = 00:00:08
[05/07 15:27:17    304s] #Elapsed time = 00:00:08
[05/07 15:27:17    304s] #Increased memory = 11.48 (MB)
[05/07 15:27:17    304s] #Total memory = 1875.61 (MB)
[05/07 15:27:17    304s] #Peak memory = 2017.53 (MB)
[05/07 15:27:17    304s] #Skip updating routing design signature in db-snapshot flow
[05/07 15:27:17    304s] ### Time Record (DB Export) is installed.
[05/07 15:27:18    305s] ### Time Record (DB Export) is uninstalled.
[05/07 15:27:18    305s] ### Time Record (Post Callback) is installed.
[05/07 15:27:18    305s] ### Time Record (Post Callback) is uninstalled.
[05/07 15:27:18    305s] #
[05/07 15:27:18    305s] #route_global_detail statistics:
[05/07 15:27:18    305s] #Cpu time = 00:00:10
[05/07 15:27:18    305s] #Elapsed time = 00:00:10
[05/07 15:27:18    305s] #Increased memory = -70.80 (MB)
[05/07 15:27:18    305s] #Total memory = 1816.27 (MB)
[05/07 15:27:18    305s] #Peak memory = 2017.53 (MB)
[05/07 15:27:18    305s] #Number of warnings = 3
[05/07 15:27:18    305s] #Total number of warnings = 33
[05/07 15:27:18    305s] #Number of fails = 0
[05/07 15:27:18    305s] #Total number of fails = 0
[05/07 15:27:18    305s] #Complete route_global_detail on Wed May  7 15:27:18 2025
[05/07 15:27:18    305s] #
[05/07 15:27:18    305s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:27:18    305s] ### Time Record (route_global_detail) is uninstalled.
[05/07 15:27:18    305s] ### 
[05/07 15:27:18    305s] ###   Scalability Statistics
[05/07 15:27:18    305s] ### 
[05/07 15:27:18    305s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:27:18    305s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[05/07 15:27:18    305s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:27:18    305s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/07 15:27:18    305s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/07 15:27:18    305s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[05/07 15:27:18    305s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[05/07 15:27:18    305s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[05/07 15:27:18    305s] ### --------------------------------+----------------+----------------+----------------+
[05/07 15:27:18    305s] ### 
[05/07 15:27:18    305s] **opt_design ... cpu = 0:00:51, real = 0:00:53, mem = 1780.6M, totSessionCpu=0:05:05 **
[05/07 15:27:18    305s] -routeWithEco false                       # bool, default=false
[05/07 15:27:18    305s] -routeSelectedNetOnly false               # bool, default=false
[05/07 15:27:18    305s] -routeWithTimingDriven false              # bool, default=false
[05/07 15:27:18    305s] -routeWithSiDriven false                  # bool, default=false
[05/07 15:27:18    305s] New Signature Flow (restoreNanoRouteOptions) ....
[05/07 15:27:18    305s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/07 15:27:18    305s] ### Net info: total nets: 3816
[05/07 15:27:18    305s] ### Net info: dirty nets: 0
[05/07 15:27:18    305s] ### Net info: marked as disconnected nets: 0
[05/07 15:27:18    305s] #num needed restored net=0
[05/07 15:27:18    305s] #need_extraction net=0 (total=3816)
[05/07 15:27:18    305s] ### Net info: fully routed nets: 3284
[05/07 15:27:18    305s] ### Net info: trivial (< 2 pins) nets: 532
[05/07 15:27:18    305s] ### Net info: unrouted nets: 0
[05/07 15:27:18    305s] ### Net info: re-extraction nets: 0
[05/07 15:27:18    305s] ### Net info: ignored nets: 0
[05/07 15:27:18    305s] ### Net info: skip routing nets: 0
[05/07 15:27:19    305s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:27:19    305s] #Start routing data preparation on Wed May  7 15:27:19 2025
[05/07 15:27:19    305s] #
[05/07 15:27:19    305s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:27:19    305s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:27:19    305s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:27:19    305s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:27:19    305s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:27:19    305s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:27:19    306s] # M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:19    306s] # M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:19    306s] # M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:19    306s] # M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:27:19    306s] # M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:27:19    306s] # M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:27:19    306s] # M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:27:19    306s] # M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:27:19    306s] # M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:27:19    306s] # Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
[05/07 15:27:19    306s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/07 15:27:19    306s] #Regenerating Ggrids automatically.
[05/07 15:27:19    306s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:27:19    306s] #Using automatically generated G-grids.
[05/07 15:27:19    306s] #Done routing data preparation.
[05/07 15:27:19    306s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1795.94 (MB), peak = 2017.53 (MB)
[05/07 15:27:19    306s] #Extract in post route mode
[05/07 15:27:19    306s] #
[05/07 15:27:19    306s] #Start tQuantus RC extraction...
[05/07 15:27:19    306s] #Start building rc corner(s)...
[05/07 15:27:19    306s] #Number of RC Corner = 2
[05/07 15:27:19    306s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/07 15:27:19    306s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/07 15:27:19    306s] #LISD -> M1 (1)
[05/07 15:27:19    306s] #M1 -> M2 (2)
[05/07 15:27:19    306s] #M2 -> M3 (3)
[05/07 15:27:19    306s] #M3 -> M4 (4)
[05/07 15:27:19    306s] #M4 -> M5 (5)
[05/07 15:27:19    306s] #M5 -> M6 (6)
[05/07 15:27:19    306s] #M6 -> M7 (7)
[05/07 15:27:19    306s] #M7 -> M8 (8)
[05/07 15:27:19    306s] #M8 -> M9 (9)
[05/07 15:27:19    306s] #M9 -> Pad (10)
[05/07 15:27:19    306s] #SADV_On
[05/07 15:27:19    306s] # Corner(s) : 
[05/07 15:27:19    306s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/07 15:27:19    306s] #PVT_0P63V_100C.setup_rc [100.00]
[05/07 15:27:20    306s] # Corner id: 0
[05/07 15:27:20    306s] # Layout Scale: 1.000000
[05/07 15:27:20    306s] # Has Metal Fill model: yes
[05/07 15:27:20    306s] # Temperature was set
[05/07 15:27:20    306s] # Temperature : 0.000000
[05/07 15:27:20    306s] # Ref. Temp   : 25.000000
[05/07 15:27:20    306s] # Corner id: 1
[05/07 15:27:20    306s] # Layout Scale: 1.000000
[05/07 15:27:20    306s] # Has Metal Fill model: yes
[05/07 15:27:20    306s] # Temperature was set
[05/07 15:27:20    306s] # Temperature : 100.000000
[05/07 15:27:20    306s] # Ref. Temp   : 25.000000
[05/07 15:27:20    306s] #SADV_Off
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[1] tech width 36 != ict width 200.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[1] tech spc 36 != ict spc 232.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[2] tech width 36 != ict width 144.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[2] tech spc 36 != ict spc 144.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[3] tech width 36 != ict width 144.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[3] tech spc 36 != ict spc 144.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[4] tech width 48 != ict width 144.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[4] tech spc 48 != ict spc 144.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[5] tech width 48 != ict width 192.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[5] tech spc 48 != ict spc 192.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[6] tech width 64 != ict width 192.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[6] tech spc 64 != ict spc 192.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[7] tech width 64 != ict width 256.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[7] tech spc 64 != ict spc 256.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[8] tech width 80 != ict width 256.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[8] tech spc 80 != ict spc 256.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[9] tech width 80 != ict width 320.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[9] tech spc 80 != ict spc 320.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[10] tech width 80 != ict width 320.0
[05/07 15:27:20    306s] #
[05/07 15:27:20    306s] #layer[10] tech spc 4000 != ict spc 320.0
[05/07 15:27:20    306s] #total pattern=220 [20, 605]
[05/07 15:27:20    306s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/07 15:27:20    306s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:27:20    306s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/07 15:27:20    306s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/07 15:27:20    306s] #number model r/c [2,1] [20,605] read
[05/07 15:27:20    306s] #0 rcmodel(s) requires rebuild
[05/07 15:27:20    306s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1822.68 (MB), peak = 2017.53 (MB)
[05/07 15:27:22    308s] #Start building rc corner(s)...
[05/07 15:27:22    308s] #Number of RC Corner = 2
[05/07 15:27:22    308s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/07 15:27:22    308s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/07 15:27:22    308s] #LISD -> M1 (1)
[05/07 15:27:22    308s] #M1 -> M2 (2)
[05/07 15:27:22    308s] #M2 -> M3 (3)
[05/07 15:27:22    308s] #M3 -> M4 (4)
[05/07 15:27:22    308s] #M4 -> M5 (5)
[05/07 15:27:22    308s] #M5 -> M6 (6)
[05/07 15:27:22    308s] #M6 -> M7 (7)
[05/07 15:27:22    308s] #M7 -> M8 (8)
[05/07 15:27:22    308s] #M8 -> M9 (9)
[05/07 15:27:22    308s] #M9 -> Pad (10)
[05/07 15:27:22    308s] #SADV_On
[05/07 15:27:22    308s] # Corner(s) : 
[05/07 15:27:22    308s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/07 15:27:22    308s] #PVT_0P63V_100C.setup_rc [100.00]
[05/07 15:27:23    309s] # Corner id: 0
[05/07 15:27:23    309s] # Layout Scale: 1.000000
[05/07 15:27:23    309s] # Has Metal Fill model: yes
[05/07 15:27:23    309s] # Temperature was set
[05/07 15:27:23    309s] # Temperature : 0.000000
[05/07 15:27:23    309s] # Ref. Temp   : 25.000000
[05/07 15:27:23    309s] # Corner id: 1
[05/07 15:27:23    309s] # Layout Scale: 1.000000
[05/07 15:27:23    309s] # Has Metal Fill model: yes
[05/07 15:27:23    309s] # Temperature was set
[05/07 15:27:23    309s] # Temperature : 100.000000
[05/07 15:27:23    309s] # Ref. Temp   : 25.000000
[05/07 15:27:23    309s] #SADV_Off
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[1] tech width 36 != ict width 200.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[1] tech spc 36 != ict spc 232.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[2] tech width 36 != ict width 144.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[2] tech spc 36 != ict spc 144.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[3] tech width 36 != ict width 144.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[3] tech spc 36 != ict spc 144.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[4] tech width 48 != ict width 144.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[4] tech spc 48 != ict spc 144.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[5] tech width 48 != ict width 192.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[5] tech spc 48 != ict spc 192.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[6] tech width 64 != ict width 192.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[6] tech spc 64 != ict spc 192.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[7] tech width 64 != ict width 256.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[7] tech spc 64 != ict spc 256.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[8] tech width 80 != ict width 256.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[8] tech spc 80 != ict spc 256.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[9] tech width 80 != ict width 320.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[9] tech spc 80 != ict spc 320.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[10] tech width 80 != ict width 320.0
[05/07 15:27:23    309s] #
[05/07 15:27:23    309s] #layer[10] tech spc 4000 != ict spc 320.0
[05/07 15:27:23    309s] #total pattern=220 [20, 605]
[05/07 15:27:23    309s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/07 15:27:23    309s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:27:23    309s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/07 15:27:23    309s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/07 15:27:23    309s] #number model r/c [2,1] [20,605] read
[05/07 15:27:23    309s] #0 rcmodel(s) requires rebuild
[05/07 15:27:23    309s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.67 (MB), peak = 2017.53 (MB)
[05/07 15:27:24    310s] #Length limit = 200 pitches
[05/07 15:27:24    310s] #opt mode = 2
[05/07 15:27:24    310s] #Start routing data preparation on Wed May  7 15:27:24 2025
[05/07 15:27:24    310s] #
[05/07 15:27:24    310s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:27:24    310s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:27:24    310s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:27:24    310s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:27:24    310s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:27:24    310s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:27:24    310s] #Regenerating Ggrids automatically.
[05/07 15:27:24    310s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:27:24    310s] #Using automatically generated G-grids.
[05/07 15:27:24    310s] #Done routing data preparation.
[05/07 15:27:24    310s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.81 (MB), peak = 2017.53 (MB)
[05/07 15:27:24    310s] #Start routing data preparation on Wed May  7 15:27:24 2025
[05/07 15:27:24    310s] #
[05/07 15:27:25    310s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:27:25    310s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:27:25    310s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:27:25    310s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:27:25    310s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:27:25    310s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:27:25    310s] #Regenerating Ggrids automatically.
[05/07 15:27:25    311s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:27:25    311s] #Using automatically generated G-grids.
[05/07 15:27:25    311s] #Done routing data preparation.
[05/07 15:27:25    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.81 (MB), peak = 2017.53 (MB)
[05/07 15:27:25    311s] #Init Design Signature = 977788766
[05/07 15:27:25    311s] #Start generate extraction boxes.
[05/07 15:27:25    311s] #
[05/07 15:27:25    311s] #Extract using 30 x 30 Hboxes
[05/07 15:27:25    311s] #16x13 initial hboxes
[05/07 15:27:25    311s] #Use area based hbox pruning.
[05/07 15:27:25    311s] #0/0 hboxes pruned.
[05/07 15:27:25    311s] #Complete generating extraction boxes.
[05/07 15:27:25    311s] #Extract 96 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
[05/07 15:27:25    311s] #Process 0 special clock nets for rc extraction
[05/07 15:27:25    311s] #0 temporary NDR added
[05/07 15:27:25    311s] #Total 3282 nets were built. 1927 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/07 15:27:30    316s] #Run Statistics for Extraction:
[05/07 15:27:30    316s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[05/07 15:27:30    316s] #   Increased memory =    13.78 (MB), total memory =  1840.86 (MB), peak memory =  2017.53 (MB)
[05/07 15:27:30    316s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.66 (MB), peak = 2017.53 (MB)
[05/07 15:27:30    316s] #RC Statistics: 17070 Res, 10321 Ground Cap, 0 XCap (Edge to Edge)
[05/07 15:27:30    316s] #RC V/H edge ratio: 0.86, Avg V/H Edge Length: 2527.73 (11934), Avg L-Edge Length: 1383.39 (3671)
[05/07 15:27:30    316s] #Start writing rcdb into /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d
[05/07 15:27:30    316s] 2025/05/07 15:27:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:30    316s] 2025/05/07 15:27:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:30    316s] #Finish writing rcdb with 20368 nodes, 17086 edges, and 0 xcaps
[05/07 15:27:30    316s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.42 (MB), peak = 2017.53 (MB)
[05/07 15:27:30    316s] Restoring parasitic data from file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d' ...
[05/07 15:27:30    316s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d' for reading (mem: 2115.852M)
[05/07 15:27:30    316s] Reading RCDB with compressed RC data.
[05/07 15:27:30    316s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d' for content verification (mem: 2115.852M)
[05/07 15:27:30    316s] Reading RCDB with compressed RC data.
[05/07 15:27:30    316s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d': 0 access done (mem: 2115.852M)
[05/07 15:27:30    316s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d': 0 access done (mem: 2115.852M)
[05/07 15:27:30    316s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2115.852M)
[05/07 15:27:30    316s] Following multi-corner parasitics specified:
[05/07 15:27:30    316s] 	/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d (rcdb)
[05/07 15:27:30    316s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d' for reading (mem: 2115.852M)
[05/07 15:27:30    316s] Reading RCDB with compressed RC data.
[05/07 15:27:30    316s] 		Cell MSDAP has rcdb /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d specified
[05/07 15:27:30    316s] Cell MSDAP, hinst 
[05/07 15:27:30    316s] processing rcdb (/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d) for hinst (top) of cell (MSDAP);
[05/07 15:27:30    316s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_iOdqdh.rcdb.d': 0 access done (mem: 2115.852M)
[05/07 15:27:30    316s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2095.852M)
[05/07 15:27:30    316s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_qWefjH.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2095.852M)
[05/07 15:27:30    316s] Reading RCDB with compressed RC data.
[05/07 15:27:30    316s] 2025/05/07 15:27:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:30    316s] 2025/05/07 15:27:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:30    316s] 2025/05/07 15:27:30 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:30    316s] 2025/05/07 15:27:30 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:30    316s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_qWefjH.rcdb.d/MSDAP.rcdb.d': 0 access done (mem: 2095.852M)
[05/07 15:27:30    316s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2095.852M)
[05/07 15:27:30    316s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2095.852M)
[05/07 15:27:30    316s] #
[05/07 15:27:30    316s] #Restore RCDB.
[05/07 15:27:30    316s] #
[05/07 15:27:30    316s] #Complete tQuantus RC extraction.
[05/07 15:27:30    316s] #Cpu time = 00:00:10
[05/07 15:27:30    316s] #Elapsed time = 00:00:11
[05/07 15:27:30    316s] #Increased memory = 38.82 (MB)
[05/07 15:27:30    316s] #Total memory = 1834.76 (MB)
[05/07 15:27:30    316s] #Peak memory = 2017.53 (MB)
[05/07 15:27:30    316s] #
[05/07 15:27:30    316s] #1927 inserted nodes are removed
[05/07 15:27:30    316s] #Final Design Signature = 977788766
[05/07 15:27:31    316s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:27:31    317s] **opt_design ... cpu = 0:01:03, real = 0:01:06, mem = 1800.9M, totSessionCpu=0:05:17 **
[05/07 15:27:31    317s] Starting delay calculation for Setup views
[05/07 15:27:31    317s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:27:31    317s] Begin IPO call back ...
[05/07 15:27:31    317s] End IPO call back ...
[05/07 15:27:32    317s] #################################################################################
[05/07 15:27:32    317s] # Design Stage: PostRoute
[05/07 15:27:32    317s] # Design Name: MSDAP
[05/07 15:27:32    317s] # Design Mode: 7nm
[05/07 15:27:32    317s] # Analysis Mode: MMMC OCV 
[05/07 15:27:32    317s] # Parasitics Mode: SPEF/RCDB
[05/07 15:27:32    317s] # Signoff Settings: SI On 
[05/07 15:27:32    317s] #################################################################################
[05/07 15:27:32    317s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:27:32    317s] Setting infinite Tws ...
[05/07 15:27:32    317s] First Iteration Infinite Tw... 
[05/07 15:27:32    317s] Calculate early delays in OCV mode...
[05/07 15:27:32    317s] Calculate late delays in OCV mode...
[05/07 15:27:32    317s] Topological Sorting (REAL = 0:00:00.0, MEM = 2095.4M, InitMEM = 2095.4M)
[05/07 15:27:32    317s] Start delay calculation (fullDC) (1 T). (MEM=2095.41)
[05/07 15:27:32    317s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:27:32    318s] LayerId::1 widthSet size::1
[05/07 15:27:32    318s] LayerId::2 widthSet size::1
[05/07 15:27:32    318s] LayerId::3 widthSet size::1
[05/07 15:27:32    318s] LayerId::4 widthSet size::1
[05/07 15:27:32    318s] LayerId::5 widthSet size::1
[05/07 15:27:32    318s] LayerId::6 widthSet size::1
[05/07 15:27:32    318s] LayerId::7 widthSet size::1
[05/07 15:27:32    318s] LayerId::8 widthSet size::1
[05/07 15:27:32    318s] LayerId::9 widthSet size::1
[05/07 15:27:32    318s] LayerId::10 widthSet size::1
[05/07 15:27:32    318s] Initializing multi-corner resistance tables ...
[05/07 15:27:32    318s] End AAE Lib Interpolated Model. (MEM=2111.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:27:32    318s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_qWefjH.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2111.703M)
[05/07 15:27:32    318s] Reading RCDB with compressed RC data.
[05/07 15:27:32    318s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2104.4M)
[05/07 15:27:33    318s] Total number of fetched objects 3347
[05/07 15:27:33    318s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:27:33    318s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:27:33    318s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:27:33    318s] End delay calculation. (MEM=2152.14 CPU=0:00:00.5 REAL=0:00:01.0)
[05/07 15:27:33    318s] End delay calculation (fullDC). (MEM=2152.14 CPU=0:00:00.9 REAL=0:00:01.0)
[05/07 15:27:33    318s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2152.1M) ***
[05/07 15:27:33    319s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.1M)
[05/07 15:27:33    319s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/07 15:27:33    319s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2152.1M)
[05/07 15:27:33    319s] Starting SI iteration 2
[05/07 15:27:33    319s] Calculate early delays in OCV mode...
[05/07 15:27:33    319s] Calculate late delays in OCV mode...
[05/07 15:27:33    319s] Start delay calculation (fullDC) (1 T). (MEM=2117.25)
[05/07 15:27:33    319s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:27:33    319s] End AAE Lib Interpolated Model. (MEM=2117.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:27:33    319s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/07 15:27:33    319s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:27:33    319s] Total number of fetched objects 3347
[05/07 15:27:33    319s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:27:33    319s] AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
[05/07 15:27:33    319s] End delay calculation. (MEM=2123.41 CPU=0:00:00.0 REAL=0:00:00.0)
[05/07 15:27:33    319s] End delay calculation (fullDC). (MEM=2123.41 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:27:33    319s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2123.4M) ***
[05/07 15:27:33    319s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:05:19 mem=2123.4M)
[05/07 15:27:33    319s] All LLGs are deleted
[05/07 15:27:33    319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2123.4M
[05/07 15:27:33    319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2123.4M
[05/07 15:27:33    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2123.4M
[05/07 15:27:33    319s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2123.4M
[05/07 15:27:33    319s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2135.1M
[05/07 15:27:33    319s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:2135.1M
[05/07 15:27:33    319s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.115, REAL:0.116, MEM:2135.1M
[05/07 15:27:33    319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.144, REAL:0.146, MEM:2135.1M
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] ------------------------------------------------------------
[05/07 15:27:34    319s]        Post-ecoRoute Summary                             
[05/07 15:27:34    319s] ------------------------------------------------------------
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] Setup views included:
[05/07 15:27:34    319s]  PVT_0P63V_100C.setup_view 
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] +--------------------+---------+---------+---------+
[05/07 15:27:34    319s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:27:34    319s] +--------------------+---------+---------+---------+
[05/07 15:27:34    319s] |           WNS (ns):| 15.097  | 15.097  | 32.488  |
[05/07 15:27:34    319s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:27:34    319s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:27:34    319s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:27:34    319s] +--------------------+---------+---------+---------+
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] +----------------+-------------------------------+------------------+
[05/07 15:27:34    319s] |                |              Real             |       Total      |
[05/07 15:27:34    319s] |    DRVs        +------------------+------------+------------------|
[05/07 15:27:34    319s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:27:34    319s] +----------------+------------------+------------+------------------+
[05/07 15:27:34    319s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:27:34    319s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:27:34    319s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:27:34    319s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:27:34    319s] +----------------+------------------+------------+------------------+
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] Density: 1.644%
[05/07 15:27:34    319s]        (100.000% with Fillers)
[05/07 15:27:34    319s] Total number of glitch violations: 0
[05/07 15:27:34    319s] ------------------------------------------------------------
[05/07 15:27:34    319s] **opt_design ... cpu = 0:01:05, real = 0:01:09, mem = 1865.6M, totSessionCpu=0:05:20 **
[05/07 15:27:34    319s] **opt_design ... cpu = 0:01:05, real = 0:01:09, mem = 1865.6M, totSessionCpu=0:05:20 **
[05/07 15:27:34    319s] Executing marking Critical Nets1
[05/07 15:27:34    319s] *** Timing Is met
[05/07 15:27:34    319s] *** Check timing (0:00:00.0)
[05/07 15:27:34    319s] Running postRoute recovery in postEcoRoute mode
[05/07 15:27:34    319s] **opt_design ... cpu = 0:01:05, real = 0:01:09, mem = 1865.6M, totSessionCpu=0:05:20 **
[05/07 15:27:34    319s]   Timing/DRV Snapshot: (TGT)
[05/07 15:27:34    319s]      Weighted WNS: 0.000
[05/07 15:27:34    319s]       All  PG WNS: 0.000
[05/07 15:27:34    319s]       High PG WNS: 0.000
[05/07 15:27:34    319s]       All  PG TNS: 0.000
[05/07 15:27:34    319s]       High PG TNS: 0.000
[05/07 15:27:34    319s]          Tran DRV: 0
[05/07 15:27:34    319s]           Cap DRV: 0
[05/07 15:27:34    319s]        Fanout DRV: 0
[05/07 15:27:34    319s]            Glitch: 0
[05/07 15:27:34    319s]    Category Slack: { [L, 15.097] [H, 15.097] }
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] Checking setup slack degradation ...
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] Recovery Manager:
[05/07 15:27:34    319s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.026) - Skip
[05/07 15:27:34    319s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.013) - Skip
[05/07 15:27:34    319s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/07 15:27:34    319s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] Recovery Manager:
[05/07 15:27:34    319s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/07 15:27:34    319s] Checking DRV degradation...
[05/07 15:27:34    319s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/07 15:27:34    319s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/07 15:27:34    319s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/07 15:27:34    319s] 
[05/07 15:27:34    319s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/07 15:27:34    319s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2112.40M, totSessionCpu=0:05:20).
[05/07 15:27:34    319s] **opt_design ... cpu = 0:01:06, real = 0:01:09, mem = 1865.6M, totSessionCpu=0:05:20 **
[05/07 15:27:34    319s] 
[05/07 15:27:35    321s] OPERPROF: Starting HotSpotCal at level 1, MEM:2112.4M
[05/07 15:27:35    321s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:35    321s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:27:35    321s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:35    321s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:27:35    321s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:27:35    321s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:35    321s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:27:35    321s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.023, MEM:2114.6M
[05/07 15:27:35    321s] OPERPROF: Starting FgcInit at level 1, MEM:2114.6M
[05/07 15:27:35    321s] OPERPROF: Finished FgcInit at level 1, CPU:0.003, REAL:0.003, MEM:2114.6M
[05/07 15:27:35    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2114.6M
[05/07 15:27:35    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.087, REAL:0.087, MEM:2114.6M
[05/07 15:27:35    321s] 
[05/07 15:27:35    321s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2114.6M
[05/07 15:27:35    321s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.002, MEM:2102.9M
[05/07 15:27:35    321s] OPERPROF: Starting FgcCleanup at level 1, MEM:2102.9M
[05/07 15:27:35    321s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2102.9M
[05/07 15:27:35    321s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:27:35    321s] UM:                                       postroute.recovery
[05/07 15:27:35    321s] Latch borrow mode reset to max_borrow
[05/07 15:27:36    321s] #USet: Electrify Fences = 1
[05/07 15:27:36    321s] Reported timing to dir ./timingReports
[05/07 15:27:36    321s] **opt_design ... cpu = 0:01:08, real = 0:01:11, mem = 1855.3M, totSessionCpu=0:05:22 **
[05/07 15:27:36    321s] End AAE Lib Interpolated Model. (MEM=2100.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:27:36    321s] Begin: glitch net info
[05/07 15:27:36    321s] glitch slack range: number of glitch nets
[05/07 15:27:36    321s] glitch slack < -0.32 : 0
[05/07 15:27:36    321s] -0.32 < glitch slack < -0.28 : 0
[05/07 15:27:36    321s] -0.28 < glitch slack < -0.24 : 0
[05/07 15:27:36    321s] -0.24 < glitch slack < -0.2 : 0
[05/07 15:27:36    321s] -0.2 < glitch slack < -0.16 : 0
[05/07 15:27:36    321s] -0.16 < glitch slack < -0.12 : 0
[05/07 15:27:36    321s] -0.12 < glitch slack < -0.08 : 0
[05/07 15:27:36    321s] -0.08 < glitch slack < -0.04 : 0
[05/07 15:27:36    321s] -0.04 < glitch slack : 0
[05/07 15:27:36    321s] End: glitch net info
[05/07 15:27:36    321s] 2025/05/07 15:27:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:36    321s] 2025/05/07 15:27:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:36    321s] All LLGs are deleted
[05/07 15:27:36    321s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2100.9M
[05/07 15:27:36    321s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2100.9M
[05/07 15:27:36    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2100.9M
[05/07 15:27:36    321s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2100.9M
[05/07 15:27:36    321s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2112.6M
[05/07 15:27:36    321s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.012, REAL:0.012, MEM:2112.6M
[05/07 15:27:36    321s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.132, REAL:0.134, MEM:2112.6M
[05/07 15:27:36    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.172, REAL:0.175, MEM:2112.6M
[05/07 15:27:36    322s] End AAE Lib Interpolated Model. (MEM=2112.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:27:36    322s]  
[05/07 15:27:36    322s] **INFO: Starting Blocking QThread with 1 CPU
[05/07 15:27:36    322s]    ____________________________________________________________________
[05/07 15:27:36    322s] __/ message from Blocking QThread
[05/07 15:27:36    322s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[05/07 15:27:36    322s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[05/07 15:27:36    322s] Starting delay calculation for Hold views
[05/07 15:27:36    322s] Starting delay calculation for Hold views
[05/07 15:27:36    322s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:27:36    322s] Begin IPO call back ...
[05/07 15:27:36    322s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:27:36    322s] Begin IPO call back ...
[05/07 15:27:36    322s] End IPO call back ...
[05/07 15:27:37    322s] End IPO call back ...
[05/07 15:27:36    322s] #################################################################################
[05/07 15:27:36    322s] # Design Stage: PostRoute
[05/07 15:27:36    322s] # Design Name: MSDAP
[05/07 15:27:36    322s] # Design Mode: 7nm
[05/07 15:27:36    322s] # Analysis Mode: MMMC OCV 
[05/07 15:27:36    322s] # Parasitics Mode: SPEF/RCDB
[05/07 15:27:36    322s] # Signoff Settings: SI On 
[05/07 15:27:36    322s] #################################################################################
[05/07 15:27:37    322s] #################################################################################
[05/07 15:27:37    322s] # Design Stage: PostRoute
[05/07 15:27:37    322s] # Design Name: MSDAP
[05/07 15:27:37    322s] # Design Mode: 7nm
[05/07 15:27:37    322s] # Analysis Mode: MMMC OCV 
[05/07 15:27:37    322s] # Parasitics Mode: SPEF/RCDB
[05/07 15:27:37    322s] # Signoff Settings: SI On 
[05/07 15:27:37    322s] #################################################################################
[05/07 15:27:37    322s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:27:36    322s] AAE_INFO: 1 threads acquired from CTE.
Setting infinite Tws ...
[05/07 15:27:36    322s] First Iteration Infinite Tw... 
[05/07 15:27:37    322s] Calculate late delays in OCV mode...
[05/07 15:27:36    322s] Calculate late delays in OCV mode...
[05/07 15:27:36    322s] Calculate early delays in OCV mode...
[05/07 15:27:37    322s] Calculate early delays in OCV mode...
[05/07 15:27:36    322s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[05/07 15:27:37    322s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:27:36    322s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:27:36    322s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:27:37    322s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:27:36    322s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:27:37    322s] *** Calculating scaling factor for PVT_0P77V_0C.hold_set libraries using the default operating condition of each library.
[05/07 15:27:36    322s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:27:36    322s] Total number of fetched objects 3347
[05/07 15:27:36    322s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:27:36    322s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:27:38    322s] Total number of fetched objects 3347
[05/07 15:27:38    322s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:27:38    322s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:27:36    322s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:27:36    322s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[05/07 15:27:38    322s] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[05/07 15:27:36    322s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
[05/07 15:27:38    322s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
[05/07 15:27:36    322s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
[05/07 15:27:38    322s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = [05/07 15:27:36    322s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[05/07 15:27:36    322s] Add other clocks and setupCteToAAEClockMapping during iter 1
0.0M)
[05/07 15:27:38    322s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/07 15:27:36    322s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = [05/07 15:27:38    322s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
0.0M)
[05/07 15:27:36    322s] Starting SI iteration 2
[05/07 15:27:38    322s] Starting SI iteration 2
[05/07 15:27:38    322s] Calculate late delays in OCV mode...
[05/07 15:27:36    322s] Calculate late delays in OCV mode...
[05/07 15:27:36    322s] Calculate early delays in OCV mode...
[05/07 15:27:38    322s] Calculate early delays in OCV mode...
[05/07 15:27:36    322s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:27:38    322s] Start delay calculation (fullDC) (1 T). (MEM=0)
[05/07 15:27:36    322s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:27:38    322s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:27:36    322s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:27:38    322s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/07 15:27:38    322s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:27:38    322s] Total number of fetched objects 3347
[05/07 15:27:38    322s] AAE_INFO: Total number of nets for which stage creation was skipped for all views [05/07 15:27:36    322s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/07 15:27:36    322s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:27:36    322s] Total number of fetched objects 3347
[05/07 15:27:36    322s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:27:36    322s] AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
0
[05/07 15:27:38    322s] AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
[05/07 15:27:36    322s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:27:38    322s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:27:36    322s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:27:38    322s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:27:36    322s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[05/07 15:27:36    322s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:07.3 mem=0.0M)
[05/07 15:27:38    322s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:07.3 mem=0.0M)
[05/07 15:27:36    322s] *** QThread HoldRpt [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), mem = 0.0M
[05/07 15:27:36    322s] 
[05/07 15:27:36    322s] =============================================================================================
[05/07 15:27:36    322s]  Step TAT Report for QThreadWorker #1
[05/07 15:27:36    322s] =============================================================================================
[05/07 15:27:36    322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 15:27:36    322s] ---------------------------------------------------------------------------------------------
[05/07 15:27:36    322s] [ TimingUpdate           ]      1   0:00:00.1  (   4.3 % )     0:00:02.3 /  0:00:02.3    1.0
[05/07 15:27:36    322s] [ FullDelayCalc          ]      1   0:00:02.2  (  81.7 % )     0:00:02.2 /  0:00:02.2    1.0
[05/07 15:27:36    322s] [ TimingReport           ]      4   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/07 15:27:36    322s] [ MISC                   ]          0:00:00.3  (  12.8 % )     0:00:00.3 /  0:00:00.3    0.9
[05/07 15:27:36    322s] ---------------------------------------------------------------------------------------------
[05/07 15:27:36    322s]  QThreadWorker #1 TOTAL             0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.6    1.0
[05/07 15:27:36    322s] ---------------------------------------------------------------------------------------------
[05/07 15:27:36    322s] 
[05/07 15:27:39    322s] *** QThread HoldRpt [finish] : cpu/real = 0:00:02.6/0:00:02.7 (1.0), mem = 0.0M
 
[05/07 15:27:39    324s] _______________________________________________________________________
[05/07 15:27:39    324s] 2025/05/07 15:27:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:39    324s] 2025/05/07 15:27:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:40    324s] 2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:40    324s] 2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:40    324s] 2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:40    324s] 2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:40    324s] 2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:40    324s] 2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:40    324s] 2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:40    324s] 2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:40    324s] 2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:40    324s] 2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:40    324s] 2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:40    324s] 2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:40    324s] 2025/05/07 15:27:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:40    324s] 2025/05/07 15:27:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:40    324s] 
[05/07 15:27:40    324s] ------------------------------------------------------------
[05/07 15:27:40    324s]      opt_design Final SI Timing Summary                             
[05/07 15:27:40    324s] ------------------------------------------------------------
[05/07 15:27:40    324s] 
[05/07 15:27:40    324s] Setup views included:
[05/07 15:27:40    324s]  PVT_0P63V_100C.setup_view 
[05/07 15:27:40    324s] Hold  views included:
[05/07 15:27:40    324s]  PVT_0P77V_0C.hold_view
[05/07 15:27:40    324s] 
[05/07 15:27:40    324s] +--------------------+---------+---------+---------+
[05/07 15:27:40    324s] |     Setup mode     |   all   | reg2reg | default |
[05/07 15:27:40    324s] +--------------------+---------+---------+---------+
[05/07 15:27:40    324s] |           WNS (ns):| 15.097  | 15.097  | 32.488  |
[05/07 15:27:40    324s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[05/07 15:27:40    324s] |    Violating Paths:|    0    |    0    |    0    |
[05/07 15:27:40    324s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:27:40    324s] +--------------------+---------+---------+---------+
[05/07 15:27:40    324s] |PVT_0P63V_100C.setup_view
[05/07 15:27:40    324s] |                    | 15.097  | 15.097  | 32.488  |
[05/07 15:27:40    324s] |                    |  0.000  |  0.000  |  0.000  |
[05/07 15:27:40    324s] |                    |    0    |    0    |    0    |
[05/07 15:27:40    324s] |                    |   490   |   489   |   117   |
[05/07 15:27:40    324s] +--------------------+---------+---------+---------+
[05/07 15:27:40    324s] 
[05/07 15:27:40    324s] +--------------------+---------+---------+---------+
[05/07 15:27:40    324s] |     Hold mode      |   all   | reg2reg | default |
[05/07 15:27:40    324s] +--------------------+---------+---------+---------+
[05/07 15:27:40    324s] |           WNS (ns):| -0.022  | -0.008  | -0.022  |
[05/07 15:27:40    324s] |           TNS (ns):| -0.050  | -0.028  | -0.022  |
[05/07 15:27:40    324s] |    Violating Paths:|    9    |    8    |    1    |
[05/07 15:27:40    324s] |          All Paths:|   490   |   489   |   117   |
[05/07 15:27:40    324s] +--------------------+---------+---------+---------+
[05/07 15:27:40    324s] |PVT_0P77V_0C.hold_view
[05/07 15:27:40    324s] |                    | -0.022  | -0.008  | -0.022  |
[05/07 15:27:40    324s] |                    | -0.050  | -0.028  | -0.022  |
[05/07 15:27:40    324s] |                    |    9    |    8    |    1    |
[05/07 15:27:40    324s] |                    |   490   |   489   |   117   |
[05/07 15:27:40    324s] +--------------------+---------+---------+---------+
[05/07 15:27:40    324s] 
[05/07 15:27:40    324s] +----------------+-------------------------------+------------------+
[05/07 15:27:40    324s] |                |              Real             |       Total      |
[05/07 15:27:40    324s] |    DRVs        +------------------+------------+------------------|
[05/07 15:27:40    324s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/07 15:27:40    324s] +----------------+------------------+------------+------------------+
[05/07 15:27:40    324s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:27:40    324s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/07 15:27:40    324s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:27:40    324s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/07 15:27:40    324s] +----------------+------------------+------------+------------------+
[05/07 15:27:40    324s] 
[05/07 15:27:40    324s] Density: 1.644%
[05/07 15:27:40    324s]        (100.000% with Fillers)
[05/07 15:27:40    324s] Total number of glitch violations: 0
[05/07 15:27:40    324s] ------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:03.1, REAL=0:00:04.0, MEM=2112.6M
[05/07 15:27:40    324s] **opt_design ... cpu = 0:01:11, real = 0:01:15, mem = 1867.1M, totSessionCpu=0:05:25 **
[05/07 15:27:40    324s]  ReSet Options after AAE Based Opt flow 
[05/07 15:27:40    324s] Deleting Cell Server ...
[05/07 15:27:40    324s] Deleting Lib Analyzer.
[05/07 15:27:40    324s] *** Finished opt_design ***
[05/07 15:27:40    325s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:27:40    325s] UM:*          0.000 ns         15.097 ns  final
[05/07 15:27:42    326s] OPERPROF: Starting HotSpotCal at level 1, MEM:2112.6M
[05/07 15:27:42    326s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:42    326s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:27:42    326s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:42    326s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:27:42    326s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:27:42    326s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:42    326s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:27:42    326s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.022, MEM:2112.6M
[05/07 15:27:42    326s] OPERPROF: Starting FgcInit at level 1, MEM:2112.6M
[05/07 15:27:42    326s] OPERPROF: Finished FgcInit at level 1, CPU:0.003, REAL:0.003, MEM:2112.6M
[05/07 15:27:42    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2112.6M
[05/07 15:27:42    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.089, REAL:0.091, MEM:2112.6M
[05/07 15:27:42    326s] 
[05/07 15:27:42    326s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2112.6M
[05/07 15:27:42    326s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2100.9M
[05/07 15:27:42    326s] OPERPROF: Starting FgcCleanup at level 1, MEM:2100.9M
[05/07 15:27:42    326s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2100.9M
[05/07 15:27:42    326s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:27:42    326s] UM:                                       opt_design_postroute
[05/07 15:27:42    326s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/07 15:27:42    326s] Info: pop threads available for lower-level modules during optimization.
[05/07 15:27:42    326s] Info: Destroy the CCOpt slew target map.
[05/07 15:27:42    326s] Reset maxLocalDensity to default value from 7nm/5nm setting.
[05/07 15:27:42    326s] clean pInstBBox. size 0
[05/07 15:27:42    326s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/07 15:27:42    326s] All LLGs are deleted
[05/07 15:27:42    326s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2100.9M
[05/07 15:27:42    326s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2100.9M
[05/07 15:27:42    326s] 
[05/07 15:27:42    326s] =============================================================================================
[05/07 15:27:42    326s]  Final TAT Report for opt_design
[05/07 15:27:42    326s] =============================================================================================
[05/07 15:27:42    326s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/07 15:27:42    326s] ---------------------------------------------------------------------------------------------
[05/07 15:27:42    326s] [ DrvOpt                 ]      1   0:00:05.0  (   6.5 % )     0:00:05.0 /  0:00:05.0    1.0
[05/07 15:27:42    326s] [ HoldOpt                ]      1   0:00:05.3  (   6.8 % )     0:00:08.0 /  0:00:07.4    0.9
[05/07 15:27:42    326s] [ ClockDrv               ]      1   0:00:02.9  (   3.8 % )     0:00:02.9 /  0:00:02.9    1.0
[05/07 15:27:42    326s] [ TimingUpdate           ]     14   0:00:00.5  (   0.7 % )     0:00:04.5 /  0:00:04.4    1.0
[05/07 15:27:42    326s] [ FullDelayCalc          ]      2   0:00:04.0  (   5.1 % )     0:00:04.0 /  0:00:03.9    1.0
[05/07 15:27:42    326s] [ Extraction             ]      2   0:00:24.8  (  31.9 % )     0:00:24.8 /  0:00:22.4    0.9
[05/07 15:27:42    326s] [ CheckPlace             ]      1   0:00:02.5  (   3.2 % )     0:00:02.5 /  0:00:02.5    1.0
[05/07 15:27:42    326s] [ RefinePlace            ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/07 15:27:42    326s] [ LayerAssignment        ]      2   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/07 15:27:42    326s] [ AddFiller              ]      1   0:00:01.0  (   1.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/07 15:27:42    326s] [ EcoRoute               ]      1   0:00:10.8  (  13.9 % )     0:00:10.8 /  0:00:10.7    1.0
[05/07 15:27:42    326s] [ ViewPruning            ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.4
[05/07 15:27:42    326s] [ QThreadMaster          ]      3   0:00:06.8  (   8.7 % )     0:00:06.8 /  0:00:05.2    0.8
[05/07 15:27:42    326s] [ TimingReport           ]     18   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.1
[05/07 15:27:42    326s] [ DrvReport              ]      6   0:00:01.1  (   1.4 % )     0:00:01.1 /  0:00:00.4    0.4
[05/07 15:27:42    326s] [ MISC                   ]          0:00:12.2  (  15.6 % )     0:00:12.2 /  0:00:11.9    1.0
[05/07 15:27:42    326s] ---------------------------------------------------------------------------------------------
[05/07 15:27:42    326s]  opt_design TOTAL                   0:01:17.7  ( 100.0 % )     0:01:17.7 /  0:01:12.6    0.9
[05/07 15:27:42    326s] ---------------------------------------------------------------------------------------------
[05/07 15:27:42    326s] 
[05/07 15:27:44    328s] OPERPROF: Starting HotSpotCal at level 1, MEM:2100.9M
[05/07 15:27:44    328s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:44    328s] [hotspot] |            |   max hotspot | total hotspot |
[05/07 15:27:44    328s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:44    328s] [hotspot] | normalized |          0.00 |          0.00 |
[05/07 15:27:44    328s] [hotspot] +------------+---------------+---------------+
[05/07 15:27:44    328s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/07 15:27:44    328s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/07 15:27:44    328s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.019, REAL:0.019, MEM:2100.9M
[05/07 15:27:44    328s] OPERPROF: Starting FgcInit at level 1, MEM:2100.9M
[05/07 15:27:44    328s] OPERPROF: Finished FgcInit at level 1, CPU:0.003, REAL:0.003, MEM:2100.9M
[05/07 15:27:44    328s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2100.9M
[05/07 15:27:44    328s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2100.9M
[05/07 15:27:44    328s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2112.6M
[05/07 15:27:44    328s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.010, MEM:2112.6M
[05/07 15:27:44    328s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.108, REAL:0.109, MEM:2112.6M
[05/07 15:27:44    328s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.119, REAL:0.120, MEM:2112.6M
[05/07 15:27:44    328s] 
[05/07 15:27:44    328s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2112.6M
[05/07 15:27:44    328s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:2100.9M
[05/07 15:27:44    328s] OPERPROF: Starting FgcCleanup at level 1, MEM:2100.9M
[05/07 15:27:44    328s] OPERPROF: Finished FgcCleanup at level 1, CPU:0.000, REAL:0.000, MEM:2100.9M
[05/07 15:27:44    328s]       timing.setup.tns  timing.setup.wns  snapshot
[05/07 15:27:44    328s] UM:                                       postroute
[05/07 15:27:44    328s] @file 139:
[05/07 15:27:44    328s] @file 140: write_db MSDAP_FINAL -def -verilog
[05/07 15:27:44    328s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 15:27:44    328s] The in-memory database contained RC information but was not saved. To save 
[05/07 15:27:44    328s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[05/07 15:27:44    328s] so it should only be saved when it is really desired.
[05/07 15:27:44    328s] #% Begin save design ... (date=05/07 15:27:44, mem=1843.1M)
[05/07 15:27:44    328s] % Begin Save ccopt configuration ... (date=05/07 15:27:44, mem=1844.7M)
[05/07 15:27:44    329s] % End Save ccopt configuration ... (date=05/07 15:27:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1845.3M, current mem=1845.3M)
[05/07 15:27:45    329s] % Begin Save netlist data ... (date=05/07 15:27:44, mem=1845.3M)
[05/07 15:27:45    329s] Writing Binary DB to MSDAP_FINAL.tmp/MSDAP.v.bin in single-threaded mode...
[05/07 15:27:45    329s] % End Save netlist data ... (date=05/07 15:27:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1845.3M, current mem=1845.3M)
[05/07 15:27:45    329s] Writing Netlist "MSDAP_FINAL.tmp/MSDAP.v.gz" ...
[05/07 15:27:45    329s] 2025/05/07 15:27:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:45    329s] 2025/05/07 15:27:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:45    329s] 2025/05/07 15:27:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:45    329s] 2025/05/07 15:27:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:45    329s] Saving congestion map file MSDAP_FINAL.tmp/MSDAP.route.congmap.gz ...
[05/07 15:27:45    329s] 2025/05/07 15:27:45 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:45    329s] 2025/05/07 15:27:45 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:45    329s] % Begin Save AAE data ... (date=05/07 15:27:45, mem=1845.9M)
[05/07 15:27:45    329s] Saving AAE Data ...
[05/07 15:27:45    329s] % End Save AAE data ... (date=05/07 15:27:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1846.0M, current mem=1846.0M)
[05/07 15:27:45    329s] % Begin Save clock tree data ... (date=05/07 15:27:45, mem=1899.2M)
[05/07 15:27:45    329s] % End Save clock tree data ... (date=05/07 15:27:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1899.2M, current mem=1899.2M)
[05/07 15:27:45    329s] Saving preference file MSDAP_FINAL.tmp/gui.pref.tcl ...
[05/07 15:27:46    329s] Saving mode setting ...
[05/07 15:27:46    329s] Saving root attributes to be loaded post write_db ...
[05/07 15:27:46    329s] Saving global file ...
[05/07 15:27:46    329s] Saving root attributes to be loaded previous write_db ...
[05/07 15:27:46    330s] 2025/05/07 15:27:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:46    330s] 2025/05/07 15:27:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:46    330s] % Begin Save floorplan data ... (date=05/07 15:27:46, mem=1920.2M)
[05/07 15:27:46    330s] Saving floorplan file ...
[05/07 15:27:46    330s] 2025/05/07 15:27:46 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:46    330s] 2025/05/07 15:27:46 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:46    330s] % End Save floorplan data ... (date=05/07 15:27:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1920.2M, current mem=1920.2M)
[05/07 15:27:46    330s] Saving PG file MSDAP_FINAL.tmp/MSDAP.pg.gz
[05/07 15:27:47    330s] 2025/05/07 15:27:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:47    330s] 2025/05/07 15:27:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:47    330s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2097.3M) ***
[05/07 15:27:47    330s] Saving Drc markers ...
[05/07 15:27:47    330s] 2025/05/07 15:27:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:47    330s] 2025/05/07 15:27:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:47    330s] ... 36 markers are saved ...
[05/07 15:27:47    330s] ... 36 geometry drc markers are saved ...
[05/07 15:27:47    330s] ... 0 antenna drc markers are saved ...
[05/07 15:27:47    330s] % Begin Save placement data ... (date=05/07 15:27:47, mem=1920.3M)
[05/07 15:27:47    330s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/07 15:27:47    330s] Save Adaptive View Pruing View Names to Binary file
[05/07 15:27:47    330s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2100.3M) ***
[05/07 15:27:47    330s] % End Save placement data ... (date=05/07 15:27:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1920.3M, current mem=1920.3M)
[05/07 15:27:47    330s] % Begin Save routing data ... (date=05/07 15:27:47, mem=1920.3M)
[05/07 15:27:47    330s] Saving route file ...
[05/07 15:27:47    330s] 2025/05/07 15:27:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:47    330s] 2025/05/07 15:27:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:47    330s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2097.3M) ***
[05/07 15:27:47    330s] % End Save routing data ... (date=05/07 15:27:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1920.4M, current mem=1920.4M)
[05/07 15:27:47    330s] Saving Def ...
[05/07 15:27:47    330s] Writing DEF file 'MSDAP_FINAL.tmp/MSDAP.def.gz', current time is Wed May  7 15:27:47 2025 ...
[05/07 15:27:47    330s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[05/07 15:27:47    330s] 2025/05/07 15:27:47 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:27:47    330s] 2025/05/07 15:27:47 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:27:47    330s] DEF file 'MSDAP_FINAL.tmp/MSDAP.def.gz' is written, current time is Wed May  7 15:27:47 2025 ...
[05/07 15:27:47    330s] Saving property file MSDAP_FINAL.tmp/MSDAP.prop
[05/07 15:27:47    330s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2100.3M) ***
[05/07 15:27:47    330s] #Saving pin access data to file MSDAP_FINAL.tmp/MSDAP.apa ...
[05/07 15:27:48    330s] #
[05/07 15:27:48    330s] Saving preRoute extracted patterns in file 'MSDAP_FINAL.tmp/MSDAP.techData.gz' ...
[05/07 15:27:48    330s] Saving preRoute extraction data in directory 'MSDAP_FINAL.tmp/extraction/' ...
[05/07 15:27:48    330s] Checksum of RCGrid density data::200
[05/07 15:27:48    330s] Saving CPF database ...
[05/07 15:27:48    330s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/07 15:27:48    330s] % Begin Save power constraints data ... (date=05/07 15:27:48, mem=1924.9M)
[05/07 15:27:48    330s] % End Save power constraints data ... (date=05/07 15:27:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1924.9M, current mem=1924.9M)
[05/07 15:27:52    333s] Generated self-contained design MSDAP_FINAL.tmp
[05/07 15:27:53    333s] #% End save design ... (date=05/07 15:27:53, total cpu=0:00:04.6, real=0:00:09.0, peak res=1927.3M, current mem=1927.3M)
[05/07 15:27:53    333s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 15:27:53    333s] *** Message Summary: 0 warning(s), 0 error(s)
[05/07 15:27:53    333s] 
[05/07 15:27:53    333s] @file 141: set_db write_stream_virtual_connection false
[05/07 15:27:53    333s] @file 142:
[05/07 15:27:53    333s] @file 143: write_netlist MSDAP_lvs.v -top_module_first -top_module MSDAP -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM } 
[05/07 15:27:53    333s] Writing Netlist "MSDAP_lvs.v" ...
[05/07 15:27:53    333s] **WARN: (IMPVL-535):	-topModuleFirst is not supported for saving physical netlist.  The option will be ignored.
[05/07 15:27:53    333s] Pwr name (VDD).
[05/07 15:27:53    333s] Gnd name (VSS).
[05/07 15:27:53    333s] 1 Pwr names and 1 Gnd names.
[05/07 15:27:53    333s] @file 144:
[05/07 15:27:53    333s] @file 145: write_netlist MSDAP_sim.v -top_module_first -top_module MSDAP -exclude_leaf_cells -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM } 
[05/07 15:27:53    333s] Writing Netlist "MSDAP_sim.v" ...
[05/07 15:27:53    333s] @file 146:
[05/07 15:27:53    333s] @file 147: #write_stream -mode ALL -map_file /proj/cad/library/asap7/asap7_pdk_r1p7/cdslib/asap7_TechLib \
[05/07 15:27:53    333s] @file 148: #-uniquify_cell_names -merge { \
[05/07 15:27:53    333s] @file 149: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_L_201211.gds \
[05/07 15:27:53    333s] @file 150: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_R_201211.gds \
[05/07 15:27:53    333s] @file 151: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_SL_201211.gds \
[05/07 15:27:53    333s] @file 152: #/proj/cad/library/asap7/asap7sc7p5t_27/GDS/asap7sc7p5t_27_SRAM_201211.gds \
[05/07 15:27:53    333s] @file 153: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM1RW128x12_x4.gds \
[05/07 15:27:53    333s] @file 154: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM1RW256x8_x4.gds \
[05/07 15:27:53    333s] @file 155: #/home/eng/t/txg150930/workspace/ASIC/Memory/gds/SRAM2RW16x8_x4.gds }  \
[05/07 15:27:53    333s] @file 156: #MSDAP.gds
[05/07 15:27:53    333s] @file 157:
[05/07 15:27:53    333s] @file 158: #write_sdf MSDAP_physical.sdf
[05/07 15:27:53    333s] @file 159:
[05/07 15:27:53    333s] @file 160: # 18. Extracts RC characteristics for the interconnects
[05/07 15:27:53    333s] @file 161: set_db extract_rc_coupled true
[05/07 15:27:53    333s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_qWefjH.rcdb.d/MSDAP.rcdb.d': 3282 access done (mem: 2155.539M)
[05/07 15:27:53    333s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/07 15:27:53    333s] Type 'man IMPEXT-3493' for more detail.
[05/07 15:27:53    333s] @file 162: extract_rc
[05/07 15:27:53    333s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[05/07 15:27:53    333s] ### Net info: total nets: 3816
[05/07 15:27:53    333s] ### Net info: dirty nets: 0
[05/07 15:27:53    333s] ### Net info: marked as disconnected nets: 0
[05/07 15:27:53    333s] #num needed restored net=0
[05/07 15:27:53    333s] #need_extraction net=0 (total=3816)
[05/07 15:27:53    333s] ### Net info: fully routed nets: 3284
[05/07 15:27:53    333s] ### Net info: trivial (< 2 pins) nets: 532
[05/07 15:27:53    333s] ### Net info: unrouted nets: 0
[05/07 15:27:53    333s] ### Net info: re-extraction nets: 0
[05/07 15:27:53    333s] ### Net info: ignored nets: 0
[05/07 15:27:53    333s] ### Net info: skip routing nets: 0
[05/07 15:27:53    334s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:27:53    334s] #Start routing data preparation on Wed May  7 15:27:53 2025
[05/07 15:27:53    334s] #
[05/07 15:27:53    334s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:27:53    334s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:27:53    334s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:27:53    334s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:27:53    334s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:27:53    334s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:27:53    334s] # M1           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:53    334s] # M2           H   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:53    334s] # M3           V   Track-Pitch = 0.03600    Line-2-Via Pitch = 0.03600
[05/07 15:27:53    334s] # M4           H   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:27:53    334s] # M5           V   Track-Pitch = 0.04800    Line-2-Via Pitch = 0.04800
[05/07 15:27:53    334s] # M6           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:27:53    334s] # M7           V   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
[05/07 15:27:53    334s] # M8           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:27:53    334s] # M9           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[05/07 15:27:53    334s] # Pad          H   Track-Pitch = 0.08000    Line-2-Via Pitch = 2.04000
[05/07 15:27:53    334s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[05/07 15:27:54    334s] #Regenerating Ggrids automatically.
[05/07 15:27:54    334s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:27:54    334s] #Using automatically generated G-grids.
[05/07 15:27:54    334s] #Done routing data preparation.
[05/07 15:27:54    334s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1920.96 (MB), peak = 2017.53 (MB)
[05/07 15:27:54    334s] #Extract in post route mode
[05/07 15:27:54    334s] #
[05/07 15:27:54    334s] #Start tQuantus RC extraction...
[05/07 15:27:54    334s] #Start building rc corner(s)...
[05/07 15:27:54    334s] #Number of RC Corner = 2
[05/07 15:27:54    334s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/07 15:27:54    334s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/07 15:27:54    334s] #LISD -> M1 (1)
[05/07 15:27:54    334s] #M1 -> M2 (2)
[05/07 15:27:54    334s] #M2 -> M3 (3)
[05/07 15:27:54    334s] #M3 -> M4 (4)
[05/07 15:27:54    334s] #M4 -> M5 (5)
[05/07 15:27:54    334s] #M5 -> M6 (6)
[05/07 15:27:54    334s] #M6 -> M7 (7)
[05/07 15:27:54    334s] #M7 -> M8 (8)
[05/07 15:27:54    334s] #M8 -> M9 (9)
[05/07 15:27:54    334s] #M9 -> Pad (10)
[05/07 15:27:54    334s] #SADV_On
[05/07 15:27:54    334s] # Corner(s) : 
[05/07 15:27:54    334s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/07 15:27:54    334s] #PVT_0P63V_100C.setup_rc [100.00]
[05/07 15:27:55    334s] # Corner id: 0
[05/07 15:27:55    334s] # Layout Scale: 1.000000
[05/07 15:27:55    334s] # Has Metal Fill model: yes
[05/07 15:27:55    334s] # Temperature was set
[05/07 15:27:55    334s] # Temperature : 0.000000
[05/07 15:27:55    334s] # Ref. Temp   : 25.000000
[05/07 15:27:55    334s] # Corner id: 1
[05/07 15:27:55    334s] # Layout Scale: 1.000000
[05/07 15:27:55    334s] # Has Metal Fill model: yes
[05/07 15:27:55    334s] # Temperature was set
[05/07 15:27:55    334s] # Temperature : 100.000000
[05/07 15:27:55    334s] # Ref. Temp   : 25.000000
[05/07 15:27:55    334s] #SADV_Off
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[1] tech width 36 != ict width 200.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[1] tech spc 36 != ict spc 232.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[2] tech width 36 != ict width 144.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[2] tech spc 36 != ict spc 144.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[3] tech width 36 != ict width 144.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[3] tech spc 36 != ict spc 144.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[4] tech width 48 != ict width 144.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[4] tech spc 48 != ict spc 144.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[5] tech width 48 != ict width 192.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[5] tech spc 48 != ict spc 192.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[6] tech width 64 != ict width 192.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[6] tech spc 64 != ict spc 192.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[7] tech width 64 != ict width 256.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[7] tech spc 64 != ict spc 256.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[8] tech width 80 != ict width 256.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[8] tech spc 80 != ict spc 256.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[9] tech width 80 != ict width 320.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[9] tech spc 80 != ict spc 320.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[10] tech width 80 != ict width 320.0
[05/07 15:27:55    334s] #
[05/07 15:27:55    334s] #layer[10] tech spc 4000 != ict spc 320.0
[05/07 15:27:55    334s] #total pattern=220 [20, 605]
[05/07 15:27:55    334s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/07 15:27:55    334s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:27:55    334s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/07 15:27:55    334s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/07 15:27:55    334s] #number model r/c [2,1] [20,605] read
[05/07 15:27:55    334s] #0 rcmodel(s) requires rebuild
[05/07 15:27:55    334s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1945.45 (MB), peak = 2017.53 (MB)
[05/07 15:27:56    336s] #Start building rc corner(s)...
[05/07 15:27:56    336s] #Number of RC Corner = 2
[05/07 15:27:56    336s] #Corner PVT_0P77V_0C.hold_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 (real) 
[05/07 15:27:56    336s] #Corner PVT_0P63V_100C.setup_rc /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 (real) 
[05/07 15:27:56    336s] #LISD -> M1 (1)
[05/07 15:27:56    336s] #M1 -> M2 (2)
[05/07 15:27:56    336s] #M2 -> M3 (3)
[05/07 15:27:56    336s] #M3 -> M4 (4)
[05/07 15:27:56    336s] #M4 -> M5 (5)
[05/07 15:27:56    336s] #M5 -> M6 (6)
[05/07 15:27:56    336s] #M6 -> M7 (7)
[05/07 15:27:56    336s] #M7 -> M8 (8)
[05/07 15:27:56    336s] #M8 -> M9 (9)
[05/07 15:27:56    336s] #M9 -> Pad (10)
[05/07 15:27:56    336s] #SADV_On
[05/07 15:27:56    336s] # Corner(s) : 
[05/07 15:27:56    336s] #PVT_0P77V_0C.hold_rc [ 0.00] 
[05/07 15:27:56    336s] #PVT_0P63V_100C.setup_rc [100.00]
[05/07 15:27:57    336s] # Corner id: 0
[05/07 15:27:57    336s] # Layout Scale: 1.000000
[05/07 15:27:57    336s] # Has Metal Fill model: yes
[05/07 15:27:57    336s] # Temperature was set
[05/07 15:27:57    336s] # Temperature : 0.000000
[05/07 15:27:57    336s] # Ref. Temp   : 25.000000
[05/07 15:27:57    336s] # Corner id: 1
[05/07 15:27:57    336s] # Layout Scale: 1.000000
[05/07 15:27:57    336s] # Has Metal Fill model: yes
[05/07 15:27:57    336s] # Temperature was set
[05/07 15:27:57    336s] # Temperature : 100.000000
[05/07 15:27:57    336s] # Ref. Temp   : 25.000000
[05/07 15:27:57    336s] #SADV_Off
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[1] tech width 36 != ict width 200.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[1] tech spc 36 != ict spc 232.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[2] tech width 36 != ict width 144.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[2] tech spc 36 != ict spc 144.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[3] tech width 36 != ict width 144.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[3] tech spc 36 != ict spc 144.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[4] tech width 48 != ict width 144.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[4] tech spc 48 != ict spc 144.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[5] tech width 48 != ict width 192.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[5] tech spc 48 != ict spc 192.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[6] tech width 64 != ict width 192.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[6] tech spc 64 != ict spc 192.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[7] tech width 64 != ict width 256.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[7] tech spc 64 != ict spc 256.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[8] tech width 80 != ict width 256.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[8] tech spc 80 != ict spc 256.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[9] tech width 80 != ict width 320.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[9] tech spc 80 != ict spc 320.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[10] tech width 80 != ict width 320.0
[05/07 15:27:57    336s] #
[05/07 15:27:57    336s] #layer[10] tech spc 4000 != ict spc 320.0
[05/07 15:27:57    336s] #total pattern=220 [20, 605]
[05/07 15:27:57    336s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[05/07 15:27:57    336s] #found CAPMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[05/07 15:27:57    336s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 0.000000 
[05/07 15:27:57    336s] #found RESMODEL /proj/cad/library/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06 100.000000 
[05/07 15:27:57    336s] #number model r/c [2,1] [20,605] read
[05/07 15:27:57    336s] #0 rcmodel(s) requires rebuild
[05/07 15:27:57    336s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1955.43 (MB), peak = 2017.53 (MB)
[05/07 15:27:59    338s] #Length limit = 200 pitches
[05/07 15:27:59    338s] #opt mode = 2
[05/07 15:27:59    338s] #Start routing data preparation on Wed May  7 15:27:59 2025
[05/07 15:27:59    338s] #
[05/07 15:27:59    338s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:27:59    338s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:27:59    338s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:27:59    338s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:27:59    338s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:27:59    338s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:27:59    338s] #Regenerating Ggrids automatically.
[05/07 15:27:59    338s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:27:59    338s] #Using automatically generated G-grids.
[05/07 15:27:59    338s] #Done routing data preparation.
[05/07 15:27:59    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1949.60 (MB), peak = 2017.53 (MB)
[05/07 15:27:59    338s] #Start routing data preparation on Wed May  7 15:27:59 2025
[05/07 15:27:59    338s] #
[05/07 15:27:59    338s] #Minimum voltage of a net in the design = 0.000.
[05/07 15:27:59    338s] #Maximum voltage of a net in the design = 0.700.
[05/07 15:27:59    338s] #Voltage range [0.000 - 0.630] has 3322 nets.
[05/07 15:27:59    338s] #Voltage range [0.000 - 0.000] has 356 nets.
[05/07 15:27:59    338s] #Voltage range [0.630 - 0.630] has 1 net.
[05/07 15:27:59    338s] #Voltage range [0.000 - 0.700] has 137 nets.
[05/07 15:27:59    338s] #Regenerating Ggrids automatically.
[05/07 15:27:59    338s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.03600.
[05/07 15:27:59    338s] #Using automatically generated G-grids.
[05/07 15:27:59    338s] #Done routing data preparation.
[05/07 15:27:59    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1949.60 (MB), peak = 2017.53 (MB)
[05/07 15:27:59    338s] #Init Design Signature = 977788766
[05/07 15:27:59    338s] #Start generate extraction boxes.
[05/07 15:27:59    338s] #
[05/07 15:27:59    338s] #Extract using 30 x 30 Hboxes
[05/07 15:27:59    338s] #16x13 initial hboxes
[05/07 15:27:59    338s] #Use area based hbox pruning.
[05/07 15:27:59    338s] #0/0 hboxes pruned.
[05/07 15:27:59    338s] #Complete generating extraction boxes.
[05/07 15:27:59    338s] #Extract 96 hboxes with single thread on machine with  3.69GHz 512KB Cache 32CPU...
[05/07 15:27:59    338s] #Process 0 special clock nets for rc extraction
[05/07 15:27:59    338s] #0 temporary NDR added
[05/07 15:27:59    338s] #Total 3282 nets were built. 1927 nodes added to break long wires. 0 net(s) have incomplete routes.
[05/07 15:28:04    344s] #Run Statistics for Extraction:
[05/07 15:28:04    344s] #   Cpu time = 00:00:05, elapsed time = 00:00:05 .
[05/07 15:28:04    344s] #   Increased memory =    13.46 (MB), total memory =  1963.33 (MB), peak memory =  2017.53 (MB)
[05/07 15:28:05    344s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1954.94 (MB), peak = 2017.53 (MB)
[05/07 15:28:05    344s] #RC Statistics: 17070 Res, 10321 Ground Cap, 0 XCap (Edge to Edge)
[05/07 15:28:05    344s] #RC V/H edge ratio: 0.86, Avg V/H Edge Length: 2527.73 (11934), Avg L-Edge Length: 1383.39 (3671)
[05/07 15:28:05    344s] #Start writing rcdb into /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d
[05/07 15:28:05    344s] 2025/05/07 15:28:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:05    344s] 2025/05/07 15:28:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:05    344s] #Finish writing rcdb with 20368 nodes, 17086 edges, and 0 xcaps
[05/07 15:28:05    344s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1958.61 (MB), peak = 2017.53 (MB)
[05/07 15:28:05    344s] Restoring parasitic data from file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d' ...
[05/07 15:28:05    344s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d' for reading (mem: 2183.348M)
[05/07 15:28:05    344s] Reading RCDB with compressed RC data.
[05/07 15:28:05    344s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d' for content verification (mem: 2183.348M)
[05/07 15:28:05    344s] Reading RCDB with compressed RC data.
[05/07 15:28:05    344s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d': 0 access done (mem: 2183.348M)
[05/07 15:28:05    344s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d': 0 access done (mem: 2183.348M)
[05/07 15:28:05    344s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2183.348M)
[05/07 15:28:05    344s] Following multi-corner parasitics specified:
[05/07 15:28:05    344s] 	/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d (rcdb)
[05/07 15:28:05    344s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d' for reading (mem: 2183.348M)
[05/07 15:28:05    344s] Reading RCDB with compressed RC data.
[05/07 15:28:05    344s] 		Cell MSDAP has rcdb /usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d specified
[05/07 15:28:05    344s] processing rcdb (/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d) for hinst (top) of cell (MSDAP);
[05/07 15:28:05    344s] Cell MSDAP, hinst 
[05/07 15:28:05    344s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/nr343034_xJFigj.rcdb.d': 0 access done (mem: 2183.348M)
[05/07 15:28:05    344s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2159.348M)
[05/07 15:28:05    344s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_FUDUo5.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2159.348M)
[05/07 15:28:05    344s] Reading RCDB with compressed RC data.
[05/07 15:28:05    344s] 2025/05/07 15:28:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:05    344s] 2025/05/07 15:28:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:05    344s] 2025/05/07 15:28:05 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:05    344s] 2025/05/07 15:28:05 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:05    344s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_FUDUo5.rcdb.d/MSDAP.rcdb.d': 0 access done (mem: 2159.348M)
[05/07 15:28:05    344s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2159.348M)
[05/07 15:28:05    344s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2159.348M)
[05/07 15:28:05    344s] #
[05/07 15:28:05    344s] #Restore RCDB.
[05/07 15:28:05    344s] #
[05/07 15:28:05    344s] #Complete tQuantus RC extraction.
[05/07 15:28:05    344s] #Cpu time = 00:00:10
[05/07 15:28:05    344s] #Elapsed time = 00:00:11
[05/07 15:28:05    344s] #Increased memory = 34.85 (MB)
[05/07 15:28:05    344s] #Total memory = 1955.81 (MB)
[05/07 15:28:05    344s] #Peak memory = 2017.53 (MB)
[05/07 15:28:05    344s] #
[05/07 15:28:05    344s] #1927 inserted nodes are removed
[05/07 15:28:05    344s] #Final Design Signature = 977788766
[05/07 15:28:05    344s] #WARNING (NRDB-976) The TRACK STEP 0.0800 for preferred direction tracks is smaller than the PITCH 2.0400 for LAYER Pad. This will cause routability problems for NanoRoute.
[05/07 15:28:06    345s] @file 163:
[05/07 15:28:06    345s] @file 164: #write_parasitics -spef_file MSDAP.PVT_0P63V_100C.par.spef -rc_corner PVT_0P63V_100C.setup_rc
[05/07 15:28:06    345s] @file 165: #write_parasitics -spef_file MSDAP.PVT_0P77V_0C.par.spef -rc_corner PVT_0P77V_0C.hold_rc
[05/07 15:28:06    345s] @file 166:
[05/07 15:28:06    345s] @file 167: # 19. Save the design
[05/07 15:28:06    345s] @file 168: write_db MSDAP_FINAL
[05/07 15:28:06    345s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 15:28:06    345s] The in-memory database contained RC information but was not saved. To save 
[05/07 15:28:06    345s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[05/07 15:28:06    345s] so it should only be saved when it is really desired.
[05/07 15:28:06    345s] #% Begin save design ... (date=05/07 15:28:06, mem=1861.0M)
[05/07 15:28:06    345s] % Begin Save ccopt configuration ... (date=05/07 15:28:06, mem=1861.0M)
[05/07 15:28:06    345s] % End Save ccopt configuration ... (date=05/07 15:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.4M, current mem=1861.4M)
[05/07 15:28:06    345s] % Begin Save netlist data ... (date=05/07 15:28:06, mem=1861.5M)
[05/07 15:28:06    345s] Writing Binary DB to MSDAP_FINAL.tmp/MSDAP.v.bin in single-threaded mode...
[05/07 15:28:06    345s] % End Save netlist data ... (date=05/07 15:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.5M, current mem=1861.5M)
[05/07 15:28:06    345s] 2025/05/07 15:28:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:06    345s] 2025/05/07 15:28:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:06    345s] Saving congestion map file MSDAP_FINAL.tmp/MSDAP.route.congmap.gz ...
[05/07 15:28:06    345s] 2025/05/07 15:28:06 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:06    345s] 2025/05/07 15:28:06 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:06    345s] % Begin Save AAE data ... (date=05/07 15:28:06, mem=1861.7M)
[05/07 15:28:06    345s] Saving AAE Data ...
[05/07 15:28:06    345s] % End Save AAE data ... (date=05/07 15:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.7M, current mem=1861.7M)
[05/07 15:28:06    345s] % Begin Save clock tree data ... (date=05/07 15:28:06, mem=1861.7M)
[05/07 15:28:06    345s] % End Save clock tree data ... (date=05/07 15:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1861.7M, current mem=1861.7M)
[05/07 15:28:06    345s] Saving preference file MSDAP_FINAL.tmp/gui.pref.tcl ...
[05/07 15:28:07    345s] Saving mode setting ...
[05/07 15:28:07    345s] Saving root attributes to be loaded post write_db ...
[05/07 15:28:07    345s] Saving global file ...
[05/07 15:28:07    345s] Saving root attributes to be loaded previous write_db ...
[05/07 15:28:07    346s] 2025/05/07 15:28:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:07    346s] 2025/05/07 15:28:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:07    346s] % Begin Save floorplan data ... (date=05/07 15:28:07, mem=1866.8M)
[05/07 15:28:07    346s] Saving floorplan file ...
[05/07 15:28:07    346s] 2025/05/07 15:28:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:07    346s] 2025/05/07 15:28:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:07    346s] % End Save floorplan data ... (date=05/07 15:28:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
[05/07 15:28:07    346s] Saving PG file MSDAP_FINAL.tmp/MSDAP.pg.gz
[05/07 15:28:07    346s] 2025/05/07 15:28:07 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:07    346s] 2025/05/07 15:28:07 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:08    346s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2110.2M) ***
[05/07 15:28:08    346s] Saving Drc markers ...
[05/07 15:28:08    346s] 2025/05/07 15:28:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:08    346s] 2025/05/07 15:28:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:08    346s] ... 36 markers are saved ...
[05/07 15:28:08    346s] ... 36 geometry drc markers are saved ...
[05/07 15:28:08    346s] ... 0 antenna drc markers are saved ...
[05/07 15:28:08    346s] % Begin Save placement data ... (date=05/07 15:28:08, mem=1866.8M)
[05/07 15:28:08    346s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/07 15:28:08    346s] Save Adaptive View Pruing View Names to Binary file
[05/07 15:28:08    346s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2113.2M) ***
[05/07 15:28:08    346s] % End Save placement data ... (date=05/07 15:28:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
[05/07 15:28:08    346s] % Begin Save routing data ... (date=05/07 15:28:08, mem=1866.8M)
[05/07 15:28:08    346s] Saving route file ...
[05/07 15:28:08    346s] 2025/05/07 15:28:08 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/07 15:28:08    346s] 2025/05/07 15:28:08 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/07 15:28:08    346s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2110.2M) ***
[05/07 15:28:08    346s] % End Save routing data ... (date=05/07 15:28:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
[05/07 15:28:08    346s] Saving property file MSDAP_FINAL.tmp/MSDAP.prop
[05/07 15:28:08    346s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2113.2M) ***
[05/07 15:28:08    346s] #Saving pin access data to file MSDAP_FINAL.tmp/MSDAP.apa ...
[05/07 15:28:08    346s] #
[05/07 15:28:08    346s] Saving preRoute extracted patterns in file 'MSDAP_FINAL.tmp/MSDAP.techData.gz' ...
[05/07 15:28:08    346s] Saving preRoute extraction data in directory 'MSDAP_FINAL.tmp/extraction/' ...
[05/07 15:28:08    346s] Checksum of RCGrid density data::200
[05/07 15:28:08    346s] Saving CPF database ...
[05/07 15:28:08    346s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/07 15:28:08    346s] % Begin Save power constraints data ... (date=05/07 15:28:08, mem=1867.1M)
[05/07 15:28:08    346s] % End Save power constraints data ... (date=05/07 15:28:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.1M, current mem=1867.1M)
[05/07 15:28:12    349s] Generated self-contained design MSDAP_FINAL.tmp
[05/07 15:28:13    349s] #% End save design ... (date=05/07 15:28:13, total cpu=0:00:04.1, real=0:00:07.0, peak res=1883.5M, current mem=1867.6M)
[05/07 15:28:13    349s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/07 15:28:13    349s] *** Message Summary: 0 warning(s), 0 error(s)
[05/07 15:28:13    349s] 
[05/07 15:28:13    349s] @file 169:
[05/07 15:28:13    349s] @file 170: # 20. Output reports
[05/07 15:28:13    349s] @file 171: #exec mkdir -f "reports"
[05/07 15:28:13    349s] @file 172: if {[file exists "reports"]} {
[05/07 15:28:13    349s] @file 173: file delete -force "reports"
[05/07 15:28:13    349s] @file 174: }
[05/07 15:28:13    349s] @file 175: file mkdir "reports"
[05/07 15:28:13    349s] @file 176:
[05/07 15:28:13    349s] @file 177: report_timing -late -max_paths 3 > reports/setup.rpt
[05/07 15:28:13    349s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:28:13    349s] Begin IPO call back ...
[05/07 15:28:13    349s] End IPO call back ...
[05/07 15:28:14    349s] #################################################################################
[05/07 15:28:14    349s] # Design Stage: PostRoute
[05/07 15:28:14    349s] # Design Name: MSDAP
[05/07 15:28:14    349s] # Design Mode: 7nm
[05/07 15:28:14    349s] # Analysis Mode: MMMC OCV 
[05/07 15:28:14    349s] # Parasitics Mode: SPEF/RCDB
[05/07 15:28:14    349s] # Signoff Settings: SI On 
[05/07 15:28:14    349s] #################################################################################
[05/07 15:28:14    350s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:28:14    350s] Setting infinite Tws ...
[05/07 15:28:14    350s] First Iteration Infinite Tw... 
[05/07 15:28:14    350s] Calculate early delays in OCV mode...
[05/07 15:28:14    350s] Calculate late delays in OCV mode...
[05/07 15:28:14    350s] Topological Sorting (REAL = 0:00:00.0, MEM = 2144.9M, InitMEM = 2144.9M)
[05/07 15:28:14    350s] Start delay calculation (fullDC) (1 T). (MEM=2144.92)
[05/07 15:28:14    350s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:28:14    350s] End AAE Lib Interpolated Model. (MEM=2161.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:14    350s] Opening parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_FUDUo5.rcdb.d/MSDAP.rcdb.d' for reading (mem: 2162.223M)
[05/07 15:28:14    350s] Reading RCDB with compressed RC data.
[05/07 15:28:14    350s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2164.2M)
[05/07 15:28:15    350s] Total number of fetched objects 3347
[05/07 15:28:15    350s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:28:15    350s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:28:15    350s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:15    350s] End delay calculation. (MEM=2213.28 CPU=0:00:00.6 REAL=0:00:01.0)
[05/07 15:28:15    350s] End delay calculation (fullDC). (MEM=2213.28 CPU=0:00:00.8 REAL=0:00:01.0)
[05/07 15:28:15    350s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2213.3M) ***
[05/07 15:28:15    351s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2213.3M)
[05/07 15:28:15    351s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/07 15:28:15    351s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2213.3M)
[05/07 15:28:15    351s] Starting SI iteration 2
[05/07 15:28:15    351s] Calculate early delays in OCV mode...
[05/07 15:28:15    351s] Calculate late delays in OCV mode...
[05/07 15:28:15    351s] Start delay calculation (fullDC) (1 T). (MEM=2177.39)
[05/07 15:28:15    351s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:28:15    351s] End AAE Lib Interpolated Model. (MEM=2177.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:15    351s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/07 15:28:15    351s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:28:15    351s] Total number of fetched objects 3347
[05/07 15:28:15    351s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:28:15    351s] AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
[05/07 15:28:15    351s] End delay calculation. (MEM=2183.55 CPU=0:00:00.0 REAL=0:00:00.0)
[05/07 15:28:15    351s] End delay calculation (fullDC). (MEM=2183.55 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:28:15    351s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2183.6M) ***
[05/07 15:28:15    351s] @file 178: report_timing -early -max_paths 3 > reports/hold.rpt
[05/07 15:28:15    351s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:28:15    351s] #################################################################################
[05/07 15:28:15    351s] # Design Stage: PostRoute
[05/07 15:28:15    351s] # Design Name: MSDAP
[05/07 15:28:15    351s] # Design Mode: 7nm
[05/07 15:28:15    351s] # Analysis Mode: MMMC OCV 
[05/07 15:28:15    351s] # Parasitics Mode: SPEF/RCDB
[05/07 15:28:15    351s] # Signoff Settings: SI On 
[05/07 15:28:15    351s] #################################################################################
[05/07 15:28:16    351s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:28:16    351s] Setting infinite Tws ...
[05/07 15:28:16    351s] First Iteration Infinite Tw... 
[05/07 15:28:16    351s] Calculate late delays in OCV mode...
[05/07 15:28:16    351s] Calculate early delays in OCV mode...
[05/07 15:28:16    351s] Topological Sorting (REAL = 0:00:00.0, MEM = 2154.1M, InitMEM = 2154.1M)
[05/07 15:28:16    351s] Start delay calculation (fullDC) (1 T). (MEM=2154.14)
[05/07 15:28:16    351s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:28:16    352s] End AAE Lib Interpolated Model. (MEM=2170.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:17    352s] Total number of fetched objects 3347
[05/07 15:28:17    352s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:28:17    352s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:28:17    352s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:17    352s] End delay calculation. (MEM=2259.67 CPU=0:00:00.7 REAL=0:00:01.0)
[05/07 15:28:17    352s] End delay calculation (fullDC). (MEM=2259.67 CPU=0:00:01.0 REAL=0:00:01.0)
[05/07 15:28:17    352s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 2259.7M) ***
[05/07 15:28:17    352s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2259.7M)
[05/07 15:28:17    352s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/07 15:28:17    352s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2259.7M)
[05/07 15:28:17    352s] Starting SI iteration 2
[05/07 15:28:17    352s] Calculate late delays in OCV mode...
[05/07 15:28:17    352s] Calculate early delays in OCV mode...
[05/07 15:28:17    352s] Start delay calculation (fullDC) (1 T). (MEM=2174.79)
[05/07 15:28:17    352s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:28:17    353s] End AAE Lib Interpolated Model. (MEM=2174.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:17    353s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Skipped = 0. 
[05/07 15:28:17    353s] Glitch Analysis: View PVT_0P77V_0C.hold_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:28:17    353s] Total number of fetched objects 3347
[05/07 15:28:17    353s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:28:17    353s] AAE_INFO-618: Total number of nets in the design is 3816,  12.0 percent of the nets selected for SI analysis
[05/07 15:28:17    353s] End delay calculation. (MEM=2180.94 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:28:17    353s] End delay calculation (fullDC). (MEM=2180.94 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:28:17    353s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2180.9M) ***
[05/07 15:28:17    353s] @file 179: report_power -out_file reports/power.rpt
[05/07 15:28:17    353s] 
[05/07 15:28:17    353s] Power Net Detected:
[05/07 15:28:17    353s]     Voltage	    Name
[05/07 15:28:17    353s]     0.00V	    VSS
[05/07 15:28:17    353s]     0.63V	    VDD
[05/07 15:28:17    353s] Using Power View: PVT_0P63V_100C.setup_view.
[05/07 15:28:17    353s] Starting SI iteration 1 using Infinite Timing Windows
[05/07 15:28:17    353s] #################################################################################
[05/07 15:28:17    353s] # Design Stage: PostRoute
[05/07 15:28:17    353s] # Design Name: MSDAP
[05/07 15:28:17    353s] # Design Mode: 7nm
[05/07 15:28:17    353s] # Analysis Mode: MMMC OCV 
[05/07 15:28:17    353s] # Parasitics Mode: SPEF/RCDB
[05/07 15:28:17    353s] # Signoff Settings: SI On 
[05/07 15:28:17    353s] #################################################################################
[05/07 15:28:18    353s] AAE_INFO: 1 threads acquired from CTE.
[05/07 15:28:18    353s] Setting infinite Tws ...
[05/07 15:28:18    353s] First Iteration Infinite Tw... 
[05/07 15:28:18    353s] Calculate early delays in OCV mode...
[05/07 15:28:18    353s] Calculate late delays in OCV mode...
[05/07 15:28:18    353s] Topological Sorting (REAL = 0:00:00.0, MEM = 2156.5M, InitMEM = 2156.5M)
[05/07 15:28:18    353s] Start delay calculation (fullDC) (1 T). (MEM=2156.53)
[05/07 15:28:18    353s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:28:18    353s] End AAE Lib Interpolated Model. (MEM=2172.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:18    354s] Total number of fetched objects 3347
[05/07 15:28:18    354s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:28:18    354s] AAE_INFO-618: Total number of nets in the design is 3816,  87.1 percent of the nets selected for SI analysis
[05/07 15:28:18    354s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:18    354s] End delay calculation. (MEM=2223.9 CPU=0:00:00.5 REAL=0:00:00.0)
[05/07 15:28:18    354s] End delay calculation (fullDC). (MEM=2223.9 CPU=0:00:00.8 REAL=0:00:00.0)
[05/07 15:28:18    354s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2223.9M) ***
[05/07 15:28:19    354s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2223.9M)
[05/07 15:28:19    354s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/07 15:28:19    354s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2223.9M)
[05/07 15:28:19    354s] Starting SI iteration 2
[05/07 15:28:19    354s] Calculate early delays in OCV mode...
[05/07 15:28:19    354s] Calculate late delays in OCV mode...
[05/07 15:28:19    354s] Start delay calculation (fullDC) (1 T). (MEM=2178.02)
[05/07 15:28:19    354s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'set_db delaycal_enable_si false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'set_db extract_rc_coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[05/07 15:28:19    354s] End AAE Lib Interpolated Model. (MEM=2178.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/07 15:28:19    354s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Skipped = 0. 
[05/07 15:28:19    354s] Glitch Analysis: View PVT_0P63V_100C.setup_view -- Total Number of Nets Analyzed = 3347. 
[05/07 15:28:19    354s] Total number of fetched objects 3347
[05/07 15:28:19    354s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/07 15:28:19    354s] AAE_INFO-618: Total number of nets in the design is 3816,  0.2 percent of the nets selected for SI analysis
[05/07 15:28:19    354s] End delay calculation. (MEM=2184.18 CPU=0:00:00.0 REAL=0:00:00.0)
[05/07 15:28:19    354s] End delay calculation (fullDC). (MEM=2184.18 CPU=0:00:00.1 REAL=0:00:00.0)
[05/07 15:28:19    354s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2184.2M) ***
[05/07 15:28:19    354s] Load RC corner of view PVT_0P63V_100C.setup_view
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Begin Power Analysis
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s]     0.00V	    VSS
[05/07 15:28:19    354s]     0.63V	    VDD
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Begin Processing Timing Library for Power Calculation
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Begin Processing Timing Library for Power Calculation
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Begin Processing Power Net/Grid for Power Calculation
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1878.75MB/3103.45MB/1999.49MB)
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Begin Processing Timing Window Data for Power Calculation
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Sclk(30MHz) CK: assigning clock Sclk to net Sclk
[05/07 15:28:19    354s] Dclk(768049Hz) CK: assigning clock Dclk to net Dclk
[05/07 15:28:19    354s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1879.11MB/3103.45MB/1999.49MB)
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Begin Processing User Attributes
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1879.11MB/3103.45MB/1999.49MB)
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Begin Processing Signal Activity
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] 
[05/07 15:28:19    354s] Starting Levelizing
[05/07 15:28:19    354s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 10%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 20%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 30%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 40%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 50%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 60%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 70%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 80%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 90%
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Finished Levelizing
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Starting Activity Propagation
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
[05/07 15:28:19    355s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[05/07 15:28:19    355s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 10%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 20%
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Finished Activity Propagation
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
[05/07 15:28:19    355s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1879.70MB/3103.45MB/1999.49MB)
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Begin Power Computation
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s]       ----------------------------------------------------------
[05/07 15:28:19    355s]       # of cell(s) missing both power/leakage table: 0
[05/07 15:28:19    355s]       # of cell(s) missing power table: 3
[05/07 15:28:19    355s]       # of cell(s) missing leakage table: 3
[05/07 15:28:19    355s]       # of MSMV cell(s) missing power_level: 0
[05/07 15:28:19    355s]       ----------------------------------------------------------
[05/07 15:28:19    355s] CellName                                  Missing Table(s)
[05/07 15:28:19    355s] SRAM1RW128x12                             internal power, leakge power, 
[05/07 15:28:19    355s] SRAM1RW256x8                              internal power, leakge power, 
[05/07 15:28:19    355s] SRAM2RW16x8                               internal power, leakge power, 
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Starting Calculating power
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
[05/07 15:28:19    355s]  ... Calculating switching power
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 10%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 20%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 30%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 40%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 50%
[05/07 15:28:19    355s]  ... Calculating internal and leakage power
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 60%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 70%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 80%
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT): 90%
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Finished Calculating power
[05/07 15:28:19    355s] 2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
[05/07 15:28:19    355s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1883.55MB/3103.45MB/1999.49MB)
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Begin Processing User Attributes
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1883.55MB/3103.45MB/1999.49MB)
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1883.86MB/3103.45MB/1999.49MB)
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Begin Boundary Leakage Calculation
[05/07 15:28:19    355s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[05/07 15:28:19    355s] mem(process/total/peak)=1883.86MB/3103.45MB/1999.49MB)
[05/07 15:28:19    355s] Begin Static Power Report Generation
[05/07 15:28:19    355s] *
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Total Power
[05/07 15:28:19    355s] -----------------------------------------------------------------------------------------[05/07 15:28:19    355s] *
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] 

[05/07 15:28:19    355s] Total Internal Power:        0.03232322 	   16.2835%%[05/07 15:28:19    355s] Total Power
[05/07 15:28:19    355s] -----------------------------------------------------------------------------------------

[05/07 15:28:19    355s] Total Switching Power:       0.01207941 	    6.0853%%[05/07 15:28:19    355s] Total Internal Power:        0.03232322 	   16.2835%

[05/07 15:28:19    355s] Total Leakage Power:         0.15410016 	   77.6312%%[05/07 15:28:19    355s] Total Switching Power:       0.01207941 	    6.0853%

[05/07 15:28:19    355s] Total Power:                 0.19850278
[05/07 15:28:19    355s] Total Leakage Power:         0.15410016 	   77.6312%
[05/07 15:28:19    355s] -----------------------------------------------------------------------------------------
[05/07 15:28:19    355s] Total Power:                 0.19850278
[05/07 15:28:19    355s] -----------------------------------------------------------------------------------------
[05/07 15:28:19    355s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[05/07 15:28:19    355s] mem(process/total/peak)=1884.67MB/3103.45MB/1999.49MB)
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s] Output file is reports/power.rpt
[05/07 15:28:19    355s] @file 180: report_area -out_file reports/area.rpt
[05/07 15:28:19    355s] @file 181: check_drc -limit 2000 -out_file reports/drc.rpt
[05/07 15:28:19    355s] #-limit 2000                             # int, default=2000, user setting
[05/07 15:28:19    355s] #-report reports/drc.rpt                 # string, default="", user setting
[05/07 15:28:19    355s]  *** Starting Verify DRC (MEM: 2161.8) ***
[05/07 15:28:19    355s] 
[05/07 15:28:19    355s]   VERIFY DRC ...... Starting Verification
[05/07 15:28:19    355s]   VERIFY DRC ...... Initializing
[05/07 15:28:19    355s]   VERIFY DRC ...... Deleting Existing Violations
[05/07 15:28:19    355s]   VERIFY DRC ...... Creating Sub-Areas
[05/07 15:28:19    355s]   VERIFY DRC ...... Using new threading
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 15.840 15.264} 1 of 180
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area: {15.840 0.000 31.680 15.264} 2 of 180
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area: {31.680 0.000 47.520 15.264} 3 of 180
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area: {47.520 0.000 63.360 15.264} 4 of 180
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/07 15:28:19    355s]   VERIFY DRC ...... Sub-Area: {63.360 0.000 79.200 15.264} 5 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {79.200 0.000 95.040 15.264} 6 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {95.040 0.000 110.880 15.264} 7 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 7 complete 1 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {110.880 0.000 126.720 15.264} 8 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 8 complete 2 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {126.720 0.000 142.560 15.264} 9 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {142.560 0.000 158.400 15.264} 10 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {158.400 0.000 174.240 15.264} 11 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {174.240 0.000 190.080 15.264} 12 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {190.080 0.000 205.920 15.264} 13 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {205.920 0.000 221.760 15.264} 14 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {221.760 0.000 236.880 15.264} 15 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 15 complete 1 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {0.000 15.264 15.840 30.528} 16 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {15.840 15.264 31.680 30.528} 17 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {31.680 15.264 47.520 30.528} 18 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {47.520 15.264 63.360 30.528} 19 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {63.360 15.264 79.200 30.528} 20 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {79.200 15.264 95.040 30.528} 21 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {95.040 15.264 110.880 30.528} 22 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {110.880 15.264 126.720 30.528} 23 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {126.720 15.264 142.560 30.528} 24 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {142.560 15.264 158.400 30.528} 25 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {158.400 15.264 174.240 30.528} 26 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {174.240 15.264 190.080 30.528} 27 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {190.080 15.264 205.920 30.528} 28 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {205.920 15.264 221.760 30.528} 29 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {221.760 15.264 236.880 30.528} 30 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {0.000 30.528 15.840 45.792} 31 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {15.840 30.528 31.680 45.792} 32 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {31.680 30.528 47.520 45.792} 33 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {47.520 30.528 63.360 45.792} 34 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {63.360 30.528 79.200 45.792} 35 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {79.200 30.528 95.040 45.792} 36 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {95.040 30.528 110.880 45.792} 37 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {110.880 30.528 126.720 45.792} 38 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {126.720 30.528 142.560 45.792} 39 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {142.560 30.528 158.400 45.792} 40 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {158.400 30.528 174.240 45.792} 41 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {174.240 30.528 190.080 45.792} 42 of 180
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[05/07 15:28:20    355s]   VERIFY DRC ...... Sub-Area: {190.080 30.528 205.920 45.792} 43 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {205.920 30.528 221.760 45.792} 44 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {221.760 30.528 236.880 45.792} 45 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {0.000 45.792 15.840 61.056} 46 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {15.840 45.792 31.680 61.056} 47 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {31.680 45.792 47.520 61.056} 48 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {47.520 45.792 63.360 61.056} 49 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {63.360 45.792 79.200 61.056} 50 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {79.200 45.792 95.040 61.056} 51 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {95.040 45.792 110.880 61.056} 52 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {110.880 45.792 126.720 61.056} 53 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {126.720 45.792 142.560 61.056} 54 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {142.560 45.792 158.400 61.056} 55 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {158.400 45.792 174.240 61.056} 56 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {174.240 45.792 190.080 61.056} 57 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {190.080 45.792 205.920 61.056} 58 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {205.920 45.792 221.760 61.056} 59 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {221.760 45.792 236.880 61.056} 60 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {0.000 61.056 15.840 76.320} 61 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {15.840 61.056 31.680 76.320} 62 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {31.680 61.056 47.520 76.320} 63 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {47.520 61.056 63.360 76.320} 64 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {63.360 61.056 79.200 76.320} 65 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {79.200 61.056 95.040 76.320} 66 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {95.040 61.056 110.880 76.320} 67 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {110.880 61.056 126.720 76.320} 68 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {126.720 61.056 142.560 76.320} 69 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {142.560 61.056 158.400 76.320} 70 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {158.400 61.056 174.240 76.320} 71 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {174.240 61.056 190.080 76.320} 72 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {190.080 61.056 205.920 76.320} 73 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {205.920 61.056 221.760 76.320} 74 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {221.760 61.056 236.880 76.320} 75 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {0.000 76.320 15.840 91.584} 76 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {15.840 76.320 31.680 91.584} 77 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {31.680 76.320 47.520 91.584} 78 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {47.520 76.320 63.360 91.584} 79 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {63.360 76.320 79.200 91.584} 80 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {79.200 76.320 95.040 91.584} 81 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {95.040 76.320 110.880 91.584} 82 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {110.880 76.320 126.720 91.584} 83 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {126.720 76.320 142.560 91.584} 84 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {142.560 76.320 158.400 91.584} 85 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {158.400 76.320 174.240 91.584} 86 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {174.240 76.320 190.080 91.584} 87 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {190.080 76.320 205.920 91.584} 88 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {205.920 76.320 221.760 91.584} 89 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {221.760 76.320 236.880 91.584} 90 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {0.000 91.584 15.840 106.848} 91 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {15.840 91.584 31.680 106.848} 92 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {31.680 91.584 47.520 106.848} 93 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {47.520 91.584 63.360 106.848} 94 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {63.360 91.584 79.200 106.848} 95 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {79.200 91.584 95.040 106.848} 96 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {95.040 91.584 110.880 106.848} 97 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {110.880 91.584 126.720 106.848} 98 of 180
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[05/07 15:28:20    356s]   VERIFY DRC ...... Sub-Area: {126.720 91.584 142.560 106.848} 99 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {142.560 91.584 158.400 106.848} 100 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {158.400 91.584 174.240 106.848} 101 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {174.240 91.584 190.080 106.848} 102 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {190.080 91.584 205.920 106.848} 103 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {205.920 91.584 221.760 106.848} 104 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {221.760 91.584 236.880 106.848} 105 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {0.000 106.848 15.840 122.112} 106 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {15.840 106.848 31.680 122.112} 107 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {31.680 106.848 47.520 122.112} 108 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {47.520 106.848 63.360 122.112} 109 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {63.360 106.848 79.200 122.112} 110 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {79.200 106.848 95.040 122.112} 111 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {95.040 106.848 110.880 122.112} 112 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {110.880 106.848 126.720 122.112} 113 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {126.720 106.848 142.560 122.112} 114 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {142.560 106.848 158.400 122.112} 115 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {158.400 106.848 174.240 122.112} 116 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {174.240 106.848 190.080 122.112} 117 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {190.080 106.848 205.920 122.112} 118 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {205.920 106.848 221.760 122.112} 119 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {221.760 106.848 236.880 122.112} 120 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {0.000 122.112 15.840 137.376} 121 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {15.840 122.112 31.680 137.376} 122 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {31.680 122.112 47.520 137.376} 123 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {47.520 122.112 63.360 137.376} 124 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {63.360 122.112 79.200 137.376} 125 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {79.200 122.112 95.040 137.376} 126 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {95.040 122.112 110.880 137.376} 127 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {110.880 122.112 126.720 137.376} 128 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {126.720 122.112 142.560 137.376} 129 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {142.560 122.112 158.400 137.376} 130 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {158.400 122.112 174.240 137.376} 131 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {174.240 122.112 190.080 137.376} 132 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {190.080 122.112 205.920 137.376} 133 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {205.920 122.112 221.760 137.376} 134 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {221.760 122.112 236.880 137.376} 135 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {0.000 137.376 15.840 152.640} 136 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {15.840 137.376 31.680 152.640} 137 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {31.680 137.376 47.520 152.640} 138 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {47.520 137.376 63.360 152.640} 139 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {63.360 137.376 79.200 152.640} 140 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {79.200 137.376 95.040 152.640} 141 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {95.040 137.376 110.880 152.640} 142 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {110.880 137.376 126.720 152.640} 143 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {126.720 137.376 142.560 152.640} 144 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {142.560 137.376 158.400 152.640} 145 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {158.400 137.376 174.240 152.640} 146 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {174.240 137.376 190.080 152.640} 147 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {190.080 137.376 205.920 152.640} 148 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {205.920 137.376 221.760 152.640} 149 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {221.760 137.376 236.880 152.640} 150 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {0.000 152.640 15.840 167.904} 151 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {15.840 152.640 31.680 167.904} 152 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {31.680 152.640 47.520 167.904} 153 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {47.520 152.640 63.360 167.904} 154 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {63.360 152.640 79.200 167.904} 155 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {79.200 152.640 95.040 167.904} 156 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {95.040 152.640 110.880 167.904} 157 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {110.880 152.640 126.720 167.904} 158 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {126.720 152.640 142.560 167.904} 159 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {142.560 152.640 158.400 167.904} 160 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {158.400 152.640 174.240 167.904} 161 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {174.240 152.640 190.080 167.904} 162 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {190.080 152.640 205.920 167.904} 163 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {205.920 152.640 221.760 167.904} 164 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {221.760 152.640 236.880 167.904} 165 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {0.000 167.904 15.840 180.324} 166 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {15.840 167.904 31.680 180.324} 167 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {31.680 167.904 47.520 180.324} 168 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {47.520 167.904 63.360 180.324} 169 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {63.360 167.904 79.200 180.324} 170 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {79.200 167.904 95.040 180.324} 171 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {95.040 167.904 110.880 180.324} 172 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {110.880 167.904 126.720 180.324} 173 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {126.720 167.904 142.560 180.324} 174 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {142.560 167.904 158.400 180.324} 175 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {158.400 167.904 174.240 180.324} 176 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {174.240 167.904 190.080 180.324} 177 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {190.080 167.904 205.920 180.324} 178 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {205.920 167.904 221.760 180.324} 179 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area: {221.760 167.904 236.880 180.324} 180 of 180
[05/07 15:28:21    356s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[05/07 15:28:21    356s] 
[05/07 15:28:21    356s]   Verification Complete : 4 Viols.
[05/07 15:28:21    356s] 
[05/07 15:28:21    356s]  *** End Verify DRC (CPU: 0:00:01.4  ELAPSED TIME: 2.00  MEM: 0.0M) ***
[05/07 15:28:21    356s] 
[05/07 15:28:21    356s] @file 182: #exit
[05/07 15:28:21    356s] #@ End verbose source par_updated.tcl
[05/07 15:28:21    356s] @innovus 2> vim reports/setup.rpt
[05/07 15:39:40    396s] @innovus 3> ls reports

[05/07 15:39:43    397s] @innovus 4> vim reports/drc.rpt
[05/07 15:40:06    397s] @innovus 5> vim reports/hold.rpt
[05/07 15:41:06    397s] @innovus 6> vim reports/drc.rpt
[05/09 11:16:05    582s] @innovus 7> ls
[05/09 11:16:24    583s] @innovus 8> vim par_updated.tcl
[05/09 11:18:51    585s] @innovus 9> ls

[05/09 11:18:58    585s] @innovus 10> vim par_updated.tcl
[05/09 11:20:04    589s] @innovus 11> pwd
/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl
[05/09 11:20:30    590s] @innovus 12> gui_select -point {0.07400 0.04600}
[05/09 11:27:39    616s] @innovus 13> gui_zoom -out
[05/09 11:27:48    617s] @innovus 14> gui_zoom -out
[05/09 11:27:48    617s] @innovus 15> gui_zoom -out
[05/09 11:27:49    617s] @innovus 16> gui_zoom -out
[05/09 11:27:49    617s] @innovus 17> gui_zoom -out
[05/09 11:27:49    617s] @innovus 18> gui_zoom -out
[05/09 11:27:50    617s] @innovus 19> gui_zoom -rect -26.43 22.765 -24.608 23.691
[05/09 11:27:51    617s] @innovus 20> gui_zoom -out
[05/09 11:27:53    618s] @innovus 21> gui_zoom -out
[05/09 11:27:53    618s] @innovus 22> gui_fit 
[05/09 11:27:56    618s] @innovus 23> vim par_updated.tcl
[05/09 11:31:31    630s] @innovus 24> read_db MSDAP_FINAL
[05/09 11:31:47    631s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin load design ... (date=05/09 11:31:47, mem=2039.0M)
[05/09 11:31:47    631s] ##  Process: 90            (User Set)               
[05/09 11:31:47    631s] ##     Node: (not set)                           
[05/09 11:31:47    631s] 
[05/09 11:31:47    631s] ##  Check design process and node:  
[05/09 11:31:47    631s] ##  Design tech node is not set.
[05/09 11:31:47    631s] 
[05/09 11:31:47    631s] Reset to color id 0 for Co_mem_L (CO_MEM) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for Co_mem_R (CO_MEM_1) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for Data_mem_L (DATA_MEM) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for Data_mem_R (DATA_MEM_1) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for PISOL (PISO) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for PISOR (PISO_1) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for R_mem_L (R_MEM) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for R_mem_R (R_MEM_1) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for addL (adder) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for addR (adder_1) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for alu_ctrl (alu_controller) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for main_ctrl (main_controller) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for pipo (PIPO) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for shiftL (shifter) and all their descendants.
[05/09 11:31:47    631s] Reset to color id 0 for shiftR (shifter_1) and all their descendants.
[05/09 11:31:47    631s] Free PSO.
[05/09 11:31:47    631s] Closing parasitic data file '/usr/tmp/innovus_temp_343034_engnx06a.utdallas.edu_oma190007_sTg1Vx/MSDAP_343034_FUDUo5.rcdb.d/MSDAP.rcdb.d': 6564 access done (mem: 2228.934M)
[05/09 11:31:47    631s] Cleaning up the current multi-corner RC extraction setup.
[05/09 11:31:47    632s] AAE DB initialization (MEM=2200.32 CPU=0:00:00.1 REAL=0:00:00.0) 
[05/09 11:31:47    632s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/09 11:31:47    632s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/09 11:31:47    632s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/09 11:31:47    632s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/09 11:31:47    632s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/09 11:31:47    632s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/09 11:31:47    632s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/09 11:31:48    632s] Design MSDAP was changed but not saved - it will be overwritten.
[05/09 11:31:49    633s] Set DBUPerIGU to 1000.
[05/09 11:31:49    633s] Set net toggle Scale Factor to 1.00
[05/09 11:31:49    633s] Set Shrink Factor to 1.00000
[05/09 11:31:50    634s] Set net toggle Scale Factor to 1.00
[05/09 11:31:50    634s] Set Shrink Factor to 1.00000
[05/09 11:31:50    634s] Set net toggle Scale Factor to 1.00
[05/09 11:31:50    634s] Set Shrink Factor to 1.00000
[05/09 11:31:50    634s] 
[05/09 11:31:50    634s] *** Memory Usage v#1 (Current mem = 1890.750M, initial mem = 278.188M) ***
[05/09 11:31:50    634s] 
[05/09 11:31:50    634s] 
[05/09 11:31:50    634s] Info (SM2C): Status of key globals:
[05/09 11:31:50    634s] 	 MMMC-by-default flow     : 1
[05/09 11:31:50    634s] 	 Default MMMC objs envvar : 0
[05/09 11:31:50    634s] 	 Data portability         : 0
[05/09 11:31:50    634s] 	 MMMC PV Emulation        : 0
[05/09 11:31:50    634s] 	 MMMC debug               : 0
[05/09 11:31:50    634s] 	 Init_Design flow         : 1
[05/09 11:31:50    634s] 
[05/09 11:31:50    634s] 
[05/09 11:31:50    634s] 	 CTE SM2C global          : false
[05/09 11:31:50    634s] 	 Reporting view filter    : false
[05/09 11:31:50    634s] ##  Process: 7             (User Set)               
[05/09 11:31:50    634s] ##     Node: (not set)                           
[05/09 11:31:50    634s] 
[05/09 11:31:50    634s] ##  Check design process and node:  
[05/09 11:31:50    634s] ##  Design tech node is not set.
[05/09 11:31:50    634s] 
[05/09 11:31:50    634s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/09 11:31:50    634s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/09 11:31:50    634s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[05/09 11:31:50    634s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[05/09 11:31:50    634s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/09 11:31:50    634s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[05/09 11:31:50    634s] #USet: HiLayer Color Conflict For Pin-Track Alignment = 1.
[05/09 11:31:50    634s] Set Default Input Pin Transition as 0.1 ps.
[05/09 11:31:50    634s] #USet: HiLayer Color Conflict For Pin-Track Alignment = 1.
[05/09 11:31:50    634s] Loading design 'MSDAP' saved by 'Innovus' '19.11-s128_1' on 'Wed May 7 15:28:12 2025'.
[05/09 11:31:51    634s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib' ...
[05/09 11:31:51    634s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 11365)
[05/09 11:31:51    634s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib, Line 14263)
[05/09 11:31:51    634s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
[05/09 11:31:51    634s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib' ...
[05/09 11:31:51    634s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 11365)
[05/09 11:31:51    634s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib, Line 14263)
[05/09 11:31:51    634s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
[05/09 11:31:51    634s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib' ...
[05/09 11:31:51    634s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/09 11:31:51    634s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
[05/09 11:31:51    634s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib' ...
[05/09 11:31:51    634s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
[05/09 11:31:51    634s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib' ...
[05/09 11:31:52    635s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
[05/09 11:31:52    635s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib' ...
[05/09 11:31:53    636s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
[05/09 11:31:53    636s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib' ...
[05/09 11:31:54    637s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
[05/09 11:31:54    637s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib' ...
[05/09 11:31:54    638s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
[05/09 11:31:54    638s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib' ...
[05/09 11:31:55    639s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
[05/09 11:31:55    639s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib' ...
[05/09 11:31:56    639s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
[05/09 11:31:56    639s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib' ...
[05/09 11:31:57    640s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
[05/09 11:31:57    640s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
[05/09 11:31:58    641s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib)
[05/09 11:31:58    641s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
[05/09 11:31:58    641s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib)
[05/09 11:31:58    641s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
[05/09 11:31:58    641s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib)
[05/09 11:31:58    641s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2057 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
[05/09 11:31:58    641s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' on line 2074 has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib)
[05/09 11:31:58    641s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib' ...
[05/09 11:31:58    641s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
[05/09 11:31:58    641s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
[05/09 11:31:58    641s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
[05/09 11:31:58    641s] Reading PVT_0P63V_100C.setup_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
[05/09 11:31:58    641s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
[05/09 11:31:58    641s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib' ...
[05/09 11:31:58    642s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
[05/09 11:31:58    642s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib' ...
[05/09 11:31:58    642s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
[05/09 11:31:58    642s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib' ...
[05/09 11:31:58    642s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
[05/09 11:31:58    642s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib' ...
[05/09 11:31:58    642s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
[05/09 11:31:58    642s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib' ...
[05/09 11:31:59    643s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
[05/09 11:31:59    643s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib' ...
[05/09 11:32:00    644s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
[05/09 11:32:00    644s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib' ...
[05/09 11:32:01    644s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
[05/09 11:32:01    644s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib' ...
[05/09 11:32:02    645s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
[05/09 11:32:02    645s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib' ...
[05/09 11:32:03    646s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
[05/09 11:32:03    646s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib' ...
[05/09 11:32:03    647s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
[05/09 11:32:03    647s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib' ...
[05/09 11:32:04    648s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
[05/09 11:32:04    648s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib' ...
[05/09 11:32:05    648s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
[05/09 11:32:05    648s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib' ...
[05/09 11:32:05    648s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
[05/09 11:32:05    648s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib' ...
[05/09 11:32:05    648s] Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/09 11:32:05    649s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib' ...
[05/09 11:32:05    649s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib' ...
[05/09 11:32:05    649s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib' ...
[05/09 11:32:05    649s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib' ...
[05/09 11:32:05    649s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib' ...
[05/09 11:32:05    649s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib' ...
[05/09 11:32:05    649s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
[05/09 11:32:05    649s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
[05/09 11:32:05    649s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
[05/09 11:32:05    649s] Reading PVT_0P77V_0C.hold_set timing library '/home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
[05/09 11:32:05    649s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7_tech_1x_201209.lef ...
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7sc7p5t_27_R_1x_201211.lef ...
[05/09 11:32:06    649s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[05/09 11:32:06    649s] so you are unable to create rectilinear partition in a hierarchical flow.
[05/09 11:32:06    649s] Set DBUPerIGU to M1 pitch 36.
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7sc7p5t_27_L_1x_201211.lef ...
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7sc7p5t_27_SL_1x_201211.lef ...
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/asap7sc7p5t_27_SRAM_1x_201211.lef ...
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/SRAM1RW128x12_x4.lef ...
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/SRAM1RW256x8_x4.lef ...
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading LEF file /home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/lef/SRAM2RW16x8_x4.lef ...
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] viaInitial starts at Fri May  9 11:32:06 2025
[05/09 11:32:06    649s] viaInitial ends at Fri May  9 11:32:06 2025
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] ##  Check design process and node:  
[05/09 11:32:06    649s] ##  Design tech node is not set.
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] Loading view definition file from MSDAP_FINAL/viewDefinition.tcl
[05/09 11:32:06    649s] % Begin Load netlist data ... (date=05/09 11:32:06, mem=1438.6M)
[05/09 11:32:06    649s] *** Begin netlist parsing (mem=1936.9M) ***
[05/09 11:32:06    649s] Created 811 new cells from 46 timing libraries.
[05/09 11:32:06    649s] Reading netlist ...
[05/09 11:32:06    649s] Backslashed names will retain backslash and a trailing blank character.
[05/09 11:32:06    649s] Reading verilogBinary netlist '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/MSDAP.v.bin'
[05/09 11:32:06    649s] Reading binary database version 2 in 1-threaded mode
[05/09 11:32:06    649s] 
[05/09 11:32:06    649s] *** Memory Usage v#1 (Current mem = 1942.855M, initial mem = 278.188M) ***
[05/09 11:32:06    649s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1942.9M) ***
[05/09 11:32:06    649s] % End Load netlist data ... (date=05/09 11:32:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1531.9M, current mem=1531.9M)
[05/09 11:32:06    649s] Set top cell to MSDAP.
[05/09 11:32:07    651s] Hooked 1622 DB cells to tlib cells.
[05/09 11:32:07    651s] Starting recursive module instantiation check.
[05/09 11:32:07    651s] No recursion found.
[05/09 11:32:07    651s] Building hierarchical netlist for Cell MSDAP ...
[05/09 11:32:07    651s] *** Netlist is unique.
[05/09 11:32:07    651s] Set DBUPerIGU to techSite asap7sc7p5t width 54.
[05/09 11:32:07    651s] Setting Std. cell height to 270 DBU (smallest netlist inst).
[05/09 11:32:07    651s] ** info: there are 1678 modules.
[05/09 11:32:07    651s] ** info: there are 3125 stdCell insts.
[05/09 11:32:07    651s] ** info: there are 14 macros.
[05/09 11:32:07    651s] 
[05/09 11:32:07    651s] *** Memory Usage v#1 (Current mem = 2022.855M, initial mem = 278.188M) ***
[05/09 11:32:07    651s] *info: set bottom ioPad orient R0
[05/09 11:32:07    651s] 
[05/09 11:32:07    651s] Honor LEF defined pitches for advanced node
[05/09 11:32:07    651s] Set Default Net Delay as 1000 ps.
[05/09 11:32:07    651s] Set Default Net Load as 0.5 pF. 
[05/09 11:32:07    651s] Set Default Input Pin Transition as 0.1 ps.
[05/09 11:32:07    651s] Loading preference file MSDAP_FINAL/gui.pref.tcl ...
[05/09 11:32:08    651s] ##  Process: 7             (User Set)               
[05/09 11:32:08    651s] ##     Node: (not set)                           
[05/09 11:32:08    651s] 
[05/09 11:32:08    651s] ##  Check design process and node:  
[05/09 11:32:08    651s] ##  Design tech node is not set.
[05/09 11:32:08    651s] 
[05/09 11:32:08    651s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/09 11:32:08    651s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/09 11:32:08    651s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[05/09 11:32:08    651s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[05/09 11:32:08    651s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/09 11:32:08    651s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/09 11:32:08    651s] Offset for stripe breaking is set to 0.
[05/09 11:32:08    651s] The power planner will set stripe antenna targets to stripe.
[05/09 11:32:08    651s] **WARN: analysis view PVT_0P63V_100C.setup_view not found, use default_view_setup
[05/09 11:32:08    651s] **WARN: analysis view PVT_0P77V_0C.hold_view not found, use default_view_setup
[05/09 11:32:08    651s] Extraction setup Started 
[05/09 11:32:08    651s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/09 11:32:08    651s] Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/09 11:32:08    652s] Generating auto layer map file.
[05/09 11:32:08    652s] Restore PreRoute Pattern Extraction data successful in header.
[05/09 11:32:08    652s] Loading preRoute extracted patterns from file 'MSDAP_FINAL/MSDAP.techData.gz' ...
[05/09 11:32:08    652s] Restore PreRoute Pattern Extraction data successful.
[05/09 11:32:08    652s] Completed (cpu: 0:00:00.6 real: 0:00:00.0)
[05/09 11:32:08    652s] Set Shrink Factor to 1.00000
[05/09 11:32:08    652s] Summary of Active RC-Corners : 
[05/09 11:32:08    652s]  
[05/09 11:32:08    652s]  Analysis View: PVT_0P63V_100C.setup_view
[05/09 11:32:08    652s]     RC-Corner Name        : PVT_0P63V_100C.setup_rc
[05/09 11:32:08    652s]     RC-Corner Index       : 0
[05/09 11:32:08    652s]     RC-Corner Temperature : 100 Celsius
[05/09 11:32:08    652s]     RC-Corner Cap Table   : ''
[05/09 11:32:08    652s]     RC-Corner PreRoute Res Factor         : 1
[05/09 11:32:08    652s]     RC-Corner PreRoute Cap Factor         : 1
[05/09 11:32:08    652s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/09 11:32:08    652s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/09 11:32:08    652s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/09 11:32:08    652s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/09 11:32:08    652s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/09 11:32:08    652s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/09 11:32:08    652s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/09 11:32:08    652s]     RC-Corner Technology file: '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/mmmc/qrcTechFile_typ03_scaled4xV06'
[05/09 11:32:08    652s]  
[05/09 11:32:08    652s]  Analysis View: PVT_0P77V_0C.hold_view
[05/09 11:32:08    652s]     RC-Corner Name        : PVT_0P77V_0C.hold_rc
[05/09 11:32:08    652s]     RC-Corner Index       : 1
[05/09 11:32:08    652s]     RC-Corner Temperature : 0 Celsius
[05/09 11:32:08    652s]     RC-Corner Cap Table   : ''
[05/09 11:32:08    652s]     RC-Corner PreRoute Res Factor         : 1
[05/09 11:32:08    652s]     RC-Corner PreRoute Cap Factor         : 1
[05/09 11:32:08    652s] Technology file '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/mmmc/qrcTechFile_typ03_scaled4xV06' associated with first view 'PVT_0P63V_100C.setup_view' will be used as the primary corner for the multi-corner extraction.
[05/09 11:32:08    652s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/09 11:32:08    652s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/09 11:32:08    652s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/09 11:32:08    652s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/09 11:32:08    652s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/09 11:32:08    652s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/09 11:32:08    652s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/09 11:32:08    652s]     RC-Corner Technology file: '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/libs/mmmc/qrcTechFile_typ03_scaled4xV06'
[05/09 11:32:08    652s] LayerId::1 widthSet size::1
[05/09 11:32:08    652s] LayerId::2 widthSet size::1
[05/09 11:32:08    652s] LayerId::3 widthSet size::1
[05/09 11:32:08    652s] LayerId::4 widthSet size::1
[05/09 11:32:08    652s] LayerId::5 widthSet size::1
[05/09 11:32:08    652s] LayerId::6 widthSet size::1
[05/09 11:32:08    652s] LayerId::7 widthSet size::1
[05/09 11:32:08    652s] LayerId::8 widthSet size::1
[05/09 11:32:08    652s] LayerId::9 widthSet size::1
[05/09 11:32:08    652s] LayerId::10 widthSet size::1
[05/09 11:32:08    652s] Initializing multi-corner resistance tables ...
[05/09 11:32:08    652s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[05/09 11:32:08    652s] *Info: initialize multi-corner CTS.
[05/09 11:32:09    652s] Reading timing constraints file '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/mmmc/modes/my_constraint_mode/my_constraint_mode.sdc' ...
[05/09 11:32:09    652s] Current (total cpu=0:10:52, real=44:10:33, peak res=2084.2M, current mem=1823.3M)
[05/09 11:32:09    652s] MSDAP
[05/09 11:32:09    652s] INFO (CTE): Constraints read successfully.
[05/09 11:32:09    652s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1832.4M, current mem=1832.4M)
[05/09 11:32:09    652s] Current (total cpu=0:10:53, real=44:10:33, peak res=2084.2M, current mem=1832.4M)
[05/09 11:32:09    652s] Reading latency file '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/mmmc/views/PVT_0P63V_100C.setup_view/latency.sdc' ...
[05/09 11:32:09    652s] Reading latency file '/home/013/o/om/oma190007/cad/msdap_new/Scripts/Impl/MSDAP_FINAL/mmmc/views/PVT_0P77V_0C.hold_view/latency.sdc' ...
[05/09 11:32:09    652s] Creating Cell Server ...(0, 1, 1, 1)
[05/09 11:32:09    652s] Summary for sequential cells identification: 
[05/09 11:32:09    652s]   Identified SBFF number: 68
[05/09 11:32:09    652s]   Identified MBFF number: 0
[05/09 11:32:09    652s]   Identified SB Latch number: 0
[05/09 11:32:09    652s]   Identified MB Latch number: 0
[05/09 11:32:09    652s]   Not identified SBFF number: 0
[05/09 11:32:09    652s]   Not identified MBFF number: 0
[05/09 11:32:09    652s]   Not identified SB Latch number: 0
[05/09 11:32:09    652s]   Not identified MB Latch number: 0
[05/09 11:32:09    652s]   Number of sequential cells which are not FFs: 64
[05/09 11:32:09    652s] Total number of combinational cells: 676
[05/09 11:32:09    652s] Total number of sequential cells: 132
[05/09 11:32:09    652s] Total number of tristate cells: 0
[05/09 11:32:09    652s] Total number of level shifter cells: 0
[05/09 11:32:09    652s] Total number of power gating cells: 0
[05/09 11:32:09    652s] Total number of isolation cells: 0
[05/09 11:32:09    652s] Total number of power switch cells: 0
[05/09 11:32:09    652s] Total number of pulse generator cells: 0
[05/09 11:32:09    652s] Total number of always on buffers: 0
[05/09 11:32:09    652s] Total number of retention cells: 0
[05/09 11:32:09    652s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/09 11:32:09    652s] Total number of usable buffers: 53
[05/09 11:32:09    652s] List of unusable buffers:
[05/09 11:32:09    652s] Total number of unusable buffers: 0
[05/09 11:32:09    652s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R[05/09 11:32:09    652s] Creating Cell Server, finished. 
[05/09 11:32:09    652s] 
 CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/09 11:32:09    652s] Total number of usable inverters: 84
[05/09 11:32:09    652s] List of unusable inverters:
[05/09 11:32:09    652s] Total number of unusable inverters: 0
[05/09 11:32:09    652s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/09 11:32:09    652s] Total number of identified usable delay cells: 11
[05/09 11:32:09    652s] List of identified unusable delay cells:
[05/09 11:32:09    652s] Total number of identified unusable delay cells: 0
[05/09 11:32:09    652s] Deleting Cell Server ...
[05/09 11:32:09    652s] Reading floorplan file - MSDAP_FINAL/MSDAP.fp.gz (mem = 2192.9M).
[05/09 11:32:09    652s] % Begin Load floorplan data ... (date=05/09 11:32:09, mem=1829.0M)
[05/09 11:32:09    652s] 2025/05/09 11:32:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/09 11:32:09    652s] 2025/05/09 11:32:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/09 11:32:09    652s] *info: reset 3814 existing net BottomPreferredLayer and AvoidDetour
[05/09 11:32:09    652s] Deleting old partition specification.
[05/09 11:32:09    652s] 2025/05/09 11:32:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/09 11:32:09    652s] 2025/05/09 11:32:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/09 11:32:09    652s] Set FPlanBox to (0 0 236880 180324)
[05/09 11:32:09    652s] 
[05/09 11:32:09    652s] Honor LEF defined pitches for advanced node
[05/09 11:32:09    652s] There are 19 members in group AO.
[05/09 11:32:09    652s]  ... processed partition successfully.
[05/09 11:32:09    652s] Reading binary special route file MSDAP_FINAL/MSDAP.fp.spr.gz (Created by Innovus v19.11-s128_1 on Wed May  7 15:28:07 2025, version: 1)
[05/09 11:32:09    652s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1830.4M, current mem=1830.4M)
[05/09 11:32:09    652s] There are 33 nets with weight being set
[05/09 11:32:09    652s] There are 68 nets with bottomPreferredRoutingLayer being set
[05/09 11:32:09    652s] There are 33 nets with avoidDetour being set
[05/09 11:32:09    652s] Extracting standard cell pins and blockage ...... 
[05/09 11:32:09    652s] Temporarily expand pitch on layer M10 from 80 to 720 (9x).
[05/09 11:32:09    652s] **WARN: (IMPTR-2104):	Layer M10: Pitch=80 is less than min width=40 + min spacing=2000.
[05/09 11:32:09    652s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=720x9 is still less than min width=2000 + min spacing=40.
[05/09 11:32:09    652s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 2252 out of 2252 tracks are narrower than 2.040um (space 2.000 + width 0.040).
[05/09 11:32:09    652s] Type 'man IMPTR-2108' for more detail.
[05/09 11:32:09    652s]  As a result, your trialRoute congestion could be incorrect.
[05/09 11:32:09    652s] Pin and blockage extraction finished
[05/09 11:32:09    652s] Delete all existing relative floorplan constraints.
[05/09 11:32:09    652s] % End Load floorplan data ... (date=05/09 11:32:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1830.4M, current mem=1830.4M)
[05/09 11:32:09    652s] Reading congestion map file MSDAP_FINAL/MSDAP.route.congmap.gz ...
[05/09 11:32:09    652s] % Begin Load SymbolTable ... (date=05/09 11:32:09, mem=1830.4M)
[05/09 11:32:09    652s] 2025/05/09 11:32:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/09 11:32:09    652s] 2025/05/09 11:32:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/09 11:32:09    652s] routingBox: (-64 -64) (236944 180388)
[05/09 11:32:09    652s] Suppress "**WARN ..." messages.
[05/09 11:32:09    652s] coreBox:    (0 0) (236880 180324)
[05/09 11:32:09    652s] Un-suppress "**WARN ..." messages.
[05/09 11:32:09    652s] 2025/05/09 11:32:09 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/09 11:32:09    652s] 2025/05/09 11:32:09 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/09 11:32:10    652s] % End Load SymbolTable ... (date=05/09 11:32:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=1845.0M, current mem=1845.0M)
[05/09 11:32:10    652s] Loading place ...
[05/09 11:32:10    652s] % Begin Load placement data ... (date=05/09 11:32:10, mem=1843.9M)
[05/09 11:32:10    652s] Reading placement file - MSDAP_FINAL/MSDAP.place.gz.
[05/09 11:32:10    652s] ** Reading stdCellPlacement_binary (Created by Innovus v19.11-s128_1 on Wed May  7 15:28:08 2025, version# 2) ...
[05/09 11:32:10    653s] Read Views for adaptive view pruning ...
[05/09 11:32:10    653s] Read 0 views from Binary DB for adaptive view pruning
[05/09 11:32:10    653s] *** Checked 4 GNC rules.
[05/09 11:32:10    653s] *** applyConnectGlobalNets disabled.
[05/09 11:32:10    653s] *** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=2205.9M) ***
[05/09 11:32:10    653s] Total net length = 2.736e+04 (1.606e+04 1.130e+04) (ext = 2.191e+03)
[05/09 11:32:10    653s] % End Load placement data ... (date=05/09 11:32:10, total cpu=0:00:00.3, real=0:00:00.0, peak res=1852.7M, current mem=1852.7M)
[05/09 11:32:10    653s] 2025/05/09 11:32:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/09 11:32:10    653s] 2025/05/09 11:32:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/09 11:32:10    653s] Reading PG file MSDAP_FINAL/MSDAP.pg.gz
[05/09 11:32:10    653s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2202.9M) ***
[05/09 11:32:10    653s] % Begin Load routing data ... (date=05/09 11:32:10, mem=1853.2M)
[05/09 11:32:10    653s] Reading routing file - MSDAP_FINAL/MSDAP.route.gz.
[05/09 11:32:10    653s] 2025/05/09 11:32:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/09 11:32:10    653s] 2025/05/09 11:32:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/09 11:32:10    653s] Reading Innovus routing data (Created by Innovus v19.11-s128_1 on Wed May  7 15:28:08 2025 Format: 19.1) ...
[05/09 11:32:10    653s] *** Total 3324 nets are successfully restored.
[05/09 11:32:10    653s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2202.9M) ***
[05/09 11:32:10    653s] % End Load routing data ... (date=05/09 11:32:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1856.4M, current mem=1856.4M)
[05/09 11:32:10    653s] Loading Drc markers ...
[05/09 11:32:10    653s] 2025/05/09 11:32:10 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/09 11:32:10    653s] 2025/05/09 11:32:10 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/09 11:32:10    653s] ... 36 markers are loaded ...
[05/09 11:32:10    653s] ... 36 geometry drc markers are loaded ...
[05/09 11:32:10    653s] ... 0 antenna drc markers are loaded ...
[05/09 11:32:10    653s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/09 11:32:10    653s] Reading property file MSDAP_FINAL/MSDAP.prop
[05/09 11:32:10    653s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2207.9M) ***
[05/09 11:32:10    653s] Restoring CPF database ...
[05/09 11:32:10    653s] Creating Cell Server ...(0, 1, 1, 1)
[05/09 11:32:10    653s] Summary for sequential cells identification: 
[05/09 11:32:10    653s]   Identified SBFF number: 68
[05/09 11:32:10    653s]   Identified MBFF number: 0
[05/09 11:32:10    653s]   Identified SB Latch number: 0
[05/09 11:32:10    653s]   Identified MB Latch number: 0
[05/09 11:32:10    653s]   Not identified SBFF number: 0
[05/09 11:32:10    653s]   Not identified MBFF number: 0
[05/09 11:32:10    653s]   Not identified SB Latch number: 0
[05/09 11:32:10    653s]   Not identified MB Latch number: 0
[05/09 11:32:10    653s]   Number of sequential cells which are not FFs: 64
[05/09 11:32:10    653s] T[05/09 11:32:10    653s] Creating Cell Server, finished. 
[05/09 11:32:10    653s] 
otal number of combinational cells: 676
[05/09 11:32:10    653s] Total number of sequential cells: 132
[05/09 11:32:10    653s] Total number of tristate cells: 0
[05/09 11:32:10    653s] Total number of level shifter cells: 0
[05/09 11:32:10    653s] Total number of power gating cells: 0
[05/09 11:32:10    653s] Total number of isolation cells: 0
[05/09 11:32:10    653s] Total number of power switch cells: 0
[05/09 11:32:10    653s] Total number of pulse generator cells: 0
[05/09 11:32:10    653s] Total number of always on buffers: 0
[05/09 11:32:10    653s] Total number of retention cells: 0
[05/09 11:32:10    653s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/09 11:32:10    653s] Total number of usable buffers: 53
[05/09 11:32:10    653s] List of unusable buffers:
[05/09 11:32:10    653s] Total number of unusable buffers: 0
[05/09 11:32:10    653s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/09 11:32:10    653s] Total number of usable inverters: 84
[05/09 11:32:10    653s] List of unusable inverters:
[05/09 11:32:10    653s] Total number of unusable inverters: 0
[05/09 11:32:10    653s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/09 11:32:10    653s] Total number of identified usable delay cells: 11
[05/09 11:32:10    653s] List of identified unusable delay cells:
[05/09 11:32:10    653s] Total number of identified unusable delay cells: 0
[05/09 11:32:10    653s] Deleting Cell Server ...
[05/09 11:32:10    653s] Verifying CPF level_shifter rules ...
[05/09 11:32:10    653s] Verifying CPF isolation rules ...
[05/09 11:32:10    653s] -noImplicitRules false                     # bool, default=false, private
[05/09 11:32:10    653s] No isolation cell in libraries.
[05/09 11:32:10    653s] No level shifter cell in libraries.
[05/09 11:32:11    653s] restoreCpf: cpu=0:00:00.21 real=0:00:01.00
[05/09 11:32:11    653s] Start generating vias ...
[05/09 11:32:11    653s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[05/09 11:32:11    653s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/09 11:32:11    653s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/09 11:32:11    653s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 160
[05/09 11:32:11    653s] #WARNING (NRDB-2300) All best routing via in layer V1 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
[05/09 11:32:11    653s] #WARNING (NRDB-2300) All best routing via in layer V2 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
[05/09 11:32:11    653s] #WARNING (NRDB-2300) All best routing via in layer V3 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
[05/09 11:32:11    653s] #WARNING (NRDB-2300) All best routing via in layer V5 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
[05/09 11:32:11    653s] #WARNING (NRDB-2300) All best routing via in layer V7 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
[05/09 11:32:11    653s] #WARNING (NRDB-2300) All best routing via in layer V8 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
[05/09 11:32:11    653s] #WARNING (NRDB-2300) All best routing via in layer V9 rule LEF_DEFAULT are filtered by dbViaWeight -1. The -1 dbViaWeight specified will be ignored.
[05/09 11:32:11    653s] Via generation completed successfully.
[05/09 11:32:11    654s] Generating auto layer map file.
[05/09 11:32:11    654s] Restore PreRoute Pattern Extraction data failed.
[05/09 11:32:11    654s] Initializing preRoute extraction patterns for new vias... Generating auto layer map file.
[05/09 11:32:12    654s] Completed (cpu: 0:00:01.2 real: 0:00:01.0)
[05/09 11:32:12    654s] Offset for stripe breaking is set to 0.
[05/09 11:32:12    654s] The power planner will set stripe antenna targets to stripe.
[05/09 11:32:12    654s] LayerId::1 widthSet size::1
[05/09 11:32:12    654s] LayerId::2 widthSet size::1
[05/09 11:32:12    654s] LayerId::3 widthSet size::1
[05/09 11:32:12    654s] LayerId::4 widthSet size::1
[05/09 11:32:12    654s] LayerId::5 widthSet size::1
[05/09 11:32:12    654s] LayerId::6 widthSet size::1
[05/09 11:32:12    654s] LayerId::7 widthSet size::1
[05/09 11:32:12    654s] LayerId::8 widthSet size::1
[05/09 11:32:12    654s] LayerId::9 widthSet size::1
[05/09 11:32:12    654s] LayerId::10 widthSet size::1
[05/09 11:32:12    654s] Initializing multi-corner resistance tables ...
[05/09 11:32:12    654s] % Begin Load power constraints ... (date=05/09 11:32:12, mem=1880.6M)
[05/09 11:32:12    654s] source MSDAP_FINAL/MSDAP_power_constraints.tcl
[05/09 11:32:12    654s] 'set_default_switching_activity' finished successfully.
[05/09 11:32:12    654s] % End Load power constraints ... (date=05/09 11:32:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1880.6M, current mem=1880.6M)
[05/09 11:32:12    655s] % Begin load AAE data ... (date=05/09 11:32:12, mem=1880.6M)
[05/09 11:32:12    655s] AAE DB initialization (MEM=2223.97 CPU=0:00:00.2 REAL=0:00:00.0) 
[05/09 11:32:12    655s] % End load AAE data ... (date=05/09 11:32:12, total cpu=0:00:00.2, real=0:00:00.0, peak res=1881.7M, current mem=1881.7M)
[05/09 11:32:12    655s] Restoring CCOpt config...
[05/09 11:32:12    655s] Creating Cell Server ...(0, 0, 0, 0)
[05/09 11:32:12    655s] Summary for sequential cells identification: 
[05/09 11:32:12    655s]   Identified SBFF number: 68
[05/09 11:32:12    655s]   Identified MBFF number: 0
[05/09 11:32:12    655s]   Identified SB Latch number: 0
[05/09 11:32:12    655s]   Identified MB Latch number: 0
[05/09 11:32:12    655s]   Not identified SBFF number: 0
[05/09 11:32:12    655s]   Not identified MBFF number: 0
[05/09 11:32:12    655s]   Not identified SB Latch number: 0
[05/09 11:32:12    655s]   Not identified MB Latch number: 0
[05/09 11:32:12    655s]   Number of sequential cells which are not FFs: 64
[05/09 11:32:12    655s]  Visiting view : PVT_0P63V_100C.setup_view
[05/09 11:32:12    655s]    : PowerDomain = AO : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = 0
[05/09 11:32:12    655s]    : PowerDomain = AO : Weighted F : unweighted  = 2.60 (1.000) with rcCorner = -1
[05/09 11:32:12    655s]  Visiting view : PVT_0P77V_0C.hold_view
[05/09 11:32:12    655s]    : PowerDomain = AO : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = 1
[05/09 11:32:12    655s]    : PowerDomain = AO : Weighted F : unweighted  = 1.90 (1.000) with rcCorner = -1
[05/09 11:32:12    655s]  Setting StdDelay to 2.60
[05/09 11:32:12    655s] Creating Cell Server, finished. 
[05/09 11:32:12    655s] 
[05/09 11:32:12    655s]   Extracting original clock gating for Sclk...
[05/09 11:32:12    655s]     clock_tree Sclk contains 354 sinks and 0 clock gates.
[05/09 11:32:12    655s]     Extraction for Sclk complete.
[05/09 11:32:12    655s]   Extracting original clock gating for Sclk done.
[05/09 11:32:12    655s]   Extracting original clock gating for Dclk...
[05/09 11:32:12    655s]     clock_tree Dclk contains 38 sinks and 0 clock gates.
[05/09 11:32:12    655s]     Extraction for Dclk complete.
[05/09 11:32:12    655s]   Extracting original clock gating for Dclk done.
[05/09 11:32:12    655s]   The skew group Dclk/my_constraint_mode was created. It contains 38 sinks and 1 sources.
[05/09 11:32:12    655s]   The skew group Sclk/my_constraint_mode was created. It contains 354 sinks and 1 sources.
[05/09 11:32:12    655s]   The skew group Dclk/my_constraint_mode was created. It contains 38 sinks and 1 sources.
[05/09 11:32:12    655s]   The skew group Sclk/my_constraint_mode was created. It contains 354 sinks and 1 sources.
[05/09 11:32:12    655s] Restoring CCOpt config done.
[05/09 11:32:12    655s] Deleting Cell Server ...
[05/09 11:32:12    655s] Creating Cell Server ...(0, 1, 1, 1)
[05/09 11:32:13    655s] Summary for sequential cells identification: 
[05/09 11:32:13    655s]   Identified SBFF number: 68
[05/09 11:32:13    655s]   Identified MBFF number: 0
[05/09 11:32:13    655s]   Identified SB Latch number: 0
[05/09 11:32:13    655s]   Identified MB Latch number: 0
[05/09 11:32:13    655s]   Not identified SBFF number: 0
[05/09 11:32:13    655s]   Not identified MBFF number: 0
[05/09 11:32:13    655s]   Not identified SB Latch number: 0
[05/09 11:32:13    655s]   Not identified MB Latch number: 0
[05/09 11:32:13    655s]   Number of sequential cells which are not FFs: 64
[05/09 11:32:13    655s] Total number of combinational cells: 676
[05/09 11:32:13    655s] Total number of sequential cells: 132
[05/09 11:32:13    655s] Total number of tristate cells: 0
[05/09 11:32:13    655s] Total number of level shifter cells: 0
[05/09 11:32:13    655s] Total number of power gating cells: 0
[05/09 11:32:13    655s] Total number of isolation cells: 0
[05/09 11:32:13    655s] Total number of power switch cells: 0
[05/09 11:32:13    655s] Total number of pulse generator cells: 0
[05/09 11:32:13    655s] Total number of always on buffers: 0
[05/09 11:32:13    655s] Total number of retention cells: 0
[05/09 11:32:13    655s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/09 11:32:13    655s] Total number of usable buffers: 53
[05/09 11:32:13    655s] List of unusable buffers:
[05/09 11:32:13    655s] Total number of unusable buffers: 0
[05/09 11:32:13    655s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/09 11:32:13    655s] Total number of usable inverters: 84
[05/09 11:32:13    655s] List of unusable inverters:
[05/09 11:32:13    655s] Total number of unusable inverters: 0
[05/09 11:32:13    655s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL[05/09 11:32:13    655s] Creating Cell Server, finished. 
[05/09 11:32:13    655s] 
 HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/09 11:32:13    655s] Total number of identified usable delay cells: 11
[05/09 11:32:13    655s] List of identified unusable delay cells:
[05/09 11:32:13    655s] Total number of identified unusable delay cells: 0
[05/09 11:32:13    655s] Deleting Cell Server ...
[05/09 11:32:13    655s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[05/09 11:32:13    655s] timing_enable_separate_device_slew_effect_sensitivities
[05/09 11:32:13    655s] timing_enable_default_delay_arc
[05/09 11:32:13    655s] #% End load design ... (date=05/09 11:32:13, total cpu=0:00:23.8, real=0:00:26.0, peak res=2039.0M, current mem=1881.0M)
[05/09 11:32:13    655s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/09 11:32:13    655s] 
[05/09 11:32:13    655s] *** Summary of all messages that are not suppressed in this session:
[05/09 11:32:13    655s] Severity  ID               Count  Summary                                  
[05/09 11:32:13    655s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[05/09 11:32:13    655s] WARNING   IMPDBTCL-321         7  The attribute '%s' still works but will ...
[05/09 11:32:13    655s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/09 11:32:13    655s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[05/09 11:32:13    655s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[05/09 11:32:13    655s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[05/09 11:32:13    655s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/09 11:32:13    655s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/09 11:32:13    655s] ERROR     TECHLIB-1171         8  The attribute '%s' of group '%s' on line...
[05/09 11:32:13    655s] WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
[05/09 11:32:13    655s] *** Message Summary: 17 warning(s), 9 error(s)
[05/09 11:32:13    655s] 
[05/09 11:32:13    655s] 0
[05/09 11:32:13    655s] @innovus 25> set calibre_home [exec realpath [exec dirname [exec which calibre]]/..]
/proj/cad/mentor_2021/aoi_cal_2021.1_33.19
[05/09 11:33:57    662s] @innovus 26> source $calibre_home/lib/cal_enc.tcl
#@ Begin verbose source /proj/cad/mentor_2021/aoi_cal_2021.1_33.19/lib/cal_enc.tcl (pre)
[05/09 11:34:05    662s] @file 1: #/************************************************************************CPY11*/
[05/09 11:34:05    662s] @file 2: #/*   Copyright Mentor Graphics Corporation 2018  All Rights Reserved.    CPY12*/
[05/09 11:34:05    662s] @file 3: #/*                                                                       CPY13*/
[05/09 11:34:05    662s] @file 4: #/*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*/
[05/09 11:34:05    662s] @file 5: #/*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*/
[05/09 11:34:05    662s] @file 6: #/*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*/
[05/09 11:34:05    662s] @file 7: #/************************************************************************CPY17*/
[05/09 11:34:05    662s] @file 8:
[05/09 11:34:05    662s] @file 9: if { [info commands mgc_load_calibre]=="" } {
[05/09 11:34:05    662s] @file 10:
[05/09 11:34:05    662s] @file 11: proc mgc_enc_is_common_ui_mode {} {
[05/09 11:34:05    662s]   set isCuiMode 0
[05/09 11:34:05    662s]   if { [info exists ::env(MGC_CALIBRE_INNOVUS_CUI_MODE)] && $::env(MGC_CALIBRE_INNOVUS_CUI_MODE)=="1298096" } {
[05/09 11:34:05    662s]     if { [info commands eval_legacy] == "eval_legacy" } {
[05/09 11:34:05    662s]       set isCuiMode 1
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]   }
[05/09 11:34:05    662s]   return $isCuiMode
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] @file 20:
[05/09 11:34:05    662s] @file 21: proc mgc_load_calibre {} {
[05/09 11:34:05    662s]   global env
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]   if {[info exists env(CALIBRE_HOME)] && ($env(CALIBRE_HOME) != "")} {
[05/09 11:34:05    662s]     set env(MGC_HOME) $env(CALIBRE_HOME)
[05/09 11:34:05    662s]   }
[05/09 11:34:05    662s]   if {![info exists env(MGC_HOME)] || $env(MGC_HOME)==""} {
[05/09 11:34:05    662s]     puts "//   *** Environment variable CALIBRE_HOME or MGC_HOME must be set. ***"
[05/09 11:34:05    662s]     puts "//   *** Calibre interface NOT loaded. ***"
[05/09 11:34:05    662s]     return 0
[05/09 11:34:05    662s]   }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]   set etclf [file join $env(MGC_HOME) lib cal_innovus.tcl]
[05/09 11:34:05    662s]   if { ![file readable $etclf] } {
[05/09 11:34:05    662s]     puts "//   *** Could not read Calibre interface files. ***"
[05/09 11:34:05    662s]     puts "//   *** Calibre interface NOT loaded. ***"
[05/09 11:34:05    662s]     return 0
[05/09 11:34:05    662s]   }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]   if { [info commands eval_legacy]=="eval_legacy" && ![mgc_enc_is_common_ui_mode] } {
[05/09 11:34:05    662s]     eval_legacy "proc mgc_enc_is_common_ui_mode {} { return 0 }"
[05/09 11:34:05    662s]     if { [catch {eval_legacy "source -quiet $etclf"} msg] } {
[05/09 11:34:05    662s]       puts "//  ERROR while loading Calibre interface: $msg"
[05/09 11:34:05    662s]       return 0
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]   } else {
[05/09 11:34:05    662s]     set opt ""
[05/09 11:34:05    662s]     if { [mgc_enc_is_common_ui_mode] } {
[05/09 11:34:05    662s]       set opt "-quiet"
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if { [catch "source $opt $etclf" msg] } {
[05/09 11:34:05    662s]       puts "//  ERROR while loading Calibre interface: $msg"
[05/09 11:34:05    662s]       return 0
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]   }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]   return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] @file 59:
[05/09 11:34:05    662s] @file 60: mgc_load_calibre
[05/09 11:34:05    662s] ### Start verbose source output (echo_comments mode) for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/edi_autofix_cmd.tcl' ...
[05/09 11:34:05    662s] #************************************************************************CPY11*#
[05/09 11:34:05    662s] #*   Copyright Mentor Graphics Corporation 2012  All Rights Reserved.    CPY12*#
[05/09 11:34:05    662s] #*                                                                       CPY13*#
[05/09 11:34:05    662s] #*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*#
[05/09 11:34:05    662s] #*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*#
[05/09 11:34:05    662s] #*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*#
[05/09 11:34:05    662s] #************************************************************************CPY17*#
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc calibre_autofix {args} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     # Check if design is loaded
[05/09 11:34:05    662s]     if {[dbgTopCell]==0} {
[05/09 11:34:05    662s]         error "No design loaded!"
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {[string compare $args ""]} {
[05/09 11:34:05    662s]         # If setup file is provided from icc_shell
[05/09 11:34:05    662s]         set setup_file $args
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         # If setup file is not provided open Select Setup File form
[05/09 11:34:05    662s]         set types {
[05/09 11:34:05    662s]             {"Tcl Files"     {.tcl} }
[05/09 11:34:05    662s]             {"All files"     *      }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         set setup_file [tk_getOpenFile -title "Select Setup File" -filetypes $types -parent .]
[05/09 11:34:05    662s]         # Selecting file is canceled
[05/09 11:34:05    662s]         if {![string compare $setup_file ""]} {
[05/09 11:34:05    662s]             return
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set fid [open "| $::env(MGC_HOME)/bin/calibre -autofix $setup_file"]
[05/09 11:34:05    662s]     while {[gets $fid line]  >= 0} {
[05/09 11:34:05    662s]         puts $line
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {[catch {close $fid} msg] != 0} {
[05/09 11:34:05    662s]         if {[string match "*WARNING*" $msg]} {
[05/09 11:34:05    662s]             puts $msg
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             error $msg
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         global errorCode
[05/09 11:34:05    662s]         if {"CHILDSTATUS" == [lindex $errorCode 0]} {
[05/09 11:34:05    662s]             set exit_status [lindex $errorCode 2]
[05/09 11:34:05    662s]             puts "exit status is $exit_status"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set fid [open $setup_file r]
[05/09 11:34:05    662s]     while {[gets $fid value]  >= 0} {
[05/09 11:34:05    662s]         if [string match "*set_output_dir*" $value] {
[05/09 11:34:05    662s]             set words [regexp -all -inline {\S+} $value]
[05/09 11:34:05    662s]             set first [lindex $words 0]
[05/09 11:34:05    662s]             if {![string match "#*" $first]} {
[05/09 11:34:05    662s]                 set dir [lindex $words 1]
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         } elseif [string match "*set_output_def_file*" $value] {
[05/09 11:34:05    662s]             set words [regexp -all -inline {\S+} $value]
[05/09 11:34:05    662s]             set first [lindex $words 0]
[05/09 11:34:05    662s]             if {![string match "#*" $first]} {
[05/09 11:34:05    662s]                 set def [lindex $words 1]
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         } elseif [string match "*set_output_eco_file*" $value] {
[05/09 11:34:05    662s]             set words [regexp -all -inline {\S+} $value]
[05/09 11:34:05    662s]             set first [lindex $words 0]
[05/09 11:34:05    662s]             if {![string match "#*" $first]} {
[05/09 11:34:05    662s]                 set eco [lindex $words 1]
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         } 
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {![info exists dir]} {
[05/09 11:34:05    662s]         # set_output_dir command is not in the setup file or commented
[05/09 11:34:05    662s]         set dir Autofix
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {![info exists def]} {
[05/09 11:34:05    662s]         # set_output_def_file command is not in the setup file or commented
[05/09 11:34:05    662s]         set def calibre_autofix.def
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {[info exists eco] && $eco eq "edi"} {
[05/09 11:34:05    662s]         source $dir/calibre_autofix.tcl
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         defIn -specialnets -nets $dir/$def
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc useECOFile {$dir} {
[05/09 11:34:05    662s]     set rVal 0
[05/09 11:34:05    662s]     if {[file readable $dir/calibre_autofix.tcl]} {
[05/09 11:34:05    662s]         set rVal 1
[05/09 11:34:05    662s]     } 
[05/09 11:34:05    662s]     return $rVal
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] ### End verbose source output for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/edi_autofix_cmd.tcl'.
[05/09 11:34:05    662s] ### Start verbose source output (echo_comments mode) for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/encounter.tcl' ...
[05/09 11:34:05    662s] #************************************************************************CPY11*#
[05/09 11:34:05    662s] #*   Copyright Mentor Graphics Corporation 2004  All Rights Reserved.    CPY12*#
[05/09 11:34:05    662s] #*                                                                       CPY13*#
[05/09 11:34:05    662s] #*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*#
[05/09 11:34:05    662s] #*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*#
[05/09 11:34:05    662s] #*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*#
[05/09 11:34:05    662s] #*                                                                       CPY17*#
[05/09 11:34:05    662s] #*   DISCLAIMER OF WARRANTY:  Unless otherwise agreed in writing,        CPY18*#
[05/09 11:34:05    662s] #*   Mentor Graphics software and associated files are provided          CPY19*#
[05/09 11:34:05    662s] #*   "as is" and without warranty.  Mentor Graphics has no obligation    CPY1A*#
[05/09 11:34:05    662s] #*   to support or otherwise maintain software.  Mentor Graphics         CPY1B*#
[05/09 11:34:05    662s] #*   makes no warranties, express or implied with respect to software    CPY1C*#
[05/09 11:34:05    662s] #*   including any warranty of merchantability or fitness for a          CPY1D*#
[05/09 11:34:05    662s] #*   particular purpose.                                                 CPY1E*#
[05/09 11:34:05    662s] #*                                                                       CPY1F*#
[05/09 11:34:05    662s] #*   LIMITATION OF LIABILITY: Mentor Graphics is not liable for any      CPY1G*#
[05/09 11:34:05    662s] #*   property damage, personal injury, loss of profits, interruption     CPY1H*#
[05/09 11:34:05    662s] #*   of business, or for any other special, consequential or             CPY1I*#
[05/09 11:34:05    662s] #*   incidental damages, however caused, whether for breach of           CPY1J*#
[05/09 11:34:05    662s] #*   warranty, contract, tort (including negligence), strict             CPY1K*#
[05/09 11:34:05    662s] #*   liability or otherwise. In no event shall Mentor Graphics'          CPY1L*#
[05/09 11:34:05    662s] #*   liability exceed the amount paid for the product giving rise        CPY1M*#
[05/09 11:34:05    662s] #*   to the claim                                                        CPY1N*#
[05/09 11:34:05    662s] #************************************************************************CPY1O*#
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ##################################################################################
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] # encounter.tcl: Calibre-RVE server in the Encounter environment
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] ##################################################################################
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ##################################################################################
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] # This file contains TCL code that opens a server socket and listens for
[05/09 11:34:05    662s] # Calibre-RVE commands on that socket.
[05/09 11:34:05    662s] # 
[05/09 11:34:05    662s] # This file should be sourced in the Encounter environment as follows:
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] # source encounter.tcl
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] ##################################################################################
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @package require Tcl 8.0
[05/09 11:34:05    662s] @package require Tk  8.0
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc cmn_source_widgets {} {
[05/09 11:34:05    662s] 	global _ui_vars _ui_fonts
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set geom [wm geom .]
[05/09 11:34:05    662s] 	set _ui_vars(MainGeometry) $geom
[05/09 11:34:05    662s] 	scan $geom "%dx%d+%d+%d" w h x y
[05/09 11:34:05    662s] 	set _ui_vars(wmframeW) [expr [winfo rootx .] - $x]
[05/09 11:34:05    662s] 	set _ui_vars(wmframeH) [expr [winfo rooty .] - $y]
[05/09 11:34:05    662s] 	
[05/09 11:34:05    662s] 	set _ui_fonts(Mono) -Adobe-Courier-Medium-R-Normal--*-150-*-*-*-*-*-*
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	global tcl_platform
[05/09 11:34:05    662s] 	if {$tcl_platform(platform) == "windows"} {
[05/09 11:34:05    662s] 		set _ui_vars(IsPC) 1
[05/09 11:34:05    662s] 		set _ui_vars(PathSeparator) ";"
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		set _ui_vars(IsPC) 0
[05/09 11:34:05    662s] 		set _ui_vars(PathSeparator) ":"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @cmn_source_widgets
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @if {[info exists env(CALIBRE_HOME)] && ($env(CALIBRE_HOME) != "")} {
[05/09 11:34:05    662s]     set env(MGC_HOME) $env(CALIBRE_HOME)
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc uimessage_Note {pw msg} {
[05/09 11:34:05    662s] 	tk_messageBox -title Calibre -parent $pw -message $msg -type ok -icon info
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] @proc uimessage_Error {pw msg} {
[05/09 11:34:05    662s] 	tk_messageBox -title Calibre -parent $pw -message $msg -type ok -icon error
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc uimessage_YesNo {pw msg} {
[05/09 11:34:05    662s] 	tk_messageBox -title Calibre -parent $pw -message $msg -type yesno -icon question
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_integer_only {P} {
[05/09 11:34:05    662s] 	if { $P=="-" } {
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	} elseif { [regexp {[ \t\n]} $P] } {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		return [string is integer $P]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_no_white_spaces {P} {
[05/09 11:34:05    662s] 	if { [regexp {[ \t\n]} $P] } {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ###############################################################################
[05/09 11:34:05    662s] # uiutils_MakeScrolledText --
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] # Provides an easy way of creating text widget with scrollbars
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] # Arguments:
[05/09 11:34:05    662s] #   <f>          = Frame that will contain everything(gets created below)
[05/09 11:34:05    662s] #   <scrollbars> = What type of scrollbars will be used:
[05/09 11:34:05    662s] #                    {vt, hz, both, none}
[05/09 11:34:05    662s] #   [args]       = The remaining args that get passed to text widget creation
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] # Returned Value:
[05/09 11:34:05    662s] #   Handle to internal text widget
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] @proc uiutils_MakeScrolledText {f scrollbars args} {
[05/09 11:34:05    662s] 	global _ui_vars
[05/09 11:34:05    662s]    
[05/09 11:34:05    662s] 	if ![winfo exists $f] {frame $f}
[05/09 11:34:05    662s] 	set main $f
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$scrollbars == "both"} {
[05/09 11:34:05    662s] 		eval text $main.txt $args \
[05/09 11:34:05    662s] 			-yscroll {[list dynsbar2::scrollSet [list grid $main.vt -row 0 -column 1 -sticky ns]]} \
[05/09 11:34:05    662s] 			-xscroll {[list dynsbar2::scrollSet [list grid $main.hz -row 1 -column 0 -sticky we]]}
[05/09 11:34:05    662s] 		scrollbar $main.vt -orient verti -command "$main.txt yview"
[05/09 11:34:05    662s] 		scrollbar $main.hz -orient horiz -command "$main.txt xview"
[05/09 11:34:05    662s] 	} elseif {$scrollbars == "vt"} {
[05/09 11:34:05    662s] 		eval text $main.txt $args \
[05/09 11:34:05    662s] 			-yscroll {[list dynsbar2::scrollSet [list grid $main.vt -row 0 -column 1 -sticky ns]]}
[05/09 11:34:05    662s] 		scrollbar $main.vt -command "$main.txt yview"
[05/09 11:34:05    662s] 	} elseif {$scrollbars == "hz"} {
[05/09 11:34:05    662s] 		eval text $main.txt $args \
[05/09 11:34:05    662s] 			-xscroll {[list dynsbar2::scrollSet [list grid $main.hz -row 1 -column 0 -sticky we]]}
[05/09 11:34:05    662s] 		scrollbar $main.hz -orient horiz -command "$main.txt xview"
[05/09 11:34:05    662s] 	} elseif {$scrollbars == "none"} {
[05/09 11:34:05    662s] 		eval text $main.txt $args
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		return {}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s]    
[05/09 11:34:05    662s] 	grid $main.txt -row 0 -column 0 -sticky news
[05/09 11:34:05    662s] 	grid rowconfig $main 0 -weight 1
[05/09 11:34:05    662s] 	grid columnconfig $main 0 -weight 1
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return $main.txt
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] #################################################################
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] # uiprocs_PositionWindow -- Positions a window relative to the
[05/09 11:34:05    662s] #                     specified parent.
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] # Arguments:
[05/09 11:34:05    662s] #    <w>      = Window to be positioned
[05/09 11:34:05    662s] #    <parent> = Parent window it should be relative to
[05/09 11:34:05    662s] #    [mode]   = Defines relative position to parent
[05/09 11:34:05    662s] #    [showit] = Show window after setting geometry?
[05/09 11:34:05    662s] #
[05/09 11:34:05    662s] @proc uiprocs_PositionWindow {w parent {mode "center"} {showit {1}}} {
[05/09 11:34:05    662s]    global _ui_vars
[05/09 11:34:05    662s]    
[05/09 11:34:05    662s]    # First we will withdraw the window so user
[05/09 11:34:05    662s]    # doesn't see repaints caused by geometry change
[05/09 11:34:05    662s]    wm withdraw $w
[05/09 11:34:05    662s]    
[05/09 11:34:05    662s]    # Due to a problem in Tk4.x that exists on the PC, we must
[05/09 11:34:05    662s]    # force toplevel windows to be resizable for purposes of
[05/09 11:34:05    662s]    # letting Tk calculate geometry data. The effect of this
[05/09 11:34:05    662s]    # problem was that some dialogs would be sized incorrectly.
[05/09 11:34:05    662s]    set curr ""
[05/09 11:34:05    662s]    if {[winfo class $w] == "Toplevel"} {
[05/09 11:34:05    662s]       set curr [wm resizable $w] ;# save existing state
[05/09 11:34:05    662s]       wm resizable $w 1 1        ;# temporarily force resizable
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    # It is critical that we "update" before
[05/09 11:34:05    662s]    # querying for geometry information
[05/09 11:34:05    662s]    update
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    # Now it's safe to restore the resizable state of "w"
[05/09 11:34:05    662s]    if {$curr != ""} { eval wm resizable $w $curr }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    # Get screen info
[05/09 11:34:05    662s]    set edge_right [winfo screenwidth .]
[05/09 11:34:05    662s]    set edge_bottom [winfo screenheight .]
[05/09 11:34:05    662s]    
[05/09 11:34:05    662s]    # Get parent info.  We first check if it's a toplevel
[05/09 11:34:05    662s]    # window by seeing if we can get wm geometry info.  We
[05/09 11:34:05    662s]    # really only want the x/y values from the "wm geometry"
[05/09 11:34:05    662s]    # call since they take into account the window's frame.
[05/09 11:34:05    662s]    if {[catch {wm geometry $parent} geom] != 0} {
[05/09 11:34:05    662s]       # If it's not a toplevel window then get the
[05/09 11:34:05    662s]       # "root-relative" x/y values
[05/09 11:34:05    662s]       set p_x      [winfo rootx $parent]
[05/09 11:34:05    662s]       set p_y      [winfo rooty $parent]
[05/09 11:34:05    662s]    } else {
[05/09 11:34:05    662s]       scan $geom "%dx%d+%d+%d" width height p_x p_y
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s]    set p_width  [winfo width $parent]
[05/09 11:34:05    662s]    set p_height [winfo height $parent]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    # Get info for target window(if curr size info
[05/09 11:34:05    662s]    # is not yet known then we have to use "requested" info)
[05/09 11:34:05    662s]    set w_width  [winfo width $w]
[05/09 11:34:05    662s]    set w_height [winfo height $w]
[05/09 11:34:05    662s]    if {$w_width == 1} {
[05/09 11:34:05    662s]       set w_width  [winfo reqwidth $w]
[05/09 11:34:05    662s]       set w_height [winfo reqheight $w]
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    set x {}
[05/09 11:34:05    662s]    set y {}
[05/09 11:34:05    662s]    switch $mode {
[05/09 11:34:05    662s]       "center" {
[05/09 11:34:05    662s]          set x [expr {$p_x + ($p_width/2) - ($w_width/2)}]
[05/09 11:34:05    662s]          set y [expr {$p_y + ($p_height/2) - ($w_height/2)}]
[05/09 11:34:05    662s]          # Adjust so window doesn't go off the screen
[05/09 11:34:05    662s]          if {$x < 0} { set x 0 } \
[05/09 11:34:05    662s]          elseif {[expr {$x + $w_width + (2* $_ui_vars(wmframeW))}] > $edge_right} {
[05/09 11:34:05    662s]             set x [expr {$x - ($x + $w_width + (2* $_ui_vars(wmframeW)) - $edge_right)}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          if {$y < 0} { set y 0 }
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       "bottom" {
[05/09 11:34:05    662s]          set x $p_x
[05/09 11:34:05    662s]          set y [expr {$p_y + $p_height}]
[05/09 11:34:05    662s]          # Adjust so window doesn't go off the screen
[05/09 11:34:05    662s]          if {$x < 0} {set x 0} \
[05/09 11:34:05    662s]          elseif {[expr {$x + $w_width + (2* $_ui_vars(wmframeW))}] > $edge_right} {
[05/09 11:34:05    662s]             set x [expr {$x - ($x + $w_width + (2* $_ui_vars(wmframeW)) - $edge_right)}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          if {$y < 0} { set y 0 } \
[05/09 11:34:05    662s]          elseif {[expr {$y + $w_height}] > $edge_bottom} {
[05/09 11:34:05    662s]             incr y [expr {$edge_bottom - ($y + $w_height)}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          # Check if we need to account for window manager decoration frame width
[05/09 11:34:05    662s]          if {($parent == ".") || \
[05/09 11:34:05    662s]              [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
[05/09 11:34:05    662s]             set y [expr {$y + $_ui_vars(wmframeH) + 5}] 
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       "screencenter" {
[05/09 11:34:05    662s]          set x [expr {($edge_right/2) - ($w_width/2)}]
[05/09 11:34:05    662s]          set y [expr {($edge_bottom/2) - ($w_height/2)}]
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       "right" -
[05/09 11:34:05    662s]       "righttop" -
[05/09 11:34:05    662s]       "rightmiddle" -
[05/09 11:34:05    662s]       "rightbottom" {
[05/09 11:34:05    662s]          set x [expr {$p_x + $p_width}]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]          # Check if we need to account for window manager decoration frame width
[05/09 11:34:05    662s]          if {($parent == ".") || \
[05/09 11:34:05    662s]              [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
[05/09 11:34:05    662s]             set x [expr {$x + (2* $_ui_vars(wmframeW)) + 2}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          if {[expr {$x + $w_width}] > $edge_right} {
[05/09 11:34:05    662s]             # Adjust so window doesn't go off the screen
[05/09 11:34:05    662s]             set x [expr {$x - ($x + $w_width - $edge_right)}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          if {($mode == "right") || ($mode == "righttop")} {
[05/09 11:34:05    662s]             set y [expr {$p_y}]
[05/09 11:34:05    662s]          } elseif {$mode == "rightmiddle"} {
[05/09 11:34:05    662s]             set y [expr {$p_y + ($p_height/2) - ($w_height/2)}]
[05/09 11:34:05    662s]          } elseif {$mode == "rightbottom"} {
[05/09 11:34:05    662s]             set y [expr {$p_y + $p_height - $w_height}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       "left" {
[05/09 11:34:05    662s]          set x [expr {$p_x - $w_width}]
[05/09 11:34:05    662s]          set y $p_y
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]          # Check if we need to account for window manager decoration frame width
[05/09 11:34:05    662s]          if {($parent == ".") || \
[05/09 11:34:05    662s]              [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
[05/09 11:34:05    662s]             set x [expr {$x - (2* $_ui_vars(wmframeW)) - 2}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          # Adjust so window doesn't go off the screen
[05/09 11:34:05    662s]          if {$x < 0} { set x 0 }
[05/09 11:34:05    662s]          if {$y < 0} { set y 0 } \
[05/09 11:34:05    662s]          elseif {[expr {$y + $w_height}] > $edge_bottom} {
[05/09 11:34:05    662s]             incr y [expr {$edge_bottom - ($y + $w_height)}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       "straddleright" -
[05/09 11:34:05    662s]       "straddlerightbottom" {
[05/09 11:34:05    662s]          set x [expr {$p_x + $p_width - ($w_width / 2)}]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]          # Check if we need to account for window manager decoration frame width
[05/09 11:34:05    662s]          if {($parent == ".") || \
[05/09 11:34:05    662s]              [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
[05/09 11:34:05    662s]             set x [expr {$x + $_ui_vars(wmframeW) + 1}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          if {[expr {$x + $w_width}] > $edge_right} {
[05/09 11:34:05    662s]             # Adjust so window doesn't go off the screen
[05/09 11:34:05    662s]             set x [expr {$x - ($x + $w_width - $edge_right)}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          if {$mode == "straddleright"} {
[05/09 11:34:05    662s]             set y [expr {$p_y + ($p_height/2) - ($w_height/2)}]
[05/09 11:34:05    662s]          } else {
[05/09 11:34:05    662s]             set y [expr {$p_y + $p_height - ($w_height/2)}]
[05/09 11:34:05    662s]             
[05/09 11:34:05    662s]             # Adjust so window doesn't go off the screen
[05/09 11:34:05    662s]             if {[expr {$y + $w_height}] > $edge_bottom} {
[05/09 11:34:05    662s]                incr y [expr {$edge_bottom - ($y + $w_height)}]
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]          # Check if we need to account for window manager decoration frame width
[05/09 11:34:05    662s]          if {($parent == ".") || \
[05/09 11:34:05    662s]              [regexp {Toplevel|FileViewer|ReportViewer} [winfo class $parent]]} {
[05/09 11:34:05    662s]             set y [expr {$y - $_ui_vars(wmframeH) - 2}]
[05/09 11:34:05    662s]          }
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s]    
[05/09 11:34:05    662s]    wm geometry $w +$x+$y
[05/09 11:34:05    662s]    if {$_ui_vars(IsPC)} {
[05/09 11:34:05    662s]       update idletasks     ;# required on pc to get positioning to occur
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    # Now we can show the window(if requested)
[05/09 11:34:05    662s]    if {$showit == 1} {
[05/09 11:34:05    662s]       wm deiconify $w
[05/09 11:34:05    662s]       #raise $w
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # Dynamic scrolling, take two . . . 
[05/09 11:34:05    662s] @namespace eval dynsbar2 {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	namespace export scrollSet hierScrollSet
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc scrollSet {pcmd first last} {
[05/09 11:34:05    662s] 		ScrollSet $pcmd $first $last
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# hier adheres to old scrolling set subcommand format
[05/09 11:34:05    662s] 	proc hierScrollSet {pcmd tU wU fU lU} {
[05/09 11:34:05    662s] 		incr tU -1 ; # Bug in hw_hier.c? Gives us one more than the number of rows.
[05/09 11:34:05    662s] 		if {$tU==0} {
[05/09 11:34:05    662s] 			set first 0.0
[05/09 11:34:05    662s] 			set last 1.0
[05/09 11:34:05    662s] 		} else {
[05/09 11:34:05    662s] 			set first [expr {double($fU) / $tU}]
[05/09 11:34:05    662s] 			set last  [expr {double($lU) / $tU}]
[05/09 11:34:05    662s] 			if {$first<0.0} {set first 0.0}
[05/09 11:34:05    662s] 			if {$last>1.0} {set last 1.0}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		ScrollSet $pcmd $first $last
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc ScrollSet {pcmd first last} {
[05/09 11:34:05    662s] 		set sbar [lindex $pcmd 1]
[05/09 11:34:05    662s] 		$sbar set $first $last
[05/09 11:34:05    662s] 		if {($first!=$last) && (($first>0) || (($last>0) && ($last<1)))} {
[05/09 11:34:05    662s] 			eval $pcmd
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @namespace eval mgc_enc {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	variable cmap
[05/09 11:34:05    662s]     variable hlTextObjs
[05/09 11:34:05    662s]     variable hlEdgeObjs
[05/09 11:34:05    662s]     variable hlPolyObjs
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	global env
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(ENV_VARNAME) "MGC_CALIBRE_LAYOUT_SERVER"
[05/09 11:34:05    662s] 	set env(MGC_CALIBRE_LAYOUT_SERVER_NAME) "Cadence:Encounter"
[05/09 11:34:05    662s] 	set env(MGC_CGI_MONITOR_STDIN) 1
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     # Turn on support for shorthand text highlight command
[05/09 11:34:05    662s]     set env(MGC_RVE_HILIGHT_SHORT_TEXT_CMDS) 1
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(DEFAULT_PORT) 9189
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(RFILE_BUSY) 0
[05/09 11:34:05    662s] 	set vars(hl_objects) {}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(hl_layer) "rve_0"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(hl_layer_basen) rve
[05/09 11:34:05    662s] 	set vars(hl_layer_index) 0
[05/09 11:34:05    662s] 	set vars(max_hl_layer) 0
[05/09 11:34:05    662s] 	set vars(got_show_layers) 0
[05/09 11:34:05    662s] 	set vars(show_layers_lsw_is_current) 0
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(server_sid) ""
[05/09 11:34:05    662s] 	set vars(last_client_sid) ""
[05/09 11:34:05    662s] 	set vars(client_sockets)    {}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(SRANGE_START) 5000
[05/09 11:34:05    662s] 	set vars(SRANGE_END)   9999
[05/09 11:34:05    662s] 	set vars(socket_number) -1
[05/09 11:34:05    662s] 	set vars(socket_host)   ""
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set vars(runcode_version) 4.4
[05/09 11:34:05    662s]     set vars(protocol_version) 4.6
[05/09 11:34:05    662s]     set vars(optionalCommands) [list    \
[05/09 11:34:05    662s]         "mgc_rve_get_poly"              \
[05/09 11:34:05    662s]     ]
[05/09 11:34:05    662s]     set vars(CI_trigger_keys) [list]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     variable userCmds
[05/09 11:34:05    662s]     array set userCmds {}
[05/09 11:34:05    662s]     set vars(userCmdIdx) 0
[05/09 11:34:05    662s]     set vars(menuCmds) [list]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     array set hlTextObjs {}
[05/09 11:34:05    662s]     array set hlEdgeObjs {}
[05/09 11:34:05    662s]     array set hlPolyObjs {}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# Name Other is intended for -stippleData option in setLayerPreference, we don't support it here since it don't have stipple name 
[05/09 11:34:05    662s] 	set vars(rve_supported_patterns) [list None Solid Horizontal Vertical Grid Slash Backslash Cross Brick Other]
[05/09 11:34:05    662s] 	set vars(OptionsFile) ".rveencdb"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	foreach type {"GDS" "Verilog" "DEF"} {
[05/09 11:34:05    662s] 		if {![info exists vars(exportOptions$type)]} {
[05/09 11:34:05    662s] 			set vars(exportOptions$type) ""
[05/09 11:34:05    662s]             if {$type eq "Verilog"} {
[05/09 11:34:05    662s]                 if {[info exists env(MGC_CALIBRE_VERILOG_EXPORT_PARAM_FILE)]} {
[05/09 11:34:05    662s]                     set vlog_cnfig_file $env(MGC_CALIBRE_VERILOG_EXPORT_PARAM_FILE)
[05/09 11:34:05    662s]                     if {[file exists $vlog_cnfig_file]} {
[05/09 11:34:05    662s]                         if {![catch {set rf [open $vlog_cnfig_file r]}]} {
[05/09 11:34:05    662s]                             set vars(exportOptionsVerilog) [read $rf]
[05/09 11:34:05    662s]                             close $rf
[05/09 11:34:05    662s]                         } else {
[05/09 11:34:05    662s]                             puts "Can't open MGC_CALIBRE_VERILOG_EXPORT_PARAM_FILE \"$vlog_cnfig_file\" for reading"
[05/09 11:34:05    662s]                         }
[05/09 11:34:05    662s]                     } else {
[05/09 11:34:05    662s]                         puts "Can't find MGC_CALIBRE_VERILOG_EXPORT_PARAM_FILE \"$vlog_cnfig_file\""
[05/09 11:34:05    662s]                     }
[05/09 11:34:05    662s]                 }
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		if {![info exists vars(showDlgRunTime$type)]} {
[05/09 11:34:05    662s] 			set vars(showDlgRunTime$type) 0
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::initRveHighlightPatterns {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	for {set i 0} {$i<16} {incr i} {
[05/09 11:34:05    662s] 		set vars(rve_${i}_color)    red
[05/09 11:34:05    662s] 		set vars(rve_${i}_pattern) None
[05/09 11:34:05    662s] 		set vars(rve_${i}_selectable) 1
[05/09 11:34:05    662s] 		set vars(rve_${i}_width)      1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if { [lsearch [package names] BLT]<0 } {
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# 16X16 named bitmap patterns supported in Encounter
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_None {
[05/09 11:34:05    662s] 		#define none16x16_width 16
[05/09 11:34:05    662s] 		#define none16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char none16x16_bits[] = {
[05/09 11:34:05    662s] 			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
[05/09 11:34:05    662s] 			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
[05/09 11:34:05    662s] 			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_Solid {
[05/09 11:34:05    662s] 		#define solid16x16_width 16
[05/09 11:34:05    662s] 		#define solid16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char solid16x16_bits[] = {
[05/09 11:34:05    662s] 			0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
[05/09 11:34:05    662s] 			0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
[05/09 11:34:05    662s] 			0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_Horizontal {
[05/09 11:34:05    662s] 		#define horizontal16x16_width 16
[05/09 11:34:05    662s] 		#define horizontal16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char horizontal16x16_bits[] = {
[05/09 11:34:05    662s] 			0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0x00, 0x00,
[05/09 11:34:05    662s] 			0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
[05/09 11:34:05    662s] 			0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_Vertical {
[05/09 11:34:05    662s] 		#define vertical16x16_width 16
[05/09 11:34:05    662s] 		#define vertical16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char vertical16x16_bits[] = {
[05/09 11:34:05    662s] 			0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11,
[05/09 11:34:05    662s] 			0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11,
[05/09 11:34:05    662s] 			0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11, 0x11};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_Grid {
[05/09 11:34:05    662s] 		#define grid16x16_width 16
[05/09 11:34:05    662s] 		#define grid16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char grid16x16_bits[] = {
[05/09 11:34:05    662s] 			0x11, 0x11, 0x00, 0x00, 0x44, 0x44, 0x00, 0x00, 0x11, 0x11, 0x00, 0x00,
[05/09 11:34:05    662s] 			0x44, 0x44, 0x00, 0x00, 0x11, 0x11, 0x00, 0x00, 0x44, 0x44, 0x00, 0x00,
[05/09 11:34:05    662s] 			0x11, 0x11, 0x00, 0x00, 0x44, 0x44, 0x00, 0x00};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_Slash {
[05/09 11:34:05    662s] 		#define slash16x16_width 16
[05/09 11:34:05    662s] 		#define slash16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char slash16x16_bits[] = {
[05/09 11:34:05    662s] 			0x88, 0x88, 0x44, 0x44, 0x22, 0x22, 0x11, 0x11, 0x88, 0x88, 0x44, 0x44,
[05/09 11:34:05    662s] 			0x22, 0x22, 0x11, 0x11, 0x88, 0x88, 0x44, 0x44, 0x22, 0x22, 0x11, 0x11,
[05/09 11:34:05    662s] 			0x88, 0x88, 0x44, 0x44, 0x22, 0x22, 0x11, 0x11};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_Backslash {
[05/09 11:34:05    662s] 		#define backslash16x16_width 16
[05/09 11:34:05    662s] 		#define backslash16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char backslash16x16_bits[] = {
[05/09 11:34:05    662s] 			0x11, 0x11, 0x22, 0x22, 0x44, 0x44, 0x88, 0x88, 0x11, 0x11, 0x22, 0x22,
[05/09 11:34:05    662s] 			0x44, 0x44, 0x88, 0x88, 0x11, 0x11, 0x22, 0x22, 0x44, 0x44, 0x88, 0x88,
[05/09 11:34:05    662s] 			0x11, 0x11, 0x22, 0x22, 0x44, 0x44, 0x88, 0x88};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_Cross {
[05/09 11:34:05    662s] 		#define cross16x16_width 16
[05/09 11:34:05    662s] 		#define cross16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char cross16x16_bits[] = {
[05/09 11:34:05    662s] 			0x99, 0x99, 0x66, 0x66, 0x66, 0x66, 0x99, 0x99, 0x99, 0x99, 0x66, 0x66,
[05/09 11:34:05    662s] 			0x66, 0x66, 0x99, 0x99, 0x99, 0x99, 0x66, 0x66, 0x66, 0x66, 0x99, 0x99,
[05/09 11:34:05    662s] 			0x99, 0x99, 0x66, 0x66, 0x66, 0x66, 0x99, 0x99};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	blt::bitmap define ::mgc_enc::Pattern_Brick {
[05/09 11:34:05    662s] 		#define brick16x16_width 16
[05/09 11:34:05    662s] 		#define brick16x16_height 16
[05/09 11:34:05    662s] 		static unsigned char brick16x16_bits[] = {
[05/09 11:34:05    662s] 			0xff, 0xff, 0x22, 0x22, 0x22, 0x22, 0xff, 0xff, 0x88, 0x88, 0x88, 0x88,
[05/09 11:34:05    662s] 			0xff, 0xff, 0x22, 0x22, 0x22, 0x22, 0xff, 0xff, 0x88, 0x88, 0x88, 0x88,
[05/09 11:34:05    662s] 			0xff, 0xff, 0x22, 0x22, 0x22, 0x22, 0xff, 0xff};
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	set vars(rve_pattern_loaded) 1
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] } ;
[05/09 11:34:05    662s] # mgc_enc::loadRveFillPatterns
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::rve_highlight_pattern_changed {i c menuBtn name1 name2 op} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set sPattern $vars(rve_${i}_pattern)
[05/09 11:34:05    662s] 	$c delete all ;# clean up the canvas
[05/09 11:34:05    662s] 	set cw [$c cget -width]
[05/09 11:34:05    662s] 	set ch [$c cget -height]
[05/09 11:34:05    662s] 	set width 1
[05/09 11:34:05    662s] 	if { [info exists vars(rve_${i}_width)] && [string is integer -strict $vars(rve_${i}_width)] } {
[05/09 11:34:05    662s] 		set width $vars(rve_${i}_width)
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set color red
[05/09 11:34:05    662s] 	if { [info exists vars(rve_${i}_color)] } {
[05/09 11:34:05    662s] 		set color $vars(rve_${i}_color)
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set item [$c create rectangle 1 1 $cw $ch -width $width -outline $color -fill $color]
[05/09 11:34:05    662s] 	if { [info exists vars(rve_pattern_loaded)] && $sPattern!="Other" } {
[05/09 11:34:05    662s] 		$c itemconfigure $item -stipple ::mgc_enc::Pattern_$sPattern
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::rve_choose_color {i} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set color [tk_chooseColor -initialcolor red -title "Choose highlight color for rve_$i"]
[05/09 11:34:05    662s] 	if { $color!="" } {
[05/09 11:34:05    662s] 		set vars(rve_${i}_color) $color
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::setExportOptions {type options show_dlg_at_runtime} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(exportOptions$type) $options
[05/09 11:34:05    662s] 	set vars(showDlgRunTime$type) $show_dlg_at_runtime
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::getExportOptions {type} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set lOptions [list $vars(exportOptions$type) $vars(showDlgRunTime$type)]
[05/09 11:34:05    662s] 	return $lOptions
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::ShowError {err} {
[05/09 11:34:05    662s] 	puts stderr $err
[05/09 11:34:05    662s] 	uimessage_Error . "Calibre Error: $err"
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::ShowNote {msg} {
[05/09 11:34:05    662s] 	uimessage_Note . $msg
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::TranscriptMessage {msg} {
[05/09 11:34:05    662s] 	puts stdout $msg
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SendCmdToClient {args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set last_client $vars(last_client_sid)
[05/09 11:34:05    662s] 	if {$last_client!=""} {
[05/09 11:34:05    662s] 		catch {puts $last_client "$args\n"} msg
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SetReturnVal {bool} {
[05/09 11:34:05    662s] 	return $bool
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::DesignLoaded {{show_msg 0}} {
[05/09 11:34:05    662s] 	if {[getTopCell]==0} {
[05/09 11:34:05    662s] 		if {$show_msg} {
[05/09 11:34:05    662s] 			mgc_enc::ShowNote "No design loaded!"
[05/09 11:34:05    662s] 		} else {
[05/09 11:34:05    662s] 			error "No design loaded!"
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CheckCellMapping {rvecell editcell msg} {
[05/09 11:34:05    662s] 	variable cmap
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set map_cell $rvecell
[05/09 11:34:05    662s] 	if {[info exists cmap($rvecell)]} {
[05/09 11:34:05    662s] 		set map_cell $cmap($rvecell)
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {[string compare $map_cell $editcell]} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		if {![uimessage_YesNo . $msg]} {
[05/09 11:34:05    662s] 			return 0
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set cmap($rvecell) $editcell
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CheckHighlightContext {fname editcell {is_import 0}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set f [open $fname r]
[05/09 11:34:05    662s] 	set line1 [split [gets $f]]
[05/09 11:34:05    662s] 	set line2 [gets $f]
[05/09 11:34:05    662s] 	close $f
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {[string compare [lindex $line1 0] "mgc_rve_context"]==0} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set fcell [string trim [lindex $line1 1] "\""]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		if {$is_import} {
[05/09 11:34:05    662s] 			set msg "Import data from RVE cell \"${fcell}\"\ninto Encounter cell \"${editcell}\"?"
[05/09 11:34:05    662s] 		} else {
[05/09 11:34:05    662s] 			set msg "Show highlights from RVE cell \"${fcell}\"\nin Encounter cell \"${editcell}\"?"
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		if {![CheckCellMapping $fcell $editcell $msg]} {
[05/09 11:34:05    662s] 			return [SetReturnVal 0]
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {!$is_import} {
[05/09 11:34:05    662s] 		set reset 0
[05/09 11:34:05    662s] 		if {$line2=="mgc_rve_delete_markers"} {
[05/09 11:34:05    662s] 			set reset 1
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		setHighlightColor $reset
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return [SetReturnVal 1]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CheckExportContext {rvecell editcell} {
[05/09 11:34:05    662s] 	if {![CheckCellMapping $rvecell $editcell "Export Encounter cell \"${editcell}\"\nas Calibre cell \"${rvecell}\"?"]} {
[05/09 11:34:05    662s] 		return [SetReturnVal 0]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return [SetReturnVal 1]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CloseClientSockets {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	foreach client_sid $vars(client_sockets) {
[05/09 11:34:05    662s] 		if {$client_sid!=""} {
[05/09 11:34:05    662s] 			close $client_sid
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set vars(client_sockets) {}
[05/09 11:34:05    662s] 	set vars(last_client_sid) ""
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CloseClientSocket {cid} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	close $cid
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set newlist {}
[05/09 11:34:05    662s] 	foreach client_sid $vars(client_sockets) {
[05/09 11:34:05    662s] 		if {$client_sid!=$cid} {
[05/09 11:34:05    662s] 			lappend newlist $client_sid
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set vars(client_sockets) $newlist
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$cid==$vars(last_client_sid)} {
[05/09 11:34:05    662s] 		set vars(last_client_sid) ""
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CloseServerSocket {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	if {$vars(server_sid)!=""} {
[05/09 11:34:05    662s] 		close $vars(server_sid)
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set vars(server_sid) ""
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CloseServer {} {
[05/09 11:34:05    662s] 	CloseClientSockets
[05/09 11:34:05    662s] 	CloseServerSocket
[05/09 11:34:05    662s] 	exit 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::AutoSeekSocket {{host ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	
[05/09 11:34:05    662s] 	set s_start $vars(SRANGE_START)
[05/09 11:34:05    662s] 	set s_end   $vars(SRANGE_END)
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set host [string trim $host]
[05/09 11:34:05    662s] 	set retval 1
[05/09 11:34:05    662s] 	for {set i $s_start} {$i <= $s_end} {incr i} {
[05/09 11:34:05    662s] 	    if { $host eq "" } {
[05/09 11:34:05    662s] 		if { [IsPortAvailable $i] } {
[05/09 11:34:05    662s] 			set retval [catch {socket -server mgc_enc::AcceptConnection $i} vars(server_sid)]
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	    } else {
[05/09 11:34:05    662s] 		set retval [catch {socket -myaddr $host -server mgc_enc::AcceptConnection $i} vars(server_sid)]
[05/09 11:34:05    662s] 	    }
[05/09 11:34:05    662s] 	    if { $retval==0 } { return $i }
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(server_sid) ""
[05/09 11:34:05    662s] 	if { $host eq "" } { set host "localhost" }
[05/09 11:34:05    662s] 	set msg "Could not initialize layout server socket\non $host at any port between $s_start and $s_end.\n\nPlease specify a different socket number or host name\nby using the command:\n\nmgc_enc::initServerSocket <port_number> \[host_name\]\n"
[05/09 11:34:05    662s] 	if { [info exists ::env(MGC_REALTIME_INNOVUS_ENABLED)] } {
[05/09 11:34:05    662s] 		append msg "\nRealTime will be disabled!"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	ShowError $msg
[05/09 11:34:05    662s] 	return 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] #-------------------------------------------------------------------------------
[05/09 11:34:05    662s] # DR1273859/1374383/1376672: Need to ensure no other socket connection is listening on network addresses for this port
[05/09 11:34:05    662s] #-------------------------------------------------------------------------------
[05/09 11:34:05    662s] @proc mgc_enc::IsPortAvailable {portNum} {
[05/09 11:34:05    662s] 	set netaddr "127.0.0.1"   ;# not localhost as this may resolve to ipv6 ::1 and successfully connect when 127.0.0.1:port is in use
[05/09 11:34:05    662s] 	set retval [catch {socket -myaddr $netaddr -server mgc_enc::AcceptConnection $portNum} sid]
[05/09 11:34:05    662s] 	if { $retval==0 } {
[05/09 11:34:05    662s] 		close $sid
[05/09 11:34:05    662s] 		set retval [catch {socket -myaddr [info hostname] -server mgc_enc::AcceptConnection $portNum} sid]
[05/09 11:34:05    662s] 		if { $retval==0 } {
[05/09 11:34:05    662s] 			close $sid
[05/09 11:34:05    662s] 			return 1
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::OnServerChangeEvent {PreOrPost host portNum} {
[05/09 11:34:05    662s] 	if { [info exists ::env(MGC_REALTIME_INNOVUS_ENABLED)] } {
[05/09 11:34:05    662s] 		if { [info procs ::calibre::realtime::${PreOrPost}EncServerChangeEvent]!="" } {
[05/09 11:34:05    662s] 			::calibre::realtime::${PreOrPost}EncServerChangeEvent $host $portNum
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CreateServerSocket {portNum {host ""} {autoSeek 1}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	global env
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if { $portNum=="" || [regexp "\[^0-9\]+" $portNum] } {
[05/09 11:34:05    662s] 		ShowError "Invalid port-number specified ($portNum)."
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# Notify RealTime server to prevent it from exiting.
[05/09 11:34:05    662s] 	OnServerChangeEvent "Pre" $vars(socket_host) $vars(socket_number)
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	CloseClientSockets
[05/09 11:34:05    662s] 	CloseServerSocket
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set announce_number 0
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set host [string trim $host]
[05/09 11:34:05    662s] 	set retval 1
[05/09 11:34:05    662s] 	if { $host eq "" } {
[05/09 11:34:05    662s] 		if { [IsPortAvailable $portNum] } {
[05/09 11:34:05    662s] 			set retval [catch {socket -server mgc_enc::AcceptConnection $portNum} vars(server_sid)]
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		set retval [catch {socket -myaddr $host -server mgc_enc::AcceptConnection $portNum} vars(server_sid)]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	if {$retval} {
[05/09 11:34:05    662s] 		set vars(server_sid) ""
[05/09 11:34:05    662s] 		if {!$autoSeek} {
[05/09 11:34:05    662s] 			set msg "Could not initialize layout server socket\nat $host:$portNum.\n\nPlease specify a different socket number or host name\nby using the command:\n\nmgc_enc::initServerSocket <port_number> \[host_name\]\n"
[05/09 11:34:05    662s] 			if { [info exists ::env(MGC_REALTIME_INNOVUS_ENABLED)] } {
[05/09 11:34:05    662s] 				append msg "\nRealTime will be disabled!"
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 			ShowError $msg
[05/09 11:34:05    662s] 			OnServerChangeEvent "Post" $vars(socket_host) $vars(socket_number)
[05/09 11:34:05    662s] 			return 0
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set msg "Could not initialize Calibre layout-server socket at $host:$portNum. Trying to find free socket ..."
[05/09 11:34:05    662s] 		TranscriptMessage $msg
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set portNum [AutoSeekSocket $host]
[05/09 11:34:05    662s] 		if {$portNum==0} {
[05/09 11:34:05    662s] 			OnServerChangeEvent "Post" $vars(socket_host) $vars(socket_number)
[05/09 11:34:05    662s] 			return 0
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		set announce_number 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if { $host eq "" } {
[05/09 11:34:05    662s] 	    set msg "Calibre layout-server initialized successfully at socket localhost:$portNum"
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 	    set msg "Calibre layout-server initialized successfully at socket $host:$portNum"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	TranscriptMessage $msg
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set env($vars(ENV_VARNAME)) "$host:$portNum"
[05/09 11:34:05    662s] 	if { ![info exists env(MGC_CALIBRE_SCHEMATIC_SERVER)] } {
[05/09 11:34:05    662s] 	    set env(MGC_CALIBRE_SCHEMATIC_SERVER) "$host:$portNum"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set vars(socket_host) $host
[05/09 11:34:05    662s] 	set vars(socket_number) $portNum
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# ER1202567: Innovus RealTime Step 1: Create Infrastructures
[05/09 11:34:05    662s] 	OnServerChangeEvent "Post" $vars(socket_host) $vars(socket_number)
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::GetDefaultSocket {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	global env
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set host ""
[05/09 11:34:05    662s] 	if {[info exists env($vars(ENV_VARNAME))]} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set layout_env $env($vars(ENV_VARNAME))
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		if {$layout_env==""} {
[05/09 11:34:05    662s] 			# don't initialize the server socket!
[05/09 11:34:05    662s] 			set msg "Environment variable MGC_CALIBRE_LAYOUT_SERVER is set to blank."
[05/09 11:34:05    662s] 			TranscriptMessage $msg
[05/09 11:34:05    662s] 			return 0
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set colon_index [string first ":" $layout_env]
[05/09 11:34:05    662s]         if {$colon_index==-1} {
[05/09 11:34:05    662s]             set layout_port $layout_env
[05/09 11:34:05    662s]         } elseif {$colon_index==0} {
[05/09 11:34:05    662s]             set layout_port [string range $layout_env 1 end]
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             set host [string range $layout_env 0 [expr {$colon_index-1}]]
[05/09 11:34:05    662s]             set layout_port [string range $layout_env [expr {$colon_index+1}] end]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		if { $layout_port=="" || [regexp "\[^0-9\]+" $layout_port] } {
[05/09 11:34:05    662s] 			set msg "Invalid port-number specified ($layout_port).\nPlease set environment-variable\n$vars(ENV_VARNAME)\nto <hostname>:<socket number>."
[05/09 11:34:05    662s] 			ShowError $msg
[05/09 11:34:05    662s] 			return -1
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		
[05/09 11:34:05    662s] 		return [list $host $layout_port]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		return [list $host $vars(DEFAULT_PORT)]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::initServerSocket {{portNum ""} {host ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set autoSeek 0
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if { $vars(socket_number)==$portNum && $vars(socket_host)==$host && $vars(server_sid)!="" } {
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$portNum=="" || $portNum<=0} {
[05/09 11:34:05    662s] 		set lHostPort [GetDefaultSocket]
[05/09 11:34:05    662s] 		set host    [lindex $lHostPort 0]
[05/09 11:34:05    662s] 		set portNum [lindex $lHostPort 1]
[05/09 11:34:05    662s] 		if {$portNum<=0} {
[05/09 11:34:05    662s] 			# either don't init socket or error in port specification
[05/09 11:34:05    662s] 			return 0
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		set autoSeek 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return [CreateServerSocket $portNum $host $autoSeek]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::AcceptConnection {cid addr port} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	fileevent $cid readable "mgc_enc::ProcessClientInput $cid"
[05/09 11:34:05    662s] 	fconfigure $cid -buffering line -blocking 0
[05/09 11:34:05    662s] 	set vars(last_client_sid) $cid
[05/09 11:34:05    662s] 	lappend vars(client_sockets) $cid
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     # Initial acceptance notification
[05/09 11:34:05    662s]     set lElem [fconfigure $cid -sockname]
[05/09 11:34:05    662s]     set hostName [lindex $lElem 1]
[05/09 11:34:05    662s]     set portNum  [lindex $lElem 2]
[05/09 11:34:05    662s]     if { $hostName=="localhost" || $hostName=="localhost.localdomain" } {
[05/09 11:34:05    662s]         set hostName [info hostname] ;# do NOT use localhost as hostName, it doesn't work across different machines
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set viewerName Cadence:Encounter
[05/09 11:34:05    662s]     set display [getDisplayEnvVar]
[05/09 11:34:05    662s]     set featureList "language Tcl runcode $vars(runcode_version)"
[05/09 11:34:05    662s]     foreach cmd $vars(optionalCommands) {
[05/09 11:34:05    662s]         append featureList " $cmd 1"
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     eval SendCmdToClient viewer_connected $hostName $portNum $display $viewerName $vars(protocol_version) $featureList
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::calculateTriggerKey {} {
[05/09 11:34:05    662s]     set key [clock seconds]
[05/09 11:34:05    662s]     set mod [expr {$key%10000}]
[05/09 11:34:05    662s]     set key [string range [expr {$key-([pid]*$mod)}] 4 end]
[05/09 11:34:05    662s]     return $key
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # handles client communication: processes input received from RVE
[05/09 11:34:05    662s] @proc mgc_enc::ProcessClientInput {cid} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {[gets $cid request] < 0} {
[05/09 11:34:05    662s] 		if { [eof $cid] } {
[05/09 11:34:05    662s] 			CloseClientSocket $cid
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		# process the incoming request
[05/09 11:34:05    662s] 		set old_socket $vars(last_client_sid)
[05/09 11:34:05    662s] 		# ProcessCmd can cause us to try to send something across
[05/09 11:34:05    662s] 		# the socket.  Make sure we talk to the right socket.
[05/09 11:34:05    662s] 		set vars(last_client_sid) $cid
[05/09 11:34:05    662s] 		# 1st send the incoming request to RealTime server
[05/09 11:34:05    662s] 		if {[info exists ::env(MGC_REALTIME_INNOVUS_ENABLED)]} {
[05/09 11:34:05    662s] 			if { [ProcessRealTimeInput $cid $request] } {
[05/09 11:34:05    662s] 				return
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		if {[ProcessCmd $request]} {
[05/09 11:34:05    662s] 			#set vars(last_client_sid) $cid
[05/09 11:34:05    662s] 		} else {
[05/09 11:34:05    662s] 			set vars(last_client_sid) $old_socket
[05/09 11:34:05    662s] 			ShowError "Invalid command: \"$request\""
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::ProcessRealTimeInput {cid request} {
[05/09 11:34:05    662s] 	# DR1280729: Virtuoso using 100% CPU caused by Mentor's Calibre not able to handle infosec security scan
[05/09 11:34:05    662s] 	# direct usage of [lindex $requst 0] with invalid input can cause Tcl error,
[05/09 11:34:05    662s] 	# set request "R.7 {@ At least 8 OVL_PO_ODs and 8 OVL_CO_POs for 1X1 Die}" ;# remove closing brace 
[05/09 11:34:05    662s] 	#   lindex $request 0 => unmatched open brace in list
[05/09 11:34:05    662s] 	# split can avoid such issue.
[05/09 11:34:05    662s] 	#   split $request => R.7 \{@ At least 8 OVL_PO_ODs and 8 OVL_CO_POs for 1X1 Die
[05/09 11:34:05    662s] 	set lCmds [split $request]
[05/09 11:34:05    662s] 	set cmd [lindex $lCmds 0]
[05/09 11:34:05    662s] 	# ? matches zero or one instance of previous pattern
[05/09 11:34:05    662s] 	# regexp {^(::)?calibre::realtime::*}   calibre::realtime::cmd => 1
[05/09 11:34:05    662s] 	# regexp {^(::)?calibre::realtime::*} ::calibre::realtime::cmd => 1
[05/09 11:34:05    662s] 	# regexp {^(::)?calibre::realtime::*}  :calibre::realtime::cmd => 0
[05/09 11:34:05    662s] 	if { [regexp {^(::)?calibre::realtime::*} $cmd] } {
[05/09 11:34:05    662s] 		# re-directed to RealTime Tcl code
[05/09 11:34:05    662s] 		# Typically, the cmd is ::calibre::realtime::CmdDispatcher
[05/09 11:34:05    662s] 		eval $cmd $cid [lrange $request 1 end]
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::ProcessCmd {in_cmd} {
[05/09 11:34:05    662s] #	puts stdout "RVE: $in_cmd"
[05/09 11:34:05    662s] 	set cmd [split $in_cmd]
[05/09 11:34:05    662s] 	set c1 [lindex $cmd 0]
[05/09 11:34:05    662s] 	set rve_signature "mgc_rve_*"
[05/09 11:34:05    662s] 	if {[string match $rve_signature $c1]} {
[05/09 11:34:05    662s] 		return [ProcessRveCmd $in_cmd]
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		puts stdout "RVE: Rejecting unknown command"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::ProcessRveCmd {cmdl} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [lindex $cmdl 0]
[05/09 11:34:05    662s] 	set args [lrange $cmdl 1 end]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	switch -- $cmd {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_rfile"	{
[05/09 11:34:05    662s] 			if {[llength $args]==1} {
[05/09 11:34:05    662s] 				set fname [lindex $args 0]
[05/09 11:34:05    662s] 			    return [$cmd $fname]
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_delete_markers" {
[05/09 11:34:05    662s] 			switch [llength $args] {
[05/09 11:34:05    662s] 				0 {
[05/09 11:34:05    662s] 					return [$cmd]
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 				1 {
[05/09 11:34:05    662s] 				    return [eval $cmd [lindex $args 0]]
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 				2 {
[05/09 11:34:05    662s] 					if {[CheckInteger [lindex $args 1]]} {
[05/09 11:34:05    662s] 						return [eval $cmd [lindex $args 0] [lindex $args 1]]
[05/09 11:34:05    662s] 					}
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_get_location" -
[05/09 11:34:05    662s] 		"mgc_rve_get_rectangle" -
[05/09 11:34:05    662s] 		"mgc_rve_get_poly" -
[05/09 11:34:05    662s] 		"mgc_rve_context" {
[05/09 11:34:05    662s] 			if {[llength $args]==2} {
[05/09 11:34:05    662s] 				set cell [lindex $args 0]
[05/09 11:34:05    662s] 				set precision [lindex $args 1]
[05/09 11:34:05    662s] 				if {[CheckInteger $precision]} {
[05/09 11:34:05    662s] 					return [$cmd $cell $precision]
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_zoom" {
[05/09 11:34:05    662s] 			if {[llength $args]==5} {
[05/09 11:34:05    662s] 				set llx [lindex $args 0]
[05/09 11:34:05    662s] 				set lly [lindex $args 1]
[05/09 11:34:05    662s] 				set urx [lindex $args 2]
[05/09 11:34:05    662s] 				set ury [lindex $args 3]
[05/09 11:34:05    662s] 				set zf  [lindex $args 4]
[05/09 11:34:05    662s] 				if {[CheckNumber $llx] && [CheckNumber $lly] && [CheckNumber $urx] && [CheckNumber $ury] && [CheckNumber $zf]} {
[05/09 11:34:05    662s] 					return [$cmd $llx $lly $urx $ury $zf]
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_snet" -
[05/09 11:34:05    662s] 		"mgc_rve_sinst" {
[05/09 11:34:05    662s] 			if {[llength $args]>=4} {
[05/09 11:34:05    662s] 				set cell [lindex $args 0]
[05/09 11:34:05    662s] 				set clear_hl [lindex $args 1]
[05/09 11:34:05    662s] 				set zfactor [lindex $args 2]
[05/09 11:34:05    662s] 				set nets [lrange $args 3 end]
[05/09 11:34:05    662s] 				if {[CheckNumber $zfactor] && [CheckInteger $clear_hl]} {
[05/09 11:34:05    662s] 					return [$cmd $cell $clear_hl $zfactor $nets]
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_probe_snet" -
[05/09 11:34:05    662s] 		"mgc_rve_probe_sinst" {
[05/09 11:34:05    662s] 			if {([llength $args]==1)} {
[05/09 11:34:05    662s] 				return [$cmd [lindex $args 0]]
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_export_layout" {
[05/09 11:34:05    662s] 			set alen [llength $args]
[05/09 11:34:05    662s] 			if {$alen==3 || $alen==7} {
[05/09 11:34:05    662s] 				set cell   [lindex $args 0]
[05/09 11:34:05    662s] 				set format [lindex $args 1]
[05/09 11:34:05    662s] 				set file   [lindex $args 2]
[05/09 11:34:05    662s] 				if {$alen==3} {
[05/09 11:34:05    662s] 					return [$cmd $cell $format $file]
[05/09 11:34:05    662s] 				} else {
[05/09 11:34:05    662s] 					set llx [lindex $args 3]
[05/09 11:34:05    662s] 					set lly [lindex $args 4]
[05/09 11:34:05    662s] 					set dx  [lindex $args 5]
[05/09 11:34:05    662s] 					set dy  [lindex $args 6]
[05/09 11:34:05    662s] 					if {[CheckNumber $llx] && [CheckNumber $lly] && [CheckNumber $dx] && [CheckNumber $dy]} {
[05/09 11:34:05    662s] 						return [$cmd $cell $format $file $llx $lly $dx $dy]
[05/09 11:34:05    662s] 					}
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_export_netlist" {
[05/09 11:34:05    662s] 			if {[llength $args]==3} {
[05/09 11:34:05    662s] 				set cell [lindex $args 0]
[05/09 11:34:05    662s] 				set format [lindex $args 1]
[05/09 11:34:05    662s] 				set file [lindex $args 2]
[05/09 11:34:05    662s] 				return [$cmd $cell $format $file]
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		"mgc_rve_import" {
[05/09 11:34:05    662s] 			if {[llength $args]==2} {
[05/09 11:34:05    662s] 				set fname [lindex $args 0]
[05/09 11:34:05    662s] 				set lname [lindex $args 1]
[05/09 11:34:05    662s] 				return [$cmd $fname $lname]
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s]         "mgc_rve_send_protocol_version" {
[05/09 11:34:05    662s]             if {[llength $args] == 4} {
[05/09 11:34:05    662s]                 foreach {prot_ver host port display} $args {break}
[05/09 11:34:05    662s]                 return [$cmd $prot_ver $host $port $display]
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         "mgc_rve_run_viewer_code" {
[05/09 11:34:05    662s]             if {[llength $args] > 2} {
[05/09 11:34:05    662s]                 set key [lindex $args 0]
[05/09 11:34:05    662s]                 set viewerType [lindex $args 1]
[05/09 11:34:05    662s]                 return [eval $cmd $key $viewerType [lrange $args 2 end]]
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         "mgc_rve_get_version_for_feature" {
[05/09 11:34:05    662s]             if {[llength $args] == 1} {
[05/09 11:34:05    662s]                 set feature [lindex $args 0]
[05/09 11:34:05    662s]                 return [$cmd $feature]
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	puts stdout "RVE: Rejecting improperly formatted command"
[05/09 11:34:05    662s] 	return 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_get_version_for_feature {feature} {
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {$feature eq "runcode"} {
[05/09 11:34:05    662s]         SendCmdToClient layout_data_ready $vars(runcode_version)
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         SendCmdToClient layout_data_ready 0.0
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_run_viewer_code {key viewerType args} {
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set runMe 0
[05/09 11:34:05    662s]     if {[info exists ::env(MGC_CALIBRE_ALLOW_VIEWER_TRIGGERS)]} {
[05/09 11:34:05    662s]         set runMeStr $::env(MGC_CALIBRE_ALLOW_VIEWER_TRIGGERS)
[05/09 11:34:05    662s]         if {[string toupper $runMeStr] eq "ALWAYS"} {
[05/09 11:34:05    662s]             set runMe 1
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             ShowError "Viewer triggers are not allowed in this Encounter process"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     } elseif {[lsearch -exact $vars(CI_trigger_keys) $key] != -1} {
[05/09 11:34:05    662s]         set runMe 1
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         ShowError "Viewer triggers are allowed only in Calibre Interactive processes started from Encounter"
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {$viewerType eq "schematic"} {
[05/09 11:34:05    662s]         set retCmd schematic_done
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         set retCmd layout_done
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {$runMe} {
[05/09 11:34:05    662s]         set trigCmd [lindex $args 0]
[05/09 11:34:05    662s]         if {[catch {set result [eval $trigCmd [lrange $args 1 end]]} msg]} {
[05/09 11:34:05    662s]             ShowError "Error while running trigger: $msg"
[05/09 11:34:05    662s]             append retCmd " 0"
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             append retCmd " $result"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         append retCmd " 0"
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     eval SendCmdToClient $retCmd
[05/09 11:34:05    662s]     return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_send_protocol_version {protVersion host port display} {
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set vars(client_protocol_version) $protVersion
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::getDisplayEnvVar {} {
[05/09 11:34:05    662s]     global env
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set host [info hostname]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     # $env(DISPLAY) :0.0 0:0 verbena:2 :2 are all valid
[05/09 11:34:05    662s]     if { ![info exists env(DISPLAY)] || $env(DISPLAY)=="0:0" } {
[05/09 11:34:05    662s]         set display $host:0.0
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         set colon_index [string first ":" $env(DISPLAY)]
[05/09 11:34:05    662s]         if {$colon_index>0} {
[05/09 11:34:05    662s]             set display $env(DISPLAY)
[05/09 11:34:05    662s]         } elseif {$colon_index==0} {
[05/09 11:34:05    662s]             set display $host$env(DISPLAY)
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             # there should be : in the env, e.g. 0.0 is not a valid display, just in case.
[05/09 11:34:05    662s]             set display $host:$env(DISPLAY)
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     return $display
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_rfile {in_fname} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$vars(RFILE_BUSY)} {
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(RFILE_BUSY) 1
[05/09 11:34:05    662s]     set vars(got_show_layers) 0
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fname [string trim $in_fname "\""]
[05/09 11:34:05    662s] 	if {![file readable $fname]} {
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	incr vars(hl_layer_index)
[05/09 11:34:05    662s] 	if {$vars(hl_layer_index) > $vars(max_hl_layer)} {
[05/09 11:34:05    662s] 		set vars(max_hl_layer) $vars(hl_layer_index)
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set vars(hl_layer) "$vars(hl_layer_basen)_$vars(hl_layer_index)"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cval [catch {source -quiet $fname} rval]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(RFILE_BUSY) 0
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$cval} {
[05/09 11:34:05    662s] 		uimessage_Error . "Error while highlighting:\n$rval"
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set f [open $fname "r"]
[05/09 11:34:05    662s] 	set linecount [ProcessRveFile $f]
[05/09 11:34:05    662s] 	close $f
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$linecount==0} {return 1}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	ShowError "Format error in file $in_fname at line $linecount."
[05/09 11:34:05    662s] 	return 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_delete_markers {{in_cell ""} {in_all 0}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s]     variable hlTextObjs 
[05/09 11:34:05    662s]     variable hlEdgeObjs 
[05/09 11:34:05    662s]     variable hlPolyObjs
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {![DesignLoaded 1]} {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	for {set i 0} {$i <= $vars(max_hl_layer)} {incr i} {
[05/09 11:34:05    662s] 		set layer "$vars(hl_layer_basen)_$i"
[05/09 11:34:05    662s] 		deleteCustomLayer $layer
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     catch {array unset hlTextObjs}
[05/09 11:34:05    662s]     catch {array unset hlEdgeObjs}
[05/09 11:34:05    662s]     catch {array unset hlPolyObjs}
[05/09 11:34:05    662s]     array set hlTextObjs {}
[05/09 11:34:05    662s]     array set hlEdgeObjs {}
[05/09 11:34:05    662s]     array set hlPolyObjs {}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$vars(RFILE_BUSY)} {
[05/09 11:34:05    662s] 		set vars(hl_layer_index) 0
[05/09 11:34:05    662s] 		set vars(hl_layer) "rve_0"
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		set vars(hl_layer_index) 0
[05/09 11:34:05    662s] 		redraw
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_zoom {args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	if {[llength $args]!=5} {return 0}
[05/09 11:34:05    662s] 	set llx [lindex $args 0]
[05/09 11:34:05    662s] 	set lly [lindex $args 1]
[05/09 11:34:05    662s] 	set urx [lindex $args 2]
[05/09 11:34:05    662s] 	set ury [lindex $args 3]
[05/09 11:34:05    662s] 	set zfactor [lindex $args 4]
[05/09 11:34:05    662s] 	if {$zfactor==0} {
[05/09 11:34:05    662s] 		redraw
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	zoomBox $llx $lly $urx $ury
[05/09 11:34:05    662s] 	zoomOut
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_context {cell precision} {
[05/09 11:34:05    662s] 	return [DesignLoaded]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_highlight_index {index args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set vars(hl_layer) "$vars(hl_layer_basen)_${index}"
[05/09 11:34:05    662s] 	if {$index > $vars(max_hl_layer)} {
[05/09 11:34:05    662s] 		set vars(max_hl_layer) $index
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	# DR717379: Difficult to see highlight shapes in EDI by default, custom color is not supported either.
[05/09 11:34:05    662s] 	if { [llength $args]==2 } {
[05/09 11:34:05    662s] 		setLayerPreference $vars(hl_layer) -color [lindex $args 1]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_incr_highlight_index {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	incr vars(hl_layer_index)
[05/09 11:34:05    662s] 	if {$vars(hl_layer_index) > $vars(max_hl_layer)} {
[05/09 11:34:05    662s] 		set vars(max_hl_layer) $vars(hl_layer_index)
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set vars(hl_layer) "$vars(hl_layer_basen)_$vars(hl_layer_index)"
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::get_highlight_index {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	return $vars(hl_layer_index)
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_export_stream {cell filename {llx 0} {lly 0} {dx 0} {dy 0}} {
[05/09 11:34:05    662s] 	return [mgc_enc::_mgc_rve_export_stream $cell $filename $llx $lly $dx $dy]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::_mgc_rve_export_stream {cell filename {llx 0} {lly 0} {dx 0} {dy 0}} {
[05/09 11:34:05    662s] 	global env
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set exec_ok 1
[05/09 11:34:05    662s] 	if {$vars(showDlgRunTimeGDS) == 1} {
[05/09 11:34:05    662s] 		set exec_ok [SetExportOptions GDS 1]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	if {$exec_ok == 0} {
[05/09 11:34:05    662s] 		TranscriptMessage "GDS export cancelled by user"
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd "[getExportCmd $filename $vars(exportOptionsGDS)]"
[05/09 11:34:05    662s] 	if { $dx>0 && $dy>0 } {
[05/09 11:34:05    662s] 		set urx [expr $llx + $dx]
[05/09 11:34:05    662s] 		set ury [expr $lly + $dy]
[05/09 11:34:05    662s] 		append cmd " -area {$llx $lly $urx $ury}"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {[catch {eval $cmd} msg]} {
[05/09 11:34:05    662s] 		TranscriptMessage $msg
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::_mgc_rve_export_def {cell filename} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set exec_ok 1
[05/09 11:34:05    662s] 	if {$vars(showDlgRunTimeDEF) == 1} {
[05/09 11:34:05    662s] 		set exec_ok [SetExportOptions DEF 1]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	if {$exec_ok == 0} {
[05/09 11:34:05    662s] 		TranscriptMessage "DEF export cancelled by user"
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set cmd "[getExportDefCmd $filename $vars(exportOptionsDEF)]"
[05/09 11:34:05    662s] 	if {[catch {eval $cmd} msg]} {
[05/09 11:34:05    662s] 		TranscriptMessage $msg
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_export_layout {cell format filename {llx 0} {lly 0} {dx 0} {dy 0}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(exportFileName) [string trim $filename "\""]
[05/09 11:34:05    662s] 	set format [string trim $format \"]
[05/09 11:34:05    662s] 	if {$format!="GDSII" && $format!="DEF"} {
[05/09 11:34:05    662s] 		mgc_enc::ShowError "Calibre Interactive: Cannot export $format format layout from Encounter."
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# Innovus defOut doesn't support -area option, but streamOut does
[05/09 11:34:05    662s] 	if { $format!="GDSII" && $dx>0 && $dy>0 } {
[05/09 11:34:05    662s] 		TranscriptMessage "Area export not implemented. Exporting entire design..."
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$format=="GDSII"} {
[05/09 11:34:05    662s] 		SendCmdToClient layout_done [_mgc_rve_export_stream $cell $filename $llx $lly $dx $dy]
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		SendCmdToClient layout_done [_mgc_rve_export_def $cell $filename]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::_mgc_rve_export_verilog {cell filename} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set exec_ok 1
[05/09 11:34:05    662s] 	if {$vars(showDlgRunTimeVerilog) == 1} {
[05/09 11:34:05    662s] 		set exec_ok [SetExportOptions Verilog 1]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	if {$exec_ok == 0} {
[05/09 11:34:05    662s] 		TranscriptMessage "Verilog export cancelled by user"
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set cmd "[getExportVerilogCmd $filename $vars(exportOptionsVerilog)]"
[05/09 11:34:05    662s] 	if {[catch {eval $cmd} msg]} {
[05/09 11:34:05    662s] 		TranscriptMessage $msg
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::_mgc_rve_export_netlist {cell format filename} {
[05/09 11:34:05    662s] 	if {$format!="VERILOG"} {
[05/09 11:34:05    662s] 		mgc_enc::ShowError "Calibre Interactive: Cannot export $format format netlists from Encounter."
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return [_mgc_rve_export_verilog $cell $filename]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_export_netlist {cell format filename} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(exportFileName) [string trim $filename "\""]
[05/09 11:34:05    662s] 	SendCmdToClient schematic_done [_mgc_rve_export_netlist $cell $format $filename]
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_snet {cell clear_hl zfactor nets} {
[05/09 11:34:05    662s] 	TranscriptMessage "mgc_rve_snet not implemented."
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_sinst {cell clear_hl zfactor nets} {
[05/09 11:34:05    662s] 	TranscriptMessage "mgc_rve_sinst not implemented."
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_probe_snet {cell} {
[05/09 11:34:05    662s] 	TranscriptMessage "mgc_rve_probe_snet not implemented."
[05/09 11:34:05    662s] 	ShowNote "Functionality not implemented."
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_probe_sinst {cell} {
[05/09 11:34:05    662s] 	TranscriptMessage "mgc_rve_probe_sinst not implemented."
[05/09 11:34:05    662s] 	ShowNote "Functionality not implemented."
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_get_location {cell precision} {
[05/09 11:34:05    662s] 	set pt [guiGetCoord]
[05/09 11:34:05    662s] 	if { [llength $pt]==2 } {
[05/09 11:34:05    662s] 		SendCmdToClient layout_data_ready [lindex $pt 0] [lindex $pt 1]
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		SendCmdToClient layout_data_ready
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_get_rectangle {cell precision} {
[05/09 11:34:05    662s] 	set box [guiGetBox]
[05/09 11:34:05    662s] 	if { [llength $box]==4 } {
[05/09 11:34:05    662s] 		SendCmdToClient layout_data_ready [lindex $box 0] [lindex $box 1] [lindex $box 2] [lindex $box 3]
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		SendCmdToClient layout_data_ready
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_get_poly {cell precision} {
[05/09 11:34:05    662s] 	set poly [guiGetPoly]
[05/09 11:34:05    662s] 	if { [llength $poly]>1 } {
[05/09 11:34:05    662s] 		# eval to flatten the list
[05/09 11:34:05    662s] 		eval SendCmdToClient layout_data_ready $poly
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		SendCmdToClient layout_data_ready
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_import {fname lname} {
[05/09 11:34:05    662s] 	ShowNote "Functionality not implemented."
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_layer {args} {}
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_instance {args} {}
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_device {args} {}
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_port {args} {}
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_pin {args} {}
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_property {args} {}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CheckName {name} {
[05/09 11:34:05    662s] 	set end [string length $name]
[05/09 11:34:05    662s] 	incr end -1
[05/09 11:34:05    662s] 	if {([string index $name 0]!="\"") || ([string index $name $end]!="\"")} {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CheckInteger {num} {
[05/09 11:34:05    662s] 	# No string is functions in Tcl 8.0
[05/09 11:34:05    662s] 	#if {![string is integer -strict $num]} {
[05/09 11:34:05    662s] 	#	return 0
[05/09 11:34:05    662s] 	#}
[05/09 11:34:05    662s] 	if {[scan $num "%d" inum]!=1} {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CheckNumber {num} {
[05/09 11:34:05    662s] 	#   No string is functions in Tcl 8.0
[05/09 11:34:05    662s] 	#if {![string is double -strict $num]} {
[05/09 11:34:05    662s] 	#	return 0
[05/09 11:34:05    662s] 	#}
[05/09 11:34:05    662s] 	if {[scan $num "%g" dnum]!=1} {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ################################################################################
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::ProcessRveFile {f} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set linecount 0
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	while {[gets $f rline]!=-1} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		incr linecount
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set line [split $rline]
[05/09 11:34:05    662s] 		set cmd  [lindex $line 0]
[05/09 11:34:05    662s] 		set args [lrange $line 1 end]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		switch -- $cmd {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 			"mp" -
[05/09 11:34:05    662s] 			"me" -
[05/09 11:34:05    662s] 			"ml" - 
[05/09 11:34:05    662s] 			"mr" -
[05/09 11:34:05    662s] 			"mpc" -
[05/09 11:34:05    662s] 			"mec" -
[05/09 11:34:05    662s] 			"mgc_rve_zoom" -
[05/09 11:34:05    662s] 			"mgc_rve_poly" -
[05/09 11:34:05    662s] 			"mgc_rve_poly_clear" -
[05/09 11:34:05    662s] 			"mgc_rve_edge" -
[05/09 11:34:05    662s] 			"mgc_rve_edge_clear" -
[05/09 11:34:05    662s] 			"mgc_rve_line" -
[05/09 11:34:05    662s] 			"mgc_rve_rect" {
[05/09 11:34:05    662s] 				set ret [eval $cmd $args]
[05/09 11:34:05    662s] 				if { $ret==0 || $ret=="" } {return $linecount}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 			"mgc_rve_context" {
[05/09 11:34:05    662s] 				if {[llength $args]!=2} {return $linecount}
[05/09 11:34:05    662s] 				set cell [lindex $args 0]
[05/09 11:34:05    662s] 				set precision [lindex $args 1]
[05/09 11:34:05    662s] 				if {![CheckInteger $precision]} {return $linecount}
[05/09 11:34:05    662s] 				if {![CheckName $cell]} {
[05/09 11:34:05    662s] 					return $linecount
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 				if {![$cmd $cell $precision]} {return $linecount}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 			"mgc_rve_delete_markers" {
[05/09 11:34:05    662s] 				if {[llength $args]!=0} {return $linecount}
[05/09 11:34:05    662s] 				if {![$cmd]} {return $linecount}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 			"mgc_rve_text" -
[05/09 11:34:05    662s] 			"mgc_rve_text_clear" -
[05/09 11:34:05    662s] 			"mt" -
[05/09 11:34:05    662s] 			"mtc" {
[05/09 11:34:05    662s] 				if {[llength $args]!=4} {return $linecount}
[05/09 11:34:05    662s] 				foreach a [lrange $args 1 end] {
[05/09 11:34:05    662s] 					if {![CheckNumber $a]} {
[05/09 11:34:05    662s] 						return $linecount
[05/09 11:34:05    662s] 					}
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 				set ret [eval $cmd $args] 
[05/09 11:34:05    662s] 				if { $ret==0 || $ret=="" } {return $linecount}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 			"" -
[05/09 11:34:05    662s] 			"mgc_rve_layer" -
[05/09 11:34:05    662s] 			"mgc_rve_instance" -
[05/09 11:34:05    662s] 			"mgc_rve_device" -
[05/09 11:34:05    662s] 			"mgc_rve_port" -
[05/09 11:34:05    662s] 			"mgc_rve_pin" -
[05/09 11:34:05    662s] 			"mgc_rve_property" {
[05/09 11:34:05    662s] 				# skip these lines
[05/09 11:34:05    662s] 				continue
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 			"mgc_rve_show_layers" {
[05/09 11:34:05    662s] 				if {![eval $cmd $args]} {return $linecount}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 			default {
[05/09 11:34:05    662s] 				return $linecount
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mp {args} {return [eval mgc_rve_poly $args]}
[05/09 11:34:05    662s] @proc mgc_enc::mpc {args} {return [eval mgc_rve_poly_clear $args]}
[05/09 11:34:05    662s] @proc mgc_enc::mr {args} {return [eval mgc_rve_rect $args]}
[05/09 11:34:05    662s] @proc mgc_enc::me {args} {return [eval mgc_rve_edge $args]}
[05/09 11:34:05    662s] @proc mgc_enc::mec {args} {return [eval mgc_rve_edge_clear $args]}
[05/09 11:34:05    662s] @proc mgc_enc::ml {args} {return [eval mgc_rve_line $args]}
[05/09 11:34:05    662s] @proc mgc_enc::mt {args} {return [eval mgc_rve_text $args]}
[05/09 11:34:05    662s] @proc mgc_enc::mtc {args} {return [eval mgc_rve_text_clear $args]}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_rect {args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	variable hlPolyObjs
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {[llength $args]<4} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set llx [lindex $args 0]
[05/09 11:34:05    662s] 	set lly [lindex $args 1]
[05/09 11:34:05    662s] 	set urx [lindex $args 2]
[05/09 11:34:05    662s] 	set ury [lindex $args 3]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set oid [createGuiRect $vars(hl_layer) $llx $lly $urx $ury]
[05/09 11:34:05    662s] 	lappend hlPolyObjs($llx,$lly) $oid
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return [list $oid]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # We must accommodate trailing property name/val pairs; ignore them 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_poly {args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	variable hlPolyObjs
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vcount [lindex $args 0]
[05/09 11:34:05    662s] 	set coords [lrange $args 1 end]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set coords_len [expr {($vcount*2)}]
[05/09 11:34:05    662s] 	if {[llength $coords] < $coords_len} {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$vcount==4} {
[05/09 11:34:05    662s] 		# decide if this is a rectangle
[05/09 11:34:05    662s] 		set llx [lindex $coords 0]
[05/09 11:34:05    662s] 		set lly [lindex $coords 1]
[05/09 11:34:05    662s] 		set p2x [lindex $coords 2]
[05/09 11:34:05    662s] 		set p2y [lindex $coords 3]
[05/09 11:34:05    662s] 		set urx [lindex $coords 4]
[05/09 11:34:05    662s] 		set ury [lindex $coords 5]
[05/09 11:34:05    662s] 		set p4x [lindex $coords 6]
[05/09 11:34:05    662s] 		set p4y [lindex $coords 7]
[05/09 11:34:05    662s] 		if {($lly==$p2y) && ($llx==$p4x) && ($urx==$p2x) && ($ury==$p4y)} {
[05/09 11:34:05    662s] 			set oid [createGuiRect $vars(hl_layer) $llx $lly $urx $ury]
[05/09 11:34:05    662s] 			lappend hlPolyObjs($llx,$lly) $oid
[05/09 11:34:05    662s] 			return [list $oid]
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fx [lindex $coords 0] ; set fy [lindex $coords 1]
[05/09 11:34:05    662s] 	set x1 $fx ; set y1 $fy
[05/09 11:34:05    662s] 	incr coords_len -1
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set lOids []
[05/09 11:34:05    662s] 	foreach {x2 y2} [lrange $coords 2 $coords_len] {
[05/09 11:34:05    662s] 		set oid [createGuiLine $vars(hl_layer) $x1 $y1 $x2 $y2]
[05/09 11:34:05    662s] 		lappend hlPolyObjs($fx,$fy) $oid
[05/09 11:34:05    662s] 		lappend lOids $oid
[05/09 11:34:05    662s] 		set x1 $x2 ; set y1 $y2
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	set oid [createGuiLine $vars(hl_layer) $x2 $y2 $fx $fy]
[05/09 11:34:05    662s] 	lappend hlPolyObjs($fx,$fy) $oid
[05/09 11:34:05    662s] 	lappend lOids $oid
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return $lOids
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # We must accommodate trailing property name/val pairs; ignore them 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_edge {args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	variable hlEdgeObjs
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set ecount [lindex $args 0]
[05/09 11:34:05    662s] 	set coords [lrange $args 1 end]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set coords_len [expr {($ecount*4)}]
[05/09 11:34:05    662s] 	if {[llength $coords] < $coords_len} {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set lOids []
[05/09 11:34:05    662s] 	incr coords_len -1
[05/09 11:34:05    662s] 	set x0 [lindex $coords 0]
[05/09 11:34:05    662s] 	set y0 [lindex $coords 1]
[05/09 11:34:05    662s] 	for {set i 0} {$i < $ecount} {incr i} {
[05/09 11:34:05    662s] 		set vindex [expr {$i*4}]
[05/09 11:34:05    662s] 		set x1 [lindex $coords $vindex] ; incr vindex
[05/09 11:34:05    662s] 		set y1 [lindex $coords $vindex] ; incr vindex
[05/09 11:34:05    662s] 		set x2 [lindex $coords $vindex] ; incr vindex
[05/09 11:34:05    662s] 		set y2 [lindex $coords $vindex]
[05/09 11:34:05    662s] 		set oid [createGuiLine $vars(hl_layer) $x1 $y1 $x2 $y2]
[05/09 11:34:05    662s] 		lappend hlEdgeObjs($x0,$y0) $oid
[05/09 11:34:05    662s] 		lappend lOids $oid
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return $lOids
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_line {args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set vcount [lindex $args 0]
[05/09 11:34:05    662s] 	set coords [lrange $args 1 end]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {[llength $coords]!=[expr {$vcount*2}]} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set lOids []
[05/09 11:34:05    662s] 	set x1 [lindex $coords 0] ; set y1 [lindex $coords 1]
[05/09 11:34:05    662s] 	foreach {x2 y2} [lrange $coords 2 end] {
[05/09 11:34:05    662s] 		set oid [createGuiLine $vars(hl_layer) $x1 $y1 $x2 $y2]
[05/09 11:34:05    662s] 		lappend lOids $oid
[05/09 11:34:05    662s] 		set x1 $x2 ; set y1 $y2
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return $lOids
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_text_clear {name x y size} {
[05/09 11:34:05    662s]     variable hlTextObjs 
[05/09 11:34:05    662s]     if {[info exists hlTextObjs($x,$y)]} {
[05/09 11:34:05    662s]         foreach obj $hlTextObjs($x,$y) {
[05/09 11:34:05    662s]             catch {deleteGuiObj $obj}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         unset hlTextObjs($x,$y)
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_edge_clear {num_edges args} {
[05/09 11:34:05    662s]     variable hlEdgeObjs 
[05/09 11:34:05    662s]     foreach {x y} $args {break}
[05/09 11:34:05    662s]     if {[info exists hlEdgeObjs($x,$y)]} {
[05/09 11:34:05    662s]         foreach obj $hlEdgeObjs($x,$y) {
[05/09 11:34:05    662s]             catch {deleteGuiObj $obj}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         unset hlEdgeObjs($x,$y)
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_poly_clear {num_pts args} {
[05/09 11:34:05    662s]     variable hlPolyObjs 
[05/09 11:34:05    662s]     foreach {x y} $args {break}
[05/09 11:34:05    662s]     if {[info exists hlPolyObjs($x,$y)]} {
[05/09 11:34:05    662s]         foreach obj $hlPolyObjs($x,$y) {
[05/09 11:34:05    662s]             catch {deleteGuiObj $obj}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         unset hlPolyObjs($x,$y)
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_text {args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	variable hlTextObjs
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {[llength $args]!=4} {return 0}
[05/09 11:34:05    662s] 	set tstr [string trim [lindex $args 0] "\""]
[05/09 11:34:05    662s] 	set x [lindex $args 1]
[05/09 11:34:05    662s] 	set y [lindex $args 2]
[05/09 11:34:05    662s] 	set tsize [lindex $args 3]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set oid [createGuiText $vars(hl_layer) "$tstr" $x $y $tsize]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	lappend hlTextObjs($x,$y) $oid
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return [list $oid]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_start_results_set {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set vars(got_show_layers) 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_end_results_set {} {
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_get_all_metal_layers {} {
[05/09 11:34:05    662s] 	set metalLayers [getAllLayers metal]
[05/09 11:34:05    662s] 	# DR1280698: RTD with "Visible layer only checks" recipe ...
[05/09 11:34:05    662s] 	# add allM0 - allM# and allM1Cont - allM#Cont support
[05/09 11:34:05    662s] 	set i 0
[05/09 11:34:05    662s] 	while { [catch {set layer [getLayerByName M$i]}]==0 && $layer } {
[05/09 11:34:05    662s] 		# lappend lValidMetalLayers M${i}
[05/09 11:34:05    662s] 		lappend metalLayers "allM${i}"
[05/09 11:34:05    662s] 		lappend metalLayers "allM[expr $i+1]Cont"
[05/09 11:34:05    662s] 		incr i
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return $metalLayers
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_show_layers {args} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set metalLayers [mgc_rve_get_all_metal_layers]
[05/09 11:34:05    662s] 	foreach layer $metalLayers {
[05/09 11:34:05    662s] 		foreach spec $args {
[05/09 11:34:05    662s] 			# get the layer name, skip layer purpose
[05/09 11:34:05    662s] 			set spec [lindex [split $spec ":"] 0]
[05/09 11:34:05    662s] 			set layerMatched [string match "$spec" $layer]
[05/09 11:34:05    662s] 			# DR 1393161 CTO layer visibility not being applied when using Innovus 19.11 or CUI mode in 18.10 or 19.11
[05/09 11:34:05    662s] 			# In Innovus 19.10/19.11 CUI/Legacy mode, M0/M1/.. is replaced with M0Wire/M1Wire/...
[05/09 11:34:05    662s] 			if { !$layerMatched && [regexp {(M[0-9]+)Wire} $layer ignore wireLayer] } {
[05/09 11:34:05    662s] 				# 'wireLayer' variable is the layer name like M1 _without_ 'Wire' suffix
[05/09 11:34:05    662s] 				# Innovus 19.11: getLayerPreference M8 -isVisible  => **ERROR: (IMPSYC-1885): Layer 'M8' does not exist.
[05/09 11:34:05    662s] 				set layerMatched [string match "$spec" $wireLayer]
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 			if {$layerMatched} {
[05/09 11:34:05    662s] 				if {$vars(got_show_layers) == 0} {
[05/09 11:34:05    662s] 					array unset vars show_layers_lsw_layers,*
[05/09 11:34:05    662s] 					set vars(show_layers_lsw_is_current) 1
[05/09 11:34:05    662s] 					foreach tmpLayer $metalLayers {
[05/09 11:34:05    662s] 						# First hide all layers; we only do that after we are sure we have
[05/09 11:34:05    662s] 						# at least one layer which should be shown.
[05/09 11:34:05    662s] 						setLayerPreference $tmpLayer -isVisible 0
[05/09 11:34:05    662s] 					}
[05/09 11:34:05    662s] 					set vars(got_show_layers) 1
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 				setLayerPreference $layer -isVisible 1
[05/09 11:34:05    662s] 				# record the show layers
[05/09 11:34:05    662s] 				set vars(show_layers_lsw_layers,$layer) 1
[05/09 11:34:05    662s] 				break
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_is_lsw_layers_saved {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set lNames [array names vars lsw_layers,*]
[05/09 11:34:05    662s] 	if { [llength $lNames]<=0 } {
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_record_lsw_layers {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set metalLayers [mgc_rve_get_all_metal_layers]
[05/09 11:34:05    662s] 	foreach layer $metalLayers {
[05/09 11:34:05    662s] 		set isVisible [getLayerPreference $layer -isVisible]
[05/09 11:34:05    662s] 		set vars(lsw_layers,$layer) $isVisible 
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_restore_lsw_layers {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set lNames [array names vars lsw_layers,*]
[05/09 11:34:05    662s] 	set metalLayers [string map [list "lsw_layers," ""] $lNames]
[05/09 11:34:05    662s] 	foreach layer $metalLayers {
[05/09 11:34:05    662s] 		set isVisible $vars(lsw_layers,$layer)
[05/09 11:34:05    662s] 		# realtime/innovus-common-ui/capture_restore_layer_visibility
[05/09 11:34:05    662s] 		# NOK: get_layer_preference allM3Cont -is_visible => 2
[05/09 11:34:05    662s] 		# if { $isVisible } { set isVisible 1 }
[05/09 11:34:05    662s] 		# set_layer_preference M3Cont -is_visible 0
[05/09 11:34:05    662s] 		# => set_layer_preference allM3Cont -is_visible 2
[05/09 11:34:05    662s] 		# CUI mode only allow {0 1} as value for -is_visible, while legacy mode allow {0 1 2}.
[05/09 11:34:05    662s] 		# the value of 2 must have some special undocumented meaning.
[05/09 11:34:05    662s] 		if { $isVisible==2 && [is_common_ui_mode] } {
[05/09 11:34:05    662s] 			eval_legacy "setLayerPreference $layer -isVisible $isVisible"
[05/09 11:34:05    662s] 		} else {
[05/09 11:34:05    662s] 			setLayerPreference $layer -isVisible $isVisible
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_restore_show_layers_lsw_layers {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set lNames [array names vars show_layers_lsw_layers,*]
[05/09 11:34:05    662s] 	if { [llength $lNames]>0 } {
[05/09 11:34:05    662s] 		set metalLayers [mgc_rve_get_all_metal_layers]
[05/09 11:34:05    662s] 		foreach tmpLayer $metalLayers {
[05/09 11:34:05    662s] 			setLayerPreference $tmpLayer -isVisible 0
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		set lswLayers [string map [list "show_layers_lsw_layers," ""] $lNames]
[05/09 11:34:05    662s] 		foreach layer $lswLayers {
[05/09 11:34:05    662s] 			setLayerPreference $layer -isVisible 1
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		set vars(show_layers_lsw_is_current) 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::mgc_rve_toggle_visible_layer_set {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if { $vars(show_layers_lsw_is_current) } {
[05/09 11:34:05    662s] 		mgc_rve_restore_lsw_layers
[05/09 11:34:05    662s] 		set vars(show_layers_lsw_is_current) 0
[05/09 11:34:05    662s] 		redraw
[05/09 11:34:05    662s] 	} elseif { [array names vars show_layers_lsw_layers,*]!="" } {
[05/09 11:34:05    662s] 		mgc_rve_restore_show_layers_lsw_layers
[05/09 11:34:05    662s] 		set vars(show_layers_lsw_is_current) 1
[05/09 11:34:05    662s] 		redraw
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ################################################################################
[05/09 11:34:05    662s] ################################################################################
[05/09 11:34:05    662s] ################################################################################
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ################################################################################
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::setupLayoutExport {} {
[05/09 11:34:05    662s] 	mgc_enc::ShowNote \
[05/09 11:34:05    662s] "Calibre uses the Encounter streamOut
[05/09 11:34:05    662s] command to export layout."
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::setupNetlistExport {} {
[05/09 11:34:05    662s] 	mgc_enc::ShowNote \
[05/09 11:34:05    662s] "Calibre uses the Encounter saveNetlist
[05/09 11:34:05    662s] command to export netlists."
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::DisplayFileContents {w fname} {
[05/09 11:34:05    662s] 	global _ui_fonts
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {![winfo exists $w.txtf]} {
[05/09 11:34:05    662s] 		set txt [uiutils_MakeScrolledText $w.txtf "both" -font $_ui_fonts(Mono) -wrap none -relief flat -height 40]
[05/09 11:34:05    662s] 		pack $w.txtf -side top -fill both -expand 1
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		set txt $w.txtf.txt
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	$txt config -state normal	
[05/09 11:34:05    662s] 	$txt delete 1.0 end
[05/09 11:34:05    662s] 	set af [open $fname r]
[05/09 11:34:05    662s] 	$txt insert end [read $af]
[05/09 11:34:05    662s] 	close $af
[05/09 11:34:05    662s] 	$txt config -state disabled
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::setupAboutDialog {} {
[05/09 11:34:05    662s] 	global env _ui_fonts
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set twin ".twin"
[05/09 11:34:05    662s] 	if {[winfo exists $twin]} {
[05/09 11:34:05    662s] 		wm deiconify $twin
[05/09 11:34:05    662s] 		raise $twin
[05/09 11:34:05    662s] 		return #t
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set afile [file join $env(MGC_HOME) shared pkgs icv tools queryenc calencREADME]
[05/09 11:34:05    662s] 	if {![file exists $afile] || ![file readable $afile]} {
[05/09 11:34:05    662s] 		uimessage_Note . "Could not read information file:\n\$MGC_HOME/shared/pkgs/icv/tools/queryenc/calencREADME"
[05/09 11:34:05    662s] 		return #t
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	toplevel $twin
[05/09 11:34:05    662s] 	wm withdraw $twin
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	wm protocol $twin WM_DELETE_WINDOW "wm withdraw $twin"
[05/09 11:34:05    662s] 	bind $twin <Escape> "wm withdraw $twin"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vfile [file join $env(MGC_HOME) pkgs icv dependencies version]
[05/09 11:34:05    662s] 	set vtext ""
[05/09 11:34:05    662s] 	if {[catch {set vf [open $vfile r]}]==0} {
[05/09 11:34:05    662s] 		gets $vf vtext
[05/09 11:34:05    662s] 		close $vf
[05/09 11:34:05    662s] 		set vtext "($vtext)"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	wm title $twin "About the Calibre Encounter/Innovus Interface $vtext"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	DisplayFileContents $twin $afile
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	#uiprocs_PositionWindow $twin . "center"
[05/09 11:34:05    662s] 	mgc_enc::PositionWindowOnRight $twin
[05/09 11:34:05    662s] 	
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ################################################################################
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CheckEnv {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	global env
[05/09 11:34:05    662s] 	if {![info exists env(MGC_HOME)] || $env(MGC_HOME)==""} {
[05/09 11:34:05    662s] 		ShowError "MGC_HOME environment variable is not set!"
[05/09 11:34:05    662s] 		return ""
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	initServerSocket $vars(socket_number) $vars(socket_host)
[05/09 11:34:05    662s] 	return [file join $env(MGC_HOME) "bin" "calibre"]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::StartGUI {cmd cell type} {
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     append cmd " -gui -${type}"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set doTriggerSetup 1
[05/09 11:34:05    662s]     if {$type eq "rve"} {
[05/09 11:34:05    662s]         set doTriggerSetup 0
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {$doTriggerSetup} {
[05/09 11:34:05    662s]         set key [calculateTriggerKey]
[05/09 11:34:05    662s]         set ::env(MGC_CALIBRE_INTERACTIVE_TRIGGER_KEY) $key
[05/09 11:34:05    662s]         lappend vars(CI_trigger_keys) $key
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set retVal ""
[05/09 11:34:05    662s]     if {[catch {set fid [open "| $cmd" "r+"]} emsg]==0} {
[05/09 11:34:05    662s]         fconfigure $fid -buffering line -blocking 0
[05/09 11:34:05    662s]         fileevent $fid readable "mgc_enc::ReadGUI $fid $cell $type"
[05/09 11:34:05    662s]         set vars($type,$cell) $fid
[05/09 11:34:05    662s]         set retVal $fid
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {$doTriggerSetup} {
[05/09 11:34:05    662s]         unset ::env(MGC_CALIBRE_INTERACTIVE_TRIGGER_KEY)
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return $retVal
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::ReadGUI {fid cell type {cmd ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	read $fid
[05/09 11:34:05    662s] 	if {[eof $fid]} {
[05/09 11:34:05    662s] 		fconfigure $fid -blocking 1
[05/09 11:34:05    662s] 		catch {close $fid}
[05/09 11:34:05    662s] 		if {$cmd ne ""} {
[05/09 11:34:05    662s] 		    # need to specify $cmd for custom
[05/09 11:34:05    662s] 		    set vars($type,$cmd,$cell) ""
[05/09 11:34:05    662s] 		} else {
[05/09 11:34:05    662s] 		    set vars($type,$cell) ""
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # Check if the process associated with the with the cell and tool type (drc, lvs, etc) has already been started
[05/09 11:34:05    662s] # For a custom menu item, the third param "cmd" must be specified
[05/09 11:34:05    662s] @proc mgc_enc::CheckGUI {cell type {cmd ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	if {$cmd eq ""} {
[05/09 11:34:05    662s] 	    if {[info exists vars($type,$cell)]} {
[05/09 11:34:05    662s] 	        return $vars($type,$cell)
[05/09 11:34:05    662s] 	    }
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 	    if {[info exists vars($type,$cmd,$cell)]} {
[05/09 11:34:05    662s] 	        return $vars($type,$cmd,$cell)
[05/09 11:34:05    662s] 	    }
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return ""
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runDRC {lcell} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [CheckGUI $lcell drc]
[05/09 11:34:05    662s] 	if {$fid!=""} {
[05/09 11:34:05    662s] 		puts $fid "rdrc_RunDRC $lcell"
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [CheckEnv]
[05/09 11:34:05    662s] 	if {$cmd==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [StartGUI $cmd $lcell "drc"]
[05/09 11:34:05    662s] 	if {$fid==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	puts $fid "rdrc_SetupDRC $lcell"
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runDFM {lcell} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [CheckGUI $lcell dfm]
[05/09 11:34:05    662s] 	if {$fid!=""} {
[05/09 11:34:05    662s] 		puts $fid "rdfm_RunDFM $lcell"
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [CheckEnv]
[05/09 11:34:05    662s] 	if {$cmd==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [StartGUI $cmd $lcell "dfm"]
[05/09 11:34:05    662s] 	if {$fid==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	puts $fid "rdfm_SetupDFM $lcell"
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runLVS {lcell {scell ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$scell==""} {set scell $lcell}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [CheckGUI $lcell lvs]
[05/09 11:34:05    662s] 	if {$fid!=""} {
[05/09 11:34:05    662s] 		puts $fid "rlvs_RunLVS $lcell $scell"
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [CheckEnv]
[05/09 11:34:05    662s] 	if {$cmd==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [StartGUI $cmd $lcell "lvs"]
[05/09 11:34:05    662s] 	if {$fid==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	puts $fid "rlvs_SetupLVS $lcell $scell"
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runPEX {lcell {scell ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$scell==""} {set scell $lcell}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [CheckGUI $lcell pex]
[05/09 11:34:05    662s] 	if {$fid!=""} {
[05/09 11:34:05    662s] 		puts $fid "rpex_RunPEX $lcell $scell"
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [CheckEnv]
[05/09 11:34:05    662s] 	if {$cmd==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [StartGUI $cmd $lcell "pex"]
[05/09 11:34:05    662s] 	if {$fid==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	puts $fid "rpex_SetupPEX $lcell $scell"
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runXACT {lcell {scell ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$scell==""} {set scell $lcell}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [CheckGUI $lcell xact]
[05/09 11:34:05    662s] 	if {$fid!=""} {
[05/09 11:34:05    662s] 		puts $fid "rxact_RunXACT $lcell $scell"
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [CheckEnv]
[05/09 11:34:05    662s] 	if {$cmd==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [StartGUI $cmd $lcell "xact"]
[05/09 11:34:05    662s] 	if {$fid==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	puts $fid "rxact_SetupXACT $lcell $scell"
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runPERC {lcell {scell ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {$scell==""} {set scell $lcell}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [CheckGUI $lcell pex]
[05/09 11:34:05    662s] 	if {$fid!=""} {
[05/09 11:34:05    662s] 		puts $fid "rperc_RunPERC $lcell $scell"
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [CheckEnv]
[05/09 11:34:05    662s] 	if {$cmd==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [StartGUI $cmd $lcell "perc"]
[05/09 11:34:05    662s] 	if {$fid==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	puts $fid "rperc_SetupPERC $lcell $scell"
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runYE {lcell} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [CheckGUI $lcell ye]
[05/09 11:34:05    662s] 	if {$fid!=""} {
[05/09 11:34:05    662s] 		puts $fid "rye_RunYE $lcell"
[05/09 11:34:05    662s] 		return 1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [CheckEnv]
[05/09 11:34:05    662s] 	if {$cmd==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [StartGUI $cmd $lcell "ye"]
[05/09 11:34:05    662s] 	if {$fid==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	puts $fid "rye_SetupYE $lcell"
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runCommand {cmd} {
[05/09 11:34:05    662s] 	if {[catch {eval exec $cmd} cmsg]} {
[05/09 11:34:05    662s] 		TranscriptMessage $cmsg
[05/09 11:34:05    662s] 		return [SetReturnVal 0]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	puts $cmsg
[05/09 11:34:05    662s] 	return [SetReturnVal 1]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ############################################################################
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::StartRVE {cmd {params ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	append cmd " -gui -rve $params"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {[catch {set fid [open "| $cmd" "r+"]} emsg]==0} {
[05/09 11:34:05    662s] 		fconfigure $fid -buffering line -blocking 0
[05/09 11:34:05    662s] 		fileevent $fid readable "mgc_enc::ReadRVE $fid"
[05/09 11:34:05    662s] 		lappend vars(rve_fids) $fid
[05/09 11:34:05    662s] 		return $fid
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		return ""
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::ReadRVE {fid} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	read $fid
[05/09 11:34:05    662s] 	if {[eof $fid]} {
[05/09 11:34:05    662s] 		close $fid
[05/09 11:34:05    662s] 		set fid_index [lsearch $vars(rve_fids) $fid]
[05/09 11:34:05    662s] 		if {$fid_index!=-1} {
[05/09 11:34:05    662s] 			set vars(rve_fids) [lreplace $vars(rve_fids) $fid_index $fid_index]
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::CheckRVE {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	if {[info exists vars(rve_fids)] && [llength $vars(rve_fids)]!=0} {
[05/09 11:34:05    662s] 		return [lindex $vars(rve_fids) 0]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return ""
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runRVE {{params ""}} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [CheckRVE]
[05/09 11:34:05    662s] 	if {$fid!=""} {
[05/09 11:34:05    662s] 		if {![uimessage_YesNo . "RVE is already running!\nDo you want to start another session?"]} {
[05/09 11:34:05    662s] 			puts $fid rve_PopWindows
[05/09 11:34:05    662s] 			flush $fid
[05/09 11:34:05    662s] 			return 1
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set cmd [CheckEnv]
[05/09 11:34:05    662s] 	if {$cmd==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set fid [StartRVE $cmd $params]
[05/09 11:34:05    662s] 	if {$fid==""} {return 0}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::openRDBFileInRVE {rdbFileName} {
[05/09 11:34:05    662s]     if {[CheckRVE] eq ""} {
[05/09 11:34:05    662s]         runRVE $rdbFileName
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         SendCmdToClient rve_open_rdb_file $rdbFileName
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::openDBInRVE {dbName {topCell ""}} {
[05/09 11:34:05    662s]     if {[CheckRVE] eq ""} {
[05/09 11:34:05    662s]         runRVE "$dbName $topCell"
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s]         set cmd [list rve_open_db $dbName]
[05/09 11:34:05    662s]         if {$topCell ne ""} {
[05/09 11:34:05    662s]             lappend cmd $topCell
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         eval SendCmdToClient $cmd
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runCalibre {prog} {
[05/09 11:34:05    662s]     if {[DesignLoaded 1]} {
[05/09 11:34:05    662s]         if [string match "AUTOFIX" $prog] {
[05/09 11:34:05    662s]             set cmd calibre_autofix
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             if {$prog eq "RVE"} {
[05/09 11:34:05    662s]                 set param ""
[05/09 11:34:05    662s]             } else {
[05/09 11:34:05    662s]                 set param [getCellName [getTopCell]]
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             set cmd "mgc_enc::run${prog} $param"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         eval $cmd
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::setupExport {type} {
[05/09 11:34:05    662s] 	SetExportOptions $type 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SetExportOptionsCancel {w type} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(showDlgRunTimeTmp$type) $vars(showDlgRunTime$type)
[05/09 11:34:05    662s] 	set vars(exportDlgStatus) 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SetExportOptionsOK {w type txt} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(exportDlgStatus) 1
[05/09 11:34:05    662s] 	set vars(showDlgRunTime$type) $vars(showDlgRunTimeTmp$type)
[05/09 11:34:05    662s] 	set vars(exportOptions$type) [string trim [$txt get 1.0 end]]
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SaveRVELayerPreference {w} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set types { {{Tcl Script} {.tcl}} {{All Files} *} }
[05/09 11:34:05    662s] 	set fName [tk_getSaveFile -filetypes $types]
[05/09 11:34:05    662s] 	if { $fName=="" } { return 0 }
[05/09 11:34:05    662s] 	if {[catch {set fp [open $fName w]}]} {
[05/09 11:34:05    662s] 		uimessage_Error $w "Could not open layer preference file $fName"
[05/09 11:34:05    662s] 		return 0
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	for {set i 0} {$i<16} {incr i} {
[05/09 11:34:05    662s] 		set width 1
[05/09 11:34:05    662s] 		if { [string is integer -strict $vars(rve_${i}_width)] } {
[05/09 11:34:05    662s] 			set width $vars(rve_${i}_width)
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		set stipple [string tolower $vars(rve_${i}_pattern)]
[05/09 11:34:05    662s] 		if { $stipple=="other" } {
[05/09 11:34:05    662s] 			set stipple [getLayerPreference rve_$i -stipple]
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		set visible [getLayerPreference rve_$i -isVisible]
[05/09 11:34:05    662s] 		set sLine "setLayerPreference rve_$i -color $vars(rve_${i}_color) -isVisible $visible -isSelectable $vars(rve_${i}_selectable) -lineWidth $width"
[05/09 11:34:05    662s] 		if { $stipple=="" || $stipple=="none" } {
[05/09 11:34:05    662s] 			set stipple [getLayerPreference rve_$i -stippleData] 
[05/09 11:34:05    662s] 			if { $stipple!="" } { append sLine " -stippleData $stipple" }
[05/09 11:34:05    662s] 		} else {
[05/09 11:34:05    662s] 			append sLine " -stipple $stipple"
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		puts $fp $sLine
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	close $fp
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SetupRVECancel {w} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set vars(setupRVEStatus) 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SetupRVEOK {w} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set vars(setupRVEStatus) 1
[05/09 11:34:05    662s] 	for {set i 0} {$i<16} {incr i} {
[05/09 11:34:05    662s] 		set width 1
[05/09 11:34:05    662s] 		if { [string is integer -strict $vars(rve_${i}_width)] } {
[05/09 11:34:05    662s] 			set width $vars(rve_${i}_width)
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		set stipple [string tolower $vars(rve_${i}_pattern)]
[05/09 11:34:05    662s] 		if { $stipple!="other" } {
[05/09 11:34:05    662s] 			setLayerPreference rve_$i -stipple $stipple
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		setLayerPreference rve_$i -color $vars(rve_${i}_color) -isSelectable $vars(rve_${i}_selectable) -lineWidth $width
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SetupSocketCancel {w} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set vars(setupSocketStatus) 0
[05/09 11:34:05    662s] 	set vars(tmp_socket_number) $vars(socket_number)
[05/09 11:34:05    662s] 	set vars(tmp_socket_host) $vars(socket_host)
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SetupSocketOK {w} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set portNum $vars(tmp_socket_number)
[05/09 11:34:05    662s] 	set host $vars(tmp_socket_host)
[05/09 11:34:05    662s] 	if { [string is integer -strict $portNum] && $portNum>=-1 && $portNum<=65535 } {
[05/09 11:34:05    662s] 		set vars(setupSocketStatus) 1
[05/09 11:34:05    662s] 		if { $portNum!=-1 } {
[05/09 11:34:05    662s] 			if { [mgc_enc::initServerSocket $portNum $host] } {
[05/09 11:34:05    662s] 				set vars(socket_number) $portNum
[05/09 11:34:05    662s] 				set vars(socket_host) $host
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		uimessage_Error . "Socket port number must be an integer between -1 and 65535."
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # DR 1362158 Setup commands (RVE, Export GDS, Export Verilog, etc) not working in Innovus Common UI mode.  Avoid 'update' or 'update idle'
[05/09 11:34:05    662s] @proc mgc_enc::WaitForUpdate {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	set ::mgc_enc::vars(waitUpdateVar) 0
[05/09 11:34:05    662s] 	after idle [list set ::mgc_enc::vars(waitUpdateVar) 1]
[05/09 11:34:05    662s] 	while { !$::mgc_enc::vars(waitUpdateVar) } {
[05/09 11:34:05    662s] 		tkwait variable ::mgc_enc::vars(waitUpdateVar)
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::AddFrameLabel {f text {center 0} {fg ""} {bg ""}} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    if ![winfo exists $f] {frame $f}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    set p [winfo parent $f]
[05/09 11:34:05    662s]    set p_bg [$p cget -bg] ;# get parent's background so we can match it
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    # Figure out the widget handle to create so it will be unique
[05/09 11:34:05    662s]    set i 1
[05/09 11:34:05    662s]    while 1 {
[05/09 11:34:05    662s]       if ![winfo exists $p.frameLABEL__$i] { break }
[05/09 11:34:05    662s]       incr i
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s]    # A pady of "1" is VERY important because it prevents labeled frames
[05/09 11:34:05    662s]    # in TK4.2 from having the top pixel row of the label cropped.
[05/09 11:34:05    662s]    # We use extra spaces around the text to provide padding between
[05/09 11:34:05    662s]    # the text and the 3D exterior of the frame.
[05/09 11:34:05    662s]    set lbl [label "$p.frameLABEL__$i" -pady 1 -text " $text "]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    if {$bg == ""} { set bg $p_bg }
[05/09 11:34:05    662s]    if {$fg == ""} {
[05/09 11:34:05    662s]       # Check if there's a default stored in the options database
[05/09 11:34:05    662s]       set fg [option get $lbl frameLabelFG Color]
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s]    if {$fg != ""} { set fg "-fg $fg" }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    # Set the label's background and foreground colors
[05/09 11:34:05    662s]    eval $lbl conf -bg "$bg" "$fg"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]    # Check if label has one or two lines
[05/09 11:34:05    662s]    if {[llength [split $$text "\n"]] == 1} {
[05/09 11:34:05    662s]       set Y "-14"
[05/09 11:34:05    662s]    } else {
[05/09 11:34:05    662s]       set Y "-20"
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s]    if $center {
[05/09 11:34:05    662s]       place $lbl -in $f -relx .5 -y $Y -anc n
[05/09 11:34:05    662s]    } else {
[05/09 11:34:05    662s]       place $lbl -in $f -x 5 -y $Y
[05/09 11:34:05    662s]    }
[05/09 11:34:05    662s]    return $lbl
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::SetExportOptions {type run_time} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	append w .calibreExportOptionsDlg $type
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set txt $w.top.opts.txt
[05/09 11:34:05    662s] 	set mode_f $w.top.mode
[05/09 11:34:05    662s] 	set btns_f $w.top.btns
[05/09 11:34:05    662s] 	if {[winfo exists $w] == 0} {
[05/09 11:34:05    662s] 		toplevel $w
[05/09 11:34:05    662s] 		wm title $w "Calibre $type Export Options"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		# Set the dialog up so that its width and height are resizable
[05/09 11:34:05    662s] 		wm resizable $w 1 1
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		wm withdraw $w
[05/09 11:34:05    662s] 		wm protocol $w WM_DELETE_WINDOW "mgc_enc::SetExportOptionsCancel $w $type"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		frame $w.top
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		pack [frame $w.top.sp1] -pady 2m -padx 2m
[05/09 11:34:05    662s]                 
[05/09 11:34:05    662s] 		pack [frame $w.top.opts -relief groove -bd 2] -pady 2m -expand yes -fill both -padx 2m -side top
[05/09 11:34:05    662s] 		set options_f $w.top.opts
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set cmd_name ""
[05/09 11:34:05    662s] 		switch $type {
[05/09 11:34:05    662s] 			"GDS"       { set cmd_name "streamOut" }
[05/09 11:34:05    662s] 			"DEF"       { set cmd_name "defOut" }	    ;# write_def
[05/09 11:34:05    662s] 			"Verilog"   { set cmd_name "saveNetlist" }  ;# write_netlist
[05/09 11:34:05    662s] 			default     { }
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		AddFrameLabel $options_f "Options for the \"$cmd_name\" command:" 0 
[05/09 11:34:05    662s] 		pack [text $options_f.txt -wrap word -height 5 -width 60] -side top -expand yes -fill both -padx 1m -pady 1.2m
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		bind $w <Escape> "mgc_enc::SetExportOptionsCancel $w $type"
[05/09 11:34:05    662s] 		bind $w <Return> "mgc_enc::SetExportOptionsOK $w $type $txt"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		frame $mode_f
[05/09 11:34:05    662s] 		checkbutton $mode_f.show_at_runtime -var mgc_enc::vars(showDlgRunTimeTmp$type) -text "Show dialog before export"
[05/09 11:34:05    662s] 		label $mode_f.label -pady 1 -text "File:"
[05/09 11:34:05    662s] 		entry $mode_f.entry -textvariable mgc_enc::vars(exportFileName) -state disabled
[05/09 11:34:05    662s] 		pack $mode_f -pady 0.5m -padx 2m -anchor s -fill x 
[05/09 11:34:05    662s] 		
[05/09 11:34:05    662s] 		frame $btns_f -relief raised -bd 1 
[05/09 11:34:05    662s] 		pack $btns_f -side bottom -fill x -anchor s
[05/09 11:34:05    662s] 		button $btns_f.ok -width 7 -text "OK" -command "mgc_enc::SetExportOptionsOK $w $type $txt"
[05/09 11:34:05    662s] 		button $btns_f.cancel -width 7 -text "Cancel" -command "mgc_enc::SetExportOptionsCancel $w $type"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	
[05/09 11:34:05    662s] 		pack $btns_f.ok -expand 1 -padx 5m -pady 2m -side left
[05/09 11:34:05    662s] 		pack $btns_f.cancel -expand 1 -padx 5m -pady 2m -side left
[05/09 11:34:05    662s] 		
[05/09 11:34:05    662s] 		focus $btns_f.ok
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		pack $w.top -side top -fill both -expand yes
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		#uiprocs_PositionWindow $w . "center"
[05/09 11:34:05    662s] 		mgc_enc::PositionWindowOnRight $w
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(showDlgRunTimeTmp$type) $vars(showDlgRunTime$type)
[05/09 11:34:05    662s] 	if {$run_time} {
[05/09 11:34:05    662s] 		pack forget $mode_f.show_at_runtime
[05/09 11:34:05    662s] 		pack $mode_f.label -pady 1  -anchor w -side left
[05/09 11:34:05    662s] 		pack $mode_f.entry -anchor e -side right -expand yes -fill x
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		pack forget $mode_f.label 
[05/09 11:34:05    662s] 		pack forget $mode_f.entry 
[05/09 11:34:05    662s] 		pack $mode_f.show_at_runtime -pady 0.5 -expand yes -fill x -padx 2m
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	$txt delete 1.0 end
[05/09 11:34:05    662s] 	$txt insert end $vars(exportOptions$type)
[05/09 11:34:05    662s] 	set insert_line [$txt get "insert linestart" "insert lineend"]
[05/09 11:34:05    662s] 	if {[string equal "" $insert_line]} {
[05/09 11:34:05    662s] 	# If insert cursor is at the beginning of an empty line, move it to
[05/09 11:34:05    662s] 	# the end of the previous one.
[05/09 11:34:05    662s] 		set idx [$txt index "end - 1 char"]
[05/09 11:34:05    662s] 		set row_count [lindex [split $idx .] 0]
[05/09 11:34:05    662s] 		if {$row_count > 1} {
[05/09 11:34:05    662s] 			set insert_row [expr {$row_count - 1}]
[05/09 11:34:05    662s] 			$txt mark set insert $insert_row.end
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	wm transient $w .
[05/09 11:34:05    662s] 	wm deiconify $w
[05/09 11:34:05    662s] 	mgc_enc::WaitForUpdate
[05/09 11:34:05    662s] 	raise $w
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# wait for return value to be set after grabbing focus
[05/09 11:34:05    662s] 	grab set $w
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	tkwait variable mgc_enc::vars(exportDlgStatus)
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	grab release $w   ;# Make sure we let go of grab
[05/09 11:34:05    662s] 	wm withdraw $w    ;# To allow reuse we just hide window
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return $mgc_enc::vars(exportDlgStatus)
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::setupRVE {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	append w .calibreSetupRVE
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set btns_f $w.top.btns
[05/09 11:34:05    662s] 	if {[winfo exists $w] == 0} {
[05/09 11:34:05    662s] 		toplevel $w
[05/09 11:34:05    662s] 		wm title $w "Calibre Setup RVE Highlight Layers"
[05/09 11:34:05    662s] 		# Set the dialog up so that its width and height are resizable
[05/09 11:34:05    662s] 		wm resizable $w 1 1
[05/09 11:34:05    662s] 		wm withdraw $w
[05/09 11:34:05    662s] 		wm protocol $w WM_DELETE_WINDOW "mgc_enc::SetupRVECancel $w"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		frame $w.top
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		bind $w <Escape> "mgc_enc::SetupRVECancel $w"
[05/09 11:34:05    662s] 		bind $w <Return> "mgc_enc::SetupRVEOK $w"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set options_f [frame $w.top.opts -relief groove -bd 2]
[05/09 11:34:05    662s] 		set pref_f [frame $options_f.pref_f]
[05/09 11:34:05    662s] 		label $pref_f.title_0 -pady 1 -text "Layer" -anchor w
[05/09 11:34:05    662s] 		label $pref_f.title_1 -pady 1 -text "Color" -anchor center
[05/09 11:34:05    662s] 		label $pref_f.title_2 -pady 1 -text "Stipple" -width 7 -anchor center
[05/09 11:34:05    662s] 		label $pref_f.title_3 -pady 1 -text "Selectable" -anchor center
[05/09 11:34:05    662s] 		label $pref_f.title_4 -pady 1 -text "Width" -width 3 -anchor center
[05/09 11:34:05    662s] 		grid $pref_f.title_0 $pref_f.title_1 $pref_f.title_2 $pref_f.title_3 $pref_f.title_4 -sticky nsew
[05/09 11:34:05    662s] 		grid columnconfigure $pref_f 0 -weight 1
[05/09 11:34:05    662s] 		set bg [$w cget -background]
[05/09 11:34:05    662s] 		for {set i 0} {$i<16} {incr i} {
[05/09 11:34:05    662s] 			label $pref_f.label_$i -text "rve_$i" -anchor w
[05/09 11:34:05    662s] 			frame $pref_f.color_$i -width 24p -height 24p -borderwidth 0
[05/09 11:34:05    662s] 			set c [canvas $pref_f.color_$i.c -height 24 -width 24 -borderwidth 0]
[05/09 11:34:05    662s] 			pack $c -fill none -expand 0
[05/09 11:34:05    662s] 			menubutton $pref_f.pattern_$i -menu $pref_f.pattern_$i.menu -width 7 -relief raised -bd 2 -anchor center -indicatoron 1 -textvariable mgc_enc::vars(rve_${i}_pattern)
[05/09 11:34:05    662s] 			checkbutton $pref_f.selectable_$i -anchor center -variable mgc_enc::vars(rve_${i}_selectable)
[05/09 11:34:05    662s] 			spinbox $pref_f.width_$i -state readonly -readonlybackground $bg -width 3 -from 1 -to 20 -increment 1 -bd 1 -textvariable mgc_enc::vars(rve_${i}_width)
[05/09 11:34:05    662s] 			grid $pref_f.label_$i $pref_f.color_$i $pref_f.pattern_$i $pref_f.selectable_$i $pref_f.width_$i -sticky nsew
[05/09 11:34:05    662s] 			set m [menu $pref_f.pattern_$i.menu]
[05/09 11:34:05    662s] 			foreach item $vars(rve_supported_patterns) {
[05/09 11:34:05    662s] 				$m add radiobutton -label $item -var mgc_enc::vars(rve_${i}_pattern) -value $item
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 			bind $c <Button-1> "mgc_enc::rve_choose_color $i" 
[05/09 11:34:05    662s] 			trace variable mgc_enc::vars(rve_${i}_color)   w "mgc_enc::rve_highlight_pattern_changed $i $c $pref_f.pattern_$i"
[05/09 11:34:05    662s] 			trace variable mgc_enc::vars(rve_${i}_pattern) w "mgc_enc::rve_highlight_pattern_changed $i $c $pref_f.pattern_$i"
[05/09 11:34:05    662s] 			trace variable mgc_enc::vars(rve_${i}_width)   w "mgc_enc::rve_highlight_pattern_changed $i $c $pref_f.pattern_$i"
[05/09 11:34:05    662s] 			set vars(rve_${i}_color) $vars(rve_${i}_color)
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		pack $pref_f -pady 1m -padx 2m -anchor s -fill x 
[05/09 11:34:05    662s] 		pack $options_f -pady 2m -expand yes -fill both -padx 2m -side top
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		frame $btns_f -relief raised -bd 1 
[05/09 11:34:05    662s] 		pack $btns_f -side bottom -fill x -anchor s
[05/09 11:34:05    662s] 		button $btns_f.save -width 7 -text "Save..." -command "mgc_enc::SaveRVELayerPreference $w"
[05/09 11:34:05    662s] 		button $btns_f.ok -width 7 -text "OK" -command "mgc_enc::SetupRVEOK $w"
[05/09 11:34:05    662s] 		button $btns_f.cancel -width 7 -text "Cancel" -command "mgc_enc::SetupRVECancel $w"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		pack $btns_f.save -expand 1 -padx 5m -pady 2m -side left
[05/09 11:34:05    662s] 		pack $btns_f.ok -expand 1 -padx 5m -pady 2m -side left
[05/09 11:34:05    662s] 		pack $btns_f.cancel -expand 1 -padx 5m -pady 2m -side left
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		focus $btns_f.ok
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		pack $w.top -side top -fill both -expand yes
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		#uiprocs_PositionWindow $w . "center"
[05/09 11:34:05    662s] 		mgc_enc::PositionWindowOnRight $w
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	for {set i 0} {$i<16} {incr i} {
[05/09 11:34:05    662s] 		if { ![catch {getLayerPreference rve_$i -color} color] } {
[05/09 11:34:05    662s] 			set vars(rve_${i}_color) $color
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		if { ![catch {getLayerPreference rve_$i -stipple} stipple] } {
[05/09 11:34:05    662s] 			set bOther 1
[05/09 11:34:05    662s] 			foreach item $vars(rve_supported_patterns) {
[05/09 11:34:05    662s] 				if { [string equal -nocase $item $stipple] || $stipple=="" } { 
[05/09 11:34:05    662s] 					set vars(rve_${i}_pattern) $item
[05/09 11:34:05    662s] 					set bOther 0
[05/09 11:34:05    662s] 					break
[05/09 11:34:05    662s] 				}
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 			if { $bOther } { set vars(rve_${i}_pattern) Other }
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		if { ![catch {getLayerPreference rve_$i -isSelectable} isSelectable] } {
[05/09 11:34:05    662s] 			if { [string is boolean -strict $isSelectable] } {
[05/09 11:34:05    662s] 				set vars(rve_${i}_selectable) $isSelectable
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		if { ![catch {getLayerPreference rve_$i -lineWidth} lineWidth] } {
[05/09 11:34:05    662s] 			if { [string is integer -strict $lineWidth] } {
[05/09 11:34:05    662s] 				set vars(rve_${i}_width) $lineWidth
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	wm transient $w .
[05/09 11:34:05    662s] 	wm deiconify $w
[05/09 11:34:05    662s] 	mgc_enc::WaitForUpdate
[05/09 11:34:05    662s] 	raise $w
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# wait for return value to be set after grabbing focus
[05/09 11:34:05    662s] 	grab set $w
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	tkwait variable mgc_enc::vars(setupRVEStatus)
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	grab release $w   ;# Make sure we let go of grab
[05/09 11:34:05    662s] 	wm withdraw $w    ;# To allow reuse we just hide window
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return $mgc_enc::vars(setupRVEStatus)
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::setupSocket {} {
[05/09 11:34:05    662s] 	variable vars
[05/09 11:34:05    662s] 	append w .calibreSetupSocket
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set btns_f $w.top.btns
[05/09 11:34:05    662s] 	if {[winfo exists $w] == 0} {
[05/09 11:34:05    662s] 		toplevel $w
[05/09 11:34:05    662s] 		wm title $w "Calibre Setup Socket"
[05/09 11:34:05    662s] 		# Set the dialog up so that its width and height are resizable
[05/09 11:34:05    662s] 		wm resizable $w 1 1
[05/09 11:34:05    662s] 		wm withdraw $w
[05/09 11:34:05    662s] 		wm protocol $w WM_DELETE_WINDOW "mgc_enc::SetupSocketCancel $w"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		frame $w.top
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		bind $w <Escape> "mgc_enc::SetupSocketCancel $w"
[05/09 11:34:05    662s] 		bind $w <Return> "mgc_enc::SetupSocketOK $w"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		set options_f [frame $w.top.opts -relief groove -bd 2]
[05/09 11:34:05    662s] 		set socket_f [frame $options_f.socket_f]
[05/09 11:34:05    662s] 		set host_f   [frame $options_f.host_f]
[05/09 11:34:05    662s] 		pack [label $socket_f.label -pady 1 -text "Socket Number (-1 for auto):" -width 27 -anchor w] -side left
[05/09 11:34:05    662s] 		pack [entry $socket_f.entry -textvariable mgc_enc::vars(tmp_socket_number) -validate key -validatecommand "mgc_integer_only %P"] -side left -fill x -expand 1
[05/09 11:34:05    662s] 		pack [label $host_f.label -pady 1 -text "Host Name (empty for localhost):" -width 27 -anchor w] -side left
[05/09 11:34:05    662s] 		pack [entry $host_f.entry -textvariable mgc_enc::vars(tmp_socket_host) -validate key -validatecommand "mgc_no_white_spaces %P"] -side left -fill x -expand 1
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		pack $socket_f -pady 0.5m -padx 2m -anchor s -fill x 
[05/09 11:34:05    662s] 		pack $host_f   -pady 0.5m -padx 2m -anchor s -fill x 
[05/09 11:34:05    662s] 		pack $options_f -pady 2m -expand yes -fill both -padx 2m -side top
[05/09 11:34:05    662s]  
[05/09 11:34:05    662s] 		frame $btns_f -relief raised -bd 1 
[05/09 11:34:05    662s] 		pack $btns_f -side bottom -fill x -anchor s
[05/09 11:34:05    662s] 		button $btns_f.ok -width 7 -text "OK" -command "mgc_enc::SetupSocketOK $w"
[05/09 11:34:05    662s] 		button $btns_f.cancel -width 7 -text "Cancel" -command "mgc_enc::SetupSocketCancel $w"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		pack $btns_f.ok -expand 1 -padx 5m -pady 2m -side left
[05/09 11:34:05    662s] 		pack $btns_f.cancel -expand 1 -padx 5m -pady 2m -side left
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		focus $btns_f.ok
[05/09 11:34:05    662s] 		pack $w.top -side top -fill both -expand yes
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		#uiprocs_PositionWindow $w . "center"
[05/09 11:34:05    662s] 		mgc_enc::PositionWindowOnRight $w
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set vars(tmp_socket_number) $vars(socket_number)
[05/09 11:34:05    662s] 	set vars(tmp_socket_host) $vars(socket_host)
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	wm transient $w .
[05/09 11:34:05    662s] 	wm deiconify $w
[05/09 11:34:05    662s] 	mgc_enc::WaitForUpdate
[05/09 11:34:05    662s] 	raise $w
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# wait for return value to be set after grabbing focus
[05/09 11:34:05    662s] 	grab set $w
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	tkwait variable mgc_enc::vars(setupSocketStatus)
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	grab release $w   ;# Make sure we let go of grab
[05/09 11:34:05    662s] 	wm withdraw $w    ;# To allow reuse we just hide window
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	return $mgc_enc::vars(setupSocketStatus)
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::clearHighlights {} {
[05/09 11:34:05    662s] 	mgc_rve_delete_markers "" 1
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::getVersion {} {
[05/09 11:34:05    662s] 	if { [info commands eval_legacy] == "eval_legacy" } {
[05/09 11:34:05    662s] 		set version [::get_db program_version]
[05/09 11:34:05    662s] 	} else {
[05/09 11:34:05    662s] 		set version [::getVersion] ;# 15.13-s048_1
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	return $version
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::versionIsPre9 {} {
[05/09 11:34:05    662s]     set version [getVersion]
[05/09 11:34:05    662s]     regsub {\..*$} $version {} majVersion
[05/09 11:34:05    662s]     if {[string match "0*" $majVersion]} {
[05/09 11:34:05    662s]         set majVersion [string range $majVersion 1 end]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {$majVersion < 9} {
[05/09 11:34:05    662s]         return 1
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return 0
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::PositionWindowOnRight {w} {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {[mgc_enc::versionIsPre9]} {
[05/09 11:34:05    662s]         uiprocs_PositionWindow $w . "center"
[05/09 11:34:05    662s]     } else {
[05/09 11:34:05    662s] 	    global _ui_vars
[05/09 11:34:05    662s] 	    set geom [guiGet main -geometry]
[05/09 11:34:05    662s] 	    scan $geom "%dx%d+%d+%d" width height p_x p_y
[05/09 11:34:05    662s] 	    set x [expr $width+$p_x]
[05/09 11:34:05    662s] 	    set y $p_y
[05/09 11:34:05    662s] 	    wm withdraw $w
[05/09 11:34:05    662s] 	    mgc_enc::WaitForUpdate
[05/09 11:34:05    662s] 	    wm geometry $w +$x+$y
[05/09 11:34:05    662s] 	    if {$_ui_vars(IsPC)} {
[05/09 11:34:05    662s] 		    mgc_enc::WaitForUpdate      ;# required on pc to get positioning to occur
[05/09 11:34:05    662s] 	    }
[05/09 11:34:05    662s] 	    wm deiconify $w
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # Default layer preferences for RVE highlight
[05/09 11:34:05    662s] @proc mgc_enc::loadDefaultRVELayerPreference {} {
[05/09 11:34:05    662s] 	setLayerPreference rve_0  -color green      -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_1  -color darkblue   -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_2  -color slateblue  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_3  -color turquoise  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_4  -color lightgray  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_5  -color wheat      -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_6  -color goldenrod  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_7  -color yellow     -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_8  -color sandybrown -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_9  -color coral      -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_10 -color red        -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_11 -color tomato     -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_12 -color firebrick  -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_13 -color purple     -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_14 -color violet     -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] 	setLayerPreference rve_15 -color tan        -isVisible 1 -isSelectable 1 -lineWidth 5 -stipple none
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # Here starts several procs to support user customization of the Calibre menu.
[05/09 11:34:05    662s] @proc mgc_enc::setMenuCmds {menu_cmds} {
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set vars(menuCmds) $menu_cmds
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::getMenuCmds {} {
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     return $vars(menuCmds)
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::getAllCalibreMenuCmds {} {
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set ret_list [list]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     foreach m $vars(menuCmds) {
[05/09 11:34:05    662s]         if {[lindex $m 0] eq "command"} {
[05/09 11:34:05    662s]             set label [lindex $m 1]
[05/09 11:34:05    662s]             if {$label ne ""} {
[05/09 11:34:05    662s]                 append label "/"
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             append label [lindex $m 2]
[05/09 11:34:05    662s]             set cmd [lindex $m 6]
[05/09 11:34:05    662s]             lappend ret_list [list $label $cmd]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return $ret_list
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::applyCustomMenu {commonMenuFile encMenuFile} {
[05/09 11:34:05    662s]     global env
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set tclsh [file join $env(MGC_HOME) bin tclsh]
[05/09 11:34:05    662s]     set custom_parser [file join $env(MGC_HOME) shared pkgs icv tools custom custom_menu.tcl]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set outPath [file join [getTempDir] encInp.[pid].customMenu]
[05/09 11:34:05    662s]     set readOK 1
[05/09 11:34:05    662s]     if {[catch {exec $tclsh $custom_parser -common_file $commonMenuFile -viewer_file $encMenuFile -output_file $outPath} msg]} {
[05/09 11:34:05    662s]         regsub {child process exited abnormally} $msg {} msg
[05/09 11:34:05    662s]         puts "\n$msg"
[05/09 11:34:05    662s]         set readOK 0
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set first 1
[05/09 11:34:05    662s]     set menuCmds [list]
[05/09 11:34:05    662s]     set fp [open $outPath r]
[05/09 11:34:05    662s]     while {[gets $fp cmd]!=-1} {
[05/09 11:34:05    662s]         if {$first} {
[05/09 11:34:05    662s]         # Ignore header line.
[05/09 11:34:05    662s]             set first 0
[05/09 11:34:05    662s]             continue
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         set splist [split $cmd ","]
[05/09 11:34:05    662s]         lappend menuCmds $splist
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     close $fp
[05/09 11:34:05    662s]     file delete -force $outPath
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {$readOK && [info exists env(MGC_CALIBRE_VIEWER_MENU_CMDS)]} {
[05/09 11:34:05    662s]         puts "Successfully read Calibre menu customization file \"$env(MGC_CALIBRE_VIEWER_MENU_CMDS)\""
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     return $menuCmds
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::runUserCmd {cmdIdx} {
[05/09 11:34:05    662s]     variable userCmds
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s]     global env
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {![info exists userCmds($cmdIdx)]} {
[05/09 11:34:05    662s]         return
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     foreach {label command commandType envVars code} $userCmds($cmdIdx) {break}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {[string match "::CalibreInterface::execCalibre*" $command] || [string match "::CalibreInterface::execNewCalibre*" $command] || $commandType eq "BI"} {
[05/09 11:34:05    662s]         # This is a builtin; call the function.
[05/09 11:34:05    662s]         return [eval $command]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set curr_cell_name ""
[05/09 11:34:05    662s]     if {$commandType ne "RVE" && $commandType ne "CUSTOM"} {
[05/09 11:34:05    662s]         if {[getTopCell]==0} {
[05/09 11:34:05    662s]             ShowError "No layout exists.\nPlease load a layout before attempting to run $commandType."
[05/09 11:34:05    662s]             return
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             set curr_cell_name [getCellName [getTopCell]]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {$code ne ""} {
[05/09 11:34:05    662s]         if {[catch {eval $code} msg]} {
[05/09 11:34:05    662s]             ShowError "Problem executing code snippet specified with -code.
[05/09 11:34:05    662s]                 Error message:
[05/09 11:34:05    662s]                 $msg
[05/09 11:34:05    662s]                 "
[05/09 11:34:05    662s]             return
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if {[mgc_enc::CheckEnv] eq ""} {
[05/09 11:34:05    662s]         ShowError "Can't start RVE server"
[05/09 11:34:05    662s]         return
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     # A custom command.
[05/09 11:34:05    662s]     set tool [string tolower $commandType]
[05/09 11:34:05    662s]     set do_trigger 0
[05/09 11:34:05    662s]     set doSetup 0
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     # check if the process was already started (if MGC_CALIBRE_VIEWER_MENU_CMDS_SINGLE_TOOL)
[05/09 11:34:05    662s]     set fid ""
[05/09 11:34:05    662s]     if { [info exists ::env(MGC_CALIBRE_VIEWER_MENU_CMDS_SINGLE_TOOL)] &&
[05/09 11:34:05    662s]         $::env(MGC_CALIBRE_VIEWER_MENU_CMDS_SINGLE_TOOL) ne "0" } {
[05/09 11:34:05    662s]         set fid [CheckGUI $curr_cell_name $tool $command]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     if {$fid eq ""} {
[05/09 11:34:05    662s]         # We need to start the process.
[05/09 11:34:05    662s]         # we will call rdrc_SetupDRC not rdrc_RunDRC (or lvs, etc..)
[05/09 11:34:05    662s]         set doSetup 1
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         # Write a script to setup the environment
[05/09 11:34:05    662s]         set scriptPath [file join [getTempDir] encounterScript.[pid].$commandType]
[05/09 11:34:05    662s]         if {[catch {set wf [open $scriptPath w]} msg]} {
[05/09 11:34:05    662s]             ShowError "Cannot create temporary file $scriptPath.
[05/09 11:34:05    662s] Error message:
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] $msg
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] "
[05/09 11:34:05    662s]             return
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         puts $wf "#!/bin/sh"
[05/09 11:34:05    662s]         foreach envpair $envVars {
[05/09 11:34:05    662s]             if {[string match "=*" $envpair]} {
[05/09 11:34:05    662s]             # We want to unset the envar.
[05/09 11:34:05    662s]                 regsub {=} $envpair {} envarname
[05/09 11:34:05    662s]                 puts $wf "unset $envarname"
[05/09 11:34:05    662s]             } else {
[05/09 11:34:05    662s]             # We want to set the envar.
[05/09 11:34:05    662s]                 regsub {=.*} $envpair {} exportvar
[05/09 11:34:05    662s]                 puts $wf $envpair
[05/09 11:34:05    662s]                 puts $wf "export $exportvar"
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         puts $wf ""
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         # Standard socket server stuff.
[05/09 11:34:05    662s]         puts $wf "MGC_CGI_MONITOR_STDIN=1"
[05/09 11:34:05    662s]         puts $wf "export MGC_CGI_MONITOR_STDIN"
[05/09 11:34:05    662s]         puts $wf "MGC_CALIBRE_LAYOUT_SERVER_NAME=Cadence:Encounter"
[05/09 11:34:05    662s]         puts $wf "export MGC_CALIBRE_LAYOUT_SERVER_NAME"
[05/09 11:34:05    662s]         set sockNum [GetDefaultSocket]
[05/09 11:34:05    662s]         foreach {host port} $sockNum {break}
[05/09 11:34:05    662s]         puts $wf "MGC_CALIBRE_LAYOUT_SERVER=$host:$port"
[05/09 11:34:05    662s]         puts $wf "export MGC_CALIBRE_LAYOUT_SERVER"
[05/09 11:34:05    662s]         puts $wf "MGC_RVE_HILIGHT_SHORT_TEXT_CMDS=1"
[05/09 11:34:05    662s]         puts $wf "export MGC_RVE_HILIGHT_SHORT_TEXT_CMDS"
[05/09 11:34:05    662s]         puts $wf ""
[05/09 11:34:05    662s]         puts $wf $command
[05/09 11:34:05    662s]         if {![info exists env(MGC_CALIBRE_ECHO_VIEWER_MENU_CMDS)]} {
[05/09 11:34:05    662s]             puts $wf "rm $scriptPath"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         close $wf
[05/09 11:34:05    662s]         file attributes $scriptPath -permissions 0777
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if {$commandType ne "RVE" && $commandType ne "CUSTOM"} {
[05/09 11:34:05    662s]             if {[namespace eval "::" {info procs "mgc_start_calibre_trigger"}] ne ""} {
[05/09 11:34:05    662s]                 set do_trigger 1
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         if {$do_trigger} {
[05/09 11:34:05    662s]             mgc_start_calibre_trigger $tool $curr_cell_name
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if {[catch {set fid [open "| $scriptPath 2>@ stdout" "r+"]} cmsg]==0} {
[05/09 11:34:05    662s]             fconfigure $fid -blocking 0 -buffering line
[05/09 11:34:05    662s]             if {$commandType eq "RVE"} {
[05/09 11:34:05    662s]                 fileevent $fid readable [list mgc_enc::ReadRVE $fid]
[05/09 11:34:05    662s]                 lappend vars(rve_fids) $fid
[05/09 11:34:05    662s]             } elseif {$commandType ne "CUSTOM"} {
[05/09 11:34:05    662s]                 fileevent $fid readable [list mgc_enc::ReadGUI $fid $curr_cell_name $tool $command]
[05/09 11:34:05    662s]                 # See CheckGUI. Need to remember the fid by tool, command, and cell for a custom command
[05/09 11:34:05    662s]                 set vars(${tool},${command},${curr_cell_name}) $fid
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if {[info exists env(MGC_CALIBRE_ECHO_VIEWER_MENU_CMDS)]} {
[05/09 11:34:05    662s]             puts "Starting verification menu user command $scriptPath"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     # Now the process was either already started, or just started.  For CI we need to send
[05/09 11:34:05    662s]     # either rdrc_SetupDRC or rdrc_RunDRC (or lvs, etc..). The rdrc_RunDRC cmd will also pop the CI window
[05/09 11:34:05    662s]     if {$fid ne ""} {
[05/09 11:34:05    662s]         if {$commandType ne "CUSTOM"} {
[05/09 11:34:05    662s]             #set alib [get_attribute $lib_obj full_name]
[05/09 11:34:05    662s]             #set aview [get_attribute $lib_obj view_name]
[05/09 11:34:05    662s]             if {$doSetup} {
[05/09 11:34:05    662s]                 set rcmd r${tool}_Setup$commandType
[05/09 11:34:05    662s]             } else {
[05/09 11:34:05    662s]                 set rcmd r${tool}_Run$commandType
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             puts $fid "$rcmd $curr_cell_name"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::getUserCmds {} {
[05/09 11:34:05    662s]     variable userCmds
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set ret_list [list]
[05/09 11:34:05    662s]     foreach key [lsort -dict [array names userCmds]] {
[05/09 11:34:05    662s]         regsub -all {&} $userCmds($key) {} value
[05/09 11:34:05    662s]         lappend ret_list "$key $value"
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return $ret_list
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::createUserMenuCommand {cmd label commandType command envVars code} {
[05/09 11:34:05    662s]     variable userCmds
[05/09 11:34:05    662s]     variable vars
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set idx $vars(userCmdIdx)
[05/09 11:34:05    662s]     incr vars(userCmdIdx)
[05/09 11:34:05    662s]     set userCmds($idx) [list $label $command $commandType $envVars $code]
[05/09 11:34:05    662s]     lappend cmd -command [list mgc_enc::runUserCmd $idx]
[05/09 11:34:05    662s]     eval $cmd
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc getTempDir {} {
[05/09 11:34:05    662s]     set tempDir ""
[05/09 11:34:05    662s]     if { [info exists ::env(MGC_TMPDIR)] && [file isdirectory $::env(MGC_TMPDIR)] && [file writable $::env(MGC_TMPDIR)] } {
[05/09 11:34:05    662s]         set tempDir $::env(MGC_TMPDIR)
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if { $tempDir eq "" && [info exists ::env(MGC_HOME)] && [file exists $::env(MGC_HOME)] } {
[05/09 11:34:05    662s]         set path [file join $::env(MGC_HOME) tmp]
[05/09 11:34:05    662s]         if { [file isdirectory $path] && [file writable $path] } {
[05/09 11:34:05    662s]             set tempDir $path
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if { $tempDir eq "" && [file exists "/usr/tmp"] && [file writable "/usr/tmp"]} {
[05/09 11:34:05    662s]         set tempDir "/usr/tmp"
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if { $tempDir eq "" && [info exists ::env(HOME)] } {
[05/09 11:34:05    662s]         if { [file exists $::env(HOME)] && [file writable $::env(HOME)] } {
[05/09 11:34:05    662s]             set tempDir $::env(HOME)
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     if { $tempDir eq "" && [file writable "."] } {
[05/09 11:34:05    662s]         set tempDir "."
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s]     return $tempDir
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # End customization support code.
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] #===============================================================================
[05/09 11:34:05    662s] # Innovus Legacy and Common UI mode APIs
[05/09 11:34:05    662s] #===============================================================================
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @if { [mgc_enc_is_common_ui_mode] } {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# Innovus Common UI mode APIs: is_common_ui_mode
[05/09 11:34:05    662s] 	proc mgc_enc::is_common_ui_mode {} { return 1 }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	interp alias {} mgc_enc::getAllLayers {} ::get_all_layers
[05/09 11:34:05    662s] 	interp alias {} mgc_env::streamOut    {} ::write_stream
[05/09 11:34:05    662s] 	interp alias {} mgc_enc::redraw       {} ::gui_redraw
[05/09 11:34:05    662s] 	interp alias {} mgc_enc::fit          {} ::gui_fit
[05/09 11:34:05    662s] 	interp alias {} mgc_enc::zoomBox      {} ::zoom_box
[05/09 11:34:05    662s] 	interp alias {} mgc_enc::zoomOut      {} ::zoom_out
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# DR1368504: zoom_box command no longer available in Innovus 18.10
[05/09 11:34:05    662s] 	if { [info commands gui_zoom]=="gui_zoom" } {
[05/09 11:34:05    662s] 		proc mgc_enc::zoomBox {args} {
[05/09 11:34:05    662s] 			gui_zoom -rect $args
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		proc mgc_enc::zoomIn {} {
[05/09 11:34:05    662s] 			gui_zoom -in
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		proc mgc_enc::zoomOut {} {
[05/09 11:34:05    662s] 			gui_zoom -out
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiFind {args} {
[05/09 11:34:05    662s] 		return [eval gui_find_ui $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiAdd {args} {
[05/09 11:34:05    662s] 		return [eval gui_add_ui $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiGet {args} {
[05/09 11:34:05    662s] 		return [eval gui_get_ui $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiSet {args} {
[05/09 11:34:05    662s] 		return [eval gui_set_ui $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiViewBox {} {
[05/09 11:34:05    662s] 		return [gui_view_box]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiGetBox {} {
[05/09 11:34:05    662s] 		return [gui_get_box]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiGetPoly {} {
[05/09 11:34:05    662s] 		return [gui_get_coords]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiGetCoord {} {
[05/09 11:34:05    662s] 		return [gui_get_coord]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getLayerByName {layerName} {
[05/09 11:34:05    662s] 		# realtime/innovus-common-ui/cto_file_layer_visibility
[05/09 11:34:05    662s] 		# with edi_tcl_flow_half_adder in CUI mode:
[05/09 11:34:05    662s] 		#    OK: eval_legacy "dbGetLayerByName M0" => 0x7faf0f2ce800
[05/09 11:34:05    662s] 		#   NOK: get_db layers -if { .name=="M0" } => ""
[05/09 11:34:05    662s] 		# see also ::calibre::realtime::getLayerByName
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		return [eval_legacy "dbGetLayerByName $layerName"]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 		if { 0 } {
[05/09 11:34:05    662s] 			set layers [get_all_layers metal]
[05/09 11:34:05    662s] 			set layer [get_db layers -if { .name==$layerName }]
[05/09 11:34:05    662s] 			if { $layer=="" } {
[05/09 11:34:05    662s] 				set layer 0
[05/09 11:34:05    662s] 			}
[05/09 11:34:05    662s] 			return $layer
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getTopCell {} {
[05/09 11:34:05    662s] 		set design [get_db current_design]
[05/09 11:34:05    662s] 		if { $design=="" } {
[05/09 11:34:05    662s] 			set design 0
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		return $design
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getCellName {cell} {
[05/09 11:34:05    662s] 		return [get_db $cell .name]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	#-------------------------------------------------------------------------------
[05/09 11:34:05    662s] 	# getLayerPreference/setLayerPreference
[05/09 11:34:05    662s] 	#-------------------------------------------------------------------------------
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::mapLegacyArgs {map legacyArgs} {
[05/09 11:34:05    662s] 		set newArgs [list]
[05/09 11:34:05    662s] 		foreach arg $legacyArgs {
[05/09 11:34:05    662s] 			lappend newArgs [string map $map $arg]
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		return $newArgs
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::mapLegacyLayerPreferenceArgs {legacyArgs} {
[05/09 11:34:05    662s] 		set map {-isVisible -is_visible -isSelectable -is_selectable -lineWidth -line_width -stippleData -stipple_data}
[05/09 11:34:05    662s] 		set newArgs [mapLegacyArgs $map $legacyArgs]
[05/09 11:34:05    662s] 		return $newArgs
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getLayerPreference {args} {
[05/09 11:34:05    662s] 		set cmd "get_layer_preference [mapLegacyLayerPreferenceArgs $args]"
[05/09 11:34:05    662s] 		return [eval $cmd]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::setLayerPreference {args} {
[05/09 11:34:05    662s] 		set cmd "set_layer_preference [mapLegacyLayerPreferenceArgs $args]"
[05/09 11:34:05    662s] 		return [eval $cmd]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::createGuiRect {layer x1 y1 x2 y2} {
[05/09 11:34:05    662s] 		return [create_gui_shape -layer $layer -rect [list $x1 $y1 $x2 $y2]]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::createGuiLine {layer args} {
[05/09 11:34:05    662s] 		return [create_gui_shape -layer $layer -line $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::createGuiPoly {layer args} {
[05/09 11:34:05    662s] 		return [create_gui_shape -layer $layer -polygon $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::createGuiText {layer txt x y size} {
[05/09 11:34:05    662s] 		return [create_gui_text -layer $layer -label $txt -pt [list $x $y] -height $size]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::deleteGuiObj {obj} {
[05/09 11:34:05    662s] 		set selected [get_db selected]
[05/09 11:34:05    662s] 		deselect_obj -all
[05/09 11:34:05    662s] 		select_obj $obj
[05/09 11:34:05    662s] 		gui_delete_object -selected
[05/09 11:34:05    662s] 		select_obj $selected
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::deleteCustomLayer {layer} {
[05/09 11:34:05    662s] 		eval_legacy "::deleteCustomLayer $layer"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getExportCmd {fileName args} {
[05/09 11:34:05    662s] 		set map { \
[05/09 11:34:05    662s] 			-attachInstanceName  -attach_inst_name     \
[05/09 11:34:05    662s] 			-attachNetName       -attach_net_name      \
[05/09 11:34:05    662s] 			-attachNetProp       -attach_net_attribute \
[05/09 11:34:05    662s] 			-dieAreaAsBoundary   -die_area_as_boundary \
[05/09 11:34:05    662s] 			-libName             -lib_name             \
[05/09 11:34:05    662s] 			-mapFile             -map_file             \
[05/09 11:34:05    662s] 			-noStructureName     -no_structure_name    \
[05/09 11:34:05    662s] 			-outputMacros        -output_macros        \
[05/09 11:34:05    662s] 			-reportFile          -report_file          \
[05/09 11:34:05    662s] 			-structureName       -structure_name       \
[05/09 11:34:05    662s] 			-uniquifyCellNames   -uniquify_cell_names  \
[05/09 11:34:05    662s] 			-units               -unit                 \
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		return "write_stream $fileName [join [mapLegacyArgs $map $args]]"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getExportDefCmd {fileName args} {
[05/09 11:34:05    662s] 	# common ui: write_def
[05/09 11:34:05    662s] 	# legacy: defOut
[05/09 11:34:05    662s] 		set map { \
[05/09 11:34:05    662s] 			-addHalfWireExtensionOnPin  -add_half_wire_extension_on_pin     \
[05/09 11:34:05    662s] 			-allLayers            -all_layers          \
[05/09 11:34:05    662s] 			-bumpAsPin            -bump_as_pin         \
[05/09 11:34:05    662s] 			-cutRow               -cut_row             \
[05/09 11:34:05    662s] 			-earlyGlobalRoute     -early_global_route  \
[05/09 11:34:05    662s] 			-ioRow                -io_row              \
[05/09 11:34:05    662s] 			-noCoreCells          -no_core_cells       \
[05/09 11:34:05    662s] 			-noSpecialNet         -no_special_net      \
[05/09 11:34:05    662s] 			-noStdCells           -no_std_cells        \
[05/09 11:34:05    662s] 			-noTracks             -no_tracks           \
[05/09 11:34:05    662s] 			-outputMaskLayers     -output_mask_Layers  \
[05/09 11:34:05    662s] 			-scanChain            -scan_chain          \
[05/09 11:34:05    662s] 			-usedVia              -used_via            \
[05/09 11:34:05    662s] 			-withShield           -with_shield         \
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		return "write_def $fileName [join [mapLegacyArgs $map $args]]"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getExportVerilogCmd {fileName args} {
[05/09 11:34:05    662s] 	# common ui: write_netlist
[05/09 11:34:05    662s] 	# legacy: saveNetlist
[05/09 11:34:05    662s] 		set map { \
[05/09 11:34:05    662s] 			-excludeCellInst      -exclude_insts_of_cells \
[05/09 11:34:05    662s] 			-excludeLeafCell      -exclude_leaf_cells     \
[05/09 11:34:05    662s] 			-excludeTopCellPGPort -exclude_top_pg_ports   \
[05/09 11:34:05    662s] 			-flattenBus           -flatten_bus            \
[05/09 11:34:05    662s] 			-includeBumpCell      -include_bump_cells     \
[05/09 11:34:05    662s] 			-includePhysicalCell  -include_phys_cells     \
[05/09 11:34:05    662s] 			-includePhysicalInst  -include_phys_insts     \
[05/09 11:34:05    662s] 			-includePowerGround   -include_pg_ports       \
[05/09 11:34:05    662s] 			-keepAllBackslash     -keep_all_backslash     \
[05/09 11:34:05    662s] 			-lineLength           -line_length            \
[05/09 11:34:05    662s] 			-omitFloatingPort     -omit_floating_ports    \
[05/09 11:34:05    662s] 			-onlyLeafCell         -only_leaf_cells        \
[05/09 11:34:05    662s] 			-onlyMacro            -only_blocks            \
[05/09 11:34:05    662s] 			-onlyStdCell          -only_std_cells         \
[05/09 11:34:05    662s] 			-replaceTieConnection -update_tie_connections \
[05/09 11:34:05    662s] 			-topCell              -top_module             \
[05/09 11:34:05    662s] 			-topModuleFirst       -top_module_first       \
[05/09 11:34:05    662s] 			-usePGPorts           -use_pg_ports           \
[05/09 11:34:05    662s] 		}
[05/09 11:34:05    662s] 		return "write_netlist $fileName [join [mapLegacyArgs $map $args]]"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] } else {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	# Innovus legacy mode APIs
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::is_common_ui_mode {} { return 0 }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiFind {args} {
[05/09 11:34:05    662s] 		return [eval uiFind $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiAdd {args} {
[05/09 11:34:05    662s] 		return [eval uiAdd $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiGet {args} {
[05/09 11:34:05    662s] 		return [eval uiGet $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiSet {args} {
[05/09 11:34:05    662s] 		return [eval uiSet $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiViewBox {} {
[05/09 11:34:05    662s] 		return [ui_view_box]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiGetBox {} {
[05/09 11:34:05    662s] 		return [uiGetBox]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiGetPoly {} {
[05/09 11:34:05    662s] 		return [uiGetCoords]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::guiGetCoord {} {
[05/09 11:34:05    662s] 		return [uiGetCoord]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getLayerByName {layerName} {
[05/09 11:34:05    662s] 		return [dbGetLayerByName $layerName]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getTopCell {} {
[05/09 11:34:05    662s] 		return [dbgTopCell]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getCellName {cell} {
[05/09 11:34:05    662s] 		return [dbCellName $cell]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::createGuiRect {layer x1 y1 x2 y2} {
[05/09 11:34:05    662s] 		return [addCustomBox $layer $x1 $y1 $x2 $y2]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::createGuiLine {layer x1 y1 x2 y2} {
[05/09 11:34:05    662s] 		return [addCustomLine $layer $x1 $y1 $x2 $y2]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::createGuiPoly {layer args} {
[05/09 11:34:05    662s] 		return [eval addCustomLine $layer $args]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::createGuiText {layer txt x y size} {
[05/09 11:34:05    662s] 		return [addCustomText $layer $txt $x $y $size]
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::deleteGuiObj {obj} {
[05/09 11:34:05    662s] 		dbDeleteObj $obj
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::deleteCustomLayer {layer} {
[05/09 11:34:05    662s] 		::deleteCustomLayer $layer
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getExportCmd {fileName args} {
[05/09 11:34:05    662s] 		return "streamOut $fileName [join $args]"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getExportDefCmd {fileName args} {
[05/09 11:34:05    662s] 		return "defOut [join $args] $fileName"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	proc mgc_enc::getExportVerilogCmd {fileName args} {
[05/09 11:34:05    662s] 		return "saveNetlist $fileName [join $args]"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # Based on Encounter documentation: The initialization files are read in the following sequence:
[05/09 11:34:05    662s] # 1. .encrc in the home directory
[05/09 11:34:05    662s] # 2. .encrc in the working directory
[05/09 11:34:05    662s] # 3. enc.pref.tcl in the working directory
[05/09 11:34:05    662s] # 4. .enc in the home directory
[05/09 11:34:05    662s] # 5. enc.tcl in the installation/etc directory
[05/09 11:34:05    662s] # 6. enc.tcl in the home directory
[05/09 11:34:05    662s] # 7. enc.tcl in the working directory
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @catch { mgc_enc::initRveHighlightPatterns }
[05/09 11:34:05    662s] @catch { mgc_enc::loadDefaultRVELayerPreference }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ################################################################################
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @if {[info exists env(MGC_RVE_INIT_SOCKET_AT_STARTUP)]} {
[05/09 11:34:05    662s] 	mgc_enc::initServerSocket
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @proc mgc_enc::show_banner {} {
[05/09 11:34:05    662s] 	global env
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	if {![info exists env(MGC_HOME)] || $env(MGC_HOME)==""} {
[05/09 11:34:05    662s] 		ShowError "MGC_HOME environment variable is not set!"
[05/09 11:34:05    662s] 		return
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 	set version ""
[05/09 11:34:05    662s] 	set vfile [file join $env(MGC_HOME) pkgs icv dependencies version]
[05/09 11:34:05    662s] 	if {[file exists $vfile] && [file readable $vfile]} {
[05/09 11:34:05    662s] 		set f [open $vfile r]
[05/09 11:34:05    662s] 		set version [gets $f]
[05/09 11:34:05    662s] 		close $f
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] 	puts "//"
[05/09 11:34:05    662s] 	puts "//  Calibre Encounter/Innovus Interface * ($version) *"
[05/09 11:34:05    662s] 	puts "//"
[05/09 11:34:05    662s] 	puts "//                           Copyright Siemens 1996-2020     "
[05/09 11:34:05    662s] 	puts "//                             All Rights Reserved."
[05/09 11:34:05    662s] 	puts "//         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION"
[05/09 11:34:05    662s] 	puts "//            WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION"
[05/09 11:34:05    662s] 	puts "//              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS."
[05/09 11:34:05    662s] 	puts "//"
[05/09 11:34:05    662s] 	# RealTime and CI interface are no longer in beta.
[05/09 11:34:05    662s] 	if { 0 } {
[05/09 11:34:05    662s] 		puts "//        This software is in pre-production form and is considered to be"
[05/09 11:34:05    662s] 		puts "//        beta code that is subject to the terms of the current Mentor"
[05/09 11:34:05    662s] 		puts "//        Graphics End-User License Agreement or your signed agreement"
[05/09 11:34:05    662s] 		puts "//        with Mentor Graphics that contains beta terms, whichever applies."
[05/09 11:34:05    662s] 		puts "//"
[05/09 11:34:05    662s] 	}
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @mgc_enc::show_banner
[05/09 11:34:05    662s] //
[05/09 11:34:05    662s] //  Calibre Encounter/Innovus Interface * (v2021.1_33.19) *
[05/09 11:34:05    662s] //
[05/09 11:34:05    662s] //                           Copyright Siemens 1996-2020     
[05/09 11:34:05    662s] //                             All Rights Reserved.
[05/09 11:34:05    662s] //         THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
[05/09 11:34:05    662s] //            WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION
[05/09 11:34:05    662s] //              OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
[05/09 11:34:05    662s] //
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ### End verbose source output for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/encounter.tcl'.
[05/09 11:34:05    662s] ### Start verbose source output (echo_comments mode) for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/enc_rdb.tcl' ...
[05/09 11:34:05    662s] #************************************************************************CPY11*#
[05/09 11:34:05    662s] #*   Copyright Mentor Graphics Corporation 2014  All Rights Reserved.    CPY12*#
[05/09 11:34:05    662s] #*                                                                       CPY13*#
[05/09 11:34:05    662s] #*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*#
[05/09 11:34:05    662s] #*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*#
[05/09 11:34:05    662s] #*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*#
[05/09 11:34:05    662s] #*                                                                       CPY17*#
[05/09 11:34:05    662s] #*   DISCLAIMER OF WARRANTY:  Unless otherwise agreed in writing,        CPY18*#
[05/09 11:34:05    662s] #*   Mentor Graphics software and associated files are provided          CPY19*#
[05/09 11:34:05    662s] #*   "as is" and without warranty.  Mentor Graphics has no obligation    CPY1A*#
[05/09 11:34:05    662s] #*   to support or otherwise maintain software.  Mentor Graphics         CPY1B*#
[05/09 11:34:05    662s] #*   makes no warranties, express or implied with respect to software    CPY1C*#
[05/09 11:34:05    662s] #*   including any warranty of merchantability or fitness for a          CPY1D*#
[05/09 11:34:05    662s] #*   particular purpose.                                                 CPY1E*#
[05/09 11:34:05    662s] #*                                                                       CPY1F*#
[05/09 11:34:05    662s] #*   LIMITATION OF LIABILITY: Mentor Graphics is not liable for any      CPY1G*#
[05/09 11:34:05    662s] #*   property damage, personal injury, loss of profits, interruption     CPY1H*#
[05/09 11:34:05    662s] #*   of business, or for any other special, consequential or             CPY1I*#
[05/09 11:34:05    662s] #*   incidental damages, however caused, whether for breach of           CPY1J*#
[05/09 11:34:05    662s] #*   warranty, contract, tort (including negligence), strict             CPY1K*#
[05/09 11:34:05    662s] #*   liability or otherwise. In no event shall Mentor Graphics'          CPY1L*#
[05/09 11:34:05    662s] #*   liability exceed the amount paid for the product giving rise        CPY1M*#
[05/09 11:34:05    662s] #*   to the claim                                                        CPY1N*#
[05/09 11:34:05    662s] #************************************************************************CPY1O*#
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # This contains Tcl procs specific to integration of Encounter with RVE and Calibre
[05/09 11:34:05    662s] # Interactive for creating DRC markers and route blockages.
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @source [file join $::env(MGC_HOME) shared pkgs icv tools querytcl import_rdb.tcl]
[05/09 11:34:05    662s] ### Start verbose source output (echo_comments mode) for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/querytcl/import_rdb.tcl' ...
[05/09 11:34:05    662s] #************************************************************************CPY11*#
[05/09 11:34:05    662s] #*   Copyright Mentor Graphics Corporation 2014  All Rights Reserved.    CPY12*#
[05/09 11:34:05    662s] #*                                                                       CPY13*#
[05/09 11:34:05    662s] #*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION         CPY14*#
[05/09 11:34:05    662s] #*   WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS         CPY15*#
[05/09 11:34:05    662s] #*   LICENSORS AND IS SUBJECT TO LICENSE TERMS.                          CPY16*#
[05/09 11:34:05    662s] #*                                                                       CPY17*#
[05/09 11:34:05    662s] #*   DISCLAIMER OF WARRANTY:  Unless otherwise agreed in writing,        CPY18*#
[05/09 11:34:05    662s] #*   Mentor Graphics software and associated files are provided          CPY19*#
[05/09 11:34:05    662s] #*   "as is" and without warranty.  Mentor Graphics has no obligation    CPY1A*#
[05/09 11:34:05    662s] #*   to support or otherwise maintain software.  Mentor Graphics         CPY1B*#
[05/09 11:34:05    662s] #*   makes no warranties, express or implied with respect to software    CPY1C*#
[05/09 11:34:05    662s] #*   including any warranty of merchantability or fitness for a          CPY1D*#
[05/09 11:34:05    662s] #*   particular purpose.                                                 CPY1E*#
[05/09 11:34:05    662s] #*                                                                       CPY1F*#
[05/09 11:34:05    662s] #*   LIMITATION OF LIABILITY: Mentor Graphics is not liable for any      CPY1G*#
[05/09 11:34:05    662s] #*   property damage, personal injury, loss of profits, interruption     CPY1H*#
[05/09 11:34:05    662s] #*   of business, or for any other special, consequential or             CPY1I*#
[05/09 11:34:05    662s] #*   incidental damages, however caused, whether for breach of           CPY1J*#
[05/09 11:34:05    662s] #*   warranty, contract, tort (including negligence), strict             CPY1K*#
[05/09 11:34:05    662s] #*   liability or otherwise. In no event shall Mentor Graphics'          CPY1L*#
[05/09 11:34:05    662s] #*   liability exceed the amount paid for the product giving rise        CPY1M*#
[05/09 11:34:05    662s] #*   to the claim                                                        CPY1N*#
[05/09 11:34:05    662s] #************************************************************************CPY1O*#
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] # This contains Tcl procs specific to integration of ICCompiler and EDI with RVE and Calibre
[05/09 11:34:05    662s] # Interactive for creating DRC markers and route guides/blockages.
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @if {[info exists env(CALIBRE_HOME)] && ($env(CALIBRE_HOME) != "")} {
[05/09 11:34:05    662s]     set env(MGC_HOME) $env(CALIBRE_HOME)
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @namespace eval Calibre::import_rdb {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     namespace export *
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     ################################################################################
[05/09 11:34:05    662s]     # Parse the list of arguments into an array
[05/09 11:34:05    662s]     ################################################################################
[05/09 11:34:05    662s]     proc ParseArguments { argList } {
[05/09 11:34:05    662s]       array set retArguments {}
[05/09 11:34:05    662s]       set standAloneArgIdx 0
[05/09 11:34:05    662s]       set argListLength [llength $argList]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       for {set argIndex 0} {$argIndex < $argListLength} {incr argIndex} {
[05/09 11:34:05    662s]         set thisArgument [lindex $argList $argIndex]
[05/09 11:34:05    662s]         if { ([string index $thisArgument 0] eq "-") && (![string is digit [string index $thisArgument 1]]) } {
[05/09 11:34:05    662s]           # This arg is a switch
[05/09 11:34:05    662s]           if { [expr {$argIndex+1}] < $argListLength } {
[05/09 11:34:05    662s]             # Check next argument
[05/09 11:34:05    662s]             set nextArgument [lindex $argList [expr {$argIndex+1}]]
[05/09 11:34:05    662s]             if { ([string index $nextArgument 0] ne "-") || ([string is digit [string index $nextArgument 1]]) } {
[05/09 11:34:05    662s]               set retArguments($thisArgument) $nextArgument
[05/09 11:34:05    662s]               incr argIndex
[05/09 11:34:05    662s]               continue
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]           }
[05/09 11:34:05    662s]           # This arg is a flag
[05/09 11:34:05    662s]           set retArguments($thisArgument) ""
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]           # This arg is a stand-alone argument
[05/09 11:34:05    662s]           set retArguments($standAloneArgIdx) $thisArgument
[05/09 11:34:05    662s]           incr standAloneArgIdx
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       return [array get retArguments]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ### End verbose source output for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/querytcl/import_rdb.tcl'.
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @namespace eval Calibre {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     namespace export convert_to_drc_errors convert_to_route_blockages import_drc_errors import_route_blockages
[05/09 11:34:05    662s]     namespace import ::Calibre::import_rdb::*
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc import_drc_errors { fileName } {
[05/09 11:34:05    662s]         return [::Calibre::marker_if::import_file $fileName]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc import_route_blockages { fileName } {
[05/09 11:34:05    662s]         return [::Calibre::route_if::import_file $fileName]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc convert_rdb { import_proc args } {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       set calibre "$::env(MGC_HOME)/bin/calibre"
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       set rve_com [list $calibre -rve]
[05/09 11:34:05    662s]       lappend rve_com [join $args]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       array unset arguments
[05/09 11:34:05    662s]       array set arguments [::Calibre::import_rdb::ParseArguments $args]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       set to_import_file ""
[05/09 11:34:05    662s]       if { ![info exists arguments(-output_file)] } {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { [info exists ::env(MGC_TMPDIR)] } {
[05/09 11:34:05    662s]           if { [file exists $::env(MGC_TMPDIR)] } {
[05/09 11:34:05    662s]             set to_import_file $::env(MGC_TMPDIR)
[05/09 11:34:05    662s]           }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $to_import_file eq "" && [info exists ::env(MGC_HOME)] } {
[05/09 11:34:05    662s]           if { [file exists $::env(MGC_HOME)] } {
[05/09 11:34:05    662s]             set to_import_file $::env(MGC_HOME)
[05/09 11:34:05    662s]             set to_import_file "$to_import_file/tmp"
[05/09 11:34:05    662s]             if { ![file exists $to_import_file] } {
[05/09 11:34:05    662s]               set to_import_file ""
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]           }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $to_import_file eq "" && [file exists "/usr/tmp"] } {
[05/09 11:34:05    662s]           set to_import_file "/usr/tmp"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $to_import_file eq "" } {
[05/09 11:34:05    662s]           set to_import_file "."
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         # Temporary file for storing Stuttgard commands
[05/09 11:34:05    662s]         set to_import_file "$to_import_file/mgc_rve_rdb[pid]"
[05/09 11:34:05    662s]         lappend rve_com -output_file $to_import_file
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       # lappend rve_com -no_command_in_transcript
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       # Run RVE
[05/09 11:34:05    662s]       set rveStatus [catch {eval exec $rve_com} result]
[05/09 11:34:05    662s]       puts $result
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       if { $rveStatus ne 0 } {
[05/09 11:34:05    662s]         puts "\nConversion failed.\n"
[05/09 11:34:05    662s]         return 1
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       if { $to_import_file eq "" } {
[05/09 11:34:05    662s]         puts "RDB conversion successful."
[05/09 11:34:05    662s]         return 0
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       set retStatus [catch {eval $import_proc $to_import_file} result]
[05/09 11:34:05    662s]       if { $retStatus ne 0 } {
[05/09 11:34:05    662s]       	puts $result
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       if { ($to_import_file ne "") && [file exists $to_import_file] } {
[05/09 11:34:05    662s]         if { (![info exists ::env(MGC_RVE_HILIGHT_DEBUG)]) || \
[05/09 11:34:05    662s]              ($::env(MGC_RVE_HILIGHT_DEBUG) == 0) } {
[05/09 11:34:05    662s]           file delete $to_import_file
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]       return $retStatus
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc convert_to_drc_errors { args } {
[05/09 11:34:05    662s]       puts "\nCommand:  convert_to_drc_errors $args\n"
[05/09 11:34:05    662s]       set retStatus [catch {eval convert_rdb Calibre::import_drc_errors -wrapper ::Calibre::convert_to_drc_errors -convert_to edi_drc $args} result]
[05/09 11:34:05    662s]       if { $retStatus ne 0 } {
[05/09 11:34:05    662s]       	return 0
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       return 1
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc convert_to_route_blockages { args } {
[05/09 11:34:05    662s]       puts "\nCommand:  convert_to_route_blockages $args\n"
[05/09 11:34:05    662s]       set retStatus [catch {eval convert_rdb Calibre::import_route_blockages -wrapper ::Calibre::convert_to_route_blockages -convert_to edi_blk $args} result]
[05/09 11:34:05    662s]       if { $retStatus ne 0 } {
[05/09 11:34:05    662s]       	return 0
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       return 1
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @namespace eval Calibre::marker_if {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     namespace export mgc_rve_add_start mgc_rve_add_cell       \
[05/09 11:34:05    662s]               mgc_rve_add_rectangle mgc_rve_define_rectangle  \
[05/09 11:34:05    662s]               mgc_rve_add_end                                 \
[05/09 11:34:05    662s]               mra_check                                       \
[05/09 11:34:05    662s]               mra_start             mra_cell                  \
[05/09 11:34:05    662s]               mra_rect              mrd_rect                  \
[05/09 11:34:05    662s]               mra_end                                         \
[05/09 11:34:05    662s]               import_file
[05/09 11:34:05    662s]     namespace import ::Calibre::import_rdb::*
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     set         currentCellName         ""
[05/09 11:34:05    662s]     set         currentCheckName        ""
[05/09 11:34:05    662s]     array unset createdCheckTypes
[05/09 11:34:05    662s]     set         currentLayers           [list]
[05/09 11:34:05    662s]     set         currentCheckText        ""
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc register_cell { sticky cell args } {
[05/09 11:34:05    662s]         variable currentCellName
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set curr_init_top_cell [dbCellName [dbgTopCell]]
[05/09 11:34:05    662s]         if { ($curr_init_top_cell ne "") && ($cell ne $curr_init_top_cell) } {
[05/09 11:34:05    662s]             set currentCellName         ""
[05/09 11:34:05    662s]             puts "Error: '$cell' should be opened and set as the top cell."
[05/09 11:34:05    662s]             return ""
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         array unset arguments
[05/09 11:34:05    662s]         array set arguments [::Calibre::import_rdb::ParseArguments $args]
[05/09 11:34:05    662s]         if { [info exists arguments(-precision)] } {
[05/09 11:34:05    662s]           set precision $arguments(-precision)
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]           set precision  1000
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         ::mgc_enc::mgc_rve_context $cell $precision
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $sticky } {
[05/09 11:34:05    662s]             set currentCellName $cell
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return $cell
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mgc_rve_add_check_internal { sticky name_pos args } {
[05/09 11:34:05    662s]         variable currentCellName
[05/09 11:34:05    662s]         variable currentCheckName
[05/09 11:34:05    662s]         variable createdCheckTypes
[05/09 11:34:05    662s]         variable currentLayers
[05/09 11:34:05    662s]         variable currentCheckText
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { [llength $args] < 1 } {
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         array unset arguments
[05/09 11:34:05    662s]         array set arguments [::Calibre::import_rdb::ParseArguments $args]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $name_pos == 1 } {
[05/09 11:34:05    662s]             set cell [join [lindex $args 0]]
[05/09 11:34:05    662s]             set route_view [eval mra_cell ${cell} $args]
[05/09 11:34:05    662s]             if { $route_view eq "" } {
[05/09 11:34:05    662s]                 return {}
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         } else {   # name_pos <= 0
[05/09 11:34:05    662s]             if { $currentCellName eq "" } {
[05/09 11:34:05    662s]                 puts "Error: cell should be set first."
[05/09 11:34:05    662s]                 return {}
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             set cell $currentCellName
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $name_pos >= 0 } {
[05/09 11:34:05    662s]             set check [join [lindex $args $name_pos]]
[05/09 11:34:05    662s]         } else {   # name_pos < 0
[05/09 11:34:05    662s]             if { $currentCheckName eq "" } {
[05/09 11:34:05    662s]                 puts "Error: check should be set first."
[05/09 11:34:05    662s]                 return {}
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             set check $currentCheckName
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set check_type_name [join [list ${cell} ${check}] /]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set check_text   ""
[05/09 11:34:05    662s]         set check_layers [list]
[05/09 11:34:05    662s]         if { [info exists createdCheckTypes(${check_type_name})] } {
[05/09 11:34:05    662s]             set check_text_and_layers $createdCheckTypes(${check_type_name})
[05/09 11:34:05    662s]             set check_text   [lindex check_text_and_layers 0]
[05/09 11:34:05    662s]             set check_layers [lindex check_text_and_layers 1]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $sticky } {
[05/09 11:34:05    662s]             set currentCheckText $check_text
[05/09 11:34:05    662s]             set currentLayers $check_layers
[05/09 11:34:05    662s]             set currentCheckName ${check}
[05/09 11:34:05    662s]             if { [info exists arguments(-text_desc)] } {
[05/09 11:34:05    662s]                 set currentCheckText $arguments(-text_desc)
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             if { [info exists arguments(-layer)] } {
[05/09 11:34:05    662s]                 set currentLayers $arguments(-layer)
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             set createdCheckTypes($check_type_name) [list $currentCheckText $currentLayers]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return $check_layers
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mgc_rve_add_clear { {cell ""} } {
[05/09 11:34:05    662s]         variable currentCellName
[05/09 11:34:05    662s]         variable currentCheckName
[05/09 11:34:05    662s]         variable createdCheckTypes
[05/09 11:34:05    662s]         variable currentLayers
[05/09 11:34:05    662s]         variable currentCheckText
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set         currentCellName     ""
[05/09 11:34:05    662s]         set         currentCheckName     ""
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         array unset createdCheckTypes
[05/09 11:34:05    662s]         array set   createdCheckTypes       {}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set         currentLayers           [list]
[05/09 11:34:05    662s]         set         currentCheckText        ""
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return $cell
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mgc_rve_add_drc_error { de_pos shape args } {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         variable currentCellName
[05/09 11:34:05    662s]         variable currentCheckName
[05/09 11:34:05    662s]         variable createdCheckTypes
[05/09 11:34:05    662s]         variable currentLayers
[05/09 11:34:05    662s]         variable currentCheckText
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { [llength $args] < 1 } {
[05/09 11:34:05    662s]             puts "Error: invalid parameters for creating Encounter DRC Error: mgc_rve_add_rectangle $args."
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $currentCellName eq "" } {
[05/09 11:34:05    662s]             return 0
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $de_pos >= 1 } {
[05/09 11:34:05    662s]             set cell [join [lindex $args 0]]
[05/09 11:34:05    662s]             set drc_layout_cell [eval mra_cell ${cell} $args]
[05/09 11:34:05    662s]             if { $drc_layout_cell eq "" } {
[05/09 11:34:05    662s]                 return {}
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             set cell $currentCellName
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $de_pos >= 2 } {
[05/09 11:34:05    662s]             set check [join [lindex $args 1]]
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             set check $currentCheckName
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         array unset arguments
[05/09 11:34:05    662s]         array set arguments [::Calibre::import_rdb::ParseArguments $args]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set layers {}
[05/09 11:34:05    662s]         if { [info exists arguments(-layer)] } {
[05/09 11:34:05    662s]             set layers $arguments(-layer)
[05/09 11:34:05    662s]         } elseif { [llength $currentLayers] != 0 } {
[05/09 11:34:05    662s]             set layers $currentLayers
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set drc_info ""
[05/09 11:34:05    662s]         if { [info exists arguments(-info)] } {
[05/09 11:34:05    662s]             set drc_info $arguments(-info)
[05/09 11:34:05    662s]         } elseif { $currentCheckText ne "" } {
[05/09 11:34:05    662s]             set drc_info [list $currentCheckText]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set edi_com [list createMarker -type Calibre -subtype ${check}]
[05/09 11:34:05    662s]         if { $drc_info ne "" } {
[05/09 11:34:05    662s]             lappend edi_com -desc $drc_info
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set rects [lindex $args [expr {$de_pos + 1}]]
[05/09 11:34:05    662s]         set count 0
[05/09 11:34:05    662s]         foreach rect $rects {
[05/09 11:34:05    662s]             set edi_com_exe $edi_com
[05/09 11:34:05    662s]             lappend edi_com_exe $shape [join $rect]
[05/09 11:34:05    662s]             if { [llength $layers] != 0 } {
[05/09 11:34:05    662s]                 foreach layer $layers {
[05/09 11:34:05    662s]                     set edi_com_exe_rect $edi_com_exe
[05/09 11:34:05    662s]                     lappend edi_com_exe_rect -layer $layer
[05/09 11:34:05    662s]                     incr count
[05/09 11:34:05    662s]                     eval $edi_com_exe_rect
[05/09 11:34:05    662s]                 }
[05/09 11:34:05    662s]             } else {
[05/09 11:34:05    662s]                 incr count
[05/09 11:34:05    662s]                 eval $edi_com_exe
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return $count
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_start { {cell ""} } {
[05/09 11:34:05    662s]         return [mgc_rve_add_clear]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_start {} mra_start
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_cell { cell args } {
[05/09 11:34:05    662s]         set drc_layout_cell [eval register_cell true ${cell} $args]
[05/09 11:34:05    662s]         return $drc_layout_cell
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_cell {} mra_cell
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_check { args } {
[05/09 11:34:05    662s]         set layers [eval mgc_rve_add_check_internal true 0 $args]
[05/09 11:34:05    662s]         return $layers
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_check {} mra_check
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mrd_check { args } {
[05/09 11:34:05    662s]         set layers [eval mgc_rve_add_check_internal true 1 $args]
[05/09 11:34:05    662s]         return $layers
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_define_check {} mrd_check
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_rect { args } {
[05/09 11:34:05    662s]         return [eval mgc_rve_add_drc_error -1 -bbox $args]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_rectangle {} mra_rect
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mrd_rect { args } {
[05/09 11:34:05    662s]         return [eval mgc_rve_add_drc_error 2 -bbox $args]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_define_rectangle {} mrd_rect
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_end { {cell ""} } {
[05/09 11:34:05    662s]         return [mgc_rve_add_clear]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_end {} mra_end
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc import_file { fileName } {
[05/09 11:34:05    662s]       mra_start
[05/09 11:34:05    662s]       if {[catch {source $fileName}]} {
[05/09 11:34:05    662s]       	return 0
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       mra_end
[05/09 11:34:05    662s]       return 1
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] @namespace eval Calibre::route_if {
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     namespace export mgc_rve_add_start      mgc_rve_add_cell         \
[05/09 11:34:05    662s]                      mgc_rve_add_check      mgc_rve_define_check     \
[05/09 11:34:05    662s]                      mgc_rve_add_rectangle  mgc_rve_define_rectangle \
[05/09 11:34:05    662s]                      mgc_rve_add_polygon    mgc_rve_define_polygon   \
[05/09 11:34:05    662s]                      mgc_rve_add_end                                 \
[05/09 11:34:05    662s]                      mra_start              mra_cell                 \
[05/09 11:34:05    662s]                      mra_check              mrd_check                \
[05/09 11:34:05    662s]                      mra_rect               mrd_rect                 \
[05/09 11:34:05    662s]                      mra_poly               mrd_pol                  \
[05/09 11:34:05    662s]                      mra_end                                         \
[05/09 11:34:05    662s]                      import_file
[05/09 11:34:05    662s]     namespace import ::Calibre::import_rdb::*
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     array set   createdCheckLayers      {}
[05/09 11:34:05    662s]     set         currentCellName         ""
[05/09 11:34:05    662s]     set         currentCheckName        ""
[05/09 11:34:05    662s]     array unset createdCheckCount
[05/09 11:34:05    662s]     set         currentLayers           [list]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mgc_rve_open_cell { sticky cell args } {
[05/09 11:34:05    662s]         variable currentCellName
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { ${cell} eq "" } {
[05/09 11:34:05    662s]             return ""
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set curr_init_top_cell [dbCellName [dbgTopCell]]
[05/09 11:34:05    662s]         if { ($curr_init_top_cell ne "") && (${cell} ne $curr_init_top_cell) } {
[05/09 11:34:05    662s]             set currentCellName         ""
[05/09 11:34:05    662s]             puts "Error: '$cell' should be opened and set as the top cell."
[05/09 11:34:05    662s]             return ""
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         array unset arguments
[05/09 11:34:05    662s]         array set arguments [::Calibre::import_rdb::ParseArguments $args]
[05/09 11:34:05    662s]         if { [info exists arguments(-precision)] } {
[05/09 11:34:05    662s]           set precision $arguments(-precision)
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]           set precision  1000
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s]         ::mgc_enc::mgc_rve_context ${cell} $precision
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $sticky } {
[05/09 11:34:05    662s]             set currentCellName ${cell}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return ${cell}
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mgc_rve_add_clear {} {
[05/09 11:34:05    662s]         variable createdCheckLayers
[05/09 11:34:05    662s]         variable currentCellName
[05/09 11:34:05    662s]         variable currentCheckName
[05/09 11:34:05    662s]         variable createdCheckCount
[05/09 11:34:05    662s]         variable currentLayers
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         array unset createdCheckLayers
[05/09 11:34:05    662s]         array set   createdCheckLayers      {}
[05/09 11:34:05    662s]         set         currentCellName         ""
[05/09 11:34:05    662s]         set         currentCheckName        ""
[05/09 11:34:05    662s]         array unset createdCheckCount
[05/09 11:34:05    662s]         array set   createdCheckCount       {}
[05/09 11:34:05    662s]         set         currentLayers           [list]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mgc_rve_add_check_internal { sticky name_pos args } {
[05/09 11:34:05    662s]         variable createdCheckLayers
[05/09 11:34:05    662s]         variable currentCellName
[05/09 11:34:05    662s]         variable currentCheckName
[05/09 11:34:05    662s]         variable createdCheckCount
[05/09 11:34:05    662s]         variable currentLayers
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { [llength $args] < 1 } {
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         array unset arguments
[05/09 11:34:05    662s]         array set arguments [::Calibre::import_rdb::ParseArguments $args]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { [info exists arguments(-text_desc)] } {
[05/09 11:34:05    662s]           set text_desc $arguments(-text_desc)
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]           set text_desc  ""
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $name_pos == 1 } {
[05/09 11:34:05    662s] 	        set cell [join [lindex $args 0]]
[05/09 11:34:05    662s] 	        set drc_cell [eval mgc_rve_open_cell $sticky ${cell} $args]
[05/09 11:34:05    662s] 	        if { $drc_cell eq "" } {
[05/09 11:34:05    662s] 	            return {}
[05/09 11:34:05    662s] 	        }
[05/09 11:34:05    662s]     	} else {   # name_pos <= 0
[05/09 11:34:05    662s]             if { $currentCellName == "" } {
[05/09 11:34:05    662s] 	            puts "Error: cell has not been defined."
[05/09 11:34:05    662s] 	            return {}
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             set cell $currentCellName
[05/09 11:34:05    662s]     	}
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $name_pos >= 0 } {
[05/09 11:34:05    662s]             set check [join [lindex $args $name_pos]]
[05/09 11:34:05    662s]         } else {   # name_pos < 0
[05/09 11:34:05    662s]             if { $currentCheckName eq "" } {
[05/09 11:34:05    662s]                 puts "Error: check should be set first."
[05/09 11:34:05    662s]                 return {}
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             set check $currentCheckName
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set check_type_name [join [list ${cell} ${check}] /]
[05/09 11:34:05    662s]         if { [info exists createdCheckLayers(${check_type_name})] } {
[05/09 11:34:05    662s]             set check_layers $createdCheckTypes(${check_type_name})
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             set createdCheckCount(${check_type_name}) 0
[05/09 11:34:05    662s]             set check_layers [list]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $sticky } {
[05/09 11:34:05    662s]             set currentLayers $check_layers
[05/09 11:34:05    662s]             set currentCheckName ${check}
[05/09 11:34:05    662s]             if { [info exists arguments(-layer)] } {
[05/09 11:34:05    662s]                 set currentLayers $arguments(-layer)
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s]             set createdCheckLayers(${check_type_name}) $currentLayers
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return [list ${cell} ${check}]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mgc_rve_add_route_blockages { shape coords_pos breakup args } {
[05/09 11:34:05    662s]         variable currentCellName
[05/09 11:34:05    662s]         variable currentCheckName
[05/09 11:34:05    662s]         variable createdCheckCount
[05/09 11:34:05    662s]         variable currentLayers
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { [llength $args] < 1 } {
[05/09 11:34:05    662s]             puts "Error: invalid parameters for creating Encounter route blockage: mgc_rve_add_rectangle/polygon $args."
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]        	set check_name_pos [expr {$coords_pos - 2}]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $check_name_pos >= 0 } {
[05/09 11:34:05    662s]             set cell_and_check [eval mgc_rve_add_check_internal false $check_name_pos $args]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]             if { [llength $cell_and_check] <= 1 } {
[05/09 11:34:05    662s]                 return {}
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]             set cell [lindex $cell_and_check 0]
[05/09 11:34:05    662s]             set checkName       [lindex $cell_and_check 1]
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             set cell            $currentCellName
[05/09 11:34:05    662s]             set checkName       $currentCheckName
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $cell eq "" } {
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $checkName eq "" } {
[05/09 11:34:05    662s]             puts "Error: check should've been set first."
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         array unset arguments
[05/09 11:34:05    662s]         array set arguments [::Calibre::import_rdb::ParseArguments $args]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { [info exists arguments(-layer)] } {
[05/09 11:34:05    662s]             set layers $arguments(-layer)
[05/09 11:34:05    662s]         } elseif { [llength $currentLayers] != 0 } {
[05/09 11:34:05    662s]             set layers $currentLayers
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             puts "Error: need -layer parameter to create route blockage '[lindex $args $coords_pos]'."
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         if { $breakup } {
[05/09 11:34:05    662s]             set coords [lindex $args $coords_pos]
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             set coords [list [lindex $args $coords_pos]]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set rb_name_pos [expr {$coords_pos - 1}]
[05/09 11:34:05    662s]         if { $rb_name_pos >= 0 } {
[05/09 11:34:05    662s]             set rb_name [lindex $args $rb_name_pos]
[05/09 11:34:05    662s]         } else {
[05/09 11:34:05    662s]             set rb_name "mgc_rve_check"
[05/09 11:34:05    662s]             append rb_name _${cell}
[05/09 11:34:05    662s]             append rb_name _${checkName}
[05/09 11:34:05    662s]             foreach layer $layers {
[05/09 11:34:05    662s]                 append rb_name _${layer}
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]             set check_type_name [join [list ${cell} ${checkName}] /]
[05/09 11:34:05    662s]             append rb_name _$createdCheckCount(${check_type_name})
[05/09 11:34:05    662s]             incr createdCheckCount(${check_type_name})
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set edi_com [list createRouteBlk -layer $layers]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set extra_name ""
[05/09 11:34:05    662s]         if { [llength $coords] > 1 } {
[05/09 11:34:05    662s]             set extra_name "_"
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set count 0
[05/09 11:34:05    662s]         set retVal {}
[05/09 11:34:05    662s]         foreach coord $coords {
[05/09 11:34:05    662s]             set edi_com_exe $edi_com
[05/09 11:34:05    662s]             lappend edi_com_exe $shape [join [join $coord]]
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]             set rb_name_exe $rb_name
[05/09 11:34:05    662s]             if { $extra_name ne "" } {
[05/09 11:34:05    662s]                 append rb_name_exe $extra_name $count
[05/09 11:34:05    662s]                 incr count
[05/09 11:34:05    662s]             }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]             lappend edi_com_exe -name $rb_name_exe
[05/09 11:34:05    662s]             lappend retVal [eval $edi_com_exe]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return $retVal
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_start { {cell ""} args } {
[05/09 11:34:05    662s]         mgc_rve_add_clear
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         set drc_cell ""
[05/09 11:34:05    662s]         if { $cell ne "" } {
[05/09 11:34:05    662s]         	set drc_cell [eval mgc_rve_open_cell true ${cell} $args]
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return $drc_cell
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_start {} mra_start
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_cell { cell args } {
[05/09 11:34:05    662s]        	set drc_cell [eval mgc_rve_open_cell true ${cell} $args]
[05/09 11:34:05    662s]         return $drc_cell
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_cell {} mra_cell
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_check { args } {
[05/09 11:34:05    662s]         set cell_and_check [eval mgc_rve_add_check_internal true 0 $args]
[05/09 11:34:05    662s]         if { [llength $cell_and_check] <= 1 } {
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return [lindex $cell_and_check 1]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_check {} mra_check
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mrd_check { args } {
[05/09 11:34:05    662s]         set cell_and_check [eval mgc_rve_add_check_internal true 1 $args]
[05/09 11:34:05    662s]         if { [llength $cell_and_check] <= 1 } {
[05/09 11:34:05    662s]             return {}
[05/09 11:34:05    662s]         }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]         return [lindex $cell_and_check 1]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_define_check {} mrd_check
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_rect { args } {
[05/09 11:34:05    662s]         return [eval mgc_rve_add_route_blockages -box 0 true $args]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_rectangle {} mra_rect
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mrd_rect { args } {
[05/09 11:34:05    662s]         return [eval mgc_rve_add_route_blockages -box 3 true $args]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_define_rectangle {} mrd_rect
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_poly { args } {
[05/09 11:34:05    662s]         return [eval mgc_rve_add_route_blockages -polygon 0 false $args]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_polygon {} mra_poly
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mrd_poly { args } {
[05/09 11:34:05    662s]         return [eval mgc_rve_add_route_blockages -polygon 3 false $args]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_define_polygon {} mrd_poly
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc mra_end { {cell ""} } {
[05/09 11:34:05    662s]         return [mgc_rve_add_clear]
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     interp alias {} mgc_rve_add_end {} mra_end
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s]     proc import_file { fileName } {
[05/09 11:34:05    662s]       mra_start
[05/09 11:34:05    662s]       if {[catch {source $fileName}]} {
[05/09 11:34:05    662s]       	return 0
[05/09 11:34:05    662s]       }
[05/09 11:34:05    662s]       mra_end
[05/09 11:34:05    662s]       return 1
[05/09 11:34:05    662s]     }
[05/09 11:34:05    662s] }
[05/09 11:34:05    662s] 
[05/09 11:34:05    662s] ### End verbose source output for '/proj/cad/mentor_2021/aoi_cal_2021.1_33.19/shared/pkgs/icv/tools/queryenc/enc_rdb.tcl'.
[05/09 11:34:06    662s] @file 61:
[05/09 11:34:06    662s] @file 62: }
[05/09 11:34:06    662s] #@ End verbose source /proj/cad/mentor_2021/aoi_cal_2021.1_33.19/lib/cal_enc.tcl
[05/09 11:34:06    662s] 1
[05/09 11:34:06    662s] @innovus 27> Could not initialize Calibre layout-server socket at :9189. Trying to find free socket ...
[05/09 11:34:11    662s] Calibre layout-server initialized successfully at socket localhost:5005
