//! Virtual-memory manager — per-process address space.
//!
//! `kernel/mem` is architecture-neutral. The actual page-table format
//! (4-level x86_64, 4-level aarch64, Sv39 riscv64, WASM linear memory)
//! is implemented in `kernel/arch/*` and plugged in through the Arch HAL
//! page-table surface — [`tairix_arch_api::mmu::AddressSpace`] for the
//! map / translate / unmap walk and [`tairix_arch_api::tlb::TlbShootdown`]
//! for the per-page TLB invalidation. `kernel/mem` names **only** those
//! HAL traits; it no longer defines its own page-table trait
//! (one vocabulary; `plans/WIRING.md` Stage W5b-2).
//!
//! [`AddressSpace`] is a *thin* generic façade over a port's HAL
//! [`tairix_arch_api::mmu::AddressSpace`] (`+ TlbShootdown`)
//! implementation. It owns the page-table object, exposes
//! capability-checked map / unmap / translate operations in
//! `kernel/mem`'s own [`Page`] / [`Frame`] / [`MapFlags`] currency
//! (bridged to the HAL's `u64` / [`tairix_arch_api::mmu::PageFlags`]
//! vocabulary at the boundary), and tracks the high-level mapping ranges
//! (so leak-checking and double-mapping detection can be done
//! independently of the arch).
//!
//! # Host-testability
//!
//! A `HostPageTable` test double — a `BTreeMap<Page, (Frame, MapFlags)>` —
//! is provided under `#[cfg(test)]`. It exercises every public path of
//! [`AddressSpace`] on a developer workstation without ever touching a
//! real CPU page table.

use alloc::collections::BTreeMap;
use core::fmt;

use tairix_arch_api::mmu::{AccessTracking, AddressSpace as HalAddressSpace, MapError, PageFlags};
use tairix_arch_api::tlb::TlbShootdown;

use crate::error::AllocError;
use crate::frame::{Frame, PhysAddr, PAGE_SHIFT, PAGE_SIZE};
use crate::retire::SpaceTlb;

// `bitflags_like!` — a tiny in-crate macro that synthesises just enough of
// the well-known `bitflags` crate to avoid adding a dependency for one
// type. It is defined here at the top of the module so the `MapFlags!`
// invocation below has it in scope.
macro_rules! bitflags_like {
    (
        $(#[$outer:meta])*
        $vis:vis struct $Name:ident($T:ty) {
            $( $(#[$inner:meta])* const $Flag:ident = $Value:expr; )*
        }
    ) => {
        $(#[$outer])*
        $vis struct $Name($T);

        impl $Name {
            $(
                $(#[$inner])*
                pub const $Flag: Self = Self($Value);
            )*

            /// The empty set.
            #[must_use]
            pub const fn empty() -> Self { Self(0) }

            /// `true` if `self` contains every bit in `other`.
            #[must_use]
            pub const fn contains(self, other: Self) -> bool {
                (self.0 & other.0) == other.0
            }

            /// Raw bit pattern.
            #[must_use]
            pub const fn bits(self) -> $T { self.0 }

            /// The union of two sets — the `const` counterpart of
            /// [`core::ops::BitOr`], usable when building a flag constant.
            #[must_use]
            pub const fn union(self, other: Self) -> Self { Self(self.0 | other.0) }
        }

        impl core::ops::BitOr for $Name {
            type Output = Self;
            fn bitor(self, rhs: Self) -> Self { Self(self.0 | rhs.0) }
        }
        impl core::ops::BitAnd for $Name {
            type Output = Self;
            fn bitand(self, rhs: Self) -> Self { Self(self.0 & rhs.0) }
        }
    };
}

/// Virtual byte address.
///
/// Mirrors [`crate::PhysAddr`] for the virtual half of the world.
/// Keeping them distinct types prevents accidental cross-use in kernel
/// APIs.
#[derive(Debug, Clone, Copy, PartialEq, Eq, PartialOrd, Ord, Hash)]
pub struct VirtAddr(u64);

impl VirtAddr {
    /// Wrap a raw `u64` as a virtual address.
    #[must_use]
    pub const fn new(addr: u64) -> Self {
        Self(addr)
    }

    /// The numeric value.
    #[must_use]
    pub const fn as_u64(self) -> u64 {
        self.0
    }

    /// `true` if this address is page-aligned.
    #[must_use]
    pub const fn is_page_aligned(self) -> bool {
        (self.0 & (PAGE_SIZE as u64 - 1)) == 0
    }
}

impl fmt::Display for VirtAddr {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        write!(f, "{:#018x}", self.0)
    }
}

/// A page-aligned virtual address.
///
/// Pages always exist at frame granularity (4 KiB). Constructing a
/// `Page` from a misaligned [`VirtAddr`] is a programmer error and
/// surfaces as [`PageTableError::Misaligned`].
#[derive(Debug, Clone, Copy, PartialEq, Eq, PartialOrd, Ord, Hash)]
pub struct Page(VirtAddr);

impl Page {
    /// Create a [`Page`] from a page-aligned virtual address.
    ///
    /// # Errors
    ///
    /// [`PageTableError::Misaligned`] if `addr` is not page-aligned.
    pub fn from_addr(addr: VirtAddr) -> Result<Self, PageTableError> {
        if addr.is_page_aligned() {
            Ok(Self(addr))
        } else {
            Err(PageTableError::Misaligned)
        }
    }

    /// Start address of the page.
    #[must_use]
    pub fn start(self) -> VirtAddr {
        self.0
    }

    /// Page number (`addr >> 12`).
    #[must_use]
    pub fn number(self) -> u64 {
        self.0.as_u64() >> PAGE_SHIFT
    }
}

bitflags_like! {
    /// Permission and attribute bits a page may carry.
    ///
    /// This is an architecture-neutral subset of the bits every Tier-1
    /// MMU supports. Architecture crates translate these into native
    /// page-table entries during Stage 3.
    #[derive(Debug, Clone, Copy, PartialEq, Eq, Hash)]
    pub struct MapFlags(u8) {
        /// Page is readable.
        const READ      = 0b0000_0001;
        /// Page is writable.
        const WRITE     = 0b0000_0010;
        /// Page is executable.
        const EXEC      = 0b0000_0100;
        /// Page is accessible from ring 3 / EL0 / U-mode.
        const USER      = 0b0000_1000;
        /// Page is mapped with caching disabled (MMIO).
        const NO_CACHE  = 0b0001_0000;
        /// Page backs a buffer shared with a DMA master that does not snoop
        /// the CPU's caches (the HAL [`PageFlags::DMA_COHERENT`]): mapped
        /// Normal Non-Cacheable, or refused by a port that cannot. Distinct
        /// from [`Self::NO_CACHE`] (Device/MMIO): a DMA buffer is accessed
        /// with ordinary loads and stores.
        const DMA_COHERENT = 0b0010_0000;
        /// Page is a write-mostly framebuffer aperture whose stores may be
        /// gathered and combined.
        const WRITE_COMBINE = 0b0100_0000;
        /// Page backs a buffer a DMA master reads or writes, whatever its
        /// memory type (the HAL [`PageFlags::DMA`]).
        const DMA = 0b1000_0000;
    }
}

impl MapFlags {
    /// Every attribute that maps a page as something other than ordinary
    /// write-back RAM.
    pub const NOT_CACHEABLE: Self = Self::NO_CACHE
        .union(Self::DMA_COHERENT)
        .union(Self::WRITE_COMBINE);
}

/// Errors a page-table operation may report.
///
/// These are *distinct* from [`AllocError`] because the caller wants to
/// distinguish "the operation itself was malformed" from "we ran out of
/// memory while servicing it".
#[derive(Debug, Clone, Copy, PartialEq, Eq, Hash)]
#[non_exhaustive]
pub enum PageTableError {
    /// The address was not page-aligned.
    Misaligned,
    /// The page is already mapped (caller must unmap first).
    AlreadyMapped,
    /// The page is not currently mapped.
    NotMapped,
    /// A contiguous virtual-page or physical-frame range overflowed its
    /// address representation before any mapping was installed.
    AddressOverflow,
    /// The flags are inconsistent (e.g. `EXEC | WRITE` for a process
    /// that requested W^X). Defensive — the trait implementation may
    /// also use this to surface MMU constraints.
    InvalidFlags,
    /// The underlying allocator failed.
    AllocFailed(AllocError),
    /// The backend cannot do what was asked (the fail-closed
    /// [`tairix_arch_api::mmu::MapError::Unsupported`]): a memory type its
    /// page tables cannot state, such as a buffer a device that does not
    /// snoop shares on a port with no uncached memory type.
    Unsupported,
}

impl From<AllocError> for PageTableError {
    fn from(e: AllocError) -> Self {
        Self::AllocFailed(e)
    }
}

/// The page-table backend a [`AddressSpace`] drives.
///
/// `kernel/mem` no longer defines its own page-table trait: the backend
/// is exactly the Arch HAL [`tairix_arch_api::mmu::AddressSpace`] (the
/// map / translate / unmap walk) plus [`TlbShootdown`] (the per-page
/// invalidation the map/unmap path issues), held together by this alias
/// so the bound is written once. Every
/// architecture port implements both traits; the in-crate
/// `HostPageTable` double implements them too so the façade stays
/// host-testable.
pub trait PageTable: HalAddressSpace + TlbShootdown {}

impl<T: HalAddressSpace + TlbShootdown> PageTable for T {}

/// Translate `kernel/mem`'s [`MapFlags`] into the HAL's neutral
/// [`PageFlags`] permission set (one decode at the boundary). `kernel/mem`'s `NO_CACHE` is the HAL's `DEVICE`
/// (uncached / strongly-ordered) attribute.
fn to_page_flags(flags: MapFlags) -> PageFlags {
    let mut out = PageFlags::empty();
    if flags.contains(MapFlags::READ) {
        out = out | PageFlags::READ;
    }
    if flags.contains(MapFlags::WRITE) {
        out = out | PageFlags::WRITE;
    }
    if flags.contains(MapFlags::EXEC) {
        out = out | PageFlags::EXEC;
    }
    if flags.contains(MapFlags::USER) {
        out = out | PageFlags::USER;
    }
    if flags.contains(MapFlags::NO_CACHE) {
        out = out | PageFlags::DEVICE;
    }
    if flags.contains(MapFlags::DMA_COHERENT) {
        out = out | PageFlags::DMA_COHERENT;
    }
    if flags.contains(MapFlags::WRITE_COMBINE) {
        out = out | PageFlags::WRITE_COMBINE;
    }
    if flags.contains(MapFlags::DMA) {
        out = out | PageFlags::DMA;
    }
    out
}

/// Inverse of [`to_page_flags`]: decode a HAL [`PageFlags`] leaf back
/// into `kernel/mem`'s [`MapFlags`] currency.
fn from_page_flags(flags: PageFlags) -> MapFlags {
    let mut out = MapFlags::empty();
    if flags.contains(PageFlags::READ) {
        out = out | MapFlags::READ;
    }
    if flags.contains(PageFlags::WRITE) {
        out = out | MapFlags::WRITE;
    }
    if flags.contains(PageFlags::EXEC) {
        out = out | MapFlags::EXEC;
    }
    if flags.contains(PageFlags::USER) {
        out = out | MapFlags::USER;
    }
    if flags.contains(PageFlags::DEVICE) {
        out = out | MapFlags::NO_CACHE;
    }
    if flags.contains(PageFlags::DMA_COHERENT) {
        out = out | MapFlags::DMA_COHERENT;
    }
    if flags.contains(PageFlags::WRITE_COMBINE) {
        out = out | MapFlags::WRITE_COMBINE;
    }
    if flags.contains(PageFlags::DMA) {
        out = out | MapFlags::DMA;
    }
    out
}

/// Map a HAL [`MapError`] onto `kernel/mem`'s [`PageTableError`] at the
/// boundary. A pool-exhaustion failure becomes the allocator's
/// [`AllocError::OutOfMemory`], so callers see one OOM type.
fn from_map_error(err: MapError) -> PageTableError {
    match err {
        MapError::Misaligned => PageTableError::Misaligned,
        MapError::AlreadyMapped => PageTableError::AlreadyMapped,
        MapError::InvalidFlags => PageTableError::InvalidFlags,
        MapError::PoolExhausted => PageTableError::AllocFailed(AllocError::OutOfMemory),
        MapError::NotMapped => PageTableError::NotMapped,
        // `kernel/mem`'s map/unmap façade only ever drives `map_page`,
        // `translate`, and `unmap`, none of which return `Unsupported`.
        // The arm carries the failure faithfully so a future caller that
        // *does* route such an operation through this layer fails closed
        // rather than seeing a mislabelled error.
        MapError::Unsupported => PageTableError::Unsupported,
    }
}

/// Per-process virtual address space.
///
/// `AddressSpace` is generic over `P: PageTable` — the Arch HAL
/// page-table backend (a port's [`tairix_arch_api::mmu::AddressSpace`]
/// `+ TlbShootdown`). The arch crates provide one (their `paging`
/// `AddressSpace`); this crate's tests use `HostPageTable`.
pub struct AddressSpace<P: PageTable> {
    table: P,
    /// Live mappings observed by this layer.
    ///
    /// Mirrors the trait's state for accounting / leak-detection and to
    /// give `AddressSpace` a useful `Drop`. Kept page-keyed
    /// independently of the underlying table for cheap iteration.
    live: BTreeMap<Page, MapFlags>,
    /// The other CPUs a cleared entry must be discarded on; [`None`] for a
    /// space no dispatcher makes active.
    tlb: Option<SpaceTlb>,
}

impl<P: PageTable> AddressSpace<P> {
    /// Construct a new address space wrapping `table`.
    ///
    /// The supplied table is expected to be empty. We do not assert it,
    /// because Stage-3 arch implementations may pre-install kernel
    /// fixed mappings before handing the table off.
    #[must_use]
    pub fn new(table: P) -> Self {
        Self {
            table,
            live: BTreeMap::new(),
            tlb: None,
        }
    }

    /// Reach the CPUs `tlb` tracks whenever an entry of this space is cleared.
    /// Done before the space is made active on any CPU, which crate privacy
    /// holds to: only a live space's construction attaches one.
    pub(crate) fn attach_tlb(&mut self, tlb: SpaceTlb) {
        self.tlb = Some(tlb);
    }

    /// The reach a live space's construction attached, if any.
    #[must_use]
    pub fn tlb(&self) -> Option<&SpaceTlb> {
        self.tlb.as_ref()
    }

    /// Discard `pages` cleared pages from `base` on every other CPU the space
    /// may be cached on, returning once none can use them.
    pub(crate) fn shoot_remote(&self, base: u64, pages: u64) {
        if let Some(tlb) = &self.tlb {
            tlb.shoot_remote(base, pages);
        }
    }

    /// Map `page` → `frame`, recording the mapping and flushing the
    /// page's stale TLB entry on the calling CPU.
    ///
    /// # Errors
    ///
    /// [`PageTableError::AlreadyMapped`] if this layer already records a
    /// mapping for `page`; otherwise propagates the bridged HAL
    /// [`MapError`] from [`tairix_arch_api::mmu::AddressSpace::map_page`].
    pub fn map(&mut self, page: Page, frame: Frame, flags: MapFlags) -> Result<(), PageTableError> {
        if self.live.contains_key(&page) {
            return Err(PageTableError::AlreadyMapped);
        }
        let vaddr = page.start().as_u64();
        self.table
            .map_page(vaddr, frame.start().as_u64(), to_page_flags(flags))
            .map_err(from_map_error)?;
        self.live.insert(page, flags);
        self.table.flush_page(vaddr);
        Ok(())
    }

    /// Map `page_count` consecutive virtual pages to consecutive physical
    /// frames and synchronize their TLB visibility as one range.
    ///
    /// The operation validates the complete range before editing the page
    /// table. If a backend rejects a leaf after an earlier leaf was installed,
    /// every leaf from this call is removed and the affected range is flushed
    /// before the error returns, so callers never observe a partial mapping.
    /// A zero page count is a successful no-op.
    ///
    /// # Errors
    ///
    /// Returns [`PageTableError::AddressOverflow`] when either range cannot be
    /// represented, [`PageTableError::AlreadyMapped`] when any destination
    /// page is live, or the bridged backend error from
    /// [`HalAddressSpace::map_page`].
    pub fn map_contiguous(
        &mut self,
        start_page: Page,
        start_frame: Frame,
        page_count: usize,
        flags: MapFlags,
    ) -> Result<(), PageTableError> {
        if page_count == 0 {
            return Ok(());
        }
        let last_index = page_count - 1;
        let last_byte_offset = u64::try_from(last_index)
            .ok()
            .and_then(|index| index.checked_mul(PAGE_SIZE as u64))
            .ok_or(PageTableError::AddressOverflow)?;
        start_page
            .start()
            .as_u64()
            .checked_add(last_byte_offset)
            .ok_or(PageTableError::AddressOverflow)?;
        start_frame
            .0
            .checked_add(last_index)
            .ok_or(PageTableError::AddressOverflow)?;

        for offset in 0..page_count {
            let vaddr = start_page.start().as_u64() + offset as u64 * PAGE_SIZE as u64;
            let page = Page(VirtAddr::new(vaddr));
            if self.live.contains_key(&page) {
                return Err(PageTableError::AlreadyMapped);
            }
        }

        let start_vaddr = start_page.start().as_u64();
        for offset in 0..page_count {
            let vaddr = start_vaddr + offset as u64 * PAGE_SIZE as u64;
            let page = Page(VirtAddr::new(vaddr));
            let frame = Frame(start_frame.0 + offset);
            if let Err(err) = self
                .table
                .map_page(vaddr, frame.start().as_u64(), to_page_flags(flags))
                .map_err(from_map_error)
            {
                for rollback in 0..offset {
                    let rollback_vaddr = start_vaddr + rollback as u64 * PAGE_SIZE as u64;
                    let rollback_page = Page(VirtAddr::new(rollback_vaddr));
                    let _ = self.table.unmap(rollback_vaddr);
                    self.live.remove(&rollback_page);
                }
                self.table.flush_range(start_vaddr, offset);
                return Err(err);
            }
            self.live.insert(page, flags);
        }
        self.table.flush_range(start_vaddr, page_count);
        Ok(())
    }

    /// Tear down the mapping at `page` and return the frame that was
    /// mapped there, flushing the page's TLB entry on the calling CPU.
    ///
    /// # Errors
    ///
    /// [`PageTableError::NotMapped`] if `page` has no live mapping.
    pub fn unmap(&mut self, page: Page) -> Result<Frame, PageTableError> {
        let frame = self.unmap_entry(page)?;
        self.live.remove(&page);
        Ok(frame)
    }

    /// Unmap the lowest page this layer records as mapped, returning it with
    /// the frame that was there, or `None` once none remains: a teardown walk
    /// that allocates nothing. The page leaves the record even when the
    /// backend refuses the unmap, so the walk always makes progress.
    pub fn unmap_lowest(&mut self) -> Option<(Page, Result<Frame, PageTableError>)> {
        let (page, _) = self.live.pop_first()?;
        Some((page, self.unmap_entry(page)))
    }

    /// [`Self::unmap_lowest`] without the TLB flush: the teardown of a space
    /// that can no longer be cached anywhere.
    ///
    /// # Safety
    ///
    /// No CPU may hold, or come to hold, a translation of this space: it must
    /// be active on none, and have been discarded by each CPU that ran it.
    pub(crate) unsafe fn clear_lowest(&mut self) -> Option<(Page, Result<Frame, PageTableError>)> {
        let (page, _) = self.live.pop_first()?;
        let cleared = self
            .table
            .unmap(page.start().as_u64())
            .map(|paddr| Frame::containing(PhysAddr::new(paddr)))
            .map_err(from_map_error);
        Some((page, cleared))
    }

    /// Clear `page`'s page-table entry and flush it, leaving the record to the
    /// caller.
    fn unmap_entry(&mut self, page: Page) -> Result<Frame, PageTableError> {
        let vaddr = page.start().as_u64();
        let paddr = self.table.unmap(vaddr).map_err(from_map_error)?;
        self.table.flush_page(vaddr);
        Ok(Frame::containing(PhysAddr::new(paddr)))
    }

    /// Translate `page` to `(frame, flags)`, or `None` if unmapped.
    #[must_use]
    pub fn translate(&self, page: Page) -> Option<(Frame, MapFlags)> {
        self.table
            .translate(page.start().as_u64())
            .map(|(paddr, flags)| {
                (
                    Frame::containing(PhysAddr::new(paddr)),
                    from_page_flags(flags),
                )
            })
    }

    /// Number of live mappings in this address space.
    #[must_use]
    pub fn mapped_pages(&self) -> usize {
        self.live.len()
    }

    /// Whether this layer records `page` as mapped.
    #[must_use]
    pub fn is_mapped(&self, page: Page) -> bool {
        self.live.contains_key(&page)
    }

    /// Discard this CPU's cached translation of `page`: a fault found it
    /// already mapped by another CPU, and a port may cache the absence the
    /// fault walked, which would keep it faulting.
    pub fn discard_stale(&mut self, page: Page) {
        self.table.flush_page(page.start().as_u64());
    }

    /// The lowest page this layer records as mapped in `from..=last`: how a
    /// release of a sparse range visits its resident pages alone.
    #[must_use]
    pub fn next_live(&self, from: Page, last: Page) -> Option<Page> {
        if from > last {
            return None;
        }
        self.live.range(from..=last).next().map(|(&page, _)| page)
    }

    /// Iterate over every page this layer currently records as mapped, in
    /// ascending page order — the enumeration a space teardown walks to
    /// release each remaining mapping exactly once.
    pub fn live_pages(&self) -> impl Iterator<Item = Page> + '_ {
        self.live.keys().copied()
    }

    /// This space's backend declaration of whether it reports a per-page
    /// referenced bit — the honesty the cold-page scanner
    /// ([`crate::coldscan`]) consults before it classifies any page cold.
    #[must_use]
    pub fn access_tracking(&self) -> AccessTracking {
        self.table.access_tracking()
    }

    /// Read and clear the referenced (accessed) bit for `page`, returning
    /// whether it had been touched since the previous clear.
    ///
    /// The referenced-bit half of a clock / second-chance page-replacement
    /// scan (`plans/SWAPSWAPSWAP.md`): the backend clears the bit and
    /// invalidates the page's TLB entry so the next access re-sets it, so a
    /// later probe reading it still-clear proves the page is genuinely cold.
    ///
    /// # Errors
    ///
    /// [`PageTableError::Unsupported`] on a backend whose
    /// [`Self::access_tracking`] is not [`AccessTracking::Supported`]
    /// (fail closed — no fabricated verdict), [`PageTableError::NotMapped`]
    /// if `page` has no live leaf, or [`PageTableError::Misaligned`].
    pub fn test_and_clear_accessed(&mut self, page: Page) -> Result<bool, PageTableError> {
        self.table
            .test_and_clear_accessed(page.start().as_u64())
            .map_err(from_map_error)
    }

    /// Return every allocator-drawn page-table frame of the backend to its
    /// frame source, leaving this space unusable — the forwarding view of
    /// [`tairix_arch_api::mmu::AddressSpace::reclaim_table_frames`], called
    /// by a task's live-space teardown after the last mapping is released.
    ///
    /// # Safety
    ///
    /// As the HAL contract: this space must not be, or ever again become,
    /// the active translation regime of any CPU, and no other reference
    /// into its tables may be live. After the call the space translates
    /// nothing.
    pub(crate) unsafe fn reclaim_table_frames(&mut self) {
        // SAFETY: forwarded caller contract (see above).
        unsafe { self.table.reclaim_table_frames() }
    }

    /// Borrow the underlying page table immutably. Provided so arch
    /// code can inspect (e.g. to dump for a crash report). Mutable
    /// access is intentionally not exposed: mapping must go through
    /// the bookkeeping in [`Self::map`] / [`Self::unmap`].
    #[must_use]
    pub fn table(&self) -> &P {
        &self.table
    }

    /// Mutable access to the backend, for tests only (e.g. to drive a
    /// `HostPageTable`'s modelled referenced bit through `mark_accessed`).
    /// Never compiled into production kernel builds, so the map/unmap
    /// bookkeeping invariant cannot be bypassed at runtime.
    #[cfg(any(test, feature = "host-tests"))]
    pub fn table_mut_for_test(&mut self) -> &mut P {
        &mut self.table
    }

    /// Freeze this address space's live mappings into a registry-storable
    /// [`FrozenAddressSpace`], the `Send + Sync` form the kernel-wide
    /// address-space registry holds for the user-memory copy path.
    ///
    /// A production arch [`PageTable`] backend is not `Send + Sync` (it
    /// owns a `&'static mut` root table and a non-`Sync` page-table frame
    /// source), so a *live* `AddressSpace<P>` cannot be stored behind the
    /// registry's shared lock. Freezing walks each live page through
    /// [`Self::translate`] once — recording the exact `(frame, flags)` the
    /// backend resolves rather than the bookkept flags alone — and yields a
    /// plain, POD snapshot that answers the copy path's permission checks
    /// identically to the source space.
    #[must_use]
    pub fn freeze(&self) -> FrozenAddressSpace {
        let mut mappings = BTreeMap::new();
        for &page in self.live.keys() {
            if let Some((frame, flags)) = self.translate(page) {
                mappings.insert(page, (frame, flags));
            }
        }
        FrozenAddressSpace { mappings }
    }
}

/// A frozen, `Send + Sync` read-only snapshot of an [`AddressSpace`]'s
/// live user mappings.
///
/// Produced by [`AddressSpace::freeze`]; see that method for why a live
/// [`AddressSpace`] cannot itself be registry-stored. The snapshot owns
/// only `Copy` plain-old-data (`page -> (frame, flags)`), so it is
/// unconditionally `Send + Sync` and outlives the source space.
///
/// It reflects the mappings present **when it was frozen**, kept current by
/// the kernel publishing each change into it: a syscall or fault that knows
/// which pages it changed applies them through [`Self::apply_page_delta`],
/// and only a whole-space event with no smaller delta to name re-freezes and
/// re-registers. Either way the registry's view describes the current
/// mappings — and it is never widened to a live mutable view.
pub struct FrozenAddressSpace {
    mappings: BTreeMap<Page, (Frame, MapFlags)>,
}

impl UserAddressSpace for FrozenAddressSpace {
    fn translate(&self, page: Page) -> Option<(Frame, MapFlags)> {
        self.mappings.get(&page).copied()
    }

    fn mapped_pages(&self) -> usize {
        self.mappings.len()
    }

    fn apply_page_delta(&mut self, page: Page, mapping: Option<(Frame, MapFlags)>) -> bool {
        match mapping {
            Some(entry) => {
                self.mappings.insert(page, entry);
            }
            None => {
                self.mappings.remove(&page);
            }
        }
        true
    }
}

/// Object-safe, read-only view of a task's user address space.
///
/// [`AddressSpace`] is generic over its [`PageTable`] backend, so the
/// kernel cannot hold one address space per task — each potentially a
/// different architecture's page table — behind a single concrete type.
/// `UserAddressSpace` erases that backend down to the *one* operation the
/// [`crate::uaccess`] page walk needs: translating a [`Page`] to its
/// backing `(`[`Frame`]`, `[`MapFlags`]`)`. A per-task registry (the
/// kernel orchestrator in `kernel/core`) keys `dyn UserAddressSpace`
/// values by task id and hands the user-memory copy path a
/// `&dyn UserAddressSpace` to walk (
/// `tests/SECURITY.md` §5).
///
/// The trait deliberately exposes **only** read-side observations: the
/// copy path must never be able to *mutate* a caller's mappings, and a
/// read-only translation is all the fail-closed permission checks in
/// [`crate::uaccess`] require ([`Self::mapped_pages`] serves the System
/// Information memory figure). Mapping and unmapping stay behind
/// [`AddressSpace`]'s own accounted [`AddressSpace::map`] /
/// [`AddressSpace::unmap`] (no widening of the
/// interface to "make access easier").
pub trait UserAddressSpace {
    /// Translate `page` to its backing `(frame, flags)`, or `None` when
    /// the page is not currently mapped.
    ///
    /// Mirrors [`AddressSpace::translate`] exactly; the blanket impl
    /// forwards to it so there is one translation definition, not two.
    fn translate(&self, page: Page) -> Option<(Frame, MapFlags)>;

    /// Number of pages currently mapped in this space — image, stack, and
    /// every anonymous region alike.
    ///
    /// A read-only observation for the System Information process feed
    /// (`mem_bytes = mapped_pages * PAGE_SIZE`); mirrors
    /// [`AddressSpace::mapped_pages`] so there is one counting
    /// definition, not two.
    fn mapped_pages(&self) -> usize;

    /// Apply a **single-page** mapping delta to a stored snapshot: record
    /// `page → mapping` (`Some` on a fresh backing, `None` on an unmap),
    /// returning `true` if the snapshot could absorb the delta in place.
    ///
    /// This is the one narrow write the kernel's demand-fault resolver needs
    /// and it is **not** a copy-path operation: the [`crate::uaccess`] page
    /// walk calls only [`Self::translate`] / [`Self::mapped_pages`], never
    /// this, so a caller can still never mutate its own mappings through the
    /// copy path. Demand-faulting a large mapping backs one page per fault;
    /// without this the resolver would re-freeze the *entire* address space
    /// per fault, turning an N-page touch into O(N²) work (a multi-megabyte
    /// buffer then costs tens of seconds under emulation). A snapshot that
    /// cannot absorb an in-place delta returns `false` (the default), and the
    /// resolver falls back to a full re-freeze — so the fast path is an
    /// optimisation, never a correctness dependency.
    fn apply_page_delta(&mut self, page: Page, mapping: Option<(Frame, MapFlags)>) -> bool {
        let _ = (page, mapping);
        false
    }
}

impl<P: PageTable> UserAddressSpace for AddressSpace<P> {
    fn translate(&self, page: Page) -> Option<(Frame, MapFlags)> {
        AddressSpace::translate(self, page)
    }

    fn mapped_pages(&self) -> usize {
        AddressSpace::mapped_pages(self)
    }
}

// ---------------------------------------------------------------------------
// Host test double.
// ---------------------------------------------------------------------------

/// A pure-software page table used only in unit and integration tests.
///
/// It tracks `vaddr → (paddr, `[`PageFlags`]`)` entries in a
/// [`BTreeMap`], implementing the Arch HAL
/// [`tairix_arch_api::mmu::AddressSpace`] + [`TlbShootdown`] surface in
/// pure software. No CPU page-table writes happen. The point is to
/// exercise every code path in [`AddressSpace`] on host hardware
/// (all algorithms that do not need hardware must be
/// host-tested).
///
/// Visible to downstream crates only behind the `host-tests` cargo
/// feature so production kernel builds never link the test double.
#[cfg(any(test, feature = "host-tests"))]
#[derive(Debug, Default)]
pub struct HostPageTable {
    entries: BTreeMap<u64, (u64, PageFlags)>,
    /// The referenced (accessed) bit each live leaf carries, modelling a
    /// hardware access flag in pure software so the cold-page scanner
    /// (`crate::coldscan`) is host-testable. `true` = touched since the
    /// last [`HalAddressSpace::test_and_clear_accessed`]. A fresh mapping
    /// starts untouched; a test simulates a CPU access with
    /// [`Self::mark_accessed`].
    accessed: BTreeMap<u64, bool>,
    /// Counts how many times [`TlbShootdown::flush_page`] has been
    /// called, so tests can assert the TLB-flush discipline is correct.
    pub(crate) flush_count: usize,
}

#[cfg(any(test, feature = "host-tests"))]
impl HostPageTable {
    /// Construct an empty host page table.
    #[must_use]
    pub fn new() -> Self {
        Self {
            entries: BTreeMap::new(),
            accessed: BTreeMap::new(),
            flush_count: 0,
        }
    }

    /// Simulate a CPU touching the leaf mapping `vaddr`, setting its
    /// modelled referenced bit exactly as hardware (or the software
    /// access-flag-fault path) would on a real port. A no-op if `vaddr`
    /// has no live leaf.
    pub fn mark_accessed(&mut self, vaddr: u64) {
        if let Some(bit) = self.accessed.get_mut(&vaddr) {
            *bit = true;
        }
    }
}

#[cfg(any(test, feature = "host-tests"))]
impl HalAddressSpace for HostPageTable {
    fn map_page(&mut self, vaddr: u64, paddr: u64, flags: PageFlags) -> Result<(), MapError> {
        if vaddr & (PAGE_SIZE as u64 - 1) != 0 || paddr & (PAGE_SIZE as u64 - 1) != 0 {
            return Err(MapError::Misaligned);
        }
        // TAIRiX's default leaf policy is W^X: a
        // simultaneous write+exec leaf is refused, mirroring what a real
        // port does at the HAL boundary.
        if flags.is_write_exec() {
            return Err(MapError::InvalidFlags);
        }
        if self.entries.contains_key(&vaddr) {
            return Err(MapError::AlreadyMapped);
        }
        self.entries.insert(vaddr, (paddr, flags));
        // A fresh mapping has not been referenced yet; a test drives the
        // referenced bit explicitly through `mark_accessed`.
        self.accessed.insert(vaddr, false);
        Ok(())
    }

    fn translate(&self, vaddr: u64) -> Option<(u64, PageFlags)> {
        self.entries.get(&vaddr).copied()
    }

    fn unmap(&mut self, vaddr: u64) -> Result<u64, MapError> {
        if vaddr & (PAGE_SIZE as u64 - 1) != 0 {
            return Err(MapError::Misaligned);
        }
        let (paddr, _) = self.entries.remove(&vaddr).ok_or(MapError::NotMapped)?;
        self.accessed.remove(&vaddr);
        Ok(paddr)
    }

    fn root_phys(&self) -> u64 {
        // The double has no real root table; a non-zero sentinel keeps
        // it honouring the `root_phys` contract (non-null once built).
        PAGE_SIZE as u64
    }

    fn access_tracking(&self) -> AccessTracking {
        // The double models a per-leaf referenced bit in software, so the
        // cold-page scanner can be exercised on host hardware.
        AccessTracking::Supported
    }

    fn test_and_clear_accessed(&mut self, vaddr: u64) -> Result<bool, MapError> {
        if vaddr & (PAGE_SIZE as u64 - 1) != 0 {
            return Err(MapError::Misaligned);
        }
        let bit = self.accessed.get_mut(&vaddr).ok_or(MapError::NotMapped)?;
        let was = *bit;
        *bit = false;
        // Clearing the referenced bit requires invalidating the leaf's TLB
        // entry on a real port so the next access re-sets it; the double
        // models that by charging a flush.
        self.flush_count += 1;
        Ok(was)
    }

    unsafe fn activate(&self) {
        // The host double never activates a translation regime; the
        // façade only ever calls map/translate/unmap on it.
    }
}

#[cfg(any(test, feature = "host-tests"))]
impl TlbShootdown for HostPageTable {
    fn flush_page(&mut self, _vaddr: u64) {
        self.flush_count += 1;
    }

    fn flush_range(&mut self, _start_vaddr: u64, page_count: usize) {
        if page_count != 0 {
            self.flush_count += 1;
        }
    }
}

// ---------------------------------------------------------------------------
// Tests
// ---------------------------------------------------------------------------

#[cfg(all(test, not(loom)))]
mod tests {
    use super::*;

    fn p(n: u64) -> Page {
        Page::from_addr(VirtAddr::new(n * PAGE_SIZE as u64)).unwrap()
    }

    #[test]
    fn unmapping_the_lowest_page_drains_in_order_and_survives_a_refused_unmap() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(3), Frame(30), MapFlags::READ).unwrap();
        s.map(p(1), Frame(10), MapFlags::READ).unwrap();
        s.map(p(2), Frame(20), MapFlags::READ).unwrap();
        s.table.entries.remove(&p(2).start().as_u64());
        assert_eq!(s.unmap_lowest(), Some((p(1), Ok(Frame(10)))));
        assert_eq!(
            s.unmap_lowest(),
            Some((p(2), Err(PageTableError::NotMapped))),
            "a refused unmap still leaves the record"
        );
        assert_eq!(s.unmap_lowest(), Some((p(3), Ok(Frame(30)))));
        assert_eq!(s.unmap_lowest(), None);
        assert_eq!(s.mapped_pages(), 0);
    }

    #[test]
    fn clearing_an_inactive_space_flushes_nothing() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(2), Frame(20), MapFlags::READ).unwrap();
        s.map(p(1), Frame(10), MapFlags::READ).unwrap();
        let flushes = s.table.flush_count;
        // SAFETY: the host double is active on no CPU.
        unsafe {
            assert_eq!(s.clear_lowest(), Some((p(1), Ok(Frame(10)))));
            assert_eq!(s.clear_lowest(), Some((p(2), Ok(Frame(20)))));
            assert_eq!(s.clear_lowest(), None);
        }
        assert_eq!(s.table.flush_count, flushes);
        assert!(s.translate(p(1)).is_none() && s.translate(p(2)).is_none());
        assert_eq!(s.mapped_pages(), 0);
    }

    #[test]
    fn page_rejects_misaligned() {
        assert!(matches!(
            Page::from_addr(VirtAddr::new(0x1234)),
            Err(PageTableError::Misaligned)
        ));
    }

    #[test]
    fn map_then_translate_round_trip() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(1), Frame(7), MapFlags::READ | MapFlags::WRITE)
            .unwrap();
        let (f, fl) = s.translate(p(1)).unwrap();
        assert_eq!(f, Frame(7));
        assert!(fl.contains(MapFlags::READ));
        assert!(fl.contains(MapFlags::WRITE));
        assert!(!fl.contains(MapFlags::EXEC));
    }

    #[test]
    fn contiguous_map_flushes_once_for_the_whole_range() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map_contiguous(p(4), Frame(20), 3, MapFlags::READ | MapFlags::WRITE)
            .unwrap();

        assert_eq!(s.translate(p(4)).map(|entry| entry.0), Some(Frame(20)));
        assert_eq!(s.translate(p(5)).map(|entry| entry.0), Some(Frame(21)));
        assert_eq!(s.translate(p(6)).map(|entry| entry.0), Some(Frame(22)));
        assert_eq!(s.mapped_pages(), 3);
        assert_eq!(s.table.flush_count, 1);
    }

    #[test]
    fn contiguous_map_rejects_a_live_destination_without_partial_changes() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(5), Frame(50), MapFlags::READ).unwrap();

        assert_eq!(
            s.map_contiguous(p(4), Frame(20), 3, MapFlags::READ),
            Err(PageTableError::AlreadyMapped)
        );
        assert!(s.translate(p(4)).is_none());
        assert_eq!(s.translate(p(5)).map(|entry| entry.0), Some(Frame(50)));
        assert!(s.translate(p(6)).is_none());
        assert_eq!(s.mapped_pages(), 1);
        assert_eq!(s.table.flush_count, 1);
    }

    #[test]
    fn empty_contiguous_map_is_a_noop() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map_contiguous(p(4), Frame(20), 0, MapFlags::READ)
            .unwrap();
        assert_eq!(s.mapped_pages(), 0);
        assert_eq!(s.table.flush_count, 0);
    }

    #[test]
    fn double_map_rejected() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(1), Frame(7), MapFlags::READ).unwrap();
        let e = s.map(p(1), Frame(8), MapFlags::READ).unwrap_err();
        assert!(matches!(e, PageTableError::AlreadyMapped));
    }

    #[test]
    fn unmap_returns_frame() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(2), Frame(11), MapFlags::READ).unwrap();
        let f = s.unmap(p(2)).unwrap();
        assert_eq!(f, Frame(11));
        assert!(s.translate(p(2)).is_none());
    }

    #[test]
    fn unmap_not_mapped() {
        let mut s = AddressSpace::new(HostPageTable::new());
        assert!(matches!(s.unmap(p(5)), Err(PageTableError::NotMapped)));
    }

    #[test]
    fn wxor_x_enforced_by_host_double() {
        let mut s = AddressSpace::new(HostPageTable::new());
        let e = s
            .map(p(0), Frame(0), MapFlags::WRITE | MapFlags::EXEC)
            .unwrap_err();
        assert!(matches!(e, PageTableError::InvalidFlags));
    }

    #[test]
    fn flush_called_on_map_and_unmap() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(3), Frame(3), MapFlags::READ).unwrap();
        s.unmap(p(3)).unwrap();
        assert_eq!(s.table().flush_count, 2);
    }

    #[test]
    fn mapped_pages_accounting() {
        let mut s = AddressSpace::new(HostPageTable::new());
        assert_eq!(s.mapped_pages(), 0);
        s.map(p(0), Frame(0), MapFlags::READ).unwrap();
        s.map(p(1), Frame(1), MapFlags::READ).unwrap();
        assert_eq!(s.mapped_pages(), 2);
        s.unmap(p(0)).unwrap();
        assert_eq!(s.mapped_pages(), 1);
    }

    #[test]
    fn freeze_snapshots_live_mappings_and_flags() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(1), Frame(9), MapFlags::READ | MapFlags::USER)
            .unwrap();
        s.map(
            p(4),
            Frame(12),
            MapFlags::READ | MapFlags::WRITE | MapFlags::USER,
        )
        .unwrap();
        let frozen = s.freeze();

        // Every mapped page resolves through the snapshot exactly as it
        // does through the source space.
        let (frame, flags) = frozen.translate(p(1)).expect("page 1 frozen");
        assert_eq!(frame, Frame(9));
        assert!(flags.contains(MapFlags::READ));
        assert!(flags.contains(MapFlags::USER));
        assert!(!flags.contains(MapFlags::WRITE));

        let (frame, flags) = frozen.translate(p(4)).expect("page 4 frozen");
        assert_eq!(frame, Frame(12));
        assert!(flags.contains(MapFlags::WRITE));

        // An unmapped page is absent from the snapshot.
        assert!(frozen.translate(p(2)).is_none());
    }

    #[test]
    fn freeze_is_a_point_in_time_snapshot() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(1), Frame(9), MapFlags::READ | MapFlags::USER)
            .unwrap();
        let frozen = s.freeze();
        // Mutating the source after freezing does not change the snapshot.
        s.unmap(p(1)).unwrap();
        s.map(p(7), Frame(70), MapFlags::READ | MapFlags::USER)
            .unwrap();
        assert!(frozen.translate(p(1)).is_some());
        assert!(frozen.translate(p(7)).is_none());
    }

    #[test]
    fn freeze_of_empty_space_resolves_nothing() {
        let s = AddressSpace::new(HostPageTable::new());
        let frozen = s.freeze();
        assert!(frozen.translate(p(0)).is_none());
    }

    #[test]
    fn apply_page_delta_updates_the_frozen_snapshot_in_place() {
        // The demand-fault resolver's fast path: after a fault backs one
        // page, the snapshot is updated with that single page instead of
        // being re-frozen from scratch (which would be O(N²) over a large
        // mapping). The result must be identical to a full re-freeze.
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(1), Frame(9), MapFlags::READ | MapFlags::USER)
            .unwrap();
        let mut frozen = s.freeze();
        assert!(frozen.translate(p(4)).is_none());

        // Back a new page in the source, then apply just its delta.
        s.map(
            p(4),
            Frame(12),
            MapFlags::READ | MapFlags::WRITE | MapFlags::USER,
        )
        .unwrap();
        assert!(frozen.apply_page_delta(p(4), s.translate(p(4))));
        let (frame, flags) = frozen.translate(p(4)).expect("delta page resolves");
        assert_eq!(frame, Frame(12));
        assert!(flags.contains(MapFlags::WRITE));
        // The incremental snapshot equals a full re-freeze of the source.
        let full = s.freeze();
        assert_eq!(frozen.mapped_pages(), full.mapped_pages());
        assert_eq!(frozen.translate(p(1)), full.translate(p(1)));

        // A `None` delta removes the page (the unmap case).
        assert!(frozen.apply_page_delta(p(1), None));
        assert!(frozen.translate(p(1)).is_none());
    }

    #[test]
    fn apply_page_delta_defaults_to_false_on_a_non_snapshot_space() {
        // A live `AddressSpace` is never registry-stored, so it keeps the
        // trait's default no-op delta: the resolver then falls back to a full
        // re-freeze rather than silently dropping the update.
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(1), Frame(9), MapFlags::READ | MapFlags::USER)
            .unwrap();
        let erased: &mut dyn UserAddressSpace = &mut s;
        assert!(!erased.apply_page_delta(p(2), Some((Frame(2), MapFlags::READ))));
    }

    /// A `FrozenAddressSpace` is `Send + Sync` (it owns only POD), so it can
    /// be stored behind the kernel-wide registry's lock — the property the
    /// live arch `AddressSpace` lacks.
    #[test]
    fn frozen_address_space_is_send_and_sync() {
        fn assert_send_sync<T: Send + Sync>() {}
        assert_send_sync::<FrozenAddressSpace>();
    }

    #[test]
    fn map_flags_bit_ops_compose() {
        let f = MapFlags::READ | MapFlags::WRITE | MapFlags::USER;
        assert!(f.contains(MapFlags::READ));
        assert!(f.contains(MapFlags::USER));
        assert!(!f.contains(MapFlags::EXEC));
        let masked = f & MapFlags::WRITE;
        assert_eq!(masked.bits(), MapFlags::WRITE.bits());
    }

    #[test]
    fn allocerror_converts_into_pagetableerror() {
        let e: PageTableError = AllocError::OutOfMemory.into();
        assert!(matches!(
            e,
            PageTableError::AllocFailed(AllocError::OutOfMemory)
        ));
    }

    #[test]
    fn virt_addr_alignment_helper() {
        assert!(VirtAddr::new(0).is_page_aligned());
        assert!(VirtAddr::new(PAGE_SIZE as u64).is_page_aligned());
        assert!(!VirtAddr::new(1).is_page_aligned());
    }

    #[test]
    fn user_address_space_trait_object_forwards_translate() {
        let mut s = AddressSpace::new(HostPageTable::new());
        s.map(p(4), Frame(9), MapFlags::READ | MapFlags::USER)
            .unwrap();
        // Erase the concrete `HostPageTable` backend: the registry that
        // composes this increment stores `dyn UserAddressSpace`.
        let erased: &dyn UserAddressSpace = &s;
        let (f, fl) = erased.translate(p(4)).expect("mapped page resolves");
        assert_eq!(f, Frame(9));
        assert!(fl.contains(MapFlags::READ));
        assert!(fl.contains(MapFlags::USER));
        assert!(erased.translate(p(5)).is_none());
    }
}
