
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00010d68  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005ac  20000000  00010d68  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000305ac  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000305ac  2**0
                  CONTENTS
  4 .bss          000137b0  200005b0  00011320  000305b0  2**4
                  ALLOC
  5 .stack        00010000  20013d60  00024ad0  000305b0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000305ac  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000305da  2**0
                  CONTENTS, READONLY
  8 .debug_info   0009de01  00000000  00000000  00030633  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000c778  00000000  00000000  000ce434  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00030c61  00000000  00000000  000dabac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00002538  00000000  00000000  0010b80d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00003738  00000000  00000000  0010dd45  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0004b3c5  00000000  00000000  0011147d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00044d9c  00000000  00000000  0015c842  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011e0a6  00000000  00000000  001a15de  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00006f30  00000000  00000000  002bf684  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	60 3d 02 20 f1 02 00 00 ed 02 00 00 ed 02 00 00     `=. ............
      10:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      2c:	ed 02 00 00 ed 02 00 00 00 00 00 00 ed 02 00 00     ................
      3c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      4c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      5c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      6c:	7d 9a 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     }...............
      7c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      8c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      9c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      ac:	ed 02 00 00 ed 02 00 00 89 96 00 00 9d 96 00 00     ................
      bc:	7d 92 00 00 89 92 00 00 95 92 00 00 a1 92 00 00     }...............
      cc:	ad 92 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      dc:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      f4:	b1 98 00 00 99 a5 00 00 ad a5 00 00 c1 a5 00 00     ................
     104:	d5 a5 00 00 e9 a5 00 00 fd a5 00 00 11 a6 00 00     ................
     114:	25 a6 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     %...............
     124:	ed 02 00 00 39 a6 00 00 4d a6 00 00 61 a6 00 00     ....9...M...a...
     134:	75 a6 00 00 89 a6 00 00 9d a6 00 00 b1 a6 00 00     u...............
     144:	c5 a6 00 00 d9 a6 00 00 ed a6 00 00 01 a7 00 00     ................
     154:	15 a7 00 00 29 a7 00 00 3d a7 00 00 51 a7 00 00     ....)...=...Q...
     164:	65 a7 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     e...............
     174:	ed 02 00 00 00 00 00 00 00 00 00 00 81 c6 00 00     ................
     184:	8d c6 00 00 99 c6 00 00 a5 c6 00 00 00 00 00 00     ................
     194:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1a4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1b4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1c4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1d4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1e4:	ed 02 00 00 ed 02 00 00 89 b3 00 00 9d b3 00 00     ................
     1f4:	b1 b3 00 00 c5 b3 00 00 ed 02 00 00 ed 02 00 00     ................
     204:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     214:	ed 02 00 00 11 8f 00 00 25 8f 00 00 39 8f 00 00     ........%...9...
     224:	4d 8f 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     M...............
     234:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     244:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     254:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200005b0 	.word	0x200005b0
     280:	00000000 	.word	0x00000000
     284:	00010d68 	.word	0x00010d68

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00010d68 	.word	0x00010d68
     2c4:	200005b4 	.word	0x200005b4
     2c8:	00010d68 	.word	0x00010d68
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b03      	ldr	r3, [pc, #12]	; (2e0 <atmel_start_init+0x10>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b03      	ldr	r3, [pc, #12]	; (2e4 <atmel_start_init+0x14>)
     2d8:	4798      	blx	r3
	stdio_redirect_init();
     2da:	4b03      	ldr	r3, [pc, #12]	; (2e8 <atmel_start_init+0x18>)
     2dc:	4798      	blx	r3
     2de:	bd08      	pop	{r3, pc}
     2e0:	00000e25 	.word	0x00000e25
     2e4:	0000e335 	.word	0x0000e335
     2e8:	0000ce9d 	.word	0x0000ce9d

000002ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2ec:	e7fe      	b.n	2ec <Dummy_Handler>
	...

000002f0 <Reset_Handler>:
{
     2f0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2f2:	4b1c      	ldr	r3, [pc, #112]	; (364 <Reset_Handler+0x74>)
     2f4:	4a1c      	ldr	r2, [pc, #112]	; (368 <Reset_Handler+0x78>)
     2f6:	429a      	cmp	r2, r3
     2f8:	d010      	beq.n	31c <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     2fa:	4b1c      	ldr	r3, [pc, #112]	; (36c <Reset_Handler+0x7c>)
     2fc:	4a19      	ldr	r2, [pc, #100]	; (364 <Reset_Handler+0x74>)
     2fe:	429a      	cmp	r2, r3
     300:	d20c      	bcs.n	31c <Reset_Handler+0x2c>
     302:	3b01      	subs	r3, #1
     304:	1a9b      	subs	r3, r3, r2
     306:	f023 0303 	bic.w	r3, r3, #3
     30a:	3304      	adds	r3, #4
     30c:	4413      	add	r3, r2
     30e:	4916      	ldr	r1, [pc, #88]	; (368 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     310:	f851 0b04 	ldr.w	r0, [r1], #4
     314:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     318:	429a      	cmp	r2, r3
     31a:	d1f9      	bne.n	310 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     31c:	4b14      	ldr	r3, [pc, #80]	; (370 <Reset_Handler+0x80>)
     31e:	4a15      	ldr	r2, [pc, #84]	; (374 <Reset_Handler+0x84>)
     320:	429a      	cmp	r2, r3
     322:	d20a      	bcs.n	33a <Reset_Handler+0x4a>
     324:	3b01      	subs	r3, #1
     326:	1a9b      	subs	r3, r3, r2
     328:	f023 0303 	bic.w	r3, r3, #3
     32c:	3304      	adds	r3, #4
     32e:	4413      	add	r3, r2
                *pDest++ = 0;
     330:	2100      	movs	r1, #0
     332:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     336:	4293      	cmp	r3, r2
     338:	d1fb      	bne.n	332 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     33a:	4b0f      	ldr	r3, [pc, #60]	; (378 <Reset_Handler+0x88>)
     33c:	4a0f      	ldr	r2, [pc, #60]	; (37c <Reset_Handler+0x8c>)
     33e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     342:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     344:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     348:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     34c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     350:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     354:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     358:	4b09      	ldr	r3, [pc, #36]	; (380 <Reset_Handler+0x90>)
     35a:	4798      	blx	r3
        main();
     35c:	4b09      	ldr	r3, [pc, #36]	; (384 <Reset_Handler+0x94>)
     35e:	4798      	blx	r3
     360:	e7fe      	b.n	360 <Reset_Handler+0x70>
     362:	bf00      	nop
     364:	20000000 	.word	0x20000000
     368:	00010d68 	.word	0x00010d68
     36c:	200005ac 	.word	0x200005ac
     370:	20013d60 	.word	0x20013d60
     374:	200005b0 	.word	0x200005b0
     378:	e000ed00 	.word	0xe000ed00
     37c:	00000000 	.word	0x00000000
     380:	0000eb15 	.word	0x0000eb15
     384:	0000c8b5 	.word	0x0000c8b5

00000388 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
     388:	b5f0      	push	{r4, r5, r6, r7, lr}
     38a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     38c:	4a1b      	ldr	r2, [pc, #108]	; (3fc <ADC_0_init+0x74>)
     38e:	6a13      	ldr	r3, [r2, #32]
     390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     394:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     396:	2241      	movs	r2, #65	; 0x41
     398:	4b19      	ldr	r3, [pc, #100]	; (400 <ADC_0_init+0x78>)
     39a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
     39e:	4e19      	ldr	r6, [pc, #100]	; (404 <ADC_0_init+0x7c>)
     3a0:	4d19      	ldr	r5, [pc, #100]	; (408 <ADC_0_init+0x80>)
     3a2:	2400      	movs	r4, #0
     3a4:	9402      	str	r4, [sp, #8]
     3a6:	4b19      	ldr	r3, [pc, #100]	; (40c <ADC_0_init+0x84>)
     3a8:	9301      	str	r3, [sp, #4]
     3aa:	2301      	movs	r3, #1
     3ac:	9300      	str	r3, [sp, #0]
     3ae:	4623      	mov	r3, r4
     3b0:	4632      	mov	r2, r6
     3b2:	4917      	ldr	r1, [pc, #92]	; (410 <ADC_0_init+0x88>)
     3b4:	4628      	mov	r0, r5
     3b6:	4f17      	ldr	r7, [pc, #92]	; (414 <ADC_0_init+0x8c>)
     3b8:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
     3ba:	2310      	movs	r3, #16
     3bc:	1d32      	adds	r2, r6, #4
     3be:	4621      	mov	r1, r4
     3c0:	4628      	mov	r0, r5
     3c2:	4c15      	ldr	r4, [pc, #84]	; (418 <ADC_0_init+0x90>)
     3c4:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3c6:	4b15      	ldr	r3, [pc, #84]	; (41c <ADC_0_init+0x94>)
     3c8:	2280      	movs	r2, #128	; 0x80
     3ca:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3cc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     3d0:	629a      	str	r2, [r3, #40]	; 0x28
     3d2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     3d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d8:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     3dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3e0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e8:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3ec:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     3f0:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3f4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
     3f8:	b005      	add	sp, #20
     3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3fc:	40000800 	.word	0x40000800
     400:	40001c00 	.word	0x40001c00
     404:	200005cc 	.word	0x200005cc
     408:	20001050 	.word	0x20001050
     40c:	2000114c 	.word	0x2000114c
     410:	43001c00 	.word	0x43001c00
     414:	00007075 	.word	0x00007075
     418:	00007119 	.word	0x00007119
     41c:	41008000 	.word	0x41008000

00000420 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
     420:	b5f0      	push	{r4, r5, r6, r7, lr}
     422:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     424:	4a1e      	ldr	r2, [pc, #120]	; (4a0 <ADC_1_init+0x80>)
     426:	6a13      	ldr	r3, [r2, #32]
     428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     42c:	6213      	str	r3, [r2, #32]
     42e:	2241      	movs	r2, #65	; 0x41
     430:	4b1c      	ldr	r3, [pc, #112]	; (4a4 <ADC_1_init+0x84>)
     432:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
     436:	4e1c      	ldr	r6, [pc, #112]	; (4a8 <ADC_1_init+0x88>)
     438:	4d1c      	ldr	r5, [pc, #112]	; (4ac <ADC_1_init+0x8c>)
     43a:	2400      	movs	r4, #0
     43c:	9402      	str	r4, [sp, #8]
     43e:	4b1c      	ldr	r3, [pc, #112]	; (4b0 <ADC_1_init+0x90>)
     440:	9301      	str	r3, [sp, #4]
     442:	2301      	movs	r3, #1
     444:	9300      	str	r3, [sp, #0]
     446:	4623      	mov	r3, r4
     448:	f106 0214 	add.w	r2, r6, #20
     44c:	4919      	ldr	r1, [pc, #100]	; (4b4 <ADC_1_init+0x94>)
     44e:	4628      	mov	r0, r5
     450:	4f19      	ldr	r7, [pc, #100]	; (4b8 <ADC_1_init+0x98>)
     452:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
     454:	2310      	movs	r3, #16
     456:	f106 0218 	add.w	r2, r6, #24
     45a:	4621      	mov	r1, r4
     45c:	4628      	mov	r0, r5
     45e:	4c17      	ldr	r4, [pc, #92]	; (4bc <ADC_1_init+0x9c>)
     460:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     462:	4b17      	ldr	r3, [pc, #92]	; (4c0 <ADC_1_init+0xa0>)
     464:	2204      	movs	r2, #4
     466:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     46a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     46e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     472:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     476:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     47a:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
     47e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     482:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     486:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     48a:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     48e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     492:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     496:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
     49a:	b005      	add	sp, #20
     49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     49e:	bf00      	nop
     4a0:	40000800 	.word	0x40000800
     4a4:	40001c00 	.word	0x40001c00
     4a8:	200005cc 	.word	0x200005cc
     4ac:	20001224 	.word	0x20001224
     4b0:	20000fec 	.word	0x20000fec
     4b4:	43002000 	.word	0x43002000
     4b8:	00007075 	.word	0x00007075
     4bc:	00007119 	.word	0x00007119
     4c0:	41008000 	.word	0x41008000

000004c4 <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
     4c4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     4c6:	4a05      	ldr	r2, [pc, #20]	; (4dc <CRC_0_init+0x18>)
     4c8:	6993      	ldr	r3, [r2, #24]
     4ca:	f043 0302 	orr.w	r3, r3, #2
     4ce:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
     4d0:	4903      	ldr	r1, [pc, #12]	; (4e0 <CRC_0_init+0x1c>)
     4d2:	4804      	ldr	r0, [pc, #16]	; (4e4 <CRC_0_init+0x20>)
     4d4:	4b04      	ldr	r3, [pc, #16]	; (4e8 <CRC_0_init+0x24>)
     4d6:	4798      	blx	r3
     4d8:	bd08      	pop	{r3, pc}
     4da:	bf00      	nop
     4dc:	40000800 	.word	0x40000800
     4e0:	41002000 	.word	0x41002000
     4e4:	20000fe8 	.word	0x20000fe8
     4e8:	000073b5 	.word	0x000073b5

000004ec <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
     4ec:	b508      	push	{r3, lr}
     4ee:	4b09      	ldr	r3, [pc, #36]	; (514 <EVENT_SYSTEM_0_init+0x28>)
     4f0:	2240      	movs	r2, #64	; 0x40
     4f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
     4f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
     4fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
     4fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     502:	4a05      	ldr	r2, [pc, #20]	; (518 <EVENT_SYSTEM_0_init+0x2c>)
     504:	6993      	ldr	r3, [r2, #24]
     506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     50a:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
     50c:	4b03      	ldr	r3, [pc, #12]	; (51c <EVENT_SYSTEM_0_init+0x30>)
     50e:	4798      	blx	r3
     510:	bd08      	pop	{r3, pc}
     512:	bf00      	nop
     514:	40001c00 	.word	0x40001c00
     518:	40000800 	.word	0x40000800
     51c:	00007439 	.word	0x00007439

00000520 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     520:	4a02      	ldr	r2, [pc, #8]	; (52c <FLASH_0_CLOCK_init+0xc>)
     522:	6913      	ldr	r3, [r2, #16]
     524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     528:	6113      	str	r3, [r2, #16]
     52a:	4770      	bx	lr
     52c:	40000800 	.word	0x40000800

00000530 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     530:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     532:	4b03      	ldr	r3, [pc, #12]	; (540 <FLASH_0_init+0x10>)
     534:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     536:	4903      	ldr	r1, [pc, #12]	; (544 <FLASH_0_init+0x14>)
     538:	4803      	ldr	r0, [pc, #12]	; (548 <FLASH_0_init+0x18>)
     53a:	4b04      	ldr	r3, [pc, #16]	; (54c <FLASH_0_init+0x1c>)
     53c:	4798      	blx	r3
     53e:	bd08      	pop	{r3, pc}
     540:	00000521 	.word	0x00000521
     544:	41004000 	.word	0x41004000
     548:	20000fcc 	.word	0x20000fcc
     54c:	00007491 	.word	0x00007491

00000550 <QSPI_INSTANCE_PORT_init>:
}

void QSPI_INSTANCE_PORT_init(void)
{
     550:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     552:	4b5a      	ldr	r3, [pc, #360]	; (6bc <QSPI_INSTANCE_PORT_init+0x16c>)
     554:	f44f 6500 	mov.w	r5, #2048	; 0x800
     558:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     55c:	4a58      	ldr	r2, [pc, #352]	; (6c0 <QSPI_INSTANCE_PORT_init+0x170>)
     55e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     562:	4858      	ldr	r0, [pc, #352]	; (6c4 <QSPI_INSTANCE_PORT_init+0x174>)
     564:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     568:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
     56c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     570:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     574:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
     578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     57c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     580:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     584:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     588:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     58c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     590:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     594:	f44f 7280 	mov.w	r2, #256	; 0x100
     598:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     59a:	494b      	ldr	r1, [pc, #300]	; (6c8 <QSPI_INSTANCE_PORT_init+0x178>)
     59c:	6299      	str	r1, [r3, #40]	; 0x28
     59e:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
     5a2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5a6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
     5aa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     5b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5ca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     5d2:	f44f 7200 	mov.w	r2, #512	; 0x200
     5d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5d8:	f501 7180 	add.w	r1, r1, #256	; 0x100
     5dc:	6299      	str	r1, [r3, #40]	; 0x28
     5de:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5e0:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5e2:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
     5e6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ee:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     5f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     602:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     606:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     60a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     60e:	f44f 6180 	mov.w	r1, #1024	; 0x400
     612:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     614:	4a2d      	ldr	r2, [pc, #180]	; (6cc <QSPI_INSTANCE_PORT_init+0x17c>)
     616:	629a      	str	r2, [r3, #40]	; 0x28
     618:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     61a:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     61c:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
     620:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     624:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     628:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     62c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     630:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     634:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     638:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     63c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     640:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     648:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     64a:	4a21      	ldr	r2, [pc, #132]	; (6d0 <QSPI_INSTANCE_PORT_init+0x180>)
     64c:	629a      	str	r2, [r3, #40]	; 0x28
     64e:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     650:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     652:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
     656:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     65a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     65e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     66a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     66e:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     676:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     67a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     67e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     682:	4a14      	ldr	r2, [pc, #80]	; (6d4 <QSPI_INSTANCE_PORT_init+0x184>)
     684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     688:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     68c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
     690:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     694:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     698:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
     69c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6a8:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6ac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6b0:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6b4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
     6b8:	bc30      	pop	{r4, r5}
     6ba:	4770      	bx	lr
     6bc:	41008000 	.word	0x41008000
     6c0:	40020800 	.word	0x40020800
     6c4:	c0020000 	.word	0xc0020000
     6c8:	40000100 	.word	0x40000100
     6cc:	40000400 	.word	0x40000400
     6d0:	40000800 	.word	0x40000800
     6d4:	40020400 	.word	0x40020400

000006d8 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
     6d8:	4b06      	ldr	r3, [pc, #24]	; (6f4 <QSPI_INSTANCE_CLOCK_init+0x1c>)
     6da:	691a      	ldr	r2, [r3, #16]
     6dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6e0:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
     6e2:	691a      	ldr	r2, [r3, #16]
     6e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
     6e8:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
     6ea:	69da      	ldr	r2, [r3, #28]
     6ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6f0:	61da      	str	r2, [r3, #28]
     6f2:	4770      	bx	lr
     6f4:	40000800 	.word	0x40000800

000006f8 <QSPI_INSTANCE_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QSPI_INSTANCE_init(void)
{
     6f8:	b508      	push	{r3, lr}
	QSPI_INSTANCE_CLOCK_init();
     6fa:	4b04      	ldr	r3, [pc, #16]	; (70c <QSPI_INSTANCE_init+0x14>)
     6fc:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
     6fe:	4904      	ldr	r1, [pc, #16]	; (710 <QSPI_INSTANCE_init+0x18>)
     700:	4804      	ldr	r0, [pc, #16]	; (714 <QSPI_INSTANCE_init+0x1c>)
     702:	4b05      	ldr	r3, [pc, #20]	; (718 <QSPI_INSTANCE_init+0x20>)
     704:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
     706:	4b05      	ldr	r3, [pc, #20]	; (71c <QSPI_INSTANCE_init+0x24>)
     708:	4798      	blx	r3
     70a:	bd08      	pop	{r3, pc}
     70c:	000006d9 	.word	0x000006d9
     710:	42003400 	.word	0x42003400
     714:	20001290 	.word	0x20001290
     718:	00007845 	.word	0x00007845
     71c:	00000551 	.word	0x00000551

00000720 <USART_EAST_CLOCK_init>:
     720:	4b06      	ldr	r3, [pc, #24]	; (73c <USART_EAST_CLOCK_init+0x1c>)
     722:	2241      	movs	r2, #65	; 0x41
     724:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     728:	2242      	movs	r2, #66	; 0x42
     72a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     72e:	4a04      	ldr	r2, [pc, #16]	; (740 <USART_EAST_CLOCK_init+0x20>)
     730:	6953      	ldr	r3, [r2, #20]
     732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     736:	6153      	str	r3, [r2, #20]
     738:	4770      	bx	lr
     73a:	bf00      	nop
     73c:	40001c00 	.word	0x40001c00
     740:	40000800 	.word	0x40000800

00000744 <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     744:	4b10      	ldr	r3, [pc, #64]	; (788 <USART_EAST_PORT_init+0x44>)
     746:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
     74a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     74e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     752:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     756:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     75a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     75e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     762:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     766:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
     76a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     76e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     772:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     776:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     77a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     77e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     782:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
     786:	4770      	bx	lr
     788:	41008000 	.word	0x41008000

0000078c <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
     78c:	b510      	push	{r4, lr}
     78e:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
     790:	4b06      	ldr	r3, [pc, #24]	; (7ac <USART_EAST_init+0x20>)
     792:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
     794:	2300      	movs	r3, #0
     796:	9300      	str	r3, [sp, #0]
     798:	2310      	movs	r3, #16
     79a:	4a05      	ldr	r2, [pc, #20]	; (7b0 <USART_EAST_init+0x24>)
     79c:	4905      	ldr	r1, [pc, #20]	; (7b4 <USART_EAST_init+0x28>)
     79e:	4806      	ldr	r0, [pc, #24]	; (7b8 <USART_EAST_init+0x2c>)
     7a0:	4c06      	ldr	r4, [pc, #24]	; (7bc <USART_EAST_init+0x30>)
     7a2:	47a0      	blx	r4
	USART_EAST_PORT_init();
     7a4:	4b06      	ldr	r3, [pc, #24]	; (7c0 <USART_EAST_init+0x34>)
     7a6:	4798      	blx	r3
}
     7a8:	b002      	add	sp, #8
     7aa:	bd10      	pop	{r4, pc}
     7ac:	00000721 	.word	0x00000721
     7b0:	200005f4 	.word	0x200005f4
     7b4:	40003000 	.word	0x40003000
     7b8:	2000107c 	.word	0x2000107c
     7bc:	00008125 	.word	0x00008125
     7c0:	00000745 	.word	0x00000745

000007c4 <USART_NORTH_CLOCK_init>:
     7c4:	4b06      	ldr	r3, [pc, #24]	; (7e0 <USART_NORTH_CLOCK_init+0x1c>)
     7c6:	2241      	movs	r2, #65	; 0x41
     7c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
     7cc:	2242      	movs	r2, #66	; 0x42
     7ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
     7d2:	4a04      	ldr	r2, [pc, #16]	; (7e4 <USART_NORTH_CLOCK_init+0x20>)
     7d4:	6953      	ldr	r3, [r2, #20]
     7d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     7da:	6153      	str	r3, [r2, #20]
     7dc:	4770      	bx	lr
     7de:	bf00      	nop
     7e0:	40001c00 	.word	0x40001c00
     7e4:	40000800 	.word	0x40000800

000007e8 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7e8:	4b10      	ldr	r3, [pc, #64]	; (82c <USART_NORTH_PORT_init+0x44>)
     7ea:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
     7ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7f6:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7fa:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     802:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     806:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     80a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
     80e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     812:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     816:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     81a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     81e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     822:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     826:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
     82a:	4770      	bx	lr
     82c:	41008000 	.word	0x41008000

00000830 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
     830:	b510      	push	{r4, lr}
     832:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
     834:	4b06      	ldr	r3, [pc, #24]	; (850 <USART_NORTH_init+0x20>)
     836:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
     838:	2300      	movs	r3, #0
     83a:	9300      	str	r3, [sp, #0]
     83c:	2310      	movs	r3, #16
     83e:	4a05      	ldr	r2, [pc, #20]	; (854 <USART_NORTH_init+0x24>)
     840:	4905      	ldr	r1, [pc, #20]	; (858 <USART_NORTH_init+0x28>)
     842:	4806      	ldr	r0, [pc, #24]	; (85c <USART_NORTH_init+0x2c>)
     844:	4c06      	ldr	r4, [pc, #24]	; (860 <USART_NORTH_init+0x30>)
     846:	47a0      	blx	r4
	USART_NORTH_PORT_init();
     848:	4b06      	ldr	r3, [pc, #24]	; (864 <USART_NORTH_init+0x34>)
     84a:	4798      	blx	r3
}
     84c:	b002      	add	sp, #8
     84e:	bd10      	pop	{r4, pc}
     850:	000007c5 	.word	0x000007c5
     854:	20000604 	.word	0x20000604
     858:	40003400 	.word	0x40003400
     85c:	200010d0 	.word	0x200010d0
     860:	00008125 	.word	0x00008125
     864:	000007e9 	.word	0x000007e9

00000868 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     868:	4b10      	ldr	r3, [pc, #64]	; (8ac <GRID_AUX_PORT_init+0x44>)
     86a:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
     86e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     872:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     876:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     87a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     87e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     882:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     886:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     88a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
     88e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     892:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     896:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     89a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     89e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8a2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8a6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
     8aa:	4770      	bx	lr
     8ac:	41008000 	.word	0x41008000

000008b0 <GRID_AUX_CLOCK_init>:
     8b0:	4b06      	ldr	r3, [pc, #24]	; (8cc <GRID_AUX_CLOCK_init+0x1c>)
     8b2:	2241      	movs	r2, #65	; 0x41
     8b4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     8b8:	2242      	movs	r2, #66	; 0x42
     8ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     8be:	4a04      	ldr	r2, [pc, #16]	; (8d0 <GRID_AUX_CLOCK_init+0x20>)
     8c0:	6993      	ldr	r3, [r2, #24]
     8c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     8c6:	6193      	str	r3, [r2, #24]
     8c8:	4770      	bx	lr
     8ca:	bf00      	nop
     8cc:	40001c00 	.word	0x40001c00
     8d0:	40000800 	.word	0x40000800

000008d4 <GRID_AUX_init>:

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}

void GRID_AUX_init(void)
{
     8d4:	b508      	push	{r3, lr}
	GRID_AUX_CLOCK_init();
     8d6:	4b05      	ldr	r3, [pc, #20]	; (8ec <GRID_AUX_init+0x18>)
     8d8:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
     8da:	2200      	movs	r2, #0
     8dc:	4904      	ldr	r1, [pc, #16]	; (8f0 <GRID_AUX_init+0x1c>)
     8de:	4805      	ldr	r0, [pc, #20]	; (8f4 <GRID_AUX_init+0x20>)
     8e0:	4b05      	ldr	r3, [pc, #20]	; (8f8 <GRID_AUX_init+0x24>)
     8e2:	4798      	blx	r3
	GRID_AUX_PORT_init();
     8e4:	4b05      	ldr	r3, [pc, #20]	; (8fc <GRID_AUX_init+0x28>)
     8e6:	4798      	blx	r3
     8e8:	bd08      	pop	{r3, pc}
     8ea:	bf00      	nop
     8ec:	000008b1 	.word	0x000008b1
     8f0:	41012000 	.word	0x41012000
     8f4:	20001044 	.word	0x20001044
     8f8:	000083ad 	.word	0x000083ad
     8fc:	00000869 	.word	0x00000869

00000900 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     900:	4b2b      	ldr	r3, [pc, #172]	; (9b0 <UI_SPI_PORT_init+0xb0>)
     902:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     906:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     90a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     90e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
     912:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     916:	4a27      	ldr	r2, [pc, #156]	; (9b4 <UI_SPI_PORT_init+0xb4>)
     918:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     91c:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
     920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     924:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     928:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     92c:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     930:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     934:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     938:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     93c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     940:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     948:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     94c:	4a1a      	ldr	r2, [pc, #104]	; (9b8 <UI_SPI_PORT_init+0xb8>)
     94e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     952:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
     956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     95a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     95e:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     962:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     966:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     96a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     96e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     972:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     974:	4a11      	ldr	r2, [pc, #68]	; (9bc <UI_SPI_PORT_init+0xbc>)
     976:	629a      	str	r2, [r3, #40]	; 0x28
     978:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
     97c:	3210      	adds	r2, #16
     97e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     980:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
     984:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     98c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     994:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     998:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     99c:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     9a4:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     9ac:	4770      	bx	lr
     9ae:	bf00      	nop
     9b0:	41008000 	.word	0x41008000
     9b4:	c0000010 	.word	0xc0000010
     9b8:	c0000020 	.word	0xc0000020
     9bc:	40020000 	.word	0x40020000

000009c0 <UI_SPI_CLOCK_init>:
     9c0:	4b06      	ldr	r3, [pc, #24]	; (9dc <UI_SPI_CLOCK_init+0x1c>)
     9c2:	2241      	movs	r2, #65	; 0x41
     9c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     9c8:	2243      	movs	r2, #67	; 0x43
     9ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     9ce:	4a04      	ldr	r2, [pc, #16]	; (9e0 <UI_SPI_CLOCK_init+0x20>)
     9d0:	6993      	ldr	r3, [r2, #24]
     9d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     9d6:	6193      	str	r3, [r2, #24]
     9d8:	4770      	bx	lr
     9da:	bf00      	nop
     9dc:	40001c00 	.word	0x40001c00
     9e0:	40000800 	.word	0x40000800

000009e4 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
     9e4:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
     9e6:	4b04      	ldr	r3, [pc, #16]	; (9f8 <UI_SPI_init+0x14>)
     9e8:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
     9ea:	4904      	ldr	r1, [pc, #16]	; (9fc <UI_SPI_init+0x18>)
     9ec:	4804      	ldr	r0, [pc, #16]	; (a00 <UI_SPI_init+0x1c>)
     9ee:	4b05      	ldr	r3, [pc, #20]	; (a04 <UI_SPI_init+0x20>)
     9f0:	4798      	blx	r3
	UI_SPI_PORT_init();
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <UI_SPI_init+0x24>)
     9f4:	4798      	blx	r3
     9f6:	bd08      	pop	{r3, pc}
     9f8:	000009c1 	.word	0x000009c1
     9fc:	41014000 	.word	0x41014000
     a00:	20000f44 	.word	0x20000f44
     a04:	00007a35 	.word	0x00007a35
     a08:	00000901 	.word	0x00000901

00000a0c <USART_WEST_CLOCK_init>:
     a0c:	4b06      	ldr	r3, [pc, #24]	; (a28 <USART_WEST_CLOCK_init+0x1c>)
     a0e:	2241      	movs	r2, #65	; 0x41
     a10:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     a14:	2242      	movs	r2, #66	; 0x42
     a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     a1a:	4a04      	ldr	r2, [pc, #16]	; (a2c <USART_WEST_CLOCK_init+0x20>)
     a1c:	6a13      	ldr	r3, [r2, #32]
     a1e:	f043 0301 	orr.w	r3, r3, #1
     a22:	6213      	str	r3, [r2, #32]
     a24:	4770      	bx	lr
     a26:	bf00      	nop
     a28:	40001c00 	.word	0x40001c00
     a2c:	40000800 	.word	0x40000800

00000a30 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a30:	4b10      	ldr	r3, [pc, #64]	; (a74 <USART_WEST_PORT_init+0x44>)
     a32:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     a36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a3a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a42:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a46:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a4a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a4e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a52:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a62:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a6e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     a72:	4770      	bx	lr
     a74:	41008000 	.word	0x41008000

00000a78 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
     a78:	b510      	push	{r4, lr}
     a7a:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
     a7c:	4b07      	ldr	r3, [pc, #28]	; (a9c <USART_WEST_init+0x24>)
     a7e:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
     a80:	2300      	movs	r3, #0
     a82:	9300      	str	r3, [sp, #0]
     a84:	2310      	movs	r3, #16
     a86:	4a06      	ldr	r2, [pc, #24]	; (aa0 <USART_WEST_init+0x28>)
     a88:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     a8c:	4805      	ldr	r0, [pc, #20]	; (aa4 <USART_WEST_init+0x2c>)
     a8e:	4c06      	ldr	r4, [pc, #24]	; (aa8 <USART_WEST_init+0x30>)
     a90:	47a0      	blx	r4
	USART_WEST_PORT_init();
     a92:	4b06      	ldr	r3, [pc, #24]	; (aac <USART_WEST_init+0x34>)
     a94:	4798      	blx	r3
}
     a96:	b002      	add	sp, #8
     a98:	bd10      	pop	{r4, pc}
     a9a:	bf00      	nop
     a9c:	00000a0d 	.word	0x00000a0d
     aa0:	20000614 	.word	0x20000614
     aa4:	20001184 	.word	0x20001184
     aa8:	00008125 	.word	0x00008125
     aac:	00000a31 	.word	0x00000a31

00000ab0 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ab0:	4b16      	ldr	r3, [pc, #88]	; (b0c <SYS_I2C_PORT_init+0x5c>)
     ab2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
     ab6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     aba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     abe:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     ac2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ac6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ace:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ad2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     ad6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ada:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ade:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
     ae2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aea:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     aee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     af2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     af6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     afa:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     afe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b02:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b06:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
     b0a:	4770      	bx	lr
     b0c:	41008000 	.word	0x41008000

00000b10 <SYS_I2C_CLOCK_init>:
     b10:	4b06      	ldr	r3, [pc, #24]	; (b2c <SYS_I2C_CLOCK_init+0x1c>)
     b12:	2241      	movs	r2, #65	; 0x41
     b14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     b18:	2242      	movs	r2, #66	; 0x42
     b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     b1e:	4a04      	ldr	r2, [pc, #16]	; (b30 <SYS_I2C_CLOCK_init+0x20>)
     b20:	6a13      	ldr	r3, [r2, #32]
     b22:	f043 0302 	orr.w	r3, r3, #2
     b26:	6213      	str	r3, [r2, #32]
     b28:	4770      	bx	lr
     b2a:	bf00      	nop
     b2c:	40001c00 	.word	0x40001c00
     b30:	40000800 	.word	0x40000800

00000b34 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
     b34:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
     b36:	4b04      	ldr	r3, [pc, #16]	; (b48 <SYS_I2C_init+0x14>)
     b38:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
     b3a:	4904      	ldr	r1, [pc, #16]	; (b4c <SYS_I2C_init+0x18>)
     b3c:	4804      	ldr	r0, [pc, #16]	; (b50 <SYS_I2C_init+0x1c>)
     b3e:	4b05      	ldr	r3, [pc, #20]	; (b54 <SYS_I2C_init+0x20>)
     b40:	4798      	blx	r3
	SYS_I2C_PORT_init();
     b42:	4b05      	ldr	r3, [pc, #20]	; (b58 <SYS_I2C_init+0x24>)
     b44:	4798      	blx	r3
     b46:	bd08      	pop	{r3, pc}
     b48:	00000b11 	.word	0x00000b11
     b4c:	43000400 	.word	0x43000400
     b50:	20001004 	.word	0x20001004
     b54:	00007779 	.word	0x00007779
     b58:	00000ab1 	.word	0x00000ab1

00000b5c <USART_SOUTH_CLOCK_init>:
     b5c:	4b06      	ldr	r3, [pc, #24]	; (b78 <USART_SOUTH_CLOCK_init+0x1c>)
     b5e:	2241      	movs	r2, #65	; 0x41
     b60:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
     b64:	2242      	movs	r2, #66	; 0x42
     b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
     b6a:	4a04      	ldr	r2, [pc, #16]	; (b7c <USART_SOUTH_CLOCK_init+0x20>)
     b6c:	6a13      	ldr	r3, [r2, #32]
     b6e:	f043 0304 	orr.w	r3, r3, #4
     b72:	6213      	str	r3, [r2, #32]
     b74:	4770      	bx	lr
     b76:	bf00      	nop
     b78:	40001c00 	.word	0x40001c00
     b7c:	40000800 	.word	0x40000800

00000b80 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b80:	4b10      	ldr	r3, [pc, #64]	; (bc4 <USART_SOUTH_PORT_init+0x44>)
     b82:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
     b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b8a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b8e:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b92:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b96:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b9a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b9e:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
     ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     baa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bae:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bb2:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     bb6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     bba:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bbe:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
     bc2:	4770      	bx	lr
     bc4:	41008000 	.word	0x41008000

00000bc8 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
     bc8:	b510      	push	{r4, lr}
     bca:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
     bcc:	4b06      	ldr	r3, [pc, #24]	; (be8 <USART_SOUTH_init+0x20>)
     bce:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
     bd0:	2300      	movs	r3, #0
     bd2:	9300      	str	r3, [sp, #0]
     bd4:	2310      	movs	r3, #16
     bd6:	4a05      	ldr	r2, [pc, #20]	; (bec <USART_SOUTH_init+0x24>)
     bd8:	4905      	ldr	r1, [pc, #20]	; (bf0 <USART_SOUTH_init+0x28>)
     bda:	4806      	ldr	r0, [pc, #24]	; (bf4 <USART_SOUTH_init+0x2c>)
     bdc:	4c06      	ldr	r4, [pc, #24]	; (bf8 <USART_SOUTH_init+0x30>)
     bde:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
     be0:	4b06      	ldr	r3, [pc, #24]	; (bfc <USART_SOUTH_init+0x34>)
     be2:	4798      	blx	r3
}
     be4:	b002      	add	sp, #8
     be6:	bd10      	pop	{r4, pc}
     be8:	00000b5d 	.word	0x00000b5d
     bec:	20000624 	.word	0x20000624
     bf0:	43000800 	.word	0x43000800
     bf4:	200011d4 	.word	0x200011d4
     bf8:	00008125 	.word	0x00008125
     bfc:	00000b81 	.word	0x00000b81

00000c00 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c00:	4b29      	ldr	r3, [pc, #164]	; (ca8 <GRID_LED_PORT_init+0xa8>)
     c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     c06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c12:	4926      	ldr	r1, [pc, #152]	; (cac <GRID_LED_PORT_init+0xac>)
     c14:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c18:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
     c1c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c20:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c24:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c28:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c2c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c30:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c34:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c38:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
     c3c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c40:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c48:	4919      	ldr	r1, [pc, #100]	; (cb0 <GRID_LED_PORT_init+0xb0>)
     c4a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c4e:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
     c52:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c56:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c5a:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c5e:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     c62:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     c66:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c6a:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c6e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c70:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     c74:	629a      	str	r2, [r3, #40]	; 0x28
     c76:	4a0f      	ldr	r2, [pc, #60]	; (cb4 <GRID_LED_PORT_init+0xb4>)
     c78:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c7a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
     c7e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     c82:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c86:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
     c8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c8e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c92:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c96:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c9a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c9e:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
     ca6:	4770      	bx	lr
     ca8:	41008000 	.word	0x41008000
     cac:	c0004000 	.word	0xc0004000
     cb0:	c0008000 	.word	0xc0008000
     cb4:	c0024000 	.word	0xc0024000

00000cb8 <GRID_LED_CLOCK_init>:
     cb8:	4b06      	ldr	r3, [pc, #24]	; (cd4 <GRID_LED_CLOCK_init+0x1c>)
     cba:	2241      	movs	r2, #65	; 0x41
     cbc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
     cc0:	2242      	movs	r2, #66	; 0x42
     cc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
     cc6:	4a04      	ldr	r2, [pc, #16]	; (cd8 <GRID_LED_CLOCK_init+0x20>)
     cc8:	6a13      	ldr	r3, [r2, #32]
     cca:	f043 0308 	orr.w	r3, r3, #8
     cce:	6213      	str	r3, [r2, #32]
     cd0:	4770      	bx	lr
     cd2:	bf00      	nop
     cd4:	40001c00 	.word	0x40001c00
     cd8:	40000800 	.word	0x40000800

00000cdc <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
     cdc:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
     cde:	4b04      	ldr	r3, [pc, #16]	; (cf0 <GRID_LED_init+0x14>)
     ce0:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
     ce2:	4904      	ldr	r1, [pc, #16]	; (cf4 <GRID_LED_init+0x18>)
     ce4:	4804      	ldr	r0, [pc, #16]	; (cf8 <GRID_LED_init+0x1c>)
     ce6:	4b05      	ldr	r3, [pc, #20]	; (cfc <GRID_LED_init+0x20>)
     ce8:	4798      	blx	r3
	GRID_LED_PORT_init();
     cea:	4b05      	ldr	r3, [pc, #20]	; (d00 <GRID_LED_init+0x24>)
     cec:	4798      	blx	r3
     cee:	bd08      	pop	{r3, pc}
     cf0:	00000cb9 	.word	0x00000cb9
     cf4:	43000c00 	.word	0x43000c00
     cf8:	20001120 	.word	0x20001120
     cfc:	00007c99 	.word	0x00007c99
     d00:	00000c01 	.word	0x00000c01

00000d04 <delay_driver_init>:
}

void delay_driver_init(void)
{
     d04:	b508      	push	{r3, lr}
	delay_init(SysTick);
     d06:	4802      	ldr	r0, [pc, #8]	; (d10 <delay_driver_init+0xc>)
     d08:	4b02      	ldr	r3, [pc, #8]	; (d14 <delay_driver_init+0x10>)
     d0a:	4798      	blx	r3
     d0c:	bd08      	pop	{r3, pc}
     d0e:	bf00      	nop
     d10:	e000e010 	.word	0xe000e010
     d14:	000073e5 	.word	0x000073e5

00000d18 <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d18:	4b1e      	ldr	r3, [pc, #120]	; (d94 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
     d1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     d1e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     d24:	6299      	str	r1, [r3, #40]	; 0x28
     d26:	481c      	ldr	r0, [pc, #112]	; (d98 <USB_DEVICE_INSTANCE_PORT_init+0x80>)
     d28:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d2a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d2c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     d30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d38:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     d3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d40:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d48:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     d4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     d50:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     d5c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d5e:	6299      	str	r1, [r3, #40]	; 0x28
     d60:	490e      	ldr	r1, [pc, #56]	; (d9c <USB_DEVICE_INSTANCE_PORT_init+0x84>)
     d62:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d64:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d66:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d72:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d7e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d82:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     d86:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     d8a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     d92:	4770      	bx	lr
     d94:	41008000 	.word	0x41008000
     d98:	c0000100 	.word	0xc0000100
     d9c:	c0000200 	.word	0xc0000200

00000da0 <USB_DEVICE_INSTANCE_CLOCK_init>:
     da0:	2241      	movs	r2, #65	; 0x41
     da2:	4b07      	ldr	r3, [pc, #28]	; (dc0 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
     da4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     da8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     dac:	691a      	ldr	r2, [r3, #16]
     dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     db2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     db4:	699a      	ldr	r2, [r3, #24]
     db6:	f042 0201 	orr.w	r2, r2, #1
     dba:	619a      	str	r2, [r3, #24]
     dbc:	4770      	bx	lr
     dbe:	bf00      	nop
     dc0:	40001c00 	.word	0x40001c00

00000dc4 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
     dc4:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
     dc6:	4b03      	ldr	r3, [pc, #12]	; (dd4 <USB_DEVICE_INSTANCE_init+0x10>)
     dc8:	4798      	blx	r3
	usb_d_init();
     dca:	4b03      	ldr	r3, [pc, #12]	; (dd8 <USB_DEVICE_INSTANCE_init+0x14>)
     dcc:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
     dce:	4b03      	ldr	r3, [pc, #12]	; (ddc <USB_DEVICE_INSTANCE_init+0x18>)
     dd0:	4798      	blx	r3
     dd2:	bd08      	pop	{r3, pc}
     dd4:	00000da1 	.word	0x00000da1
     dd8:	00008675 	.word	0x00008675
     ddc:	00000d19 	.word	0x00000d19

00000de0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     de0:	4a02      	ldr	r2, [pc, #8]	; (dec <WDT_0_CLOCK_init+0xc>)
     de2:	6953      	ldr	r3, [r2, #20]
     de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     de8:	6153      	str	r3, [r2, #20]
     dea:	4770      	bx	lr
     dec:	40000800 	.word	0x40000800

00000df0 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
     df0:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     df2:	4b06      	ldr	r3, [pc, #24]	; (e0c <WDT_0_init+0x1c>)
     df4:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     df6:	2248      	movs	r2, #72	; 0x48
     df8:	4905      	ldr	r1, [pc, #20]	; (e10 <WDT_0_init+0x20>)
     dfa:	2001      	movs	r0, #1
     dfc:	4b05      	ldr	r3, [pc, #20]	; (e14 <WDT_0_init+0x24>)
     dfe:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     e00:	4805      	ldr	r0, [pc, #20]	; (e18 <WDT_0_init+0x28>)
     e02:	4b06      	ldr	r3, [pc, #24]	; (e1c <WDT_0_init+0x2c>)
     e04:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     e06:	4b06      	ldr	r3, [pc, #24]	; (e20 <WDT_0_init+0x30>)
     e08:	4798      	blx	r3
     e0a:	bd08      	pop	{r3, pc}
     e0c:	00000de1 	.word	0x00000de1
     e10:	0000ffe8 	.word	0x0000ffe8
     e14:	000089cd 	.word	0x000089cd
     e18:	200010cc 	.word	0x200010cc
     e1c:	40002000 	.word	0x40002000
     e20:	0000c6b1 	.word	0x0000c6b1

00000e24 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
     e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     e28:	4ba3      	ldr	r3, [pc, #652]	; (10b8 <system_init+0x294>)
     e2a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     e2c:	4ba3      	ldr	r3, [pc, #652]	; (10bc <system_init+0x298>)
     e2e:	2220      	movs	r2, #32
     e30:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e32:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e34:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     e38:	629a      	str	r2, [r3, #40]	; 0x28
     e3a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     e3e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e40:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     e44:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e48:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e4c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
     e50:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e52:	4e9b      	ldr	r6, [pc, #620]	; (10c0 <system_init+0x29c>)
     e54:	629e      	str	r6, [r3, #40]	; 0x28
     e56:	499b      	ldr	r1, [pc, #620]	; (10c4 <system_init+0x2a0>)
     e58:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e5a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
     e5e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e62:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e66:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
     e6a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e6e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e72:	2180      	movs	r1, #128	; 0x80
     e74:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e78:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e7c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     e80:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e84:	4d90      	ldr	r5, [pc, #576]	; (10c8 <system_init+0x2a4>)
     e86:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e8a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
     e8e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e92:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e96:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     e9a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e9e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ea2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     ea6:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     eaa:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     eae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     eb2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     eb6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     eba:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     ebe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ec2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ec6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     eca:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ece:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ed2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
     ed6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
     eda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ede:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     ee2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ee6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     eea:	f44f 4400 	mov.w	r4, #32768	; 0x8000
     eee:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ef2:	4c76      	ldr	r4, [pc, #472]	; (10cc <system_init+0x2a8>)
     ef4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     ef8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     efc:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
     f00:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     f04:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f08:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     f0c:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f10:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f14:	f44f 6400 	mov.w	r4, #2048	; 0x800
     f18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f1c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 115c <system_init+0x338>
     f20:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
     f24:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f28:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     f2c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
     f30:	f045 0504 	orr.w	r5, r5, #4
     f34:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     f38:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f3c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
     f40:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f44:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f48:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f4c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f50:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
     f54:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f58:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
     f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f60:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f64:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     f68:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f6c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
     f70:	4a57      	ldr	r2, [pc, #348]	; (10d0 <system_init+0x2ac>)
     f72:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     f76:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
     f7a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     f7e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f82:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
     f86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f8a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     f92:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f96:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     f9e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fa2:	494c      	ldr	r1, [pc, #304]	; (10d4 <system_init+0x2b0>)
     fa4:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fa8:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
     fac:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fb0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fb4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     fb8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fbc:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fc0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fc4:	4944      	ldr	r1, [pc, #272]	; (10d8 <system_init+0x2b4>)
     fc6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fca:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
     fce:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fd2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fd6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fda:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fde:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fe2:	4a3e      	ldr	r2, [pc, #248]	; (10dc <system_init+0x2b8>)
     fe4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fe8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
     fec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ff0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     ff4:	4b3a      	ldr	r3, [pc, #232]	; (10e0 <system_init+0x2bc>)
     ff6:	4798      	blx	r3
	ADC_1_init();
     ff8:	4b3a      	ldr	r3, [pc, #232]	; (10e4 <system_init+0x2c0>)
     ffa:	4798      	blx	r3

	CRC_0_init();
     ffc:	4b3a      	ldr	r3, [pc, #232]	; (10e8 <system_init+0x2c4>)
     ffe:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    1000:	4b3a      	ldr	r3, [pc, #232]	; (10ec <system_init+0x2c8>)
    1002:	4798      	blx	r3

	FLASH_0_init();
    1004:	4b3a      	ldr	r3, [pc, #232]	; (10f0 <system_init+0x2cc>)
    1006:	4798      	blx	r3

	QSPI_INSTANCE_init();
    1008:	4b3a      	ldr	r3, [pc, #232]	; (10f4 <system_init+0x2d0>)
    100a:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    100c:	4c3a      	ldr	r4, [pc, #232]	; (10f8 <system_init+0x2d4>)
    100e:	6963      	ldr	r3, [r4, #20]
    1010:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1014:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    1016:	4b39      	ldr	r3, [pc, #228]	; (10fc <system_init+0x2d8>)
    1018:	4798      	blx	r3
    101a:	4602      	mov	r2, r0
    101c:	4938      	ldr	r1, [pc, #224]	; (1100 <system_init+0x2dc>)
    101e:	4839      	ldr	r0, [pc, #228]	; (1104 <system_init+0x2e0>)
    1020:	4d39      	ldr	r5, [pc, #228]	; (1108 <system_init+0x2e4>)
    1022:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    1024:	4b39      	ldr	r3, [pc, #228]	; (110c <system_init+0x2e8>)
    1026:	4798      	blx	r3
	USART_NORTH_init();
    1028:	4b39      	ldr	r3, [pc, #228]	; (1110 <system_init+0x2ec>)
    102a:	4798      	blx	r3

	GRID_AUX_init();
    102c:	4b39      	ldr	r3, [pc, #228]	; (1114 <system_init+0x2f0>)
    102e:	4798      	blx	r3

	UI_SPI_init();
    1030:	4b39      	ldr	r3, [pc, #228]	; (1118 <system_init+0x2f4>)
    1032:	4798      	blx	r3
	USART_WEST_init();
    1034:	4b39      	ldr	r3, [pc, #228]	; (111c <system_init+0x2f8>)
    1036:	4798      	blx	r3

	SYS_I2C_init();
    1038:	4b39      	ldr	r3, [pc, #228]	; (1120 <system_init+0x2fc>)
    103a:	4798      	blx	r3
	USART_SOUTH_init();
    103c:	4b39      	ldr	r3, [pc, #228]	; (1124 <system_init+0x300>)
    103e:	4798      	blx	r3

	GRID_LED_init();
    1040:	4b39      	ldr	r3, [pc, #228]	; (1128 <system_init+0x304>)
    1042:	4798      	blx	r3

	delay_driver_init();
    1044:	4b39      	ldr	r3, [pc, #228]	; (112c <system_init+0x308>)
    1046:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    1048:	6963      	ldr	r3, [r4, #20]
    104a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    104e:	6163      	str	r3, [r4, #20]
    1050:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
    1054:	f04f 0840 	mov.w	r8, #64	; 0x40
    1058:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    105c:	4e34      	ldr	r6, [pc, #208]	; (1130 <system_init+0x30c>)
    105e:	47b0      	blx	r6
    1060:	4602      	mov	r2, r0
    1062:	4934      	ldr	r1, [pc, #208]	; (1134 <system_init+0x310>)
    1064:	4834      	ldr	r0, [pc, #208]	; (1138 <system_init+0x314>)
    1066:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    1068:	6963      	ldr	r3, [r4, #20]
    106a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    106e:	6163      	str	r3, [r4, #20]
    1070:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    1074:	47b0      	blx	r6
    1076:	4602      	mov	r2, r0
    1078:	4930      	ldr	r1, [pc, #192]	; (113c <system_init+0x318>)
    107a:	4831      	ldr	r0, [pc, #196]	; (1140 <system_init+0x31c>)
    107c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    107e:	69a3      	ldr	r3, [r4, #24]
    1080:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1084:	61a3      	str	r3, [r4, #24]
    1086:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    108a:	47b0      	blx	r6
    108c:	4602      	mov	r2, r0
    108e:	492d      	ldr	r1, [pc, #180]	; (1144 <system_init+0x320>)
    1090:	482d      	ldr	r0, [pc, #180]	; (1148 <system_init+0x324>)
    1092:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    1094:	69a3      	ldr	r3, [r4, #24]
    1096:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    109a:	61a3      	str	r3, [r4, #24]
    109c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    10a0:	47b0      	blx	r6
    10a2:	4602      	mov	r2, r0
    10a4:	4929      	ldr	r1, [pc, #164]	; (114c <system_init+0x328>)
    10a6:	482a      	ldr	r0, [pc, #168]	; (1150 <system_init+0x32c>)
    10a8:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
    10aa:	4b2a      	ldr	r3, [pc, #168]	; (1154 <system_init+0x330>)
    10ac:	4798      	blx	r3

	WDT_0_init();
    10ae:	4b2a      	ldr	r3, [pc, #168]	; (1158 <system_init+0x334>)
    10b0:	4798      	blx	r3
    10b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    10b6:	bf00      	nop
    10b8:	00008f91 	.word	0x00008f91
    10bc:	41008000 	.word	0x41008000
    10c0:	40020000 	.word	0x40020000
    10c4:	c0020020 	.word	0xc0020020
    10c8:	c0020000 	.word	0xc0020000
    10cc:	40028000 	.word	0x40028000
    10d0:	c0020004 	.word	0xc0020004
    10d4:	c0000008 	.word	0xc0000008
    10d8:	c0000010 	.word	0xc0000010
    10dc:	c0000020 	.word	0xc0000020
    10e0:	00000389 	.word	0x00000389
    10e4:	00000421 	.word	0x00000421
    10e8:	000004c5 	.word	0x000004c5
    10ec:	000004ed 	.word	0x000004ed
    10f0:	00000531 	.word	0x00000531
    10f4:	000006f9 	.word	0x000006f9
    10f8:	40000800 	.word	0x40000800
    10fc:	00009a75 	.word	0x00009a75
    1100:	40002400 	.word	0x40002400
    1104:	20000f8c 	.word	0x20000f8c
    1108:	00007e41 	.word	0x00007e41
    110c:	0000078d 	.word	0x0000078d
    1110:	00000831 	.word	0x00000831
    1114:	000008d5 	.word	0x000008d5
    1118:	000009e5 	.word	0x000009e5
    111c:	00000a79 	.word	0x00000a79
    1120:	00000b35 	.word	0x00000b35
    1124:	00000bc9 	.word	0x00000bc9
    1128:	00000cdd 	.word	0x00000cdd
    112c:	00000d05 	.word	0x00000d05
    1130:	0000b381 	.word	0x0000b381
    1134:	40003800 	.word	0x40003800
    1138:	20001270 	.word	0x20001270
    113c:	40003c00 	.word	0x40003c00
    1140:	20001164 	.word	0x20001164
    1144:	4101a000 	.word	0x4101a000
    1148:	20000fac 	.word	0x20000fac
    114c:	4101c000 	.word	0x4101c000
    1150:	20001250 	.word	0x20001250
    1154:	00000dc5 	.word	0x00000dc5
    1158:	00000df1 	.word	0x00000df1
    115c:	40020800 	.word	0x40020800

00001160 <grid_d51_init>:
	
}



void grid_d51_init(){
    1160:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t hwid = grid_sys_get_hwcfg();
    1162:	4b08      	ldr	r3, [pc, #32]	; (1184 <grid_d51_init+0x24>)
    1164:	4798      	blx	r3
	
	printf("{\"type\":\"HWCFG\", \"data\": \"%d\"}\r\n", hwid);
    1166:	4601      	mov	r1, r0
    1168:	4807      	ldr	r0, [pc, #28]	; (1188 <grid_d51_init+0x28>)
    116a:	4c08      	ldr	r4, [pc, #32]	; (118c <grid_d51_init+0x2c>)
    116c:	47a0      	blx	r4
	
	#ifdef NDEBUG		
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "USER ROW CHECK!");
	grid_d51_verify_user_row();
	#else
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "NO USER ROW CHECK!");
    116e:	4d08      	ldr	r5, [pc, #32]	; (1190 <grid_d51_init+0x30>)
    1170:	4908      	ldr	r1, [pc, #32]	; (1194 <grid_d51_init+0x34>)
    1172:	4628      	mov	r0, r5
    1174:	47a0      	blx	r4
	{
	}
	
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Unit Test");
    1176:	4908      	ldr	r1, [pc, #32]	; (1198 <grid_d51_init+0x38>)
    1178:	4628      	mov	r0, r5
    117a:	47a0      	blx	r4
	while (1)
	{
	}
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Hardware Test");
    117c:	4907      	ldr	r1, [pc, #28]	; (119c <grid_d51_init+0x3c>)
    117e:	4628      	mov	r0, r5
    1180:	47a0      	blx	r4
    1182:	bd38      	pop	{r3, r4, r5, pc}
    1184:	00005681 	.word	0x00005681
    1188:	00010004 	.word	0x00010004
    118c:	0000eced 	.word	0x0000eced
    1190:	0001003c 	.word	0x0001003c
    1194:	00010028 	.word	0x00010028
    1198:	00010064 	.word	0x00010064
    119c:	00010074 	.word	0x00010074

000011a0 <grid_msg_header_set_len>:

#include "grid_msg.h"


// ======================= GRID MSG LEN ======================//
void	grid_msg_header_set_len(struct grid_msg* msg, uint8_t len){
    11a0:	b510      	push	{r4, lr}
    11a2:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    11a4:	ab04      	add	r3, sp, #16
    11a6:	2200      	movs	r2, #0
    11a8:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, len, &error);
    11ac:	9300      	str	r3, [sp, #0]
    11ae:	460b      	mov	r3, r1
    11b0:	2202      	movs	r2, #2
    11b2:	4611      	mov	r1, r2
    11b4:	4c01      	ldr	r4, [pc, #4]	; (11bc <grid_msg_header_set_len+0x1c>)
    11b6:	47a0      	blx	r4
	
}
    11b8:	b004      	add	sp, #16
    11ba:	bd10      	pop	{r4, pc}
    11bc:	000057d5 	.word	0x000057d5

000011c0 <grid_msg_header_set_id>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, &error);
}

// ======================= GRID MSG ID ======================//
void	grid_msg_header_set_id(struct grid_msg* msg, uint8_t id){
    11c0:	b510      	push	{r4, lr}
    11c2:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    11c4:	ab04      	add	r3, sp, #16
    11c6:	2200      	movs	r2, #0
    11c8:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, id, &error);
    11cc:	9300      	str	r3, [sp, #0]
    11ce:	460b      	mov	r3, r1
    11d0:	2202      	movs	r2, #2
    11d2:	2104      	movs	r1, #4
    11d4:	4c01      	ldr	r4, [pc, #4]	; (11dc <grid_msg_header_set_id+0x1c>)
    11d6:	47a0      	blx	r4
	
}
    11d8:	b004      	add	sp, #16
    11da:	bd10      	pop	{r4, pc}
    11dc:	000057d5 	.word	0x000057d5

000011e0 <grid_msg_header_set_dx>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
}

// ======================= GRID MSG DX ======================//
void	grid_msg_header_set_dx(struct grid_msg* msg, uint8_t dx){
    11e0:	b510      	push	{r4, lr}
    11e2:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    11e4:	ab04      	add	r3, sp, #16
    11e6:	2200      	movs	r2, #0
    11e8:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, dx, &error);
    11ec:	9300      	str	r3, [sp, #0]
    11ee:	460b      	mov	r3, r1
    11f0:	2202      	movs	r2, #2
    11f2:	2106      	movs	r1, #6
    11f4:	4c01      	ldr	r4, [pc, #4]	; (11fc <grid_msg_header_set_dx+0x1c>)
    11f6:	47a0      	blx	r4
	
}
    11f8:	b004      	add	sp, #16
    11fa:	bd10      	pop	{r4, pc}
    11fc:	000057d5 	.word	0x000057d5

00001200 <grid_msg_header_get_dx>:


uint8_t grid_msg_header_get_dx(struct grid_msg* msg){
    1200:	b510      	push	{r4, lr}
    1202:	b082      	sub	sp, #8
	
	uint8_t error = 0;
    1204:	ab02      	add	r3, sp, #8
    1206:	2200      	movs	r2, #0
    1208:	f803 2d01 	strb.w	r2, [r3, #-1]!
	return grid_msg_get_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    120c:	2202      	movs	r2, #2
    120e:	2106      	movs	r1, #6
    1210:	4c02      	ldr	r4, [pc, #8]	; (121c <grid_msg_header_get_dx+0x1c>)
    1212:	47a0      	blx	r4
}
    1214:	b2c0      	uxtb	r0, r0
    1216:	b002      	add	sp, #8
    1218:	bd10      	pop	{r4, pc}
    121a:	bf00      	nop
    121c:	000057c1 	.word	0x000057c1

00001220 <grid_msg_header_set_dy>:

// ======================= GRID MSG DY ======================//
void	grid_msg_header_set_dy(struct grid_msg* msg, uint8_t dy){
    1220:	b510      	push	{r4, lr}
    1222:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    1224:	ab04      	add	r3, sp, #16
    1226:	2200      	movs	r2, #0
    1228:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, dy, &error);
    122c:	9300      	str	r3, [sp, #0]
    122e:	460b      	mov	r3, r1
    1230:	2202      	movs	r2, #2
    1232:	2108      	movs	r1, #8
    1234:	4c01      	ldr	r4, [pc, #4]	; (123c <grid_msg_header_set_dy+0x1c>)
    1236:	47a0      	blx	r4
	
}
    1238:	b004      	add	sp, #16
    123a:	bd10      	pop	{r4, pc}
    123c:	000057d5 	.word	0x000057d5

00001240 <grid_msg_header_get_dy>:


uint8_t grid_msg_header_get_dy(struct grid_msg* msg){
    1240:	b510      	push	{r4, lr}
    1242:	b082      	sub	sp, #8
	
	uint8_t error = 0;
    1244:	ab02      	add	r3, sp, #8
    1246:	2200      	movs	r2, #0
    1248:	f803 2d01 	strb.w	r2, [r3, #-1]!
	return grid_msg_get_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    124c:	2202      	movs	r2, #2
    124e:	2108      	movs	r1, #8
    1250:	4c02      	ldr	r4, [pc, #8]	; (125c <grid_msg_header_get_dy+0x1c>)
    1252:	47a0      	blx	r4
}
    1254:	b2c0      	uxtb	r0, r0
    1256:	b002      	add	sp, #8
    1258:	bd10      	pop	{r4, pc}
    125a:	bf00      	nop
    125c:	000057c1 	.word	0x000057c1

00001260 <grid_msg_header_set_rot>:

// ======================= GRID MSG ROT ======================//
void	grid_msg_header_set_rot(struct grid_msg* msg, uint8_t rot){
    1260:	b510      	push	{r4, lr}
    1262:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    1264:	ab04      	add	r3, sp, #16
    1266:	2200      	movs	r2, #0
    1268:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, rot, &error);
    126c:	9300      	str	r3, [sp, #0]
    126e:	460b      	mov	r3, r1
    1270:	2202      	movs	r2, #2
    1272:	210c      	movs	r1, #12
    1274:	4c01      	ldr	r4, [pc, #4]	; (127c <grid_msg_header_set_rot+0x1c>)
    1276:	47a0      	blx	r4
	
}
    1278:	b004      	add	sp, #16
    127a:	bd10      	pop	{r4, pc}
    127c:	000057d5 	.word	0x000057d5

00001280 <grid_msg_header_set_age>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
}

// ======================= GRID MSG AGE ======================//
void	grid_msg_header_set_age(struct grid_msg* msg, uint8_t age){
    1280:	b510      	push	{r4, lr}
    1282:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    1284:	ab04      	add	r3, sp, #16
    1286:	2200      	movs	r2, #0
    1288:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, age, &error);
    128c:	9300      	str	r3, [sp, #0]
    128e:	460b      	mov	r3, r1
    1290:	2202      	movs	r2, #2
    1292:	210a      	movs	r1, #10
    1294:	4c01      	ldr	r4, [pc, #4]	; (129c <grid_msg_header_set_age+0x1c>)
    1296:	47a0      	blx	r4
	
}
    1298:	b004      	add	sp, #16
    129a:	bd10      	pop	{r4, pc}
    129c:	000057d5 	.word	0x000057d5

000012a0 <grid_msg_packet_get_length>:
}

// ======================= MSG GET PACKET LENGTH ======================//
uint32_t grid_msg_packet_get_length(struct grid_msg* msg){
	
	return (msg->header_length + msg->body_length + msg->footer_length);
    12a0:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    12a4:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    12a8:	4413      	add	r3, r2
    12aa:	f8d0 0198 	ldr.w	r0, [r0, #408]	; 0x198
}
    12ae:	4418      	add	r0, r3
    12b0:	4770      	bx	lr

000012b2 <grid_msg_body_get_length>:

// ======================= MSG GET BODY LENGTH ======================//
uint32_t grid_msg_body_get_length(struct grid_msg* msg){
	
	return (msg->body_length);
}
    12b2:	f8d0 0194 	ldr.w	r0, [r0, #404]	; 0x194
    12b6:	4770      	bx	lr

000012b8 <grid_msg_body_append_text>:
	
	return (msg->footer_length);
}


void	grid_msg_body_append_text(struct grid_msg* msg, uint8_t* str, uint32_t len){
    12b8:	b430      	push	{r4, r5}

	
	for(uint32_t i=0; i<len; i++){
    12ba:	4615      	mov	r5, r2
    12bc:	b162      	cbz	r2, 12d8 <grid_msg_body_append_text+0x20>
    12be:	1e4b      	subs	r3, r1, #1
    12c0:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    12c4:	3213      	adds	r2, #19
    12c6:	4402      	add	r2, r0
    12c8:	1e6c      	subs	r4, r5, #1
    12ca:	4421      	add	r1, r4
		
		msg->body[msg->body_length + i] = str[i];
    12cc:	f813 4f01 	ldrb.w	r4, [r3, #1]!
    12d0:	f802 4f01 	strb.w	r4, [r2, #1]!
	for(uint32_t i=0; i<len; i++){
    12d4:	428b      	cmp	r3, r1
    12d6:	d1f9      	bne.n	12cc <grid_msg_body_append_text+0x14>
	}
	
	msg->body_length += len;
    12d8:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    12dc:	442b      	add	r3, r5
    12de:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    12e2:	bc30      	pop	{r4, r5}
    12e4:	4770      	bx	lr

000012e6 <grid_msg_body_append_text_escaped>:

void	grid_msg_body_append_text_escaped(struct grid_msg* msg, uint8_t* str, uint32_t len){
    12e6:	b4f0      	push	{r4, r5, r6, r7}

	
	for(uint32_t i=0; i<len; i++){
    12e8:	4617      	mov	r7, r2
    12ea:	b1aa      	cbz	r2, 1318 <grid_msg_body_append_text_escaped+0x32>
    12ec:	460c      	mov	r4, r1
    12ee:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    12f2:	3314      	adds	r3, #20
    12f4:	4403      	add	r3, r0
    12f6:	4411      	add	r1, r2
			
			msg->body[msg->body_length + i] = GRID_CONST_STX + 128;
		}
		else if (msg->body[msg->body_length + i] == GRID_CONST_ETX){
			
			msg->body[msg->body_length + i] = GRID_CONST_ETX + 128;
    12f8:	2683      	movs	r6, #131	; 0x83
			msg->body[msg->body_length + i] = GRID_CONST_STX + 128;
    12fa:	2582      	movs	r5, #130	; 0x82
    12fc:	e003      	b.n	1306 <grid_msg_body_append_text_escaped+0x20>
    12fe:	701d      	strb	r5, [r3, #0]
    1300:	3301      	adds	r3, #1
	for(uint32_t i=0; i<len; i++){
    1302:	428c      	cmp	r4, r1
    1304:	d008      	beq.n	1318 <grid_msg_body_append_text_escaped+0x32>
		msg->body[msg->body_length + i] = str[i];
    1306:	f814 2b01 	ldrb.w	r2, [r4], #1
		if (msg->body[msg->body_length + i] == GRID_CONST_STX){
    130a:	2a02      	cmp	r2, #2
    130c:	d0f7      	beq.n	12fe <grid_msg_body_append_text_escaped+0x18>
		else if (msg->body[msg->body_length + i] == GRID_CONST_ETX){
    130e:	2a03      	cmp	r2, #3
		msg->body[msg->body_length + i] = str[i];
    1310:	bf14      	ite	ne
    1312:	701a      	strbne	r2, [r3, #0]
			msg->body[msg->body_length + i] = GRID_CONST_ETX + 128;
    1314:	701e      	strbeq	r6, [r3, #0]
    1316:	e7f3      	b.n	1300 <grid_msg_body_append_text_escaped+0x1a>
		}		
	}
	
	msg->body_length += len;
    1318:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    131c:	443b      	add	r3, r7
    131e:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    1322:	bcf0      	pop	{r4, r5, r6, r7}
    1324:	4770      	bx	lr
	...

00001328 <grid_msg_text_get_parameter>:


uint32_t grid_msg_text_get_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length){
    1328:	b510      	push	{r4, lr}
	
	uint8_t error;
	
	return grid_sys_read_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, error);
    132a:	3114      	adds	r1, #20
    132c:	188c      	adds	r4, r1, r2
    132e:	2200      	movs	r2, #0
    1330:	4619      	mov	r1, r3
    1332:	4420      	add	r0, r4
    1334:	4b01      	ldr	r3, [pc, #4]	; (133c <grid_msg_text_get_parameter+0x14>)
    1336:	4798      	blx	r3
	
}
    1338:	bd10      	pop	{r4, pc}
    133a:	bf00      	nop
    133c:	00005609 	.word	0x00005609

00001340 <grid_msg_text_set_parameter>:

void grid_msg_text_set_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length, uint32_t value){
    1340:	b510      	push	{r4, lr}
	
	return grid_sys_write_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, value);
    1342:	3114      	adds	r1, #20
    1344:	188c      	adds	r4, r1, r2
    1346:	9a02      	ldr	r2, [sp, #8]
    1348:	4619      	mov	r1, r3
    134a:	4420      	add	r0, r4
    134c:	4b01      	ldr	r3, [pc, #4]	; (1354 <grid_msg_text_set_parameter+0x14>)
    134e:	4798      	blx	r3
    1350:	bd10      	pop	{r4, pc}
    1352:	bf00      	nop
    1354:	00005649 	.word	0x00005649

00001358 <grid_msg_init>:


// ======================= GRID MSG INIT ======================//
void	grid_msg_init(struct grid_msg* msg){
	
	msg->header_length = 0;
    1358:	2300      	movs	r3, #0
    135a:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
	msg->body_length = 0;
    135e:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
	msg->footer_length = 0;
    1362:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    1366:	1e43      	subs	r3, r0, #1
    1368:	f100 0113 	add.w	r1, r0, #19
	
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
	{
		msg->header[i] = 0;
    136c:	2200      	movs	r2, #0
    136e:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
    1372:	428b      	cmp	r3, r1
    1374:	d1fb      	bne.n	136e <grid_msg_init+0x16>
    1376:	f100 0313 	add.w	r3, r0, #19
    137a:	f500 71c5 	add.w	r1, r0, #394	; 0x18a
	}
	
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
	{
		msg->body[i] = 0;
    137e:	2200      	movs	r2, #0
    1380:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
    1384:	428b      	cmp	r3, r1
    1386:	d1fb      	bne.n	1380 <grid_msg_init+0x28>
	}
	
	for (uint32_t i=0; i<GRID_MSG_FOOTER_maxlength; i++)
	{
		msg->footer[i] = 0;
    1388:	2300      	movs	r3, #0
    138a:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
    138e:	f880 318c 	strb.w	r3, [r0, #396]	; 0x18c
    1392:	f880 318d 	strb.w	r3, [r0, #397]	; 0x18d
    1396:	f880 318e 	strb.w	r3, [r0, #398]	; 0x18e
    139a:	f880 318f 	strb.w	r3, [r0, #399]	; 0x18f
    139e:	4770      	bx	lr

000013a0 <grid_msg_init_header>:
		
}

// ======================= MSG INIT HEADER======================//

void	grid_msg_init_header(struct grid_msg* msg, uint8_t dx, uint8_t dy, uint8_t rot, uint8_t age){
    13a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    13a4:	b082      	sub	sp, #8
    13a6:	4604      	mov	r4, r0
    13a8:	460f      	mov	r7, r1
    13aa:	4616      	mov	r6, r2
    13ac:	4698      	mov	r8, r3
	
	sprintf(msg->header, GRID_BRC_frame);
    13ae:	2317      	movs	r3, #23
    13b0:	9300      	str	r3, [sp, #0]
    13b2:	230f      	movs	r3, #15
    13b4:	2201      	movs	r2, #1
    13b6:	490e      	ldr	r1, [pc, #56]	; (13f0 <grid_msg_init_header+0x50>)
    13b8:	4d0e      	ldr	r5, [pc, #56]	; (13f4 <grid_msg_init_header+0x54>)
    13ba:	47a8      	blx	r5
	msg->header_length = strlen(msg->header);
    13bc:	4620      	mov	r0, r4
    13be:	4b0e      	ldr	r3, [pc, #56]	; (13f8 <grid_msg_init_header+0x58>)
    13c0:	4798      	blx	r3
    13c2:	f8c4 0190 	str.w	r0, [r4, #400]	; 0x190
	
	grid_msg_header_set_dx(msg, dx);
    13c6:	4639      	mov	r1, r7
    13c8:	4620      	mov	r0, r4
    13ca:	4b0c      	ldr	r3, [pc, #48]	; (13fc <grid_msg_init_header+0x5c>)
    13cc:	4798      	blx	r3
	grid_msg_header_set_dy(msg, dy);
    13ce:	4631      	mov	r1, r6
    13d0:	4620      	mov	r0, r4
    13d2:	4b0b      	ldr	r3, [pc, #44]	; (1400 <grid_msg_init_header+0x60>)
    13d4:	4798      	blx	r3
	grid_msg_header_set_rot(msg, rot);
    13d6:	4641      	mov	r1, r8
    13d8:	4620      	mov	r0, r4
    13da:	4b0a      	ldr	r3, [pc, #40]	; (1404 <grid_msg_init_header+0x64>)
    13dc:	4798      	blx	r3
	grid_msg_header_set_age(msg, age);
    13de:	f89d 1020 	ldrb.w	r1, [sp, #32]
    13e2:	4620      	mov	r0, r4
    13e4:	4b08      	ldr	r3, [pc, #32]	; (1408 <grid_msg_init_header+0x68>)
    13e6:	4798      	blx	r3
	
	
}
    13e8:	b002      	add	sp, #8
    13ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    13ee:	bf00      	nop
    13f0:	0001010c 	.word	0x0001010c
    13f4:	0000ef71 	.word	0x0000ef71
    13f8:	0000efb9 	.word	0x0000efb9
    13fc:	000011e1 	.word	0x000011e1
    1400:	00001221 	.word	0x00001221
    1404:	00001261 	.word	0x00001261
    1408:	00001281 	.word	0x00001281

0000140c <grid_msg_packet_receive_char>:

// ======================= MSG RECEIVE CHAR ======================//
void	grid_msg_packet_receive_char(struct grid_msg* msg, uint8_t nextchar){
	
	if (msg->body_length == 0){
    140c:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    1410:	b973      	cbnz	r3, 1430 <grid_msg_packet_receive_char+0x24>
		
		if (nextchar != GRID_CONST_EOB){
    1412:	2917      	cmp	r1, #23
    1414:	d006      	beq.n	1424 <grid_msg_packet_receive_char+0x18>
			msg->header[msg->header_length] = nextchar;
    1416:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    141a:	54c1      	strb	r1, [r0, r3]
			msg->header_length++;
    141c:	3301      	adds	r3, #1
    141e:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
    1422:	4770      	bx	lr
		}
		else{
			msg->body[msg->body_length] = nextchar;
    1424:	2317      	movs	r3, #23
    1426:	7503      	strb	r3, [r0, #20]
			msg->body_length++;
    1428:	2301      	movs	r3, #1
    142a:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    142e:	4770      	bx	lr
			
		}
		
	}
	else if(msg->footer_length == 0){
    1430:	f8d0 2198 	ldr.w	r2, [r0, #408]	; 0x198
    1434:	b972      	cbnz	r2, 1454 <grid_msg_packet_receive_char+0x48>
		
		if (nextchar != GRID_CONST_EOT){
    1436:	2904      	cmp	r1, #4
    1438:	d005      	beq.n	1446 <grid_msg_packet_receive_char+0x3a>
			msg->body[msg->body_length] = nextchar;
    143a:	18c2      	adds	r2, r0, r3
    143c:	7511      	strb	r1, [r2, #20]
			msg->body_length++;
    143e:	3301      	adds	r3, #1
    1440:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    1444:	4770      	bx	lr
		}
		else{
			msg->footer[msg->footer_length] = nextchar;
    1446:	2304      	movs	r3, #4
    1448:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
			msg->footer_length++;
    144c:	2301      	movs	r3, #1
    144e:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    1452:	4770      	bx	lr
		}		
		
	}
	else{
		
		msg->footer[msg->footer_length] = nextchar;
    1454:	1883      	adds	r3, r0, r2
    1456:	f883 118b 	strb.w	r1, [r3, #395]	; 0x18b
		msg->footer_length++;
    145a:	3201      	adds	r2, #1
    145c:	f8c0 2198 	str.w	r2, [r0, #408]	; 0x198
    1460:	4770      	bx	lr

00001462 <grid_msg_packet_send_char>:

// ======================= GRID MSG SEND CHAR ======================//

uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
	
	if (charindex < msg->header_length){
    1462:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    1466:	428b      	cmp	r3, r1
    1468:	d80d      	bhi.n	1486 <grid_msg_packet_send_char+0x24>
uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
    146a:	b430      	push	{r4, r5}
		
		return msg->header[charindex];
	}
	else if (charindex < msg->body_length + msg->header_length){
    146c:	f8d0 4194 	ldr.w	r4, [r0, #404]	; 0x194
    1470:	191a      	adds	r2, r3, r4
    1472:	4291      	cmp	r1, r2
    1474:	d309      	bcc.n	148a <grid_msg_packet_send_char+0x28>
	
		return msg->body[charindex - msg->header_length];
	}
	else if (charindex < msg->footer_length + msg->body_length + msg->header_length){
    1476:	f8d0 5198 	ldr.w	r5, [r0, #408]	; 0x198
    147a:	442a      	add	r2, r5
    147c:	4291      	cmp	r1, r2
    147e:	d308      	bcc.n	1492 <grid_msg_packet_send_char+0x30>
	
		return msg->footer[charindex - msg->header_length - msg->body_length];
	}
	else{
		// OVERRUN
		return -1;
    1480:	20ff      	movs	r0, #255	; 0xff
	}
	
	
}
    1482:	bc30      	pop	{r4, r5}
    1484:	4770      	bx	lr
		return msg->header[charindex];
    1486:	5c40      	ldrb	r0, [r0, r1]
    1488:	4770      	bx	lr
		return msg->body[charindex - msg->header_length];
    148a:	1ac9      	subs	r1, r1, r3
    148c:	4401      	add	r1, r0
    148e:	7d08      	ldrb	r0, [r1, #20]
    1490:	e7f7      	b.n	1482 <grid_msg_packet_send_char+0x20>
		return msg->footer[charindex - msg->header_length - msg->body_length];
    1492:	1ac9      	subs	r1, r1, r3
    1494:	1b09      	subs	r1, r1, r4
    1496:	4401      	add	r1, r0
    1498:	f891 018b 	ldrb.w	r0, [r1, #395]	; 0x18b
    149c:	e7f1      	b.n	1482 <grid_msg_packet_send_char+0x20>
	...

000014a0 <grid_msg_packet_close>:



uint8_t	grid_msg_packet_close(struct grid_msg* msg){
    14a0:	b538      	push	{r3, r4, r5, lr}
    14a2:	4604      	mov	r4, r0
	
	
	sprintf(&msg->footer[msg->footer_length], "%c", GRID_CONST_EOT);
    14a4:	f8d0 3198 	ldr.w	r3, [r0, #408]	; 0x198
    14a8:	f203 138b 	addw	r3, r3, #395	; 0x18b
    14ac:	2204      	movs	r2, #4
    14ae:	492e      	ldr	r1, [pc, #184]	; (1568 <grid_msg_packet_close+0xc8>)
    14b0:	4418      	add	r0, r3
    14b2:	4b2e      	ldr	r3, [pc, #184]	; (156c <grid_msg_packet_close+0xcc>)
    14b4:	4798      	blx	r3
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    14b6:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    14ba:	f205 108b 	addw	r0, r5, #395	; 0x18b
    14be:	4420      	add	r0, r4
    14c0:	4b2b      	ldr	r3, [pc, #172]	; (1570 <grid_msg_packet_close+0xd0>)
    14c2:	4798      	blx	r3
    14c4:	1829      	adds	r1, r5, r0
    14c6:	f8c4 1198 	str.w	r1, [r4, #408]	; 0x198
	
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    14ca:	f8d4 3190 	ldr.w	r3, [r4, #400]	; 0x190
    14ce:	f8d4 2194 	ldr.w	r2, [r4, #404]	; 0x194
    14d2:	4413      	add	r3, r2
    14d4:	4419      	add	r1, r3
    14d6:	b2c9      	uxtb	r1, r1
    14d8:	4620      	mov	r0, r4
    14da:	4b26      	ldr	r3, [pc, #152]	; (1574 <grid_msg_packet_close+0xd4>)
    14dc:	4798      	blx	r3
	grid_msg_header_set_id(msg, grid_sys_state.next_broadcast_message_id);	
    14de:	4d26      	ldr	r5, [pc, #152]	; (1578 <grid_msg_packet_close+0xd8>)
    14e0:	f895 10a9 	ldrb.w	r1, [r5, #169]	; 0xa9
    14e4:	4620      	mov	r0, r4
    14e6:	4b25      	ldr	r3, [pc, #148]	; (157c <grid_msg_packet_close+0xdc>)
    14e8:	4798      	blx	r3
	
	grid_sys_state.next_broadcast_message_id++;
    14ea:	f895 30a9 	ldrb.w	r3, [r5, #169]	; 0xa9
    14ee:	3301      	adds	r3, #1
    14f0:	b2db      	uxtb	r3, r3
    14f2:	f885 30a9 	strb.w	r3, [r5, #169]	; 0xa9
	
	
	uint8_t checksum = 0;
	
	for (uint32_t i=0; i<msg->header_length; i++){
    14f6:	f8d4 2190 	ldr.w	r2, [r4, #400]	; 0x190
    14fa:	b392      	cbz	r2, 1562 <grid_msg_packet_close+0xc2>
    14fc:	1e63      	subs	r3, r4, #1
    14fe:	3a01      	subs	r2, #1
    1500:	18a0      	adds	r0, r4, r2
    1502:	2200      	movs	r2, #0
		checksum ^= msg->header[i];
    1504:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    1508:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->header_length; i++){
    150a:	4283      	cmp	r3, r0
    150c:	d1fa      	bne.n	1504 <grid_msg_packet_close+0x64>
	}
		
	for (uint32_t i=0; i<msg->body_length; i++){
    150e:	f8d4 1194 	ldr.w	r1, [r4, #404]	; 0x194
    1512:	b141      	cbz	r1, 1526 <grid_msg_packet_close+0x86>
    1514:	f104 0313 	add.w	r3, r4, #19
    1518:	3113      	adds	r1, #19
    151a:	1860      	adds	r0, r4, r1
		checksum ^= msg->body[i];
    151c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    1520:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->body_length; i++){
    1522:	4283      	cmp	r3, r0
    1524:	d1fa      	bne.n	151c <grid_msg_packet_close+0x7c>
	}
		
	for (uint32_t i=0; i<msg->footer_length; i++){
    1526:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    152a:	b14d      	cbz	r5, 1540 <grid_msg_packet_close+0xa0>
    152c:	f204 138b 	addw	r3, r4, #395	; 0x18b
    1530:	f205 108b 	addw	r0, r5, #395	; 0x18b
    1534:	4420      	add	r0, r4
		checksum ^= msg->footer[i];
    1536:	f813 1b01 	ldrb.w	r1, [r3], #1
    153a:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->footer_length; i++){
    153c:	4298      	cmp	r0, r3
    153e:	d1fa      	bne.n	1536 <grid_msg_packet_close+0x96>
	}
	
	sprintf(&msg->footer[msg->footer_length], "%02x\n", checksum);
    1540:	f205 108b 	addw	r0, r5, #395	; 0x18b
    1544:	490e      	ldr	r1, [pc, #56]	; (1580 <grid_msg_packet_close+0xe0>)
    1546:	4420      	add	r0, r4
    1548:	4b08      	ldr	r3, [pc, #32]	; (156c <grid_msg_packet_close+0xcc>)
    154a:	4798      	blx	r3
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    154c:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    1550:	f205 108b 	addw	r0, r5, #395	; 0x18b
    1554:	4420      	add	r0, r4
    1556:	4b06      	ldr	r3, [pc, #24]	; (1570 <grid_msg_packet_close+0xd0>)
    1558:	4798      	blx	r3
    155a:	4428      	add	r0, r5
    155c:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	
	
}
    1560:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t checksum = 0;
    1562:	2200      	movs	r2, #0
    1564:	e7d3      	b.n	150e <grid_msg_packet_close+0x6e>
    1566:	bf00      	nop
    1568:	0001011c 	.word	0x0001011c
    156c:	0000ef71 	.word	0x0000ef71
    1570:	0000efb9 	.word	0x0000efb9
    1574:	000011a1 	.word	0x000011a1
    1578:	20007158 	.word	0x20007158
    157c:	000011c1 	.word	0x000011c1
    1580:	00010120 	.word	0x00010120

00001584 <grid_msg_packet_send_everywhere>:

uint8_t	grid_msg_packet_send_everywhere(struct grid_msg* msg){
    1584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1588:	4681      	mov	r9, r0
	
	uint32_t message_length = grid_msg_packet_get_length(msg);
    158a:	4b10      	ldr	r3, [pc, #64]	; (15cc <grid_msg_packet_send_everywhere+0x48>)
    158c:	4798      	blx	r3
    158e:	4605      	mov	r5, r0
	
	if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, message_length)){
    1590:	b281      	uxth	r1, r0
    1592:	480f      	ldr	r0, [pc, #60]	; (15d0 <grid_msg_packet_send_everywhere+0x4c>)
    1594:	4b0f      	ldr	r3, [pc, #60]	; (15d4 <grid_msg_packet_send_everywhere+0x50>)
    1596:	4798      	blx	r3
    1598:	b1a0      	cbz	r0, 15c4 <grid_msg_packet_send_everywhere+0x40>

		for(uint32_t i = 0; i<message_length; i++){
    159a:	b16d      	cbz	r5, 15b8 <grid_msg_packet_send_everywhere+0x34>
    159c:	2400      	movs	r4, #0

			grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(msg, i));
    159e:	4e0e      	ldr	r6, [pc, #56]	; (15d8 <grid_msg_packet_send_everywhere+0x54>)
    15a0:	f8df 802c 	ldr.w	r8, [pc, #44]	; 15d0 <grid_msg_packet_send_everywhere+0x4c>
    15a4:	4f0d      	ldr	r7, [pc, #52]	; (15dc <grid_msg_packet_send_everywhere+0x58>)
    15a6:	4621      	mov	r1, r4
    15a8:	4648      	mov	r0, r9
    15aa:	47b0      	blx	r6
    15ac:	4601      	mov	r1, r0
    15ae:	4640      	mov	r0, r8
    15b0:	47b8      	blx	r7
		for(uint32_t i = 0; i<message_length; i++){
    15b2:	3401      	adds	r4, #1
    15b4:	42a5      	cmp	r5, r4
    15b6:	d1f6      	bne.n	15a6 <grid_msg_packet_send_everywhere+0x22>
		}

		grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    15b8:	4805      	ldr	r0, [pc, #20]	; (15d0 <grid_msg_packet_send_everywhere+0x4c>)
    15ba:	4b09      	ldr	r3, [pc, #36]	; (15e0 <grid_msg_packet_send_everywhere+0x5c>)
    15bc:	4798      	blx	r3

		return 1;
    15be:	2001      	movs	r0, #1
    15c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}
	else{
		
		return 0;
    15c4:	2000      	movs	r0, #0
	}
	
	
}
    15c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    15ca:	bf00      	nop
    15cc:	000012a1 	.word	0x000012a1
    15d0:	2000617c 	.word	0x2000617c
    15d4:	00001ba5 	.word	0x00001ba5
    15d8:	00001463 	.word	0x00001463
    15dc:	00001be9 	.word	0x00001be9
    15e0:	00001c09 	.word	0x00001c09

000015e4 <grid_nvm_ui_bulk_read_init>:
}


void grid_nvm_ui_bulk_read_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->read_bulk_page_index = 0;
    15e4:	2300      	movs	r3, #0
    15e6:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 1;
    15ea:	2301      	movs	r3, #1
    15ec:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
    15f0:	4770      	bx	lr

000015f2 <grid_nvm_ui_bulk_read_is_in_progress>:

uint8_t grid_nvm_ui_bulk_read_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->read_bulk_status;
	
}
    15f2:	f890 0428 	ldrb.w	r0, [r0, #1064]	; 0x428
    15f6:	4770      	bx	lr

000015f8 <grid_nvm_ui_bulk_read_next>:

void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
	
	if (nvm->read_bulk_status == 1){
    15f8:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
    15fc:	2b01      	cmp	r3, #1
    15fe:	d000      	beq.n	1602 <grid_nvm_ui_bulk_read_next+0xa>
    1600:	4770      	bx	lr
void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    1602:	b570      	push	{r4, r5, r6, lr}
    1604:	b0ec      	sub	sp, #432	; 0x1b0
    1606:	460e      	mov	r6, r1
    1608:	4604      	mov	r4, r0
		
		
		uint8_t bank    = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    160a:	f8d0 1424 	ldr.w	r1, [r0, #1060]	; 0x424
    160e:	f103 33cc 	add.w	r3, r3, #3435973836	; 0xcccccccc
    1612:	fba3 2301 	umull	r2, r3, r3, r1
    1616:	f3c3 13c1 	ubfx	r3, r3, #7, #2
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    161a:	7872      	ldrb	r2, [r6, #1]
    161c:	429a      	cmp	r2, r3
    161e:	d91b      	bls.n	1658 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    1620:	4d31      	ldr	r5, [pc, #196]	; (16e8 <grid_nvm_ui_bulk_read_next+0xf0>)
    1622:	fba5 2501 	umull	r2, r5, r5, r1
    1626:	f3c5 05c3 	ubfx	r5, r5, #3, #4
			
			if (element < ui->bank_list[bank].element_list_length){
    162a:	6872      	ldr	r2, [r6, #4]
    162c:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    1630:	7a5a      	ldrb	r2, [r3, #9]
    1632:	42aa      	cmp	r2, r5
    1634:	d910      	bls.n	1658 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    1636:	4a2c      	ldr	r2, [pc, #176]	; (16e8 <grid_nvm_ui_bulk_read_next+0xf0>)
    1638:	fba2 0201 	umull	r0, r2, r2, r1
    163c:	08d2      	lsrs	r2, r2, #3
    163e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    1642:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    1646:	68db      	ldr	r3, [r3, #12]
    1648:	2134      	movs	r1, #52	; 0x34
    164a:	fb01 3505 	mla	r5, r1, r5, r3
    164e:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
    1652:	b2d3      	uxtb	r3, r2
    1654:	4299      	cmp	r1, r3
    1656:	d80a      	bhi.n	166e <grid_nvm_ui_bulk_read_next+0x76>
			}
	
		}
		
		
		if (nvm->read_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    1658:	f8d4 3424 	ldr.w	r3, [r4, #1060]	; 0x424
    165c:	f240 227e 	movw	r2, #638	; 0x27e
    1660:	4293      	cmp	r3, r2
    1662:	d80f      	bhi.n	1684 <grid_nvm_ui_bulk_read_next+0x8c>
			
			nvm->read_bulk_page_index++;
    1664:	3301      	adds	r3, #1
    1666:	f8c4 3424 	str.w	r3, [r4, #1060]	; 0x424
	}
	
	
	
	
}
    166a:	b06c      	add	sp, #432	; 0x1b0
    166c:	bd70      	pop	{r4, r5, r6, pc}
					int status = grid_ui_nvm_load_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);
    166e:	461a      	mov	r2, r3
    1670:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    1672:	f44f 7186 	mov.w	r1, #268	; 0x10c
    1676:	fb01 3202 	mla	r2, r1, r2, r3
    167a:	4621      	mov	r1, r4
    167c:	4630      	mov	r0, r6
    167e:	4b1b      	ldr	r3, [pc, #108]	; (16ec <grid_nvm_ui_bulk_read_next+0xf4>)
    1680:	4798      	blx	r3
    1682:	e7e9      	b.n	1658 <grid_nvm_ui_bulk_read_next+0x60>
			nvm->read_bulk_page_index = 0;
    1684:	2500      	movs	r5, #0
    1686:	f8c4 5424 	str.w	r5, [r4, #1060]	; 0x424
			nvm->read_bulk_status = 0;
    168a:	f884 5428 	strb.w	r5, [r4, #1064]	; 0x428
			grid_msg_init(&response);
    168e:	a805      	add	r0, sp, #20
    1690:	4b17      	ldr	r3, [pc, #92]	; (16f0 <grid_nvm_ui_bulk_read_next+0xf8>)
    1692:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    1694:	9500      	str	r5, [sp, #0]
    1696:	462b      	mov	r3, r5
    1698:	227f      	movs	r2, #127	; 0x7f
    169a:	4611      	mov	r1, r2
    169c:	a805      	add	r0, sp, #20
    169e:	4c15      	ldr	r4, [pc, #84]	; (16f4 <grid_nvm_ui_bulk_read_next+0xfc>)
    16a0:	47a0      	blx	r4
			uint8_t response_payload[10] = {0};
    16a2:	9502      	str	r5, [sp, #8]
    16a4:	9503      	str	r5, [sp, #12]
    16a6:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    16aa:	2303      	movs	r3, #3
    16ac:	9300      	str	r3, [sp, #0]
    16ae:	2371      	movs	r3, #113	; 0x71
    16b0:	2202      	movs	r2, #2
    16b2:	4911      	ldr	r1, [pc, #68]	; (16f8 <grid_nvm_ui_bulk_read_next+0x100>)
    16b4:	a802      	add	r0, sp, #8
    16b6:	4c11      	ldr	r4, [pc, #68]	; (16fc <grid_nvm_ui_bulk_read_next+0x104>)
    16b8:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    16ba:	a802      	add	r0, sp, #8
    16bc:	4b10      	ldr	r3, [pc, #64]	; (1700 <grid_nvm_ui_bulk_read_next+0x108>)
    16be:	4798      	blx	r3
    16c0:	4602      	mov	r2, r0
    16c2:	a902      	add	r1, sp, #8
    16c4:	a805      	add	r0, sp, #20
    16c6:	4b0f      	ldr	r3, [pc, #60]	; (1704 <grid_nvm_ui_bulk_read_next+0x10c>)
    16c8:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    16ca:	230a      	movs	r3, #10
    16cc:	9300      	str	r3, [sp, #0]
    16ce:	2301      	movs	r3, #1
    16d0:	2204      	movs	r2, #4
    16d2:	4629      	mov	r1, r5
    16d4:	a805      	add	r0, sp, #20
    16d6:	4c0c      	ldr	r4, [pc, #48]	; (1708 <grid_nvm_ui_bulk_read_next+0x110>)
    16d8:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    16da:	a805      	add	r0, sp, #20
    16dc:	4b0b      	ldr	r3, [pc, #44]	; (170c <grid_nvm_ui_bulk_read_next+0x114>)
    16de:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    16e0:	a805      	add	r0, sp, #20
    16e2:	4b0b      	ldr	r3, [pc, #44]	; (1710 <grid_nvm_ui_bulk_read_next+0x118>)
    16e4:	4798      	blx	r3
}
    16e6:	e7c0      	b.n	166a <grid_nvm_ui_bulk_read_next+0x72>
    16e8:	cccccccd 	.word	0xcccccccd
    16ec:	00005c31 	.word	0x00005c31
    16f0:	00001359 	.word	0x00001359
    16f4:	000013a1 	.word	0x000013a1
    16f8:	00010128 	.word	0x00010128
    16fc:	0000ef71 	.word	0x0000ef71
    1700:	0000efb9 	.word	0x0000efb9
    1704:	000012b9 	.word	0x000012b9
    1708:	00001341 	.word	0x00001341
    170c:	000014a1 	.word	0x000014a1
    1710:	00001585 	.word	0x00001585

00001714 <grid_nvm_ui_bulk_clear_init>:

void grid_nvm_ui_bulk_clear_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->clear_bulk_page_index = 0;
    1714:	2300      	movs	r3, #0
    1716:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 1;
    171a:	2301      	movs	r3, #1
    171c:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
    1720:	4770      	bx	lr

00001722 <grid_nvm_ui_bulk_clear_is_in_progress>:

uint8_t grid_nvm_ui_bulk_clear_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->clear_bulk_status;
	
}
    1722:	f890 0430 	ldrb.w	r0, [r0, #1072]	; 0x430
    1726:	4770      	bx	lr

00001728 <grid_nvm_ui_bulk_clear_next>:

void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
	
	if (nvm->clear_bulk_status == 1){
    1728:	f890 3430 	ldrb.w	r3, [r0, #1072]	; 0x430
    172c:	2b01      	cmp	r3, #1
    172e:	d000      	beq.n	1732 <grid_nvm_ui_bulk_clear_next+0xa>
    1730:	4770      	bx	lr
void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    1732:	b570      	push	{r4, r5, r6, lr}
    1734:	b0ec      	sub	sp, #432	; 0x1b0
    1736:	460e      	mov	r6, r1
    1738:	4604      	mov	r4, r0
		
		
		uint8_t bank    = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    173a:	f8d0 142c 	ldr.w	r1, [r0, #1068]	; 0x42c
    173e:	f103 33cc 	add.w	r3, r3, #3435973836	; 0xcccccccc
    1742:	fba3 2301 	umull	r2, r3, r3, r1
    1746:	f3c3 13c1 	ubfx	r3, r3, #7, #2
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    174a:	7872      	ldrb	r2, [r6, #1]
    174c:	429a      	cmp	r2, r3
    174e:	d91b      	bls.n	1788 <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    1750:	4d31      	ldr	r5, [pc, #196]	; (1818 <grid_nvm_ui_bulk_clear_next+0xf0>)
    1752:	fba5 2501 	umull	r2, r5, r5, r1
    1756:	f3c5 05c3 	ubfx	r5, r5, #3, #4
			
			if (element < ui->bank_list[bank].element_list_length){
    175a:	6872      	ldr	r2, [r6, #4]
    175c:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    1760:	7a5a      	ldrb	r2, [r3, #9]
    1762:	42aa      	cmp	r2, r5
    1764:	d910      	bls.n	1788 <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    1766:	4a2c      	ldr	r2, [pc, #176]	; (1818 <grid_nvm_ui_bulk_clear_next+0xf0>)
    1768:	fba2 0201 	umull	r0, r2, r2, r1
    176c:	08d2      	lsrs	r2, r2, #3
    176e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    1772:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    1776:	68db      	ldr	r3, [r3, #12]
    1778:	2134      	movs	r1, #52	; 0x34
    177a:	fb01 3505 	mla	r5, r1, r5, r3
    177e:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
    1782:	b2d3      	uxtb	r3, r2
    1784:	4299      	cmp	r1, r3
    1786:	d80a      	bhi.n	179e <grid_nvm_ui_bulk_clear_next+0x76>
	
		}
		
		
		
		if (nvm->clear_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    1788:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
    178c:	f240 227e 	movw	r2, #638	; 0x27e
    1790:	4293      	cmp	r3, r2
    1792:	d80f      	bhi.n	17b4 <grid_nvm_ui_bulk_clear_next+0x8c>
			
			nvm->clear_bulk_page_index++;
    1794:	3301      	adds	r3, #1
    1796:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	}
	
	
	
	
}
    179a:	b06c      	add	sp, #432	; 0x1b0
    179c:	bd70      	pop	{r4, r5, r6, pc}
					grid_ui_nvm_clear_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);		
    179e:	461a      	mov	r2, r3
    17a0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    17a2:	f44f 7186 	mov.w	r1, #268	; 0x10c
    17a6:	fb01 3202 	mla	r2, r1, r2, r3
    17aa:	4621      	mov	r1, r4
    17ac:	4630      	mov	r0, r6
    17ae:	4b1b      	ldr	r3, [pc, #108]	; (181c <grid_nvm_ui_bulk_clear_next+0xf4>)
    17b0:	4798      	blx	r3
    17b2:	e7e9      	b.n	1788 <grid_nvm_ui_bulk_clear_next+0x60>
			nvm->clear_bulk_page_index = 0;
    17b4:	2500      	movs	r5, #0
    17b6:	f8c4 542c 	str.w	r5, [r4, #1068]	; 0x42c
			nvm->clear_bulk_status = 0;
    17ba:	f884 5430 	strb.w	r5, [r4, #1072]	; 0x430
			grid_msg_init(&response);
    17be:	a805      	add	r0, sp, #20
    17c0:	4b17      	ldr	r3, [pc, #92]	; (1820 <grid_nvm_ui_bulk_clear_next+0xf8>)
    17c2:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    17c4:	9500      	str	r5, [sp, #0]
    17c6:	462b      	mov	r3, r5
    17c8:	227f      	movs	r2, #127	; 0x7f
    17ca:	4611      	mov	r1, r2
    17cc:	a805      	add	r0, sp, #20
    17ce:	4c15      	ldr	r4, [pc, #84]	; (1824 <grid_nvm_ui_bulk_clear_next+0xfc>)
    17d0:	47a0      	blx	r4
			uint8_t response_payload[10] = {0};
    17d2:	9502      	str	r5, [sp, #8]
    17d4:	9503      	str	r5, [sp, #12]
    17d6:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    17da:	2303      	movs	r3, #3
    17dc:	9300      	str	r3, [sp, #0]
    17de:	2372      	movs	r3, #114	; 0x72
    17e0:	2202      	movs	r2, #2
    17e2:	4911      	ldr	r1, [pc, #68]	; (1828 <grid_nvm_ui_bulk_clear_next+0x100>)
    17e4:	a802      	add	r0, sp, #8
    17e6:	4c11      	ldr	r4, [pc, #68]	; (182c <grid_nvm_ui_bulk_clear_next+0x104>)
    17e8:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    17ea:	a802      	add	r0, sp, #8
    17ec:	4b10      	ldr	r3, [pc, #64]	; (1830 <grid_nvm_ui_bulk_clear_next+0x108>)
    17ee:	4798      	blx	r3
    17f0:	4602      	mov	r2, r0
    17f2:	a902      	add	r1, sp, #8
    17f4:	a805      	add	r0, sp, #20
    17f6:	4b0f      	ldr	r3, [pc, #60]	; (1834 <grid_nvm_ui_bulk_clear_next+0x10c>)
    17f8:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    17fa:	230a      	movs	r3, #10
    17fc:	9300      	str	r3, [sp, #0]
    17fe:	2301      	movs	r3, #1
    1800:	2204      	movs	r2, #4
    1802:	4629      	mov	r1, r5
    1804:	a805      	add	r0, sp, #20
    1806:	4c0c      	ldr	r4, [pc, #48]	; (1838 <grid_nvm_ui_bulk_clear_next+0x110>)
    1808:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    180a:	a805      	add	r0, sp, #20
    180c:	4b0b      	ldr	r3, [pc, #44]	; (183c <grid_nvm_ui_bulk_clear_next+0x114>)
    180e:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    1810:	a805      	add	r0, sp, #20
    1812:	4b0b      	ldr	r3, [pc, #44]	; (1840 <grid_nvm_ui_bulk_clear_next+0x118>)
    1814:	4798      	blx	r3
}
    1816:	e7c0      	b.n	179a <grid_nvm_ui_bulk_clear_next+0x72>
    1818:	cccccccd 	.word	0xcccccccd
    181c:	00005cc5 	.word	0x00005cc5
    1820:	00001359 	.word	0x00001359
    1824:	000013a1 	.word	0x000013a1
    1828:	00010128 	.word	0x00010128
    182c:	0000ef71 	.word	0x0000ef71
    1830:	0000efb9 	.word	0x0000efb9
    1834:	000012b9 	.word	0x000012b9
    1838:	00001341 	.word	0x00001341
    183c:	000014a1 	.word	0x000014a1
    1840:	00001585 	.word	0x00001585

00001844 <grid_nvm_clear_read_buffer>:





void grid_nvm_clear_read_buffer(struct grid_nvm_model* mod){
    1844:	f100 0308 	add.w	r3, r0, #8
    1848:	f500 7102 	add.w	r1, r0, #520	; 0x208
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
		
		mod->read_buffer[i] = 255;
    184c:	22ff      	movs	r2, #255	; 0xff
    184e:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    1852:	428b      	cmp	r3, r1
    1854:	d1fb      	bne.n	184e <grid_nvm_clear_read_buffer+0xa>
		
	}

	mod->read_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    1856:	2302      	movs	r3, #2
    1858:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	mod->read_buffer_length = 0;
    185c:	2300      	movs	r3, #0
    185e:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
    1862:	4770      	bx	lr

00001864 <grid_nvm_clear_write_buffer>:
	
}

void grid_nvm_clear_write_buffer(struct grid_nvm_model* mod){
    1864:	f200 2317 	addw	r3, r0, #535	; 0x217
    1868:	f200 4117 	addw	r1, r0, #1047	; 0x417
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
		
		mod->write_buffer[i] = 255;
    186c:	22ff      	movs	r2, #255	; 0xff
    186e:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    1872:	428b      	cmp	r3, r1
    1874:	d1fb      	bne.n	186e <grid_nvm_clear_write_buffer+0xa>
		
	}
	
	mod->write_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    1876:	2302      	movs	r3, #2
    1878:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	mod->write_buffer_length = 0;
    187c:	2300      	movs	r3, #0
    187e:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418
	mod->write_target_address = -1;
    1882:	f04f 33ff 	mov.w	r3, #4294967295
    1886:	f8c0 3420 	str.w	r3, [r0, #1056]	; 0x420
    188a:	4770      	bx	lr

0000188c <grid_nvm_init>:
void grid_nvm_init(struct grid_nvm_model* nvm, struct flash_descriptor* flash_instance){
    188c:	b510      	push	{r4, lr}
    188e:	4604      	mov	r4, r0
	nvm->bank_settings_page_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    1890:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
    1894:	6043      	str	r3, [r0, #4]
	nvm->flash = flash_instance;
    1896:	6001      	str	r1, [r0, #0]
	nvm->status = 1;
    1898:	2301      	movs	r3, #1
    189a:	7203      	strb	r3, [r0, #8]
	nvm->read_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    189c:	2300      	movs	r3, #0
    189e:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	nvm->write_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    18a2:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	nvm->read_bulk_page_index = 0;
    18a6:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 0;
    18aa:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
	nvm->clear_bulk_page_index = 0;
    18ae:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 0;	
    18b2:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
	nvm->write_bulk_page_index = 0;
    18b6:	f8c0 3434 	str.w	r3, [r0, #1076]	; 0x434
	nvm->write_bulk_status = 0;
    18ba:	f880 3438 	strb.w	r3, [r0, #1080]	; 0x438
	grid_nvm_clear_read_buffer(nvm);
    18be:	4b03      	ldr	r3, [pc, #12]	; (18cc <grid_nvm_init+0x40>)
    18c0:	4798      	blx	r3
	grid_nvm_clear_write_buffer(nvm);
    18c2:	4620      	mov	r0, r4
    18c4:	4b02      	ldr	r3, [pc, #8]	; (18d0 <grid_nvm_init+0x44>)
    18c6:	4798      	blx	r3
    18c8:	bd10      	pop	{r4, pc}
    18ca:	bf00      	nop
    18cc:	00001845 	.word	0x00001845
    18d0:	00001865 	.word	0x00001865

000018d4 <grid_nvm_calculate_event_page_offset>:

uint32_t grid_nvm_calculate_event_page_offset(struct grid_nvm_model* nvm, struct grid_ui_event* eve){
	
	
	
	uint8_t bank_number		= eve->parent->parent->index;
    18d4:	684a      	ldr	r2, [r1, #4]
    18d6:	6853      	ldr	r3, [r2, #4]
	uint8_t element_number	= eve->parent->index;
	uint8_t event_number	= eve->index;

	return GRID_NVM_STRATEGY_BANK_size * bank_number + GRID_NVM_STRATEGY_ELEMENT_size * element_number + GRID_NVM_STRATEGY_EVENT_size * event_number;
    18d8:	7a1b      	ldrb	r3, [r3, #8]
    18da:	eb03 0083 	add.w	r0, r3, r3, lsl #2
    18de:	7a13      	ldrb	r3, [r2, #8]
    18e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    18e4:	005b      	lsls	r3, r3, #1
    18e6:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    18ea:	7a08      	ldrb	r0, [r1, #8]
	
    18ec:	4418      	add	r0, r3
    18ee:	4770      	bx	lr

000018f0 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    18f0:	b538      	push	{r3, r4, r5, lr}
    18f2:	4604      	mov	r4, r0
    18f4:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
    18f6:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
    18f8:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    18fa:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
    18fc:	2300      	movs	r3, #0
    18fe:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    1900:	0048      	lsls	r0, r1, #1
    1902:	4b09      	ldr	r3, [pc, #36]	; (1928 <grid_ain_channel_init+0x38>)
    1904:	4798      	blx	r3
    1906:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1908:	b14d      	cbz	r5, 191e <grid_ain_channel_init+0x2e>
    190a:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
    190c:	4619      	mov	r1, r3
    190e:	6822      	ldr	r2, [r4, #0]
    1910:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1914:	3301      	adds	r3, #1
    1916:	b2db      	uxtb	r3, r3
    1918:	7922      	ldrb	r2, [r4, #4]
    191a:	429a      	cmp	r2, r3
    191c:	d8f7      	bhi.n	190e <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
    191e:	2000      	movs	r0, #0
    1920:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
    1922:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
    1924:	bd38      	pop	{r3, r4, r5, pc}
    1926:	bf00      	nop
    1928:	0000eb5d 	.word	0x0000eb5d

0000192c <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    192c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1930:	4605      	mov	r5, r0
    1932:	4689      	mov	r9, r1
    1934:	4617      	mov	r7, r2
    1936:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    1938:	0100      	lsls	r0, r0, #4
    193a:	4b0c      	ldr	r3, [pc, #48]	; (196c <grid_ain_init+0x40>)
    193c:	4798      	blx	r3
    193e:	4b0c      	ldr	r3, [pc, #48]	; (1970 <grid_ain_init+0x44>)
    1940:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
    1942:	b185      	cbz	r5, 1966 <grid_ain_init+0x3a>
    1944:	3d01      	subs	r5, #1
    1946:	b2ed      	uxtb	r5, r5
    1948:	3501      	adds	r5, #1
    194a:	012d      	lsls	r5, r5, #4
    194c:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    194e:	469a      	mov	sl, r3
    1950:	4e08      	ldr	r6, [pc, #32]	; (1974 <grid_ain_init+0x48>)
    1952:	4643      	mov	r3, r8
    1954:	463a      	mov	r2, r7
    1956:	4649      	mov	r1, r9
    1958:	f8da 0000 	ldr.w	r0, [sl]
    195c:	4420      	add	r0, r4
    195e:	47b0      	blx	r6
    1960:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
    1962:	42ac      	cmp	r4, r5
    1964:	d1f5      	bne.n	1952 <grid_ain_init+0x26>
	}

	return 0;
}
    1966:	2000      	movs	r0, #0
    1968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    196c:	0000eb5d 	.word	0x0000eb5d
    1970:	200041f8 	.word	0x200041f8
    1974:	000018f1 	.word	0x000018f1

00001978 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    1978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    197c:	0100      	lsls	r0, r0, #4
    197e:	4b3c      	ldr	r3, [pc, #240]	; (1a70 <grid_ain_add_sample+0xf8>)
    1980:	f8d3 a000 	ldr.w	sl, [r3]
    1984:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    1988:	f89c 6004 	ldrb.w	r6, [ip, #4]
    198c:	2e00      	cmp	r6, #0
    198e:	d05b      	beq.n	1a48 <grid_ain_add_sample+0xd0>
    1990:	f85a 5000 	ldr.w	r5, [sl, r0]
    1994:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
    1996:	2200      	movs	r2, #0
    1998:	4690      	mov	r8, r2
    199a:	4691      	mov	r9, r2
    199c:	4696      	mov	lr, r2
    199e:	f64f 77ff 	movw	r7, #65535	; 0xffff
    19a2:	4614      	mov	r4, r2
    19a4:	fa5f fb82 	uxtb.w	fp, r2
    19a8:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
    19ac:	441c      	add	r4, r3
		
		if (current > maximum){
    19ae:	4573      	cmp	r3, lr
    19b0:	bf84      	itt	hi
    19b2:	46d8      	movhi	r8, fp
			maximum = current;
    19b4:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    19b6:	42bb      	cmp	r3, r7
    19b8:	bf3c      	itt	cc
    19ba:	46d9      	movcc	r9, fp
			minimum = current;
    19bc:	461f      	movcc	r7, r3
    19be:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    19c0:	b2d3      	uxtb	r3, r2
    19c2:	42b3      	cmp	r3, r6
    19c4:	d3ee      	bcc.n	19a4 <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    19c6:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    19ca:	b2b6      	uxth	r6, r6
    19cc:	428e      	cmp	r6, r1
    19ce:	d23f      	bcs.n	1a50 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    19d0:	f85a 3000 	ldr.w	r3, [sl, r0]
    19d4:	440c      	add	r4, r1
    19d6:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    19da:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    19dc:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    19e0:	f89c 3004 	ldrb.w	r3, [ip, #4]
    19e4:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    19e8:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    19ec:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    19f0:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    19f2:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    19f6:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    19f8:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    19fa:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    19fc:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    1a00:	b29b      	uxth	r3, r3
    1a02:	408b      	lsls	r3, r1
    1a04:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    1a06:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    1a0a:	1b92      	subs	r2, r2, r6
    1a0c:	2a00      	cmp	r2, #0
    1a0e:	bfb8      	it	lt
    1a10:	4252      	neglt	r2, r2
    1a12:	2601      	movs	r6, #1
    1a14:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1a18:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    1a1c:	42be      	cmp	r6, r7
    1a1e:	d020      	beq.n	1a62 <grid_ain_add_sample+0xea>
    1a20:	4282      	cmp	r2, r0
    1a22:	dc08      	bgt.n	1a36 <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    1a24:	2201      	movs	r2, #1
    1a26:	fa02 f505 	lsl.w	r5, r2, r5
    1a2a:	fa02 f101 	lsl.w	r1, r2, r1
    1a2e:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1a30:	428f      	cmp	r7, r1
    1a32:	d000      	beq.n	1a36 <grid_ain_add_sample+0xbe>
    1a34:	b9c7      	cbnz	r7, 1a68 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    1a36:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    1a3a:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    1a3e:	2001      	movs	r0, #1
    1a40:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    1a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    1a48:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    1a4a:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    1a4c:	2400      	movs	r4, #0
    1a4e:	e7ba      	b.n	19c6 <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    1a50:	f85a 3000 	ldr.w	r3, [sl, r0]
    1a54:	440c      	add	r4, r1
    1a56:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    1a5a:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    1a5c:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    1a60:	e7be      	b.n	19e0 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    1a62:	2000      	movs	r0, #0
    1a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1a68:	2000      	movs	r0, #0
	}
	
}
    1a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1a6e:	bf00      	nop
    1a70:	200041f8 	.word	0x200041f8

00001a74 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    1a74:	4b02      	ldr	r3, [pc, #8]	; (1a80 <grid_ain_get_changed+0xc>)
    1a76:	681b      	ldr	r3, [r3, #0]
    1a78:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    1a7c:	7b00      	ldrb	r0, [r0, #12]
    1a7e:	4770      	bx	lr
    1a80:	200041f8 	.word	0x200041f8

00001a84 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    1a84:	4b09      	ldr	r3, [pc, #36]	; (1aac <grid_ain_get_average+0x28>)
    1a86:	681b      	ldr	r3, [r3, #0]
    1a88:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    1a8c:	2300      	movs	r3, #0
    1a8e:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    1a90:	1fcb      	subs	r3, r1, #7
    1a92:	b2db      	uxtb	r3, r3
    1a94:	2b07      	cmp	r3, #7
    1a96:	d806      	bhi.n	1aa6 <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    1a98:	8903      	ldrh	r3, [r0, #8]
    1a9a:	7940      	ldrb	r0, [r0, #5]
    1a9c:	1a40      	subs	r0, r0, r1
    1a9e:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    1aa2:	b280      	uxth	r0, r0
    1aa4:	4770      	bx	lr
    1aa6:	2000      	movs	r0, #0
    1aa8:	e7fb      	b.n	1aa2 <grid_ain_get_average+0x1e>
    1aaa:	bf00      	nop
    1aac:	200041f8 	.word	0x200041f8

00001ab0 <grid_port_reset_receiver>:
#include "grid_buf.h"

// PORTS


void grid_port_reset_receiver(struct grid_port* por){
    1ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ab2:	4604      	mov	r4, r0
	
	usart_async_disable(por->usart);
    1ab4:	6840      	ldr	r0, [r0, #4]
    1ab6:	4b1e      	ldr	r3, [pc, #120]	; (1b30 <grid_port_reset_receiver+0x80>)
    1ab8:	4798      	blx	r3
	
	por->rx_double_buffer_seek_start_index = 0;
    1aba:	2500      	movs	r5, #0
    1abc:	6265      	str	r5, [r4, #36]	; 0x24
	por->rx_double_buffer_read_start_index = 0;
    1abe:	62a5      	str	r5, [r4, #40]	; 0x28
	por->partner_status = 0;
    1ac0:	f642 734b 	movw	r3, #12107	; 0x2f4b
    1ac4:	54e5      	strb	r5, [r4, r3]
	
	
	por->ping_partner_token = 255;
    1ac6:	22ff      	movs	r2, #255	; 0xff
    1ac8:	f642 7332 	movw	r3, #12082	; 0x2f32
    1acc:	54e2      	strb	r2, [r4, r3]
	por->ping_local_token = 255;
    1ace:	f642 7731 	movw	r7, #12081	; 0x2f31
    1ad2:	55e2      	strb	r2, [r4, r7]
	
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    1ad4:	2102      	movs	r1, #2
    1ad6:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    1ada:	303b      	adds	r0, #59	; 0x3b
    1adc:	4e15      	ldr	r6, [pc, #84]	; (1b34 <grid_port_reset_receiver+0x84>)
    1ade:	47b0      	blx	r6
	grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    1ae0:	5de2      	ldrb	r2, [r4, r7]
    1ae2:	2102      	movs	r1, #2
    1ae4:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    1ae8:	3039      	adds	r0, #57	; 0x39
    1aea:	47b0      	blx	r6
	grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    1aec:	f504 563c 	add.w	r6, r4, #12032	; 0x2f00
    1af0:	3633      	adds	r6, #51	; 0x33
    1af2:	f642 7347 	movw	r3, #12103	; 0x2f47
    1af6:	5ce7      	ldrb	r7, [r4, r3]
    1af8:	4639      	mov	r1, r7
    1afa:	4630      	mov	r0, r6
    1afc:	4b0e      	ldr	r3, [pc, #56]	; (1b38 <grid_port_reset_receiver+0x88>)
    1afe:	4798      	blx	r3
    1b00:	4602      	mov	r2, r0
    1b02:	4639      	mov	r1, r7
    1b04:	4630      	mov	r0, r6
    1b06:	4b0d      	ldr	r3, [pc, #52]	; (1b3c <grid_port_reset_receiver+0x8c>)
    1b08:	4798      	blx	r3


	
	por->rx_double_buffer_timeout = 0;
    1b0a:	61e5      	str	r5, [r4, #28]
	grid_sys_port_reset_dma(por);
    1b0c:	4620      	mov	r0, r4
    1b0e:	4b0c      	ldr	r3, [pc, #48]	; (1b40 <grid_port_reset_receiver+0x90>)
    1b10:	4798      	blx	r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[por->rx_double_buffer_seek_start_index] = 0;
    1b12:	6a62      	ldr	r2, [r4, #36]	; 0x24
    1b14:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
    1b18:	3b01      	subs	r3, #1
    1b1a:	b29b      	uxth	r3, r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    1b1c:	2b00      	cmp	r3, #0
    1b1e:	d1fb      	bne.n	1b18 <grid_port_reset_receiver+0x68>
    1b20:	18a3      	adds	r3, r4, r2
    1b22:	2200      	movs	r2, #0
    1b24:	f883 27fc 	strb.w	r2, [r3, #2044]	; 0x7fc
	}
	
	usart_async_enable(por->usart);
    1b28:	6860      	ldr	r0, [r4, #4]
    1b2a:	4b06      	ldr	r3, [pc, #24]	; (1b44 <grid_port_reset_receiver+0x94>)
    1b2c:	4798      	blx	r3
    1b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b30:	000081e1 	.word	0x000081e1
    1b34:	00005649 	.word	0x00005649
    1b38:	00005771 	.word	0x00005771
    1b3c:	000057ad 	.word	0x000057ad
    1b40:	00005149 	.word	0x00005149
    1b44:	000081b5 	.word	0x000081b5

00001b48 <grid_buffer_init>:



uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
	
	grid_buffer_error_count = 0;
    1b48:	2300      	movs	r3, #0
    1b4a:	4a0f      	ldr	r2, [pc, #60]	; (1b88 <grid_buffer_init+0x40>)
    1b4c:	7013      	strb	r3, [r2, #0]
	
	buf->buffer_length = length;
    1b4e:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    1b50:	f8a0 3fa8 	strh.w	r3, [r0, #4008]	; 0xfa8
	
	buf->read_start    = 0;
    1b54:	f8a0 3fa2 	strh.w	r3, [r0, #4002]	; 0xfa2
	buf->read_stop     = 0;
    1b58:	f8a0 3fa4 	strh.w	r3, [r0, #4004]	; 0xfa4
	buf->read_active   = 0;
    1b5c:	f8a0 3fa6 	strh.w	r3, [r0, #4006]	; 0xfa6
	
	buf->write_start    = 0;
    1b60:	f8a0 3faa 	strh.w	r3, [r0, #4010]	; 0xfaa
	buf->write_stop     = 0;
    1b64:	f8a0 3fac 	strh.w	r3, [r0, #4012]	; 0xfac
	buf->write_active   = 0;
    1b68:	f8a0 3fae 	strh.w	r3, [r0, #4014]	; 0xfae
	

	for (uint16_t i=0; i<buf->buffer_length; i++){
    1b6c:	b149      	cbz	r1, 1b82 <grid_buffer_init+0x3a>
    1b6e:	1c43      	adds	r3, r0, #1
    1b70:	1e4a      	subs	r2, r1, #1
    1b72:	b292      	uxth	r2, r2
    1b74:	3202      	adds	r2, #2
    1b76:	4402      	add	r2, r0
		buf->buffer_storage[i] = 0;
    1b78:	2100      	movs	r1, #0
    1b7a:	f803 1f01 	strb.w	r1, [r3, #1]!
	for (uint16_t i=0; i<buf->buffer_length; i++){
    1b7e:	4293      	cmp	r3, r2
    1b80:	d1fb      	bne.n	1b7a <grid_buffer_init+0x32>
	}
	
	return 1;
	
}
    1b82:	2001      	movs	r0, #1
    1b84:	4770      	bx	lr
    1b86:	bf00      	nop
    1b88:	200041f0 	.word	0x200041f0

00001b8c <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1b8c:	f8b0 3fa2 	ldrh.w	r3, [r0, #4002]	; 0xfa2
    1b90:	f8b0 2faa 	ldrh.w	r2, [r0, #4010]	; 0xfaa
    1b94:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    1b96:	bf8f      	iteee	hi
    1b98:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    1b9a:	8800      	ldrhls	r0, [r0, #0]
    1b9c:	18c0      	addls	r0, r0, r3
    1b9e:	1a80      	subls	r0, r0, r2
    1ba0:	b280      	uxth	r0, r0

	return space;

	
	
}
    1ba2:	4770      	bx	lr

00001ba4 <grid_buffer_write_init>:


uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    1ba4:	b410      	push	{r4}
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1ba6:	f8b0 3fa2 	ldrh.w	r3, [r0, #4002]	; 0xfa2
    1baa:	f8b0 2faa 	ldrh.w	r2, [r0, #4010]	; 0xfaa
    1bae:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    1bb0:	bf9c      	itt	ls
    1bb2:	8804      	ldrhls	r4, [r0, #0]
    1bb4:	191b      	addls	r3, r3, r4
    1bb6:	1a9b      	subs	r3, r3, r2
    1bb8:	b29b      	uxth	r3, r3
	}
	
	
	
	if (space>length){
    1bba:	428b      	cmp	r3, r1
    1bbc:	d808      	bhi.n	1bd0 <grid_buffer_write_init+0x2c>
		
		return length;
	}
	else{
		
		grid_buffer_error_count++;
    1bbe:	4a09      	ldr	r2, [pc, #36]	; (1be4 <grid_buffer_write_init+0x40>)
    1bc0:	7813      	ldrb	r3, [r2, #0]
    1bc2:	3301      	adds	r3, #1
    1bc4:	b2db      	uxtb	r3, r3
    1bc6:	7013      	strb	r3, [r2, #0]
		return 0; // failed
    1bc8:	2000      	movs	r0, #0
	}
	
	
	
	
}
    1bca:	f85d 4b04 	ldr.w	r4, [sp], #4
    1bce:	4770      	bx	lr
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    1bd0:	440a      	add	r2, r1
    1bd2:	8804      	ldrh	r4, [r0, #0]
    1bd4:	fb92 f3f4 	sdiv	r3, r2, r4
    1bd8:	fb04 2213 	mls	r2, r4, r3, r2
    1bdc:	f8a0 2fac 	strh.w	r2, [r0, #4012]	; 0xfac
		return length;
    1be0:	4608      	mov	r0, r1
    1be2:	e7f2      	b.n	1bca <grid_buffer_write_init+0x26>
    1be4:	200041f0 	.word	0x200041f0

00001be8 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    1be8:	f8b0 3fae 	ldrh.w	r3, [r0, #4014]	; 0xfae
    1bec:	18c2      	adds	r2, r0, r3
    1bee:	7091      	strb	r1, [r2, #2]
		
	buf->write_active++;
    1bf0:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    1bf2:	b29b      	uxth	r3, r3
    1bf4:	8801      	ldrh	r1, [r0, #0]
    1bf6:	fbb3 f2f1 	udiv	r2, r3, r1
    1bfa:	fb01 3312 	mls	r3, r1, r2, r3
    1bfe:	f8a0 3fae 	strh.w	r3, [r0, #4014]	; 0xfae
		
	return 1;
		

}
    1c02:	2001      	movs	r0, #1
    1c04:	4770      	bx	lr
	...

00001c08 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    1c08:	f8b0 3fae 	ldrh.w	r3, [r0, #4014]	; 0xfae
    1c0c:	f8b0 2fac 	ldrh.w	r2, [r0, #4012]	; 0xfac
    1c10:	429a      	cmp	r2, r3
    1c12:	d006      	beq.n	1c22 <grid_buffer_write_acknowledge+0x1a>
		buf->write_start = buf->write_active;
		return 1;
	}
	else{
		
		grid_buffer_error_count++;
    1c14:	4a05      	ldr	r2, [pc, #20]	; (1c2c <grid_buffer_write_acknowledge+0x24>)
    1c16:	7813      	ldrb	r3, [r2, #0]
    1c18:	3301      	adds	r3, #1
    1c1a:	b2db      	uxtb	r3, r3
    1c1c:	7013      	strb	r3, [r2, #0]
		return 0;
    1c1e:	2000      	movs	r0, #0
	}
	
	
}
    1c20:	4770      	bx	lr
		buf->write_start = buf->write_active;
    1c22:	f8a0 3faa 	strh.w	r3, [r0, #4010]	; 0xfaa
		return 1;
    1c26:	2001      	movs	r0, #1
    1c28:	4770      	bx	lr
    1c2a:	bf00      	nop
    1c2c:	200041f0 	.word	0x200041f0

00001c30 <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    1c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1c34:	b08d      	sub	sp, #52	; 0x34
    1c36:	af02      	add	r7, sp, #8
    1c38:	4604      	mov	r4, r0
    1c3a:	4615      	mov	r5, r2
	uint8_t buffer[length];
    1c3c:	61fa      	str	r2, [r7, #28]
    1c3e:	1dd3      	adds	r3, r2, #7
    1c40:	f023 0307 	bic.w	r3, r3, #7
    1c44:	ebad 0d03 	sub.w	sp, sp, r3
    1c48:	f10d 0a08 	add.w	sl, sp, #8
	for (uint16_t i = 0; i<length; i++){
    1c4c:	2a00      	cmp	r2, #0
    1c4e:	f000 829a 	beq.w	2186 <grid_port_receive_decode+0x556>
    1c52:	4656      	mov	r6, sl
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    1c54:	6a82      	ldr	r2, [r0, #40]	; 0x28
    1c56:	f10a 31ff 	add.w	r1, sl, #4294967295
    1c5a:	1e6b      	subs	r3, r5, #1
    1c5c:	b29b      	uxth	r3, r3
    1c5e:	617b      	str	r3, [r7, #20]
    1c60:	eb0a 0903 	add.w	r9, sl, r3
    1c64:	1c53      	adds	r3, r2, #1
    1c66:	61bb      	str	r3, [r7, #24]
    1c68:	eba3 080a 	sub.w	r8, r3, sl
    1c6c:	f8df c33c 	ldr.w	ip, [pc, #828]	; 1fac <grid_port_receive_decode+0x37c>
    1c70:	f44f 6efa 	mov.w	lr, #2000	; 0x7d0
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    1c74:	2000      	movs	r0, #0
    1c76:	613a      	str	r2, [r7, #16]
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    1c78:	eb08 0b01 	add.w	fp, r8, r1
    1c7c:	fbac 230b 	umull	r2, r3, ip, fp
    1c80:	09db      	lsrs	r3, r3, #7
    1c82:	fb0e b313 	mls	r3, lr, r3, fp
    1c86:	4423      	add	r3, r4
    1c88:	f893 b7fc 	ldrb.w	fp, [r3, #2044]	; 0x7fc
    1c8c:	f801 bf01 	strb.w	fp, [r1, #1]!
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    1c90:	f883 07fc 	strb.w	r0, [r3, #2044]	; 0x7fc
	for (uint16_t i = 0; i<length; i++){
    1c94:	4549      	cmp	r1, r9
    1c96:	d1ef      	bne.n	1c78 <grid_port_receive_decode+0x48>
    1c98:	693a      	ldr	r2, [r7, #16]
    1c9a:	69bb      	ldr	r3, [r7, #24]
    1c9c:	6979      	ldr	r1, [r7, #20]
    1c9e:	440b      	add	r3, r1
    1ca0:	469c      	mov	ip, r3
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    1ca2:	f8df e308 	ldr.w	lr, [pc, #776]	; 1fac <grid_port_receive_decode+0x37c>
    1ca6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    1caa:	2100      	movs	r1, #0
    1cac:	fbae 8302 	umull	r8, r3, lr, r2
    1cb0:	09db      	lsrs	r3, r3, #7
    1cb2:	fb00 2313 	mls	r3, r0, r3, r2
    1cb6:	4423      	add	r3, r4
    1cb8:	f883 17fc 	strb.w	r1, [r3, #2044]	; 0x7fc
    1cbc:	3201      	adds	r2, #1
	for (uint16_t i = 0; i<length; i++){
    1cbe:	4594      	cmp	ip, r2
    1cc0:	d1f4      	bne.n	1cac <grid_port_receive_decode+0x7c>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    1cc2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1cc4:	69fb      	ldr	r3, [r7, #28]
    1cc6:	4413      	add	r3, r2
    1cc8:	461a      	mov	r2, r3
    1cca:	4bb8      	ldr	r3, [pc, #736]	; (1fac <grid_port_receive_decode+0x37c>)
    1ccc:	fba3 1302 	umull	r1, r3, r3, r2
    1cd0:	09db      	lsrs	r3, r3, #7
    1cd2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    1cd6:	fb01 2313 	mls	r3, r1, r3, r2
    1cda:	62a3      	str	r3, [r4, #40]	; 0x28
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    1cdc:	6263      	str	r3, [r4, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    1cde:	2300      	movs	r3, #0
    1ce0:	6223      	str	r3, [r4, #32]
	for (uint16_t i = 1; i<length; i++){
    1ce2:	2d01      	cmp	r5, #1
    1ce4:	f240 825d 	bls.w	21a2 <grid_port_receive_decode+0x572>
    1ce8:	f04f 0801 	mov.w	r8, #1
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    1cec:	f8df b304 	ldr.w	fp, [pc, #772]	; 1ff4 <grid_port_receive_decode+0x3c4>
    1cf0:	f8df 9304 	ldr.w	r9, [pc, #772]	; 1ff8 <grid_port_receive_decode+0x3c8>
    1cf4:	e006      	b.n	1d04 <grid_port_receive_decode+0xd4>
	for (uint16_t i = 1; i<length; i++){
    1cf6:	f108 0801 	add.w	r8, r8, #1
    1cfa:	fa1f f888 	uxth.w	r8, r8
    1cfe:	4545      	cmp	r5, r8
    1d00:	f240 824f 	bls.w	21a2 <grid_port_receive_decode+0x572>
		if (buffer[i] == GRID_CONST_SOH){
    1d04:	f816 3008 	ldrb.w	r3, [r6, r8]
    1d08:	2b01      	cmp	r3, #1
    1d0a:	d1f4      	bne.n	1cf6 <grid_port_receive_decode+0xc6>
			length -= i;
    1d0c:	eba5 0508 	sub.w	r5, r5, r8
    1d10:	b2ad      	uxth	r5, r5
			message = &buffer[i];
    1d12:	eb06 0a08 	add.w	sl, r6, r8
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    1d16:	4659      	mov	r1, fp
    1d18:	48a5      	ldr	r0, [pc, #660]	; (1fb0 <grid_port_receive_decode+0x380>)
    1d1a:	47c8      	blx	r9
    1d1c:	e7eb      	b.n	1cf6 <grid_port_receive_decode+0xc6>
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    1d1e:	61fd      	str	r5, [r7, #28]
    1d20:	eb0a 0305 	add.w	r3, sl, r5
    1d24:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    1d28:	2b0a      	cmp	r3, #10
    1d2a:	f040 823f 	bne.w	21ac <grid_port_receive_decode+0x57c>
		checksum_received = grid_msg_checksum_read(message, length);
    1d2e:	4629      	mov	r1, r5
    1d30:	4650      	mov	r0, sl
    1d32:	4ba0      	ldr	r3, [pc, #640]	; (1fb4 <grid_port_receive_decode+0x384>)
    1d34:	4798      	blx	r3
    1d36:	4606      	mov	r6, r0
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    1d38:	4629      	mov	r1, r5
    1d3a:	4650      	mov	r0, sl
    1d3c:	4b9e      	ldr	r3, [pc, #632]	; (1fb8 <grid_port_receive_decode+0x388>)
    1d3e:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    1d40:	4286      	cmp	r6, r0
    1d42:	d00d      	beq.n	1d60 <grid_port_receive_decode+0x130>
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    1d44:	489d      	ldr	r0, [pc, #628]	; (1fbc <grid_port_receive_decode+0x38c>)
    1d46:	4b9e      	ldr	r3, [pc, #632]	; (1fc0 <grid_port_receive_decode+0x390>)
    1d48:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 20, 0, 255, 1, 200); // BLUE BLINKY
    1d4a:	23c8      	movs	r3, #200	; 0xc8
    1d4c:	9301      	str	r3, [sp, #4]
    1d4e:	2301      	movs	r3, #1
    1d50:	9300      	str	r3, [sp, #0]
    1d52:	23ff      	movs	r3, #255	; 0xff
    1d54:	2200      	movs	r2, #0
    1d56:	2114      	movs	r1, #20
    1d58:	489a      	ldr	r0, [pc, #616]	; (1fc4 <grid_port_receive_decode+0x394>)
    1d5a:	4c9b      	ldr	r4, [pc, #620]	; (1fc8 <grid_port_receive_decode+0x398>)
    1d5c:	47a0      	blx	r4
	return;
    1d5e:	e225      	b.n	21ac <grid_port_receive_decode+0x57c>
			if (message[1] == GRID_CONST_BRC){ // Broadcast message
    1d60:	f89a 3001 	ldrb.w	r3, [sl, #1]
    1d64:	2b0f      	cmp	r3, #15
    1d66:	d04c      	beq.n	1e02 <grid_port_receive_decode+0x1d2>
			else if (message[1] == GRID_CONST_DCT){ // Direct Message
    1d68:	2b0e      	cmp	r3, #14
    1d6a:	f040 81fe 	bne.w	216a <grid_port_receive_decode+0x53a>
				if (message[2] == GRID_CONST_ACK){
    1d6e:	f89a 3002 	ldrb.w	r3, [sl, #2]
    1d72:	2b07      	cmp	r3, #7
    1d74:	f040 821a 	bne.w	21ac <grid_port_receive_decode+0x57c>
					uint8_t local_token_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    1d78:	2200      	movs	r2, #0
    1d7a:	2102      	movs	r1, #2
    1d7c:	f10a 0008 	add.w	r0, sl, #8
    1d80:	4d92      	ldr	r5, [pc, #584]	; (1fcc <grid_port_receive_decode+0x39c>)
    1d82:	47a8      	blx	r5
    1d84:	fa5f f880 	uxtb.w	r8, r0
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    1d88:	2200      	movs	r2, #0
    1d8a:	2102      	movs	r1, #2
    1d8c:	f10a 0006 	add.w	r0, sl, #6
    1d90:	47a8      	blx	r5
    1d92:	4681      	mov	r9, r0
    1d94:	b2c6      	uxtb	r6, r0
					if (por->partner_status == 0){
    1d96:	f642 734b 	movw	r3, #12107	; 0x2f4b
    1d9a:	5ce3      	ldrb	r3, [r4, r3]
    1d9c:	2b00      	cmp	r3, #0
    1d9e:	f040 817f 	bne.w	20a0 <grid_port_receive_decode+0x470>
						if (por->ping_local_token == 255){ // I have no clue
    1da2:	f642 7331 	movw	r3, #12081	; 0x2f31
    1da6:	5ce3      	ldrb	r3, [r4, r3]
    1da8:	2bff      	cmp	r3, #255	; 0xff
    1daa:	f000 8127 	beq.w	1ffc <grid_port_receive_decode+0x3cc>
						if (partner_token_received != por->ping_partner_token){
    1dae:	f642 7332 	movw	r3, #12082	; 0x2f32
    1db2:	5ce3      	ldrb	r3, [r4, r3]
    1db4:	42b3      	cmp	r3, r6
    1db6:	d019      	beq.n	1dec <grid_port_receive_decode+0x1bc>
							por->ping_partner_token = partner_token_received;							
    1db8:	f642 7332 	movw	r3, #12082	; 0x2f32
    1dbc:	54e6      	strb	r6, [r4, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, partner_token_received);
    1dbe:	fa5f f289 	uxtb.w	r2, r9
    1dc2:	2102      	movs	r1, #2
    1dc4:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    1dc8:	303b      	adds	r0, #59	; 0x3b
    1dca:	4b81      	ldr	r3, [pc, #516]	; (1fd0 <grid_port_receive_decode+0x3a0>)
    1dcc:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    1dce:	f504 553c 	add.w	r5, r4, #12032	; 0x2f00
    1dd2:	3533      	adds	r5, #51	; 0x33
    1dd4:	f642 7347 	movw	r3, #12103	; 0x2f47
    1dd8:	5ce6      	ldrb	r6, [r4, r3]
    1dda:	4631      	mov	r1, r6
    1ddc:	4628      	mov	r0, r5
    1dde:	4b76      	ldr	r3, [pc, #472]	; (1fb8 <grid_port_receive_decode+0x388>)
    1de0:	4798      	blx	r3
    1de2:	4602      	mov	r2, r0
    1de4:	4631      	mov	r1, r6
    1de6:	4628      	mov	r0, r5
    1de8:	4b7a      	ldr	r3, [pc, #488]	; (1fd4 <grid_port_receive_decode+0x3a4>)
    1dea:	4798      	blx	r3
						if (por->ping_local_token != local_token_received){
    1dec:	f642 7331 	movw	r3, #12081	; 0x2f31
    1df0:	5ce3      	ldrb	r3, [r4, r3]
    1df2:	4543      	cmp	r3, r8
    1df4:	f000 8121 	beq.w	203a <grid_port_receive_decode+0x40a>
						por->ping_flag = 1;
    1df8:	2201      	movs	r2, #1
    1dfa:	f642 7348 	movw	r3, #12104	; 0x2f48
    1dfe:	54e2      	strb	r2, [r4, r3]
    1e00:	e1d4      	b.n	21ac <grid_port_receive_decode+0x57c>
				uint8_t error=0;
    1e02:	f107 0328 	add.w	r3, r7, #40	; 0x28
    1e06:	461a      	mov	r2, r3
    1e08:	2300      	movs	r3, #0
    1e0a:	f802 3d01 	strb.w	r3, [r2, #-1]!
    1e0e:	4613      	mov	r3, r2
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    1e10:	4690      	mov	r8, r2
    1e12:	2202      	movs	r2, #2
    1e14:	2104      	movs	r1, #4
    1e16:	4650      	mov	r0, sl
    1e18:	4e6f      	ldr	r6, [pc, #444]	; (1fd8 <grid_port_receive_decode+0x3a8>)
    1e1a:	47b0      	blx	r6
    1e1c:	6178      	str	r0, [r7, #20]
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    1e1e:	4643      	mov	r3, r8
    1e20:	2202      	movs	r2, #2
    1e22:	210a      	movs	r1, #10
    1e24:	4650      	mov	r0, sl
    1e26:	47b0      	blx	r6
    1e28:	6138      	str	r0, [r7, #16]
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    1e2a:	4643      	mov	r3, r8
    1e2c:	2202      	movs	r2, #2
    1e2e:	2106      	movs	r1, #6
    1e30:	4650      	mov	r0, sl
    1e32:	47b0      	blx	r6
    1e34:	fa5f f980 	uxtb.w	r9, r0
    1e38:	f1a9 037f 	sub.w	r3, r9, #127	; 0x7f
    1e3c:	b2db      	uxtb	r3, r3
    1e3e:	60fb      	str	r3, [r7, #12]
    1e40:	fa4f fb83 	sxtb.w	fp, r3
				int8_t received_dy  = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error) - GRID_SYS_DEFAULT_POSITION;
    1e44:	f8c7 8004 	str.w	r8, [r7, #4]
    1e48:	4643      	mov	r3, r8
    1e4a:	2202      	movs	r2, #2
    1e4c:	2108      	movs	r1, #8
    1e4e:	4650      	mov	r0, sl
    1e50:	47b0      	blx	r6
    1e52:	fa5f f880 	uxtb.w	r8, r0
    1e56:	f1a8 037f 	sub.w	r3, r8, #127	; 0x7f
    1e5a:	b2da      	uxtb	r2, r3
    1e5c:	60ba      	str	r2, [r7, #8]
    1e5e:	b252      	sxtb	r2, r2
    1e60:	61ba      	str	r2, [r7, #24]
				uint8_t received_rot = grid_msg_get_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
    1e62:	687b      	ldr	r3, [r7, #4]
    1e64:	2202      	movs	r2, #2
    1e66:	210c      	movs	r1, #12
    1e68:	4650      	mov	r0, sl
    1e6a:	47b0      	blx	r6
				uint8_t updated_rot = (received_rot + por->partner_fi)%4;
    1e6c:	f642 7330 	movw	r3, #12080	; 0x2f30
    1e70:	5ce3      	ldrb	r3, [r4, r3]
    1e72:	4418      	add	r0, r3
    1e74:	f000 0203 	and.w	r2, r0, #3
    1e78:	607a      	str	r2, [r7, #4]
				if (por->partner_fi == 0){ // 0 deg
    1e7a:	b13b      	cbz	r3, 1e8c <grid_port_receive_decode+0x25c>
				else if(por->partner_fi == 1){ // 90 deg
    1e7c:	2b01      	cmp	r3, #1
    1e7e:	d178      	bne.n	1f72 <grid_port_receive_decode+0x342>
					rotated_dx  -= received_dy;
    1e80:	f1c8 087f 	rsb	r8, r8, #127	; 0x7f
					rotated_dy  += received_dx;
    1e84:	f8c7 b018 	str.w	fp, [r7, #24]
					rotated_dx  -= received_dy;
    1e88:	fa4f fb88 	sxtb.w	fp, r8
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    1e8c:	f642 7349 	movw	r3, #12105	; 0x2f49
    1e90:	f814 8003 	ldrb.w	r8, [r4, r3]
    1e94:	f108 087f 	add.w	r8, r8, #127	; 0x7f
    1e98:	44d8      	add	r8, fp
    1e9a:	fa5f f888 	uxtb.w	r8, r8
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    1e9e:	f642 734a 	movw	r3, #12106	; 0x2f4a
    1ea2:	5ce3      	ldrb	r3, [r4, r3]
    1ea4:	337f      	adds	r3, #127	; 0x7f
    1ea6:	69ba      	ldr	r2, [r7, #24]
    1ea8:	441a      	add	r2, r3
    1eaa:	fa5f fb82 	uxtb.w	fp, r2
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    1eae:	68fb      	ldr	r3, [r7, #12]
    1eb0:	2b81      	cmp	r3, #129	; 0x81
    1eb2:	d076      	beq.n	1fa2 <grid_port_receive_decode+0x372>
					grid_msg_set_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, updated_id, &error);
    1eb4:	f107 0927 	add.w	r9, r7, #39	; 0x27
    1eb8:	f8cd 9000 	str.w	r9, [sp]
    1ebc:	7d3b      	ldrb	r3, [r7, #20]
    1ebe:	2202      	movs	r2, #2
    1ec0:	2104      	movs	r1, #4
    1ec2:	4650      	mov	r0, sl
    1ec4:	4e45      	ldr	r6, [pc, #276]	; (1fdc <grid_port_receive_decode+0x3ac>)
    1ec6:	47b0      	blx	r6
					grid_msg_set_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, updated_dx, &error);
    1ec8:	f8cd 9000 	str.w	r9, [sp]
    1ecc:	4643      	mov	r3, r8
    1ece:	2202      	movs	r2, #2
    1ed0:	2106      	movs	r1, #6
    1ed2:	4650      	mov	r0, sl
    1ed4:	47b0      	blx	r6
					grid_msg_set_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, updated_dy, &error);
    1ed6:	f8cd 9000 	str.w	r9, [sp]
    1eda:	465b      	mov	r3, fp
    1edc:	2202      	movs	r2, #2
    1ede:	2108      	movs	r1, #8
    1ee0:	4650      	mov	r0, sl
    1ee2:	47b0      	blx	r6
					grid_msg_set_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, updated_age, &error);
    1ee4:	f8cd 9000 	str.w	r9, [sp]
    1ee8:	7c3b      	ldrb	r3, [r7, #16]
    1eea:	2202      	movs	r2, #2
    1eec:	210a      	movs	r1, #10
    1eee:	4650      	mov	r0, sl
    1ef0:	47b0      	blx	r6
					grid_msg_set_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, updated_rot, &error);
    1ef2:	f8cd 9000 	str.w	r9, [sp]
    1ef6:	687b      	ldr	r3, [r7, #4]
    1ef8:	2202      	movs	r2, #2
    1efa:	210c      	movs	r1, #12
    1efc:	4650      	mov	r0, sl
    1efe:	47b0      	blx	r6
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    1f00:	7d3e      	ldrb	r6, [r7, #20]
    1f02:	eb08 2606 	add.w	r6, r8, r6, lsl #8
    1f06:	eb0b 2306 	add.w	r3, fp, r6, lsl #8
    1f0a:	7c3e      	ldrb	r6, [r7, #16]
    1f0c:	eb06 2603 	add.w	r6, r6, r3, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    1f10:	4631      	mov	r1, r6
    1f12:	482c      	ldr	r0, [pc, #176]	; (1fc4 <grid_port_receive_decode+0x394>)
    1f14:	4b32      	ldr	r3, [pc, #200]	; (1fe0 <grid_port_receive_decode+0x3b0>)
    1f16:	4798      	blx	r3
    1f18:	2800      	cmp	r0, #0
    1f1a:	f040 8147 	bne.w	21ac <grid_port_receive_decode+0x57c>
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    1f1e:	f8d7 801c 	ldr.w	r8, [r7, #28]
    1f22:	4641      	mov	r1, r8
    1f24:	4650      	mov	r0, sl
    1f26:	4b24      	ldr	r3, [pc, #144]	; (1fb8 <grid_port_receive_decode+0x388>)
    1f28:	4798      	blx	r3
    1f2a:	4602      	mov	r2, r0
    1f2c:	4641      	mov	r1, r8
    1f2e:	4650      	mov	r0, sl
    1f30:	4b28      	ldr	r3, [pc, #160]	; (1fd4 <grid_port_receive_decode+0x3a4>)
    1f32:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    1f34:	f504 54fb 	add.w	r4, r4, #8032	; 0x1f60
    1f38:	341c      	adds	r4, #28
    1f3a:	4629      	mov	r1, r5
    1f3c:	4620      	mov	r0, r4
    1f3e:	4b29      	ldr	r3, [pc, #164]	; (1fe4 <grid_port_receive_decode+0x3b4>)
    1f40:	4798      	blx	r3
    1f42:	2800      	cmp	r0, #0
    1f44:	f000 8132 	beq.w	21ac <grid_port_receive_decode+0x57c>
						for (uint16_t i=0; i<length; i++){
    1f48:	b15d      	cbz	r5, 1f62 <grid_port_receive_decode+0x332>
    1f4a:	f10a 38ff 	add.w	r8, sl, #4294967295
    1f4e:	3d01      	subs	r5, #1
    1f50:	fa1a fa85 	uxtah	sl, sl, r5
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    1f54:	4d24      	ldr	r5, [pc, #144]	; (1fe8 <grid_port_receive_decode+0x3b8>)
    1f56:	f818 1f01 	ldrb.w	r1, [r8, #1]!
    1f5a:	4620      	mov	r0, r4
    1f5c:	47a8      	blx	r5
						for (uint16_t i=0; i<length; i++){
    1f5e:	45c2      	cmp	sl, r8
    1f60:	d1f9      	bne.n	1f56 <grid_port_receive_decode+0x326>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    1f62:	4620      	mov	r0, r4
    1f64:	4b21      	ldr	r3, [pc, #132]	; (1fec <grid_port_receive_decode+0x3bc>)
    1f66:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    1f68:	4631      	mov	r1, r6
    1f6a:	4816      	ldr	r0, [pc, #88]	; (1fc4 <grid_port_receive_decode+0x394>)
    1f6c:	4b20      	ldr	r3, [pc, #128]	; (1ff0 <grid_port_receive_decode+0x3c0>)
    1f6e:	4798      	blx	r3
    1f70:	e11c      	b.n	21ac <grid_port_receive_decode+0x57c>
				else if(por->partner_fi == 2){ // 180 deg
    1f72:	2b02      	cmp	r3, #2
    1f74:	d108      	bne.n	1f88 <grid_port_receive_decode+0x358>
					rotated_dx  -= received_dx;
    1f76:	f1c9 0b7f 	rsb	fp, r9, #127	; 0x7f
    1f7a:	fa4f fb8b 	sxtb.w	fp, fp
					rotated_dy  -= received_dy;
    1f7e:	f1c8 067f 	rsb	r6, r8, #127	; 0x7f
    1f82:	b273      	sxtb	r3, r6
    1f84:	61bb      	str	r3, [r7, #24]
    1f86:	e781      	b.n	1e8c <grid_port_receive_decode+0x25c>
				else if(por->partner_fi == 3){ // 270 deg
    1f88:	2b03      	cmp	r3, #3
    1f8a:	d003      	beq.n	1f94 <grid_port_receive_decode+0x364>
				int8_t rotated_dy = 0;
    1f8c:	2300      	movs	r3, #0
    1f8e:	61bb      	str	r3, [r7, #24]
				int8_t rotated_dx = 0;
    1f90:	469b      	mov	fp, r3
    1f92:	e77b      	b.n	1e8c <grid_port_receive_decode+0x25c>
					rotated_dy  -= received_dx;
    1f94:	f1c9 037f 	rsb	r3, r9, #127	; 0x7f
					rotated_dx  += received_dy;
    1f98:	f8d7 b018 	ldr.w	fp, [r7, #24]
					rotated_dy  -= received_dx;
    1f9c:	b25b      	sxtb	r3, r3
    1f9e:	61bb      	str	r3, [r7, #24]
    1fa0:	e774      	b.n	1e8c <grid_port_receive_decode+0x25c>
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    1fa2:	68bb      	ldr	r3, [r7, #8]
    1fa4:	2b81      	cmp	r3, #129	; 0x81
    1fa6:	d185      	bne.n	1eb4 <grid_port_receive_decode+0x284>
    1fa8:	e7aa      	b.n	1f00 <grid_port_receive_decode+0x2d0>
    1faa:	bf00      	nop
    1fac:	10624dd3 	.word	0x10624dd3
    1fb0:	0001003c 	.word	0x0001003c
    1fb4:	0000578d 	.word	0x0000578d
    1fb8:	00005771 	.word	0x00005771
    1fbc:	00010188 	.word	0x00010188
    1fc0:	0000edd5 	.word	0x0000edd5
    1fc4:	20007158 	.word	0x20007158
    1fc8:	000055b5 	.word	0x000055b5
    1fcc:	00005609 	.word	0x00005609
    1fd0:	00005649 	.word	0x00005649
    1fd4:	000057ad 	.word	0x000057ad
    1fd8:	000057c1 	.word	0x000057c1
    1fdc:	000057d5 	.word	0x000057d5
    1fe0:	000057e9 	.word	0x000057e9
    1fe4:	00001ba5 	.word	0x00001ba5
    1fe8:	00001be9 	.word	0x00001be9
    1fec:	00001c09 	.word	0x00001c09
    1ff0:	00005813 	.word	0x00005813
    1ff4:	00010134 	.word	0x00010134
    1ff8:	0000eced 	.word	0x0000eced
							por->ping_local_token  = grid_sys_rtc_get_time(&grid_sys_state)%128;
    1ffc:	486d      	ldr	r0, [pc, #436]	; (21b4 <grid_port_receive_decode+0x584>)
    1ffe:	4b6e      	ldr	r3, [pc, #440]	; (21b8 <grid_port_receive_decode+0x588>)
    2000:	4798      	blx	r3
    2002:	f000 027f 	and.w	r2, r0, #127	; 0x7f
    2006:	f642 7331 	movw	r3, #12081	; 0x2f31
    200a:	54e2      	strb	r2, [r4, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    200c:	2102      	movs	r1, #2
    200e:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    2012:	3039      	adds	r0, #57	; 0x39
    2014:	4b69      	ldr	r3, [pc, #420]	; (21bc <grid_port_receive_decode+0x58c>)
    2016:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    2018:	f504 553c 	add.w	r5, r4, #12032	; 0x2f00
    201c:	3533      	adds	r5, #51	; 0x33
    201e:	f642 7347 	movw	r3, #12103	; 0x2f47
    2022:	f814 b003 	ldrb.w	fp, [r4, r3]
    2026:	4659      	mov	r1, fp
    2028:	4628      	mov	r0, r5
    202a:	4b65      	ldr	r3, [pc, #404]	; (21c0 <grid_port_receive_decode+0x590>)
    202c:	4798      	blx	r3
    202e:	4602      	mov	r2, r0
    2030:	4659      	mov	r1, fp
    2032:	4628      	mov	r0, r5
    2034:	4b63      	ldr	r3, [pc, #396]	; (21c4 <grid_port_receive_decode+0x594>)
    2036:	4798      	blx	r3
    2038:	e6b9      	b.n	1dae <grid_port_receive_decode+0x17e>
							por->partner_fi = (message[3] - por->direction + 6)%4;
    203a:	f89a 3003 	ldrb.w	r3, [sl, #3]
    203e:	7a62      	ldrb	r2, [r4, #9]
    2040:	1a9b      	subs	r3, r3, r2
    2042:	3306      	adds	r3, #6
    2044:	425a      	negs	r2, r3
    2046:	f003 0303 	and.w	r3, r3, #3
    204a:	f002 0203 	and.w	r2, r2, #3
    204e:	bf58      	it	pl
    2050:	4253      	negpl	r3, r2
    2052:	f642 7230 	movw	r2, #12080	; 0x2f30
    2056:	54a3      	strb	r3, [r4, r2]
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    2058:	69fb      	ldr	r3, [r7, #28]
    205a:	f1a3 000a 	sub.w	r0, r3, #10
    205e:	2200      	movs	r2, #0
    2060:	2102      	movs	r1, #2
    2062:	4450      	add	r0, sl
    2064:	4b58      	ldr	r3, [pc, #352]	; (21c8 <grid_port_receive_decode+0x598>)
    2066:	4798      	blx	r3
    2068:	f642 732c 	movw	r3, #12076	; 0x2f2c
    206c:	50e0      	str	r0, [r4, r3]
							por->partner_status = 1;
    206e:	2201      	movs	r2, #1
    2070:	f642 734b 	movw	r3, #12107	; 0x2f4b
    2074:	54e2      	strb	r2, [r4, r3]
							grid_sys_state.age = grid_sys_rtc_get_time(&grid_sys_state);
    2076:	4d4f      	ldr	r5, [pc, #316]	; (21b4 <grid_port_receive_decode+0x584>)
    2078:	4628      	mov	r0, r5
    207a:	4b4f      	ldr	r3, [pc, #316]	; (21b8 <grid_port_receive_decode+0x588>)
    207c:	4798      	blx	r3
    207e:	b2c0      	uxtb	r0, r0
    2080:	7028      	strb	r0, [r5, #0]
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    2082:	4952      	ldr	r1, [pc, #328]	; (21cc <grid_port_receive_decode+0x59c>)
    2084:	4852      	ldr	r0, [pc, #328]	; (21d0 <grid_port_receive_decode+0x5a0>)
    2086:	4b53      	ldr	r3, [pc, #332]	; (21d4 <grid_port_receive_decode+0x5a4>)
    2088:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN
    208a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    208e:	9301      	str	r3, [sp, #4]
    2090:	2100      	movs	r1, #0
    2092:	9100      	str	r1, [sp, #0]
    2094:	460b      	mov	r3, r1
    2096:	22ff      	movs	r2, #255	; 0xff
    2098:	4628      	mov	r0, r5
    209a:	4d4f      	ldr	r5, [pc, #316]	; (21d8 <grid_port_receive_decode+0x5a8>)
    209c:	47a8      	blx	r5
    209e:	e6ab      	b.n	1df8 <grid_port_receive_decode+0x1c8>
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    20a0:	f89a 3003 	ldrb.w	r3, [sl, #3]
    20a4:	7a62      	ldrb	r2, [r4, #9]
    20a6:	1a9b      	subs	r3, r3, r2
    20a8:	3306      	adds	r3, #6
    20aa:	425a      	negs	r2, r3
    20ac:	f003 0303 	and.w	r3, r3, #3
    20b0:	f002 0203 	and.w	r2, r2, #3
    20b4:	bf58      	it	pl
    20b6:	4253      	negpl	r3, r2
    20b8:	f642 7230 	movw	r2, #12080	; 0x2f30
    20bc:	5ca2      	ldrb	r2, [r4, r2]
						validator &= local_token_received == por->ping_local_token;
    20be:	f642 7131 	movw	r1, #12081	; 0x2f31
    20c2:	5c65      	ldrb	r5, [r4, r1]
						validator &= partner_token_received == por->ping_partner_token;
    20c4:	f642 7132 	movw	r1, #12082	; 0x2f32
    20c8:	5c61      	ldrb	r1, [r4, r1]
    20ca:	4545      	cmp	r5, r8
    20cc:	bf08      	it	eq
    20ce:	42b1      	cmpeq	r1, r6
    20d0:	bf0c      	ite	eq
    20d2:	2501      	moveq	r5, #1
    20d4:	2500      	movne	r5, #0
    20d6:	4293      	cmp	r3, r2
    20d8:	bf14      	ite	ne
    20da:	2500      	movne	r5, #0
    20dc:	f005 0501 	andeq.w	r5, r5, #1
						validator &= por->partner_hwcfg == grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    20e0:	f642 732c 	movw	r3, #12076	; 0x2f2c
    20e4:	58e6      	ldr	r6, [r4, r3]
    20e6:	69fb      	ldr	r3, [r7, #28]
    20e8:	f1a3 000a 	sub.w	r0, r3, #10
    20ec:	2200      	movs	r2, #0
    20ee:	2102      	movs	r1, #2
    20f0:	4450      	add	r0, sl
    20f2:	4b35      	ldr	r3, [pc, #212]	; (21c8 <grid_port_receive_decode+0x598>)
    20f4:	4798      	blx	r3
						if (validator == 1){
    20f6:	42b0      	cmp	r0, r6
    20f8:	d101      	bne.n	20fe <grid_port_receive_decode+0x4ce>
    20fa:	2d00      	cmp	r5, #0
    20fc:	d156      	bne.n	21ac <grid_port_receive_decode+0x57c>
							por->partner_status = 0;
    20fe:	f04f 0800 	mov.w	r8, #0
    2102:	f642 734b 	movw	r3, #12107	; 0x2f4b
    2106:	f804 8003 	strb.w	r8, [r4, r3]
							por->ping_partner_token = 255;
    210a:	25ff      	movs	r5, #255	; 0xff
    210c:	f642 7332 	movw	r3, #12082	; 0x2f32
    2110:	54e5      	strb	r5, [r4, r3]
							por->ping_local_token = 255;
    2112:	f642 7931 	movw	r9, #12081	; 0x2f31
    2116:	f804 5009 	strb.w	r5, [r4, r9]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    211a:	462a      	mov	r2, r5
    211c:	2102      	movs	r1, #2
    211e:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    2122:	303b      	adds	r0, #59	; 0x3b
    2124:	4e25      	ldr	r6, [pc, #148]	; (21bc <grid_port_receive_decode+0x58c>)
    2126:	47b0      	blx	r6
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    2128:	f814 2009 	ldrb.w	r2, [r4, r9]
    212c:	2102      	movs	r1, #2
    212e:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    2132:	3039      	adds	r0, #57	; 0x39
    2134:	47b0      	blx	r6
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    2136:	f504 563c 	add.w	r6, r4, #12032	; 0x2f00
    213a:	3633      	adds	r6, #51	; 0x33
    213c:	f642 7347 	movw	r3, #12103	; 0x2f47
    2140:	5ce4      	ldrb	r4, [r4, r3]
    2142:	4621      	mov	r1, r4
    2144:	4630      	mov	r0, r6
    2146:	4b1e      	ldr	r3, [pc, #120]	; (21c0 <grid_port_receive_decode+0x590>)
    2148:	4798      	blx	r3
    214a:	4602      	mov	r2, r0
    214c:	4621      	mov	r1, r4
    214e:	4630      	mov	r0, r6
    2150:	4b1c      	ldr	r3, [pc, #112]	; (21c4 <grid_port_receive_decode+0x594>)
    2152:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 255, 2, 200); // Purple
    2154:	23c8      	movs	r3, #200	; 0xc8
    2156:	9301      	str	r3, [sp, #4]
    2158:	2302      	movs	r3, #2
    215a:	9300      	str	r3, [sp, #0]
    215c:	462b      	mov	r3, r5
    215e:	4642      	mov	r2, r8
    2160:	4629      	mov	r1, r5
    2162:	4814      	ldr	r0, [pc, #80]	; (21b4 <grid_port_receive_decode+0x584>)
    2164:	4c1c      	ldr	r4, [pc, #112]	; (21d8 <grid_port_receive_decode+0x5a8>)
    2166:	47a0      	blx	r4
    2168:	e020      	b.n	21ac <grid_port_receive_decode+0x57c>
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED SHORT
    216a:	23c8      	movs	r3, #200	; 0xc8
    216c:	9301      	str	r3, [sp, #4]
    216e:	2302      	movs	r3, #2
    2170:	9300      	str	r3, [sp, #0]
    2172:	2300      	movs	r3, #0
    2174:	461a      	mov	r2, r3
    2176:	21ff      	movs	r1, #255	; 0xff
    2178:	480e      	ldr	r0, [pc, #56]	; (21b4 <grid_port_receive_decode+0x584>)
    217a:	4c17      	ldr	r4, [pc, #92]	; (21d8 <grid_port_receive_decode+0x5a8>)
    217c:	47a0      	blx	r4
				printf("{\"type\": \"WARNING\", \"data\": [\"Unknow Message Type\"]}\r\n");
    217e:	4817      	ldr	r0, [pc, #92]	; (21dc <grid_port_receive_decode+0x5ac>)
    2180:	4b17      	ldr	r3, [pc, #92]	; (21e0 <grid_port_receive_decode+0x5b0>)
    2182:	4798      	blx	r3
    2184:	e012      	b.n	21ac <grid_port_receive_decode+0x57c>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    2186:	6a82      	ldr	r2, [r0, #40]	; 0x28
    2188:	442a      	add	r2, r5
    218a:	4b16      	ldr	r3, [pc, #88]	; (21e4 <grid_port_receive_decode+0x5b4>)
    218c:	fba3 1302 	umull	r1, r3, r3, r2
    2190:	09db      	lsrs	r3, r3, #7
    2192:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    2196:	fb01 2313 	mls	r3, r1, r3, r2
    219a:	6283      	str	r3, [r0, #40]	; 0x28
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    219c:	6243      	str	r3, [r0, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    219e:	2300      	movs	r3, #0
    21a0:	6203      	str	r3, [r0, #32]
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    21a2:	f89a 3000 	ldrb.w	r3, [sl]
    21a6:	2b01      	cmp	r3, #1
    21a8:	f43f adb9 	beq.w	1d1e <grid_port_receive_decode+0xee>
}
    21ac:	372c      	adds	r7, #44	; 0x2c
    21ae:	46bd      	mov	sp, r7
    21b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    21b4:	20007158 	.word	0x20007158
    21b8:	0000554f 	.word	0x0000554f
    21bc:	00005649 	.word	0x00005649
    21c0:	00005771 	.word	0x00005771
    21c4:	000057ad 	.word	0x000057ad
    21c8:	00005609 	.word	0x00005609
    21cc:	00010148 	.word	0x00010148
    21d0:	0001003c 	.word	0x0001003c
    21d4:	0000eced 	.word	0x0000eced
    21d8:	000055b5 	.word	0x000055b5
    21dc:	00010150 	.word	0x00010150
    21e0:	0000edd5 	.word	0x0000edd5
    21e4:	10624dd3 	.word	0x10624dd3

000021e8 <grid_port_receive_task>:
void grid_port_receive_task(struct grid_port* por){
    21e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    21ec:	b082      	sub	sp, #8
    21ee:	4604      	mov	r4, r0
	if (por->usart_error_flag == 1){
    21f0:	7e03      	ldrb	r3, [r0, #24]
    21f2:	2b01      	cmp	r3, #1
    21f4:	d01c      	beq.n	2230 <grid_port_receive_task+0x48>
	if	(por->rx_double_buffer_status == 0){
    21f6:	6a23      	ldr	r3, [r4, #32]
    21f8:	2b00      	cmp	r3, #0
    21fa:	f040 80a2 	bne.w	2342 <grid_port_receive_task+0x15a>
		if (por->usart!=NULL){ // His is GRID usart port
    21fe:	6863      	ldr	r3, [r4, #4]
    2200:	2b00      	cmp	r3, #0
    2202:	d03c      	beq.n	227e <grid_port_receive_task+0x96>
			if (por->rx_double_buffer_timeout > 1000){
    2204:	69e3      	ldr	r3, [r4, #28]
    2206:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    220a:	d936      	bls.n	227a <grid_port_receive_task+0x92>
				if (por->partner_status == 1){
    220c:	f642 734b 	movw	r3, #12107	; 0x2f4b
    2210:	5ce3      	ldrb	r3, [r4, r3]
    2212:	2b01      	cmp	r3, #1
    2214:	d01e      	beq.n	2254 <grid_port_receive_task+0x6c>
					if (por->rx_double_buffer_read_start_index == 0 && por->rx_double_buffer_seek_start_index == 0){
    2216:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2218:	b913      	cbnz	r3, 2220 <grid_port_receive_task+0x38>
    221a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    221c:	2b00      	cmp	r3, #0
    221e:	d02e      	beq.n	227e <grid_port_receive_task+0x96>
						GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout & Reset Receiver");
    2220:	4951      	ldr	r1, [pc, #324]	; (2368 <grid_port_receive_task+0x180>)
    2222:	4852      	ldr	r0, [pc, #328]	; (236c <grid_port_receive_task+0x184>)
    2224:	4b52      	ldr	r3, [pc, #328]	; (2370 <grid_port_receive_task+0x188>)
    2226:	4798      	blx	r3
						grid_port_reset_receiver(por);
    2228:	4620      	mov	r0, r4
    222a:	4b52      	ldr	r3, [pc, #328]	; (2374 <grid_port_receive_task+0x18c>)
    222c:	4798      	blx	r3
    222e:	e026      	b.n	227e <grid_port_receive_task+0x96>
		por->usart_error_flag = 0;
    2230:	2500      	movs	r5, #0
    2232:	7605      	strb	r5, [r0, #24]
		grid_port_reset_receiver(por);
    2234:	4b4f      	ldr	r3, [pc, #316]	; (2374 <grid_port_receive_task+0x18c>)
    2236:	4798      	blx	r3
		grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500); // White triangle
    2238:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    223c:	9301      	str	r3, [sp, #4]
    223e:	9500      	str	r5, [sp, #0]
    2240:	23ff      	movs	r3, #255	; 0xff
    2242:	461a      	mov	r2, r3
    2244:	4619      	mov	r1, r3
    2246:	484c      	ldr	r0, [pc, #304]	; (2378 <grid_port_receive_task+0x190>)
    2248:	4d4c      	ldr	r5, [pc, #304]	; (237c <grid_port_receive_task+0x194>)
    224a:	47a8      	blx	r5
		printf("{\"type\": \"ERROR\", \"data\": [\"Parity Error\"]}\r\n");
    224c:	484c      	ldr	r0, [pc, #304]	; (2380 <grid_port_receive_task+0x198>)
    224e:	4b4d      	ldr	r3, [pc, #308]	; (2384 <grid_port_receive_task+0x19c>)
    2250:	4798      	blx	r3
    2252:	e7d0      	b.n	21f6 <grid_port_receive_task+0xe>
					GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout Disconnect & Reset Receiver");
    2254:	494c      	ldr	r1, [pc, #304]	; (2388 <grid_port_receive_task+0x1a0>)
    2256:	4845      	ldr	r0, [pc, #276]	; (236c <grid_port_receive_task+0x184>)
    2258:	4b45      	ldr	r3, [pc, #276]	; (2370 <grid_port_receive_task+0x188>)
    225a:	4798      	blx	r3
					grid_port_reset_receiver(por);
    225c:	4620      	mov	r0, r4
    225e:	4b45      	ldr	r3, [pc, #276]	; (2374 <grid_port_receive_task+0x18c>)
    2260:	4798      	blx	r3
					grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500);
    2262:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    2266:	9301      	str	r3, [sp, #4]
    2268:	2300      	movs	r3, #0
    226a:	9300      	str	r3, [sp, #0]
    226c:	23ff      	movs	r3, #255	; 0xff
    226e:	461a      	mov	r2, r3
    2270:	4619      	mov	r1, r3
    2272:	4841      	ldr	r0, [pc, #260]	; (2378 <grid_port_receive_task+0x190>)
    2274:	4d41      	ldr	r5, [pc, #260]	; (237c <grid_port_receive_task+0x194>)
    2276:	47a8      	blx	r5
    2278:	e001      	b.n	227e <grid_port_receive_task+0x96>
				por->rx_double_buffer_timeout++;
    227a:	3301      	adds	r3, #1
    227c:	61e3      	str	r3, [r4, #28]
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    227e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2280:	18e2      	adds	r2, r4, r3
    2282:	f892 27fc 	ldrb.w	r2, [r2, #2044]	; 0x7fc
    2286:	2a0a      	cmp	r2, #10
    2288:	d011      	beq.n	22ae <grid_port_receive_task+0xc6>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    228a:	2a00      	cmp	r2, #0
    228c:	d068      	beq.n	2360 <grid_port_receive_task+0x178>
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1 ||
    228e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    2290:	1e51      	subs	r1, r2, #1
    2292:	428b      	cmp	r3, r1
    2294:	d01f      	beq.n	22d6 <grid_port_receive_task+0xee>
    2296:	f44f 70f5 	mov.w	r0, #490	; 0x1ea
    229a:	f240 76cf 	movw	r6, #1999	; 0x7cf
				por->rx_double_buffer_timeout = 0;
    229e:	2500      	movs	r5, #0
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    22a0:	f8df e0f0 	ldr.w	lr, [pc, #240]	; 2394 <grid_port_receive_task+0x1ac>
    22a4:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    22a8:	f240 7cce 	movw	ip, #1998	; 0x7ce
    22ac:	e036      	b.n	231c <grid_port_receive_task+0x134>
				por->rx_double_buffer_status = 1;
    22ae:	2301      	movs	r3, #1
    22b0:	6223      	str	r3, [r4, #32]
				por->rx_double_buffer_timeout = 0;
    22b2:	2300      	movs	r3, #0
    22b4:	61e3      	str	r3, [r4, #28]
				return;
    22b6:	e053      	b.n	2360 <grid_port_receive_task+0x178>
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    22b8:	b16a      	cbz	r2, 22d6 <grid_port_receive_task+0xee>
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    22ba:	f202 72cf 	addw	r2, r2, #1999	; 0x7cf
    22be:	fbae 1302 	umull	r1, r3, lr, r2
    22c2:	09db      	lsrs	r3, r3, #7
    22c4:	fb07 2213 	mls	r2, r7, r3, r2
    22c8:	4422      	add	r2, r4
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    22ca:	f892 37fc 	ldrb.w	r3, [r2, #2044]	; 0x7fc
    22ce:	b913      	cbnz	r3, 22d6 <grid_port_receive_task+0xee>
				por->rx_double_buffer_timeout = 0;
    22d0:	61e5      	str	r5, [r4, #28]
				por->rx_double_buffer_seek_start_index=0;
    22d2:	6265      	str	r5, [r4, #36]	; 0x24
    22d4:	e014      	b.n	2300 <grid_port_receive_task+0x118>
				GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "rx_double_buffer overrun");
    22d6:	492d      	ldr	r1, [pc, #180]	; (238c <grid_port_receive_task+0x1a4>)
    22d8:	4824      	ldr	r0, [pc, #144]	; (236c <grid_port_receive_task+0x184>)
    22da:	4b25      	ldr	r3, [pc, #148]	; (2370 <grid_port_receive_task+0x188>)
    22dc:	4798      	blx	r3
				grid_port_reset_receiver(por);
    22de:	4620      	mov	r0, r4
    22e0:	4b24      	ldr	r3, [pc, #144]	; (2374 <grid_port_receive_task+0x18c>)
    22e2:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200);
    22e4:	23c8      	movs	r3, #200	; 0xc8
    22e6:	9301      	str	r3, [sp, #4]
    22e8:	2302      	movs	r3, #2
    22ea:	9300      	str	r3, [sp, #0]
    22ec:	2300      	movs	r3, #0
    22ee:	461a      	mov	r2, r3
    22f0:	21ff      	movs	r1, #255	; 0xff
    22f2:	4821      	ldr	r0, [pc, #132]	; (2378 <grid_port_receive_task+0x190>)
    22f4:	4c21      	ldr	r4, [pc, #132]	; (237c <grid_port_receive_task+0x194>)
    22f6:	47a0      	blx	r4
				return;
    22f8:	e032      	b.n	2360 <grid_port_receive_task+0x178>
				por->rx_double_buffer_timeout = 0;
    22fa:	61e5      	str	r5, [r4, #28]
				por->rx_double_buffer_seek_start_index++;
    22fc:	3301      	adds	r3, #1
    22fe:	6263      	str	r3, [r4, #36]	; 0x24
    2300:	3801      	subs	r0, #1
    2302:	b280      	uxth	r0, r0
		for(uint16_t i = 0; i<490; i++){
    2304:	b1d8      	cbz	r0, 233e <grid_port_receive_task+0x156>
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    2306:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2308:	18e2      	adds	r2, r4, r3
    230a:	f892 27fc 	ldrb.w	r2, [r2, #2044]	; 0x7fc
    230e:	2a0a      	cmp	r2, #10
    2310:	d0cd      	beq.n	22ae <grid_port_receive_task+0xc6>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    2312:	b32a      	cbz	r2, 2360 <grid_port_receive_task+0x178>
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1 ||
    2314:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    2316:	1e51      	subs	r1, r2, #1
    2318:	428b      	cmp	r3, r1
    231a:	d0dc      	beq.n	22d6 <grid_port_receive_task+0xee>
    231c:	42b3      	cmp	r3, r6
    231e:	d0cb      	beq.n	22b8 <grid_port_receive_task+0xd0>
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    2320:	f202 72cf 	addw	r2, r2, #1999	; 0x7cf
    2324:	fbae 8102 	umull	r8, r1, lr, r2
    2328:	09c9      	lsrs	r1, r1, #7
    232a:	fb07 2211 	mls	r2, r7, r1, r2
    232e:	4422      	add	r2, r4
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    2330:	f892 27fc 	ldrb.w	r2, [r2, #2044]	; 0x7fc
    2334:	2a00      	cmp	r2, #0
    2336:	d1ce      	bne.n	22d6 <grid_port_receive_task+0xee>
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    2338:	4563      	cmp	r3, ip
    233a:	d9de      	bls.n	22fa <grid_port_receive_task+0x112>
    233c:	e7c8      	b.n	22d0 <grid_port_receive_task+0xe8>
	if (por->rx_double_buffer_status == 0){
    233e:	6a23      	ldr	r3, [r4, #32]
    2340:	b173      	cbz	r3, 2360 <grid_port_receive_task+0x178>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    2342:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    2344:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2346:	4299      	cmp	r1, r3
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    2348:	bf34      	ite	cc
    234a:	3301      	addcc	r3, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    234c:	f203 73d1 	addwcs	r3, r3, #2001	; 0x7d1
    2350:	1a5a      	subs	r2, r3, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    2352:	b292      	uxth	r2, r2
    2354:	b289      	uxth	r1, r1
    2356:	4620      	mov	r0, r4
    2358:	4b0d      	ldr	r3, [pc, #52]	; (2390 <grid_port_receive_task+0x1a8>)
    235a:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    235c:	2300      	movs	r3, #0
    235e:	6223      	str	r3, [r4, #32]
}
    2360:	b002      	add	sp, #8
    2362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2366:	bf00      	nop
    2368:	00010210 	.word	0x00010210
    236c:	0001003c 	.word	0x0001003c
    2370:	0000eced 	.word	0x0000eced
    2374:	00001ab1 	.word	0x00001ab1
    2378:	20007158 	.word	0x20007158
    237c:	000055b5 	.word	0x000055b5
    2380:	000101bc 	.word	0x000101bc
    2384:	0000edd5 	.word	0x0000edd5
    2388:	000101ec 	.word	0x000101ec
    238c:	0001022c 	.word	0x0001022c
    2390:	00001c31 	.word	0x00001c31
    2394:	10624dd3 	.word	0x10624dd3

00002398 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    2398:	f8b0 3fa6 	ldrh.w	r3, [r0, #4006]	; 0xfa6
    239c:	f8b0 2fa4 	ldrh.w	r2, [r0, #4004]	; 0xfa4
    23a0:	429a      	cmp	r2, r3
    23a2:	d000      	beq.n	23a6 <grid_buffer_read_size+0xe>
    23a4:	e7fe      	b.n	23a4 <grid_buffer_read_size+0xc>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    23a6:	f8b0 2fa2 	ldrh.w	r2, [r0, #4002]	; 0xfa2
    23aa:	429a      	cmp	r2, r3
    23ac:	d000      	beq.n	23b0 <grid_buffer_read_size+0x18>
    23ae:	e7fe      	b.n	23ae <grid_buffer_read_size+0x16>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    23b0:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    23b2:	f8b0 5faa 	ldrh.w	r5, [r0, #4010]	; 0xfaa
    23b6:	42ab      	cmp	r3, r5
    23b8:	d028      	beq.n	240c <grid_buffer_read_size+0x74>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    23ba:	8804      	ldrh	r4, [r0, #0]
    23bc:	b314      	cbz	r4, 2404 <grid_buffer_read_size+0x6c>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    23be:	4626      	mov	r6, r4
    23c0:	fb93 f2f4 	sdiv	r2, r3, r4
    23c4:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    23c8:	b291      	uxth	r1, r2
    23ca:	428d      	cmp	r5, r1
    23cc:	d020      	beq.n	2410 <grid_buffer_read_size+0x78>
		
		if (buf->buffer_storage[index] == '\n'){
    23ce:	fa10 f282 	uxtah	r2, r0, r2
    23d2:	7892      	ldrb	r2, [r2, #2]
    23d4:	2a0a      	cmp	r2, #10
    23d6:	d116      	bne.n	2406 <grid_buffer_read_size+0x6e>
    23d8:	2300      	movs	r3, #0
						
			return i+1; // packet length
    23da:	3301      	adds	r3, #1
    23dc:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    23de:	bcf0      	pop	{r4, r5, r6, r7}
    23e0:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    23e2:	fb92 f1f6 	sdiv	r1, r2, r6
    23e6:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    23ea:	b28f      	uxth	r7, r1
    23ec:	42bd      	cmp	r5, r7
    23ee:	d011      	beq.n	2414 <grid_buffer_read_size+0x7c>
    23f0:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    23f2:	fa10 f181 	uxtah	r1, r0, r1
    23f6:	7889      	ldrb	r1, [r1, #2]
    23f8:	290a      	cmp	r1, #10
    23fa:	d0ee      	beq.n	23da <grid_buffer_read_size+0x42>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    23fc:	3301      	adds	r3, #1
    23fe:	b29b      	uxth	r3, r3
    2400:	42a3      	cmp	r3, r4
    2402:	d1ee      	bne.n	23e2 <grid_buffer_read_size+0x4a>
    2404:	e7fe      	b.n	2404 <grid_buffer_read_size+0x6c>
    2406:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    2408:	2300      	movs	r3, #0
    240a:	e7f7      	b.n	23fc <grid_buffer_read_size+0x64>
		return 0;
    240c:	2000      	movs	r0, #0
    240e:	e7e6      	b.n	23de <grid_buffer_read_size+0x46>
		if (index == buf->write_start) return 0;
    2410:	2000      	movs	r0, #0
    2412:	e7e4      	b.n	23de <grid_buffer_read_size+0x46>
    2414:	2000      	movs	r0, #0
    2416:	e7e2      	b.n	23de <grid_buffer_read_size+0x46>

00002418 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    2418:	f8b0 2fa6 	ldrh.w	r2, [r0, #4006]	; 0xfa6
    241c:	f8b0 3fa4 	ldrh.w	r3, [r0, #4004]	; 0xfa4
    2420:	4293      	cmp	r3, r2
    2422:	d000      	beq.n	2426 <grid_buffer_read_init+0xe>
    2424:	e7fe      	b.n	2424 <grid_buffer_read_init+0xc>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    2426:	f8b0 3fa2 	ldrh.w	r3, [r0, #4002]	; 0xfa2
    242a:	4293      	cmp	r3, r2
    242c:	d000      	beq.n	2430 <grid_buffer_read_init+0x18>
    242e:	e7fe      	b.n	242e <grid_buffer_read_init+0x16>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    2430:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    2432:	f8b0 5faa 	ldrh.w	r5, [r0, #4010]	; 0xfaa
    2436:	42aa      	cmp	r2, r5
    2438:	d032      	beq.n	24a0 <grid_buffer_read_init+0x88>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    243a:	8804      	ldrh	r4, [r0, #0]
    243c:	b364      	cbz	r4, 2498 <grid_buffer_read_init+0x80>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    243e:	4626      	mov	r6, r4
    2440:	fb92 f3f4 	sdiv	r3, r2, r4
    2444:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    2448:	b299      	uxth	r1, r3
    244a:	428d      	cmp	r5, r1
    244c:	d02a      	beq.n	24a4 <grid_buffer_read_init+0x8c>
    244e:	460b      	mov	r3, r1
					
		if (buf->buffer_storage[index] == '\n'){
    2450:	1841      	adds	r1, r0, r1
    2452:	7889      	ldrb	r1, [r1, #2]
    2454:	290a      	cmp	r1, #10
    2456:	d120      	bne.n	249a <grid_buffer_read_init+0x82>
    2458:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    245a:	3301      	adds	r3, #1
    245c:	fb93 f2f4 	sdiv	r2, r3, r4
    2460:	fb04 3312 	mls	r3, r4, r2, r3
    2464:	f8a0 3fa4 	strh.w	r3, [r0, #4004]	; 0xfa4
					
			buf->read_length = i+1;
    2468:	1c4b      	adds	r3, r1, #1
    246a:	b29b      	uxth	r3, r3
    246c:	f8a0 3fa8 	strh.w	r3, [r0, #4008]	; 0xfa8
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    2470:	4618      	mov	r0, r3
    2472:	bcf0      	pop	{r4, r5, r6, r7}
    2474:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    2476:	fb92 f3f6 	sdiv	r3, r2, r6
    247a:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    247e:	b29f      	uxth	r7, r3
    2480:	42bd      	cmp	r5, r7
    2482:	d011      	beq.n	24a8 <grid_buffer_read_init+0x90>
    2484:	463b      	mov	r3, r7
    2486:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    2488:	19c7      	adds	r7, r0, r7
    248a:	78bf      	ldrb	r7, [r7, #2]
    248c:	2f0a      	cmp	r7, #10
    248e:	d0e4      	beq.n	245a <grid_buffer_read_init+0x42>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    2490:	3101      	adds	r1, #1
    2492:	b289      	uxth	r1, r1
    2494:	42a1      	cmp	r1, r4
    2496:	d1ee      	bne.n	2476 <grid_buffer_read_init+0x5e>
    2498:	e7fe      	b.n	2498 <grid_buffer_read_init+0x80>
    249a:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    249c:	2100      	movs	r1, #0
    249e:	e7f7      	b.n	2490 <grid_buffer_read_init+0x78>
		return 0;
    24a0:	2300      	movs	r3, #0
    24a2:	e7e5      	b.n	2470 <grid_buffer_read_init+0x58>
		if (index == buf->write_start) return 0;	
    24a4:	2300      	movs	r3, #0
    24a6:	e7e3      	b.n	2470 <grid_buffer_read_init+0x58>
    24a8:	2300      	movs	r3, #0
    24aa:	e7e1      	b.n	2470 <grid_buffer_read_init+0x58>

000024ac <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    24ac:	f8b0 3fa6 	ldrh.w	r3, [r0, #4006]	; 0xfa6
    24b0:	f8b0 1fa4 	ldrh.w	r1, [r0, #4004]	; 0xfa4
    24b4:	4299      	cmp	r1, r3
    24b6:	d00f      	beq.n	24d8 <grid_buffer_read_character+0x2c>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    24b8:	b410      	push	{r4}
    24ba:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    24bc:	18c1      	adds	r1, r0, r3
    24be:	7888      	ldrb	r0, [r1, #2]
		
		buf->read_active++;
    24c0:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    24c2:	b29b      	uxth	r3, r3
    24c4:	8814      	ldrh	r4, [r2, #0]
    24c6:	fbb3 f1f4 	udiv	r1, r3, r4
    24ca:	fb04 3311 	mls	r3, r4, r1, r3
    24ce:	f8a2 3fa6 	strh.w	r3, [r2, #4006]	; 0xfa6
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    24d2:	f85d 4b04 	ldr.w	r4, [sp], #4
    24d6:	4770      	bx	lr
    24d8:	e7fe      	b.n	24d8 <grid_buffer_read_character+0x2c>

000024da <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    24da:	f8b0 3fa6 	ldrh.w	r3, [r0, #4006]	; 0xfa6
    24de:	f8b0 2fa4 	ldrh.w	r2, [r0, #4004]	; 0xfa4
    24e2:	429a      	cmp	r2, r3
    24e4:	d000      	beq.n	24e8 <grid_buffer_read_acknowledge+0xe>
    24e6:	e7fe      	b.n	24e6 <grid_buffer_read_acknowledge+0xc>
		buf->read_start = buf->read_stop;
    24e8:	f8a0 3fa2 	strh.w	r3, [r0, #4002]	; 0xfa2
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    24ec:	2001      	movs	r0, #1
    24ee:	4770      	bx	lr

000024f0 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    24f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    24f4:	b086      	sub	sp, #24
    24f6:	4604      	mov	r4, r0
    24f8:	460f      	mov	r7, r1
    24fa:	4615      	mov	r5, r2
    24fc:	4698      	mov	r8, r3
	
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    24fe:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
    2502:	f600 70cc 	addw	r0, r0, #4044	; 0xfcc
    2506:	4e52      	ldr	r6, [pc, #328]	; (2650 <grid_port_init+0x160>)
    2508:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, GRID_BUFFER_SIZE);
    250a:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
    250e:	f504 50fb 	add.w	r0, r4, #8032	; 0x1f60
    2512:	301c      	adds	r0, #28
    2514:	47b0      	blx	r6
	
	
	por->cooldown = 0;
    2516:	2300      	movs	r3, #0
    2518:	6023      	str	r3, [r4, #0]
	
	por->dma_channel = dma;
    251a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    251e:	72a2      	strb	r2, [r4, #10]
	
	por->direction = dir;
    2520:	f884 8009 	strb.w	r8, [r4, #9]
	
	por->usart	= usart;
    2524:	6067      	str	r7, [r4, #4]
	por->type		= type;
    2526:	7225      	strb	r5, [r4, #8]
	
	por->tx_double_buffer_status	= 0;
    2528:	81a3      	strh	r3, [r4, #12]
	por->rx_double_buffer_status	= 0;
    252a:	6223      	str	r3, [r4, #32]
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    252c:	4619      	mov	r1, r3
    252e:	18e2      	adds	r2, r4, r3
    2530:	f882 102c 	strb.w	r1, [r2, #44]	; 0x2c
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    2534:	3301      	adds	r3, #1
    2536:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    253a:	d1f8      	bne.n	252e <grid_port_init+0x3e>
    253c:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    253e:	4619      	mov	r1, r3
    2540:	18e2      	adds	r2, r4, r3
    2542:	f882 17fc 	strb.w	r1, [r2, #2044]	; 0x7fc
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    2546:	3301      	adds	r3, #1
    2548:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    254c:	d1f8      	bne.n	2540 <grid_port_init+0x50>
	}
	
	por->partner_fi = 0;
    254e:	2300      	movs	r3, #0
    2550:	f642 7230 	movw	r2, #12080	; 0x2f30
    2554:	54a3      	strb	r3, [r4, r2]
	
	por->partner_hwcfg = 0;
    2556:	f642 722c 	movw	r2, #12076	; 0x2f2c
    255a:	50a3      	str	r3, [r4, r2]
	por->partner_status = 1;
    255c:	2101      	movs	r1, #1
    255e:	f642 724b 	movw	r2, #12107	; 0x2f4b
    2562:	54a1      	strb	r1, [r4, r2]
	
	por->ping_local_token = 255;
    2564:	22ff      	movs	r2, #255	; 0xff
    2566:	f642 7131 	movw	r1, #12081	; 0x2f31
    256a:	5462      	strb	r2, [r4, r1]
	por->ping_partner_token = 255;
    256c:	f642 7132 	movw	r1, #12082	; 0x2f32
    2570:	5462      	strb	r2, [r4, r1]
	
	por->ping_flag = 0;
    2572:	f642 7248 	movw	r2, #12104	; 0x2f48
    2576:	54a3      	strb	r3, [r4, r2]
	
	if (type == GRID_PORT_TYPE_USART){	
    2578:	2d01      	cmp	r5, #1
    257a:	d006      	beq.n	258a <grid_port_init+0x9a>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    257c:	2201      	movs	r2, #1
    257e:	f642 734b 	movw	r3, #12107	; 0x2f4b
    2582:	54e2      	strb	r2, [r4, r3]
	}
	
}
    2584:	b006      	add	sp, #24
    2586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    258a:	f642 724b 	movw	r2, #12107	; 0x2f4b
    258e:	54a3      	strb	r3, [r4, r2]
		por->partner_fi = 0;
    2590:	f642 7230 	movw	r2, #12080	; 0x2f30
    2594:	54a3      	strb	r3, [r4, r2]
		sprintf(por->ping_packet, "%c%c%c%c%02x%02x%02x%c00\n", GRID_CONST_SOH, GRID_CONST_DCT, GRID_CONST_BELL, por->direction, grid_sys_get_hwcfg(), 255, 255, GRID_CONST_EOT);
    2596:	f504 553c 	add.w	r5, r4, #12032	; 0x2f00
    259a:	3533      	adds	r5, #51	; 0x33
    259c:	7a66      	ldrb	r6, [r4, #9]
    259e:	b2f6      	uxtb	r6, r6
    25a0:	4b2c      	ldr	r3, [pc, #176]	; (2654 <grid_port_init+0x164>)
    25a2:	4798      	blx	r3
    25a4:	2304      	movs	r3, #4
    25a6:	9305      	str	r3, [sp, #20]
    25a8:	23ff      	movs	r3, #255	; 0xff
    25aa:	9304      	str	r3, [sp, #16]
    25ac:	9303      	str	r3, [sp, #12]
    25ae:	9002      	str	r0, [sp, #8]
    25b0:	9601      	str	r6, [sp, #4]
    25b2:	2307      	movs	r3, #7
    25b4:	9300      	str	r3, [sp, #0]
    25b6:	230e      	movs	r3, #14
    25b8:	2201      	movs	r2, #1
    25ba:	4927      	ldr	r1, [pc, #156]	; (2658 <grid_port_init+0x168>)
    25bc:	4628      	mov	r0, r5
    25be:	4e27      	ldr	r6, [pc, #156]	; (265c <grid_port_init+0x16c>)
    25c0:	47b0      	blx	r6
		por->ping_packet_length = strlen(por->ping_packet);	
    25c2:	4628      	mov	r0, r5
    25c4:	4b26      	ldr	r3, [pc, #152]	; (2660 <grid_port_init+0x170>)
    25c6:	4798      	blx	r3
    25c8:	b2c0      	uxtb	r0, r0
    25ca:	f642 7347 	movw	r3, #12103	; 0x2f47
    25ce:	54e0      	strb	r0, [r4, r3]
		grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    25d0:	5ce6      	ldrb	r6, [r4, r3]
    25d2:	b2f6      	uxtb	r6, r6
    25d4:	5ce1      	ldrb	r1, [r4, r3]
    25d6:	4628      	mov	r0, r5
    25d8:	4b22      	ldr	r3, [pc, #136]	; (2664 <grid_port_init+0x174>)
    25da:	4798      	blx	r3
    25dc:	4602      	mov	r2, r0
    25de:	4631      	mov	r1, r6
    25e0:	4628      	mov	r0, r5
    25e2:	4b21      	ldr	r3, [pc, #132]	; (2668 <grid_port_init+0x178>)
    25e4:	4798      	blx	r3
		if (por->direction == GRID_CONST_NORTH){
    25e6:	7a63      	ldrb	r3, [r4, #9]
    25e8:	b2db      	uxtb	r3, r3
    25ea:	2b11      	cmp	r3, #17
    25ec:	d014      	beq.n	2618 <grid_port_init+0x128>
		else if (por->direction == GRID_CONST_EAST){
    25ee:	7a63      	ldrb	r3, [r4, #9]
    25f0:	b2db      	uxtb	r3, r3
    25f2:	2b12      	cmp	r3, #18
    25f4:	d019      	beq.n	262a <grid_port_init+0x13a>
		else if (por->direction == GRID_CONST_SOUTH){
    25f6:	7a63      	ldrb	r3, [r4, #9]
    25f8:	b2db      	uxtb	r3, r3
    25fa:	2b13      	cmp	r3, #19
    25fc:	d01e      	beq.n	263c <grid_port_init+0x14c>
		else if (por->direction == GRID_CONST_WEST){
    25fe:	7a63      	ldrb	r3, [r4, #9]
    2600:	b2db      	uxtb	r3, r3
    2602:	2b14      	cmp	r3, #20
    2604:	d1be      	bne.n	2584 <grid_port_init+0x94>
			por->dx = -1;
    2606:	22ff      	movs	r2, #255	; 0xff
    2608:	f642 7349 	movw	r3, #12105	; 0x2f49
    260c:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    260e:	2200      	movs	r2, #0
    2610:	f642 734a 	movw	r3, #12106	; 0x2f4a
    2614:	54e2      	strb	r2, [r4, r3]
    2616:	e7b5      	b.n	2584 <grid_port_init+0x94>
			por->dx = 0;
    2618:	2200      	movs	r2, #0
    261a:	f642 7349 	movw	r3, #12105	; 0x2f49
    261e:	54e2      	strb	r2, [r4, r3]
			por->dy = 1;
    2620:	2201      	movs	r2, #1
    2622:	f642 734a 	movw	r3, #12106	; 0x2f4a
    2626:	54e2      	strb	r2, [r4, r3]
    2628:	e7ac      	b.n	2584 <grid_port_init+0x94>
			por->dx = 1;
    262a:	2201      	movs	r2, #1
    262c:	f642 7349 	movw	r3, #12105	; 0x2f49
    2630:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    2632:	2200      	movs	r2, #0
    2634:	f642 734a 	movw	r3, #12106	; 0x2f4a
    2638:	54e2      	strb	r2, [r4, r3]
    263a:	e7a3      	b.n	2584 <grid_port_init+0x94>
			por->dx = 0;
    263c:	2200      	movs	r2, #0
    263e:	f642 7349 	movw	r3, #12105	; 0x2f49
    2642:	54e2      	strb	r2, [r4, r3]
			por->dy = -1;
    2644:	22ff      	movs	r2, #255	; 0xff
    2646:	f642 734a 	movw	r3, #12106	; 0x2f4a
    264a:	54e2      	strb	r2, [r4, r3]
    264c:	e79a      	b.n	2584 <grid_port_init+0x94>
    264e:	bf00      	nop
    2650:	00001b49 	.word	0x00001b49
    2654:	00005681 	.word	0x00005681
    2658:	00010248 	.word	0x00010248
    265c:	0000ef71 	.word	0x0000ef71
    2660:	0000efb9 	.word	0x0000efb9
    2664:	00005771 	.word	0x00005771
    2668:	000057ad 	.word	0x000057ad

0000266c <grid_port_init_all>:

void grid_port_init_all(void){
    266c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2670:	b082      	sub	sp, #8
	
	grid_port_init(&GRID_PORT_N, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_CONST_NORTH ,0);
    2672:	2600      	movs	r6, #0
    2674:	9600      	str	r6, [sp, #0]
    2676:	2311      	movs	r3, #17
    2678:	2201      	movs	r2, #1
    267a:	491b      	ldr	r1, [pc, #108]	; (26e8 <grid_port_init_all+0x7c>)
    267c:	481b      	ldr	r0, [pc, #108]	; (26ec <grid_port_init_all+0x80>)
    267e:	4d1c      	ldr	r5, [pc, #112]	; (26f0 <grid_port_init_all+0x84>)
    2680:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_E, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_CONST_EAST  ,1);
    2682:	2401      	movs	r4, #1
    2684:	9400      	str	r4, [sp, #0]
    2686:	2312      	movs	r3, #18
    2688:	4622      	mov	r2, r4
    268a:	491a      	ldr	r1, [pc, #104]	; (26f4 <grid_port_init_all+0x88>)
    268c:	481a      	ldr	r0, [pc, #104]	; (26f8 <grid_port_init_all+0x8c>)
    268e:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_CONST_SOUTH ,2);
    2690:	f04f 0902 	mov.w	r9, #2
    2694:	f8cd 9000 	str.w	r9, [sp]
    2698:	2313      	movs	r3, #19
    269a:	4622      	mov	r2, r4
    269c:	4917      	ldr	r1, [pc, #92]	; (26fc <grid_port_init_all+0x90>)
    269e:	4818      	ldr	r0, [pc, #96]	; (2700 <grid_port_init_all+0x94>)
    26a0:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_CONST_WEST  ,3);
    26a2:	2703      	movs	r7, #3
    26a4:	9700      	str	r7, [sp, #0]
    26a6:	2314      	movs	r3, #20
    26a8:	4622      	mov	r2, r4
    26aa:	4916      	ldr	r1, [pc, #88]	; (2704 <grid_port_init_all+0x98>)
    26ac:	4816      	ldr	r0, [pc, #88]	; (2708 <grid_port_init_all+0x9c>)
    26ae:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    26b0:	f8df 805c 	ldr.w	r8, [pc, #92]	; 2710 <grid_port_init_all+0xa4>
    26b4:	f04f 0aff 	mov.w	sl, #255	; 0xff
    26b8:	f8cd a000 	str.w	sl, [sp]
    26bc:	4633      	mov	r3, r6
    26be:	463a      	mov	r2, r7
    26c0:	4631      	mov	r1, r6
    26c2:	4640      	mov	r0, r8
    26c4:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    26c6:	4f11      	ldr	r7, [pc, #68]	; (270c <grid_port_init_all+0xa0>)
    26c8:	f8cd a000 	str.w	sl, [sp]
    26cc:	4633      	mov	r3, r6
    26ce:	464a      	mov	r2, r9
    26d0:	4631      	mov	r1, r6
    26d2:	4638      	mov	r0, r7
    26d4:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    26d6:	f642 734b 	movw	r3, #12107	; 0x2f4b
    26da:	f808 4003 	strb.w	r4, [r8, r3]
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    26de:	54fc      	strb	r4, [r7, r3]
	
	
}
    26e0:	b002      	add	sp, #8
    26e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    26e6:	bf00      	nop
    26e8:	200010d0 	.word	0x200010d0
    26ec:	200012a4 	.word	0x200012a4
    26f0:	000024f1 	.word	0x000024f1
    26f4:	2000107c 	.word	0x2000107c
    26f8:	20010950 	.word	0x20010950
    26fc:	200011d4 	.word	0x200011d4
    2700:	2000a9b4 	.word	0x2000a9b4
    2704:	20001184 	.word	0x20001184
    2708:	20007a64 	.word	0x20007a64
    270c:	2000d904 	.word	0x2000d904
    2710:	20004200 	.word	0x20004200

00002714 <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    2714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2718:	b093      	sub	sp, #76	; 0x4c
    271a:	af02      	add	r7, sp, #8
    271c:	4605      	mov	r5, r0
    271e:	60f9      	str	r1, [r7, #12]
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    2720:	f500 53fb 	add.w	r3, r0, #8032	; 0x1f60
    2724:	331c      	adds	r3, #28
    2726:	60bb      	str	r3, [r7, #8]
    2728:	4618      	mov	r0, r3
    272a:	4b63      	ldr	r3, [pc, #396]	; (28b8 <grid_port_process_inbound+0x1a4>)
    272c:	4798      	blx	r3
	
	if (!packet_size){
    272e:	b920      	cbnz	r0, 273a <grid_port_process_inbound+0x26>
		
		// NO PACKET IN RX BUFFER
		return 0;
    2730:	2000      	movs	r0, #0
		}	

		return 1;
	}
		
}
    2732:	3744      	adds	r7, #68	; 0x44
    2734:	46bd      	mov	sp, r7
    2736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    273a:	4681      	mov	r9, r0
	}else{
    273c:	f8c7 d000 	str.w	sp, [r7]
		port_array_default[0] = &GRID_PORT_N;
    2740:	4b5e      	ldr	r3, [pc, #376]	; (28bc <grid_port_process_inbound+0x1a8>)
    2742:	613b      	str	r3, [r7, #16]
		port_array_default[1] = &GRID_PORT_E;
    2744:	4b5e      	ldr	r3, [pc, #376]	; (28c0 <grid_port_process_inbound+0x1ac>)
    2746:	617b      	str	r3, [r7, #20]
		port_array_default[2] = &GRID_PORT_S;
    2748:	4b5e      	ldr	r3, [pc, #376]	; (28c4 <grid_port_process_inbound+0x1b0>)
    274a:	61bb      	str	r3, [r7, #24]
		port_array_default[3] = &GRID_PORT_W;
    274c:	4b5e      	ldr	r3, [pc, #376]	; (28c8 <grid_port_process_inbound+0x1b4>)
    274e:	61fb      	str	r3, [r7, #28]
		port_array_default[4] = &GRID_PORT_U;
    2750:	4b5e      	ldr	r3, [pc, #376]	; (28cc <grid_port_process_inbound+0x1b8>)
    2752:	623b      	str	r3, [r7, #32]
		port_array_default[5] = &GRID_PORT_H;
    2754:	4b5e      	ldr	r3, [pc, #376]	; (28d0 <grid_port_process_inbound+0x1bc>)
    2756:	627b      	str	r3, [r7, #36]	; 0x24
    2758:	f107 0310 	add.w	r3, r7, #16
    275c:	f107 0028 	add.w	r0, r7, #40	; 0x28
		uint8_t j=0;
    2760:	2400      	movs	r4, #0
			if (port_array_default[i]->partner_status != 0){
    2762:	f642 714b 	movw	r1, #12107	; 0x2f4b
    2766:	68fa      	ldr	r2, [r7, #12]
    2768:	4696      	mov	lr, r2
    276a:	e001      	b.n	2770 <grid_port_process_inbound+0x5c>
		for(uint8_t i=0; i<port_count; i++){
    276c:	4283      	cmp	r3, r0
    276e:	d00d      	beq.n	278c <grid_port_process_inbound+0x78>
			if (port_array_default[i]->partner_status != 0){
    2770:	f853 2b04 	ldr.w	r2, [r3], #4
    2774:	5c56      	ldrb	r6, [r2, r1]
    2776:	2e00      	cmp	r6, #0
    2778:	d0f8      	beq.n	276c <grid_port_process_inbound+0x58>
				port_array[j] = port_array_default[i];
    277a:	f107 0640 	add.w	r6, r7, #64	; 0x40
    277e:	eb06 0684 	add.w	r6, r6, r4, lsl #2
    2782:	f846 2c18 	str.w	r2, [r6, #-24]
				j++;
    2786:	3401      	adds	r4, #1
    2788:	b2e4      	uxtb	r4, r4
    278a:	e7ef      	b.n	276c <grid_port_process_inbound+0x58>
    278c:	f8c7 e00c 	str.w	lr, [r7, #12]
		for (uint8_t i=0; i<port_count; i++)
    2790:	2c00      	cmp	r4, #0
    2792:	f000 808b 	beq.w	28ac <grid_port_process_inbound+0x198>
    2796:	f107 0a28 	add.w	sl, r7, #40	; 0x28
    279a:	1e66      	subs	r6, r4, #1
    279c:	b2f6      	uxtb	r6, r6
    279e:	3601      	adds	r6, #1
    27a0:	eb0a 0686 	add.w	r6, sl, r6, lsl #2
    27a4:	46d0      	mov	r8, sl
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    27a6:	f8df b148 	ldr.w	fp, [pc, #328]	; 28f0 <grid_port_process_inbound+0x1dc>
    27aa:	e006      	b.n	27ba <grid_port_process_inbound+0xa6>
    27ac:	f600 70cc 	addw	r0, r0, #4044	; 0xfcc
    27b0:	47d8      	blx	fp
    27b2:	4581      	cmp	r9, r0
    27b4:	d809      	bhi.n	27ca <grid_port_process_inbound+0xb6>
		for (uint8_t i=0; i<port_count; i++)
    27b6:	45b0      	cmp	r8, r6
    27b8:	d015      	beq.n	27e6 <grid_port_process_inbound+0xd2>
			if (port_array[i] != por || loopback){
    27ba:	f858 0b04 	ldr.w	r0, [r8], #4
    27be:	4285      	cmp	r5, r0
    27c0:	d1f4      	bne.n	27ac <grid_port_process_inbound+0x98>
    27c2:	68fb      	ldr	r3, [r7, #12]
    27c4:	2b00      	cmp	r3, #0
    27c6:	d0f6      	beq.n	27b6 <grid_port_process_inbound+0xa2>
    27c8:	e7f0      	b.n	27ac <grid_port_process_inbound+0x98>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    27ca:	23c8      	movs	r3, #200	; 0xc8
    27cc:	9301      	str	r3, [sp, #4]
    27ce:	2302      	movs	r3, #2
    27d0:	9300      	str	r3, [sp, #0]
    27d2:	2300      	movs	r3, #0
    27d4:	2264      	movs	r2, #100	; 0x64
    27d6:	4611      	mov	r1, r2
    27d8:	483e      	ldr	r0, [pc, #248]	; (28d4 <grid_port_process_inbound+0x1c0>)
    27da:	4c3f      	ldr	r4, [pc, #252]	; (28d8 <grid_port_process_inbound+0x1c4>)
    27dc:	47a0      	blx	r4
					return 0;
    27de:	2000      	movs	r0, #0
    27e0:	f8d7 d000 	ldr.w	sp, [r7]
    27e4:	e7a5      	b.n	2732 <grid_port_process_inbound+0x1e>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    27e6:	68b8      	ldr	r0, [r7, #8]
    27e8:	4b3c      	ldr	r3, [pc, #240]	; (28dc <grid_port_process_inbound+0x1c8>)
    27ea:	4798      	blx	r3
    27ec:	4581      	cmp	r9, r0
    27ee:	d000      	beq.n	27f2 <grid_port_process_inbound+0xde>
    27f0:	e7fe      	b.n	27f0 <grid_port_process_inbound+0xdc>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    27f2:	4e3b      	ldr	r6, [pc, #236]	; (28e0 <grid_port_process_inbound+0x1cc>)
    27f4:	68fb      	ldr	r3, [r7, #12]
    27f6:	469b      	mov	fp, r3
    27f8:	e003      	b.n	2802 <grid_port_process_inbound+0xee>
			if (port_array[i] != por || loopback){
    27fa:	465b      	mov	r3, fp
    27fc:	b92b      	cbnz	r3, 280a <grid_port_process_inbound+0xf6>
		for (uint8_t i=0; i<port_count; i++)
    27fe:	45c2      	cmp	sl, r8
    2800:	d008      	beq.n	2814 <grid_port_process_inbound+0x100>
			if (port_array[i] != por || loopback){
    2802:	f85a 0b04 	ldr.w	r0, [sl], #4
    2806:	4285      	cmp	r5, r0
    2808:	d0f7      	beq.n	27fa <grid_port_process_inbound+0xe6>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    280a:	4649      	mov	r1, r9
    280c:	f600 70cc 	addw	r0, r0, #4044	; 0xfcc
    2810:	47b0      	blx	r6
    2812:	e7f4      	b.n	27fe <grid_port_process_inbound+0xea>
    2814:	f8c7 b00c 	str.w	fp, [r7, #12]
    2818:	f104 38ff 	add.w	r8, r4, #4294967295
    281c:	fa5f f888 	uxtb.w	r8, r8
    2820:	f107 0340 	add.w	r3, r7, #64	; 0x40
    2824:	eb03 0888 	add.w	r8, r3, r8, lsl #2
    2828:	f1a8 0814 	sub.w	r8, r8, #20
		for (uint8_t i=0; i<port_count; i++)
    282c:	f04f 0b00 	mov.w	fp, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    2830:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 28f4 <grid_port_process_inbound+0x1e0>
    2834:	68fb      	ldr	r3, [r7, #12]
    2836:	607b      	str	r3, [r7, #4]
    2838:	e013      	b.n	2862 <grid_port_process_inbound+0x14e>
    283a:	68f9      	ldr	r1, [r7, #12]
    283c:	f600 70cc 	addw	r0, r0, #4044	; 0xfcc
    2840:	47d0      	blx	sl
			for (uint8_t i=0; i<port_count; i++){
    2842:	45b0      	cmp	r8, r6
    2844:	d007      	beq.n	2856 <grid_port_process_inbound+0x142>
				if (port_array[i] != por || loopback){
    2846:	f856 0b04 	ldr.w	r0, [r6], #4
    284a:	4285      	cmp	r5, r0
    284c:	d1f5      	bne.n	283a <grid_port_process_inbound+0x126>
    284e:	687b      	ldr	r3, [r7, #4]
    2850:	2b00      	cmp	r3, #0
    2852:	d0f6      	beq.n	2842 <grid_port_process_inbound+0x12e>
    2854:	e7f1      	b.n	283a <grid_port_process_inbound+0x126>
    2856:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t j=0; j<packet_size; j++)
    285a:	fa1f f38b 	uxth.w	r3, fp
    285e:	454b      	cmp	r3, r9
    2860:	d208      	bcs.n	2874 <grid_port_process_inbound+0x160>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    2862:	68b8      	ldr	r0, [r7, #8]
    2864:	4b1f      	ldr	r3, [pc, #124]	; (28e4 <grid_port_process_inbound+0x1d0>)
    2866:	4798      	blx	r3
    2868:	60f8      	str	r0, [r7, #12]
			for (uint8_t i=0; i<port_count; i++){
    286a:	2c00      	cmp	r4, #0
    286c:	d0f3      	beq.n	2856 <grid_port_process_inbound+0x142>
    286e:	f107 0628 	add.w	r6, r7, #40	; 0x28
    2872:	e7e8      	b.n	2846 <grid_port_process_inbound+0x132>
    2874:	687b      	ldr	r3, [r7, #4]
    2876:	60fb      	str	r3, [r7, #12]
		grid_buffer_read_acknowledge(&por->rx_buffer);
    2878:	68b8      	ldr	r0, [r7, #8]
    287a:	4b1b      	ldr	r3, [pc, #108]	; (28e8 <grid_port_process_inbound+0x1d4>)
    287c:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    287e:	b19c      	cbz	r4, 28a8 <grid_port_process_inbound+0x194>
    2880:	f107 0428 	add.w	r4, r7, #40	; 0x28
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    2884:	4e19      	ldr	r6, [pc, #100]	; (28ec <grid_port_process_inbound+0x1d8>)
    2886:	68fb      	ldr	r3, [r7, #12]
    2888:	4699      	mov	r9, r3
    288a:	e003      	b.n	2894 <grid_port_process_inbound+0x180>
			if (port_array[i] != por || loopback){
    288c:	464b      	mov	r3, r9
    288e:	b92b      	cbnz	r3, 289c <grid_port_process_inbound+0x188>
		for (uint8_t i=0; i<port_count; i++)
    2890:	45a0      	cmp	r8, r4
    2892:	d007      	beq.n	28a4 <grid_port_process_inbound+0x190>
			if (port_array[i] != por || loopback){
    2894:	f854 0b04 	ldr.w	r0, [r4], #4
    2898:	4285      	cmp	r5, r0
    289a:	d0f7      	beq.n	288c <grid_port_process_inbound+0x178>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    289c:	f600 70cc 	addw	r0, r0, #4044	; 0xfcc
    28a0:	47b0      	blx	r6
    28a2:	e7f5      	b.n	2890 <grid_port_process_inbound+0x17c>
		return 1;
    28a4:	2001      	movs	r0, #1
    28a6:	e79b      	b.n	27e0 <grid_port_process_inbound+0xcc>
    28a8:	2001      	movs	r0, #1
    28aa:	e799      	b.n	27e0 <grid_port_process_inbound+0xcc>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    28ac:	68b8      	ldr	r0, [r7, #8]
    28ae:	4b0b      	ldr	r3, [pc, #44]	; (28dc <grid_port_process_inbound+0x1c8>)
    28b0:	4798      	blx	r3
    28b2:	4548      	cmp	r0, r9
    28b4:	d19c      	bne.n	27f0 <grid_port_process_inbound+0xdc>
    28b6:	e7af      	b.n	2818 <grid_port_process_inbound+0x104>
    28b8:	00002399 	.word	0x00002399
    28bc:	200012a4 	.word	0x200012a4
    28c0:	20010950 	.word	0x20010950
    28c4:	2000a9b4 	.word	0x2000a9b4
    28c8:	20007a64 	.word	0x20007a64
    28cc:	20004200 	.word	0x20004200
    28d0:	2000d904 	.word	0x2000d904
    28d4:	20007158 	.word	0x20007158
    28d8:	000055b5 	.word	0x000055b5
    28dc:	00002419 	.word	0x00002419
    28e0:	00001ba5 	.word	0x00001ba5
    28e4:	000024ad 	.word	0x000024ad
    28e8:	000024db 	.word	0x000024db
    28ec:	00001c09 	.word	0x00001c09
    28f0:	00001b8d 	.word	0x00001b8d
    28f4:	00001be9 	.word	0x00001be9

000028f8 <grid_port_process_outbound_usb>:



//=============================== PROCESS OUTBOUND ==============================//

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    28f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    28fc:	b0eb      	sub	sp, #428	; 0x1ac
    28fe:	4680      	mov	r8, r0
			

	// OLD DEBUG IMPLEMENTATION
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    2900:	f600 79cc 	addw	r9, r0, #4044	; 0xfcc
    2904:	4648      	mov	r0, r9
    2906:	4b76      	ldr	r3, [pc, #472]	; (2ae0 <grid_port_process_outbound_usb+0x1e8>)
    2908:	4798      	blx	r3
	
	if (!length){		
    290a:	2800      	cmp	r0, #0
    290c:	f000 80e4 	beq.w	2ad8 <grid_port_process_outbound_usb+0x1e0>
    2910:	4607      	mov	r7, r0
    2912:	f108 042b 	add.w	r4, r8, #43	; 0x2b
    2916:	f208 71fb 	addw	r1, r8, #2043	; 0x7fb
    291a:	4623      	mov	r3, r4
	}
	
	
	// Clear the tx double buffer	
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;
    291c:	2200      	movs	r2, #0
    291e:	f803 2f01 	strb.w	r2, [r3, #1]!
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    2922:	428b      	cmp	r3, r1
    2924:	d1fb      	bne.n	291e <grid_port_process_outbound_usb+0x26>
	}
		
	struct grid_msg message;
	grid_msg_init(&message);
    2926:	a803      	add	r0, sp, #12
    2928:	4b6e      	ldr	r3, [pc, #440]	; (2ae4 <grid_port_process_outbound_usb+0x1ec>)
    292a:	4798      	blx	r3
		

	// Let's transfer the packet to local memory
	grid_buffer_read_init(&por->tx_buffer);
    292c:	4648      	mov	r0, r9
    292e:	4b6e      	ldr	r3, [pc, #440]	; (2ae8 <grid_port_process_outbound_usb+0x1f0>)
    2930:	4798      	blx	r3
    2932:	3f01      	subs	r7, #1
    2934:	b2bf      	uxth	r7, r7
    2936:	372c      	adds	r7, #44	; 0x2c
    2938:	4447      	add	r7, r8
    293a:	4625      	mov	r5, r4
		
	for (uint16_t i = 0; i<length; i++){
			
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    293c:	f8df b1d0 	ldr.w	fp, [pc, #464]	; 2b10 <grid_port_process_outbound_usb+0x218>
		
		grid_msg_packet_receive_char(&message, nextchar);
    2940:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 2b14 <grid_port_process_outbound_usb+0x21c>
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    2944:	4648      	mov	r0, r9
    2946:	47d8      	blx	fp
    2948:	4606      	mov	r6, r0
		grid_msg_packet_receive_char(&message, nextchar);
    294a:	4601      	mov	r1, r0
    294c:	a803      	add	r0, sp, #12
    294e:	47d0      	blx	sl
		por->tx_double_buffer[i] = nextchar;	
    2950:	f805 6f01 	strb.w	r6, [r5, #1]!
	for (uint16_t i = 0; i<length; i++){
    2954:	42bd      	cmp	r5, r7
    2956:	d1f5      	bne.n	2944 <grid_port_process_outbound_usb+0x4c>
			
	}
				
	// Let's acknowledge the transactions	(should wait for partner to send ack)
	grid_buffer_read_acknowledge(&por->tx_buffer);
    2958:	4648      	mov	r0, r9
    295a:	4b64      	ldr	r3, [pc, #400]	; (2aec <grid_port_process_outbound_usb+0x1f4>)
    295c:	4798      	blx	r3

	// GRID-2-HOST TRANSLATOR
		
	uint8_t error=0;
			
	int8_t dx = grid_msg_header_get_dx(&message) - GRID_SYS_DEFAULT_POSITION;
    295e:	a803      	add	r0, sp, #12
    2960:	4b63      	ldr	r3, [pc, #396]	; (2af0 <grid_port_process_outbound_usb+0x1f8>)
    2962:	4798      	blx	r3
    2964:	387f      	subs	r0, #127	; 0x7f
    2966:	fa4f fa80 	sxtb.w	sl, r0
	int8_t dy = grid_msg_header_get_dy(&message) - GRID_SYS_DEFAULT_POSITION;	
    296a:	a803      	add	r0, sp, #12
    296c:	4b61      	ldr	r3, [pc, #388]	; (2af4 <grid_port_process_outbound_usb+0x1fc>)
    296e:	4798      	blx	r3
    2970:	387f      	subs	r0, #127	; 0x7f
    2972:	b246      	sxtb	r6, r0
	uint8_t current_stop		= 0;
		
		
	uint8_t error_flag = 0;
							
	for (uint16_t i=0; i<message.body_length; i++){
    2974:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
    2976:	2b00      	cmp	r3, #0
    2978:	f000 809a 	beq.w	2ab0 <grid_port_process_outbound_usb+0x1b8>
				// Relative midi translation magic
			//	midi_channel = ((256-dy*2)%8+grid_sys_state.bank_active*8)%16;		  2bank			
						
						
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    297c:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
    2980:	4273      	negs	r3, r6
    2982:	f006 0603 	and.w	r6, r6, #3
    2986:	f003 0303 	and.w	r3, r3, #3
    298a:	bf58      	it	pl
    298c:	425e      	negpl	r6, r3
					
					
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    298e:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
    2992:	2500      	movs	r5, #0
    2994:	462f      	mov	r7, r5
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    2996:	f8df 9180 	ldr.w	r9, [pc, #384]	; 2b18 <grid_port_process_outbound_usb+0x220>
    299a:	e006      	b.n	29aa <grid_port_process_outbound_usb+0xb2>
			current_start = i;
    299c:	b2ef      	uxtb	r7, r5
	for (uint16_t i=0; i<message.body_length; i++){
    299e:	3501      	adds	r5, #1
    29a0:	b2ad      	uxth	r5, r5
    29a2:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
    29a4:	429d      	cmp	r5, r3
    29a6:	f080 8083 	bcs.w	2ab0 <grid_port_process_outbound_usb+0x1b8>
		if (message.body[i] == GRID_CONST_STX){
    29aa:	ab03      	add	r3, sp, #12
    29ac:	442b      	add	r3, r5
    29ae:	7d1b      	ldrb	r3, [r3, #20]
    29b0:	2b02      	cmp	r3, #2
    29b2:	d0f3      	beq.n	299c <grid_port_process_outbound_usb+0xa4>
		else if (message.body[i] == GRID_CONST_ETX && current_start!=0){
    29b4:	2b03      	cmp	r3, #3
    29b6:	d1f2      	bne.n	299e <grid_port_process_outbound_usb+0xa6>
    29b8:	2f00      	cmp	r7, #0
    29ba:	d0f0      	beq.n	299e <grid_port_process_outbound_usb+0xa6>
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    29bc:	46bb      	mov	fp, r7
    29be:	2201      	movs	r2, #1
    29c0:	4639      	mov	r1, r7
    29c2:	a803      	add	r0, sp, #12
    29c4:	47c8      	blx	r9
    29c6:	b2c7      	uxtb	r7, r0
			uint8_t msg_instr = grid_msg_text_get_parameter(&message, current_start, GRID_INSTR_offset, GRID_INSTR_length);
    29c8:	2301      	movs	r3, #1
    29ca:	2204      	movs	r2, #4
    29cc:	4659      	mov	r1, fp
    29ce:	a803      	add	r0, sp, #12
    29d0:	47c8      	blx	r9
    29d2:	b2c0      	uxtb	r0, r0
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    29d4:	2f00      	cmp	r7, #0
    29d6:	d13f      	bne.n	2a58 <grid_port_process_outbound_usb+0x160>
    29d8:	280e      	cmp	r0, #14
    29da:	d1e0      	bne.n	299e <grid_port_process_outbound_usb+0xa6>
				uint8_t midi_cablecommand = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_offset,		GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_length);
    29dc:	2302      	movs	r3, #2
    29de:	2205      	movs	r2, #5
    29e0:	4659      	mov	r1, fp
    29e2:	a803      	add	r0, sp, #12
    29e4:	47c8      	blx	r9
				uint8_t midi_commandchannel = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_offset ,		GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_length);
    29e6:	2302      	movs	r3, #2
    29e8:	2207      	movs	r2, #7
    29ea:	4659      	mov	r1, fp
    29ec:	a803      	add	r0, sp, #12
    29ee:	47c8      	blx	r9
    29f0:	9000      	str	r0, [sp, #0]
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    29f2:	2302      	movs	r3, #2
    29f4:	2209      	movs	r2, #9
    29f6:	4659      	mov	r1, fp
    29f8:	a803      	add	r0, sp, #12
    29fa:	47c8      	blx	r9
    29fc:	9001      	str	r0, [sp, #4]
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    29fe:	2302      	movs	r3, #2
    2a00:	220b      	movs	r2, #11
    2a02:	4659      	mov	r1, fp
    2a04:	f10d 0e0c 	add.w	lr, sp, #12
    2a08:	4670      	mov	r0, lr
    2a0a:	47c8      	blx	r9
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    2a0c:	4b3a      	ldr	r3, [pc, #232]	; (2af8 <grid_port_process_outbound_usb+0x200>)
    2a0e:	7a5b      	ldrb	r3, [r3, #9]
// 				uint8_t debug[30] = {0};
// 				sprintf(debug, "MIDI: %02x %02x %02x %02x", 0<<4|midi_command, midi_command<<4|midi_channel, midi_param1, midi_param2);
// 				grid_debug_print_text(debug);	
				
											
				audiodf_midi_write(0<<4|midi_command, midi_command<<4|midi_channel, midi_param1, midi_param2);	
    2a10:	9a00      	ldr	r2, [sp, #0]
    2a12:	f3c2 1e03 	ubfx	lr, r2, #4, #4
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    2a16:	f89d 2004 	ldrb.w	r2, [sp, #4]
    2a1a:	32e0      	adds	r2, #224	; 0xe0
    2a1c:	4452      	add	r2, sl
    2a1e:	4937      	ldr	r1, [pc, #220]	; (2afc <grid_port_process_outbound_usb+0x204>)
    2a20:	fb81 1c02 	smull	r1, ip, r1, r2
    2a24:	17d1      	asrs	r1, r2, #31
    2a26:	ebc1 112c 	rsb	r1, r1, ip, asr #4
    2a2a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    2a2e:	eba2 1241 	sub.w	r2, r2, r1, lsl #5
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    2a32:	eb06 0383 	add.w	r3, r6, r3, lsl #2
    2a36:	4259      	negs	r1, r3
    2a38:	f003 030f 	and.w	r3, r3, #15
    2a3c:	f001 010f 	and.w	r1, r1, #15
    2a40:	bf58      	it	pl
    2a42:	424b      	negpl	r3, r1
				audiodf_midi_write(0<<4|midi_command, midi_command<<4|midi_channel, midi_param1, midi_param2);	
    2a44:	b2d9      	uxtb	r1, r3
    2a46:	b2c3      	uxtb	r3, r0
    2a48:	b2d2      	uxtb	r2, r2
    2a4a:	ea41 110e 	orr.w	r1, r1, lr, lsl #4
    2a4e:	4670      	mov	r0, lr
    2a50:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 2b00 <grid_port_process_outbound_usb+0x208>
    2a54:	47d8      	blx	fp
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    2a56:	e7a2      	b.n	299e <grid_port_process_outbound_usb+0xa6>
					
									
			}
			else if (msg_class == GRID_CLASS_MIDIABSOLUTE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    2a58:	2f01      	cmp	r7, #1
    2a5a:	d127      	bne.n	2aac <grid_port_process_outbound_usb+0x1b4>
    2a5c:	280e      	cmp	r0, #14
    2a5e:	d001      	beq.n	2a64 <grid_port_process_outbound_usb+0x16c>
// 					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
// 					
// 					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
			}
				
			current_start = 0;
    2a60:	2700      	movs	r7, #0
    2a62:	e79c      	b.n	299e <grid_port_process_outbound_usb+0xa6>
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    2a64:	2302      	movs	r3, #2
    2a66:	2205      	movs	r2, #5
    2a68:	4659      	mov	r1, fp
    2a6a:	a803      	add	r0, sp, #12
    2a6c:	47c8      	blx	r9
    2a6e:	9000      	str	r0, [sp, #0]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    2a70:	2302      	movs	r3, #2
    2a72:	2207      	movs	r2, #7
    2a74:	4659      	mov	r1, fp
    2a76:	a803      	add	r0, sp, #12
    2a78:	47c8      	blx	r9
    2a7a:	9001      	str	r0, [sp, #4]
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    2a7c:	2302      	movs	r3, #2
    2a7e:	2209      	movs	r2, #9
    2a80:	4659      	mov	r1, fp
    2a82:	af03      	add	r7, sp, #12
    2a84:	4638      	mov	r0, r7
    2a86:	47c8      	blx	r9
    2a88:	4607      	mov	r7, r0
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    2a8a:	2302      	movs	r3, #2
    2a8c:	220b      	movs	r2, #11
    2a8e:	4659      	mov	r1, fp
    2a90:	f10d 0e0c 	add.w	lr, sp, #12
    2a94:	4670      	mov	r0, lr
    2a96:	47c8      	blx	r9
				audiodf_midi_write(midi_cablecommand, midi_commandchannel, midi_param1, midi_param2);
    2a98:	b2c3      	uxtb	r3, r0
    2a9a:	b2fa      	uxtb	r2, r7
    2a9c:	f89d 1004 	ldrb.w	r1, [sp, #4]
    2aa0:	f89d 0000 	ldrb.w	r0, [sp]
    2aa4:	4f16      	ldr	r7, [pc, #88]	; (2b00 <grid_port_process_outbound_usb+0x208>)
    2aa6:	47b8      	blx	r7
			current_start = 0;
    2aa8:	2700      	movs	r7, #0
    2aaa:	e778      	b.n	299e <grid_port_process_outbound_usb+0xa6>
    2aac:	2700      	movs	r7, #0
    2aae:	e776      	b.n	299e <grid_port_process_outbound_usb+0xa6>
			
						
	}		
		
		
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    2ab0:	a803      	add	r0, sp, #12
    2ab2:	4b14      	ldr	r3, [pc, #80]	; (2b04 <grid_port_process_outbound_usb+0x20c>)
    2ab4:	4798      	blx	r3
	
	for (uint32_t i=0; i<packet_length; i++){
    2ab6:	4606      	mov	r6, r0
    2ab8:	b148      	cbz	r0, 2ace <grid_port_process_outbound_usb+0x1d6>
    2aba:	2500      	movs	r5, #0
		
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    2abc:	4f12      	ldr	r7, [pc, #72]	; (2b08 <grid_port_process_outbound_usb+0x210>)
    2abe:	4629      	mov	r1, r5
    2ac0:	a803      	add	r0, sp, #12
    2ac2:	47b8      	blx	r7
    2ac4:	f804 0f01 	strb.w	r0, [r4, #1]!
	for (uint32_t i=0; i<packet_length; i++){
    2ac8:	3501      	adds	r5, #1
    2aca:	42ae      	cmp	r6, r5
    2acc:	d1f7      	bne.n	2abe <grid_port_process_outbound_usb+0x1c6>

	}
			
	// Let's send the packet through USB
	cdcdf_acm_write(por->tx_double_buffer, packet_length);
    2ace:	4631      	mov	r1, r6
    2ad0:	f108 002c 	add.w	r0, r8, #44	; 0x2c
    2ad4:	4b0d      	ldr	r3, [pc, #52]	; (2b0c <grid_port_process_outbound_usb+0x214>)
    2ad6:	4798      	blx	r3
	
	
}
    2ad8:	b06b      	add	sp, #428	; 0x1ac
    2ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ade:	bf00      	nop
    2ae0:	00002399 	.word	0x00002399
    2ae4:	00001359 	.word	0x00001359
    2ae8:	00002419 	.word	0x00002419
    2aec:	000024db 	.word	0x000024db
    2af0:	00001201 	.word	0x00001201
    2af4:	00001241 	.word	0x00001241
    2af8:	20007158 	.word	0x20007158
    2afc:	2aaaaaab 	.word	0x2aaaaaab
    2b00:	0000d961 	.word	0x0000d961
    2b04:	000012a1 	.word	0x000012a1
    2b08:	00001463 	.word	0x00001463
    2b0c:	0000d189 	.word	0x0000d189
    2b10:	000024ad 	.word	0x000024ad
    2b14:	0000140d 	.word	0x0000140d
    2b18:	00001329 	.word	0x00001329

00002b1c <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    2b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2b20:	f5ad 7d79 	sub.w	sp, sp, #996	; 0x3e4
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    2b24:	f600 79cc 	addw	r9, r0, #4044	; 0xfcc
    2b28:	4648      	mov	r0, r9
    2b2a:	4ba9      	ldr	r3, [pc, #676]	; (2dd0 <grid_port_process_outbound_ui+0x2b4>)
    2b2c:	4798      	blx	r3
	
	if (!length){
    2b2e:	b918      	cbnz	r0, 2b38 <grid_port_process_outbound_ui+0x1c>

		
	}
	
	
}
    2b30:	f50d 7d79 	add.w	sp, sp, #996	; 0x3e4
    2b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2b38:	4606      	mov	r6, r0
		uint8_t message[GRID_PARAMETER_PACKET_maxlength] = {0};
    2b3a:	f44f 72c8 	mov.w	r2, #400	; 0x190
    2b3e:	2100      	movs	r1, #0
    2b40:	a82d      	add	r0, sp, #180	; 0xb4
    2b42:	4ba4      	ldr	r3, [pc, #656]	; (2dd4 <grid_port_process_outbound_ui+0x2b8>)
    2b44:	4798      	blx	r3
		grid_buffer_read_init(&por->tx_buffer);
    2b46:	4648      	mov	r0, r9
    2b48:	4ba3      	ldr	r3, [pc, #652]	; (2dd8 <grid_port_process_outbound_ui+0x2bc>)
    2b4a:	4798      	blx	r3
    2b4c:	f10d 05b3 	add.w	r5, sp, #179	; 0xb3
    2b50:	f106 38ff 	add.w	r8, r6, #4294967295
    2b54:	ab2d      	add	r3, sp, #180	; 0xb4
    2b56:	fa13 f888 	uxtah	r8, r3, r8
    2b5a:	462c      	mov	r4, r5
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    2b5c:	4f9f      	ldr	r7, [pc, #636]	; (2ddc <grid_port_process_outbound_ui+0x2c0>)
    2b5e:	4648      	mov	r0, r9
    2b60:	47b8      	blx	r7
    2b62:	f804 0f01 	strb.w	r0, [r4, #1]!
		for (uint16_t i = 0; i<length; i++){
    2b66:	4544      	cmp	r4, r8
    2b68:	d1f9      	bne.n	2b5e <grid_port_process_outbound_ui+0x42>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    2b6a:	4648      	mov	r0, r9
    2b6c:	4b9c      	ldr	r3, [pc, #624]	; (2de0 <grid_port_process_outbound_ui+0x2c4>)
    2b6e:	4798      	blx	r3
		uint8_t error=0;
    2b70:	2300      	movs	r3, #0
    2b72:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    2b76:	f10d 032e 	add.w	r3, sp, #46	; 0x2e
    2b7a:	2202      	movs	r2, #2
    2b7c:	2106      	movs	r1, #6
    2b7e:	a82d      	add	r0, sp, #180	; 0xb4
    2b80:	4c98      	ldr	r4, [pc, #608]	; (2de4 <grid_port_process_outbound_ui+0x2c8>)
    2b82:	47a0      	blx	r4
    2b84:	b2c3      	uxtb	r3, r0
    2b86:	461f      	mov	r7, r3
    2b88:	9302      	str	r3, [sp, #8]
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    2b8a:	f10d 032e 	add.w	r3, sp, #46	; 0x2e
    2b8e:	2202      	movs	r2, #2
    2b90:	2108      	movs	r1, #8
    2b92:	a82d      	add	r0, sp, #180	; 0xb4
    2b94:	47a0      	blx	r4
    2b96:	b2c0      	uxtb	r0, r0
		if (dx == GRID_SYS_DEFAULT_POSITION && dy == GRID_SYS_DEFAULT_POSITION){
    2b98:	463b      	mov	r3, r7
    2b9a:	2f7f      	cmp	r7, #127	; 0x7f
    2b9c:	d00d      	beq.n	2bba <grid_port_process_outbound_ui+0x9e>
		else if (dx == GRID_SYS_GLOBAL_POSITION && dy==GRID_SYS_GLOBAL_POSITION){
    2b9e:	9b02      	ldr	r3, [sp, #8]
    2ba0:	b9a3      	cbnz	r3, 2bcc <grid_port_process_outbound_ui+0xb0>
		uint8_t position_is_global = 0;
    2ba2:	fab0 f280 	clz	r2, r0
    2ba6:	0952      	lsrs	r2, r2, #5
    2ba8:	9203      	str	r2, [sp, #12]
		uint8_t position_is_local = 0;
    2baa:	9304      	str	r3, [sp, #16]
		uint8_t error_flag = 0;	
    2bac:	2700      	movs	r7, #0
    2bae:	f88d 702f 	strb.w	r7, [sp, #47]	; 0x2f
    2bb2:	463c      	mov	r4, r7
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    2bb4:	f8df b254 	ldr.w	fp, [pc, #596]	; 2e0c <grid_port_process_outbound_ui+0x2f0>
    2bb8:	e01e      	b.n	2bf8 <grid_port_process_outbound_ui+0xdc>
			position_is_me = 1;
    2bba:	287f      	cmp	r0, #127	; 0x7f
    2bbc:	bf14      	ite	ne
    2bbe:	2300      	movne	r3, #0
    2bc0:	2301      	moveq	r3, #1
    2bc2:	9302      	str	r3, [sp, #8]
		uint8_t position_is_local = 0;
    2bc4:	2300      	movs	r3, #0
    2bc6:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    2bc8:	9303      	str	r3, [sp, #12]
    2bca:	e7ef      	b.n	2bac <grid_port_process_outbound_ui+0x90>
		else if (dx == GRID_SYS_LOCAL_POSITION && dy==GRID_SYS_LOCAL_POSITION){
    2bcc:	9b02      	ldr	r3, [sp, #8]
    2bce:	2bff      	cmp	r3, #255	; 0xff
    2bd0:	d108      	bne.n	2be4 <grid_port_process_outbound_ui+0xc8>
		uint8_t position_is_local = 0;
    2bd2:	28ff      	cmp	r0, #255	; 0xff
    2bd4:	bf14      	ite	ne
    2bd6:	2300      	movne	r3, #0
    2bd8:	2301      	moveq	r3, #1
    2bda:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    2bdc:	2300      	movs	r3, #0
    2bde:	9303      	str	r3, [sp, #12]
		uint8_t position_is_me = 0;
    2be0:	9302      	str	r3, [sp, #8]
    2be2:	e7e3      	b.n	2bac <grid_port_process_outbound_ui+0x90>
		uint8_t position_is_local = 0;
    2be4:	2300      	movs	r3, #0
    2be6:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    2be8:	9303      	str	r3, [sp, #12]
		uint8_t position_is_me = 0;
    2bea:	9302      	str	r3, [sp, #8]
    2bec:	e7de      	b.n	2bac <grid_port_process_outbound_ui+0x90>
				current_start = i;
    2bee:	b2e7      	uxtb	r7, r4
		for (uint16_t i=0; i<length; i++){
    2bf0:	3401      	adds	r4, #1
    2bf2:	b2a4      	uxth	r4, r4
    2bf4:	42a6      	cmp	r6, r4
    2bf6:	d09b      	beq.n	2b30 <grid_port_process_outbound_ui+0x14>
			if (message[i] == GRID_CONST_STX){
    2bf8:	f815 3f01 	ldrb.w	r3, [r5, #1]!
    2bfc:	2b02      	cmp	r3, #2
    2bfe:	d0f6      	beq.n	2bee <grid_port_process_outbound_ui+0xd2>
			else if (message[i] == GRID_CONST_ETX && current_start!=0){
    2c00:	2b03      	cmp	r3, #3
    2c02:	d1f5      	bne.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    2c04:	2f00      	cmp	r7, #0
    2c06:	d0f3      	beq.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    2c08:	46ba      	mov	sl, r7
    2c0a:	1c78      	adds	r0, r7, #1
    2c0c:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2c10:	2103      	movs	r1, #3
    2c12:	ab2d      	add	r3, sp, #180	; 0xb4
    2c14:	4418      	add	r0, r3
    2c16:	47d8      	blx	fp
    2c18:	fa5f f880 	uxtb.w	r8, r0
				uint8_t msg_instr = grid_sys_read_hex_string_value(&message[current_start+GRID_INSTR_offset], GRID_INSTR_length, &error_flag);
    2c1c:	1d38      	adds	r0, r7, #4
    2c1e:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2c22:	2101      	movs	r1, #1
    2c24:	ab2d      	add	r3, sp, #180	; 0xb4
    2c26:	4418      	add	r0, r3
    2c28:	47d8      	blx	fp
    2c2a:	fa5f f980 	uxtb.w	r9, r0
				if (msg_class == GRID_CLASS_BANKACTIVE_code){
    2c2e:	f1b8 0f30 	cmp.w	r8, #48	; 0x30
    2c32:	d010      	beq.n	2c56 <grid_port_process_outbound_ui+0x13a>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2c34:	f1b8 0f31 	cmp.w	r8, #49	; 0x31
    2c38:	d03e      	beq.n	2cb8 <grid_port_process_outbound_ui+0x19c>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2c3a:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
    2c3e:	f000 8081 	beq.w	2d44 <grid_port_process_outbound_ui+0x228>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2c42:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    2c46:	f040 8112 	bne.w	2e6e <grid_port_process_outbound_ui+0x352>
    2c4a:	f1b9 0f0e 	cmp.w	r9, #14
    2c4e:	f000 80e5 	beq.w	2e1c <grid_port_process_outbound_ui+0x300>
				current_start = 0;
    2c52:	2700      	movs	r7, #0
    2c54:	e7cc      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKACTIVE_BANKNUMBER_offset], GRID_CLASS_BANKACTIVE_BANKNUMBER_length, &error_flag);
    2c56:	abf8      	add	r3, sp, #992	; 0x3e0
    2c58:	19d8      	adds	r0, r3, r7
    2c5a:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2c5e:	2102      	movs	r1, #2
    2c60:	f2a0 3027 	subw	r0, r0, #807	; 0x327
    2c64:	47d8      	blx	fp
    2c66:	4607      	mov	r7, r0
					if (msg_instr == GRID_INSTR_EXECUTE_code){ //SET BANK
    2c68:	f1b9 0f0e 	cmp.w	r9, #14
    2c6c:	d004      	beq.n	2c78 <grid_port_process_outbound_ui+0x15c>
					else if (msg_instr == GRID_INSTR_FETCH_code){ //GET BANK
    2c6e:	f1b9 0f0f 	cmp.w	r9, #15
    2c72:	d013      	beq.n	2c9c <grid_port_process_outbound_ui+0x180>
				current_start = 0;
    2c74:	2700      	movs	r7, #0
    2c76:	e7bb      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
						if (grid_sys_get_bank_valid(&grid_sys_state) == 0){
    2c78:	485b      	ldr	r0, [pc, #364]	; (2de8 <grid_port_process_outbound_ui+0x2cc>)
    2c7a:	4b5c      	ldr	r3, [pc, #368]	; (2dec <grid_port_process_outbound_ui+0x2d0>)
    2c7c:	4798      	blx	r3
    2c7e:	b128      	cbz	r0, 2c8c <grid_port_process_outbound_ui+0x170>
						grid_sys_set_bank(&grid_sys_state, banknumber);
    2c80:	b2f9      	uxtb	r1, r7
    2c82:	4859      	ldr	r0, [pc, #356]	; (2de8 <grid_port_process_outbound_ui+0x2cc>)
    2c84:	4b5a      	ldr	r3, [pc, #360]	; (2df0 <grid_port_process_outbound_ui+0x2d4>)
    2c86:	4798      	blx	r3
				current_start = 0;
    2c88:	2700      	movs	r7, #0
    2c8a:	e7b1      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    2c8c:	230c      	movs	r3, #12
    2c8e:	2200      	movs	r2, #0
    2c90:	4611      	mov	r1, r2
    2c92:	4858      	ldr	r0, [pc, #352]	; (2df4 <grid_port_process_outbound_ui+0x2d8>)
    2c94:	f8df 8160 	ldr.w	r8, [pc, #352]	; 2df8 <grid_port_process_outbound_ui+0x2dc>
    2c98:	47c0      	blx	r8
    2c9a:	e7f1      	b.n	2c80 <grid_port_process_outbound_ui+0x164>
						if (grid_sys_get_bank_valid(&grid_sys_state) != 0){
    2c9c:	4852      	ldr	r0, [pc, #328]	; (2de8 <grid_port_process_outbound_ui+0x2cc>)
    2c9e:	4b53      	ldr	r3, [pc, #332]	; (2dec <grid_port_process_outbound_ui+0x2d0>)
    2ca0:	4798      	blx	r3
    2ca2:	4607      	mov	r7, r0
    2ca4:	2800      	cmp	r0, #0
    2ca6:	d0a3      	beq.n	2bf0 <grid_port_process_outbound_ui+0xd4>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    2ca8:	2309      	movs	r3, #9
    2caa:	2200      	movs	r2, #0
    2cac:	4611      	mov	r1, r2
    2cae:	4851      	ldr	r0, [pc, #324]	; (2df4 <grid_port_process_outbound_ui+0x2d8>)
    2cb0:	4f51      	ldr	r7, [pc, #324]	; (2df8 <grid_port_process_outbound_ui+0x2dc>)
    2cb2:	47b8      	blx	r7
				current_start = 0;
    2cb4:	2700      	movs	r7, #0
    2cb6:	e79b      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2cb8:	f1b9 0f0e 	cmp.w	r9, #14
    2cbc:	d001      	beq.n	2cc2 <grid_port_process_outbound_ui+0x1a6>
				current_start = 0;
    2cbe:	2700      	movs	r7, #0
    2cc0:	e796      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2cc2:	9b03      	ldr	r3, [sp, #12]
    2cc4:	b92b      	cbnz	r3, 2cd2 <grid_port_process_outbound_ui+0x1b6>
    2cc6:	9b02      	ldr	r3, [sp, #8]
    2cc8:	b91b      	cbnz	r3, 2cd2 <grid_port_process_outbound_ui+0x1b6>
    2cca:	9b04      	ldr	r3, [sp, #16]
    2ccc:	2b00      	cmp	r3, #0
    2cce:	f000 8266 	beq.w	319e <grid_port_process_outbound_ui+0x682>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_BANKNUMBER_offset], GRID_CLASS_BANKENABLED_BANKNUMBER_length, &error_flag);
    2cd2:	f10a 0005 	add.w	r0, sl, #5
    2cd6:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2cda:	2102      	movs	r1, #2
    2cdc:	ab2d      	add	r3, sp, #180	; 0xb4
    2cde:	4418      	add	r0, r3
    2ce0:	47d8      	blx	fp
    2ce2:	fa5f f880 	uxtb.w	r8, r0
					uint8_t isenabled  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_ISENABLED_offset], GRID_CLASS_BANKENABLED_ISENABLED_length, &error_flag);
    2ce6:	f10a 0007 	add.w	r0, sl, #7
    2cea:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2cee:	2102      	movs	r1, #2
    2cf0:	ab2d      	add	r3, sp, #180	; 0xb4
    2cf2:	4418      	add	r0, r3
    2cf4:	47d8      	blx	fp
    2cf6:	b2c7      	uxtb	r7, r0
					if (isenabled == 1){
    2cf8:	2f01      	cmp	r7, #1
    2cfa:	d002      	beq.n	2d02 <grid_port_process_outbound_ui+0x1e6>
					}else if (isenabled == 0){	
    2cfc:	b19f      	cbz	r7, 2d26 <grid_port_process_outbound_ui+0x20a>
				current_start = 0;
    2cfe:	2700      	movs	r7, #0
    2d00:	e776      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
						grid_sys_bank_enable(&grid_sys_state, banknumber);
    2d02:	4f39      	ldr	r7, [pc, #228]	; (2de8 <grid_port_process_outbound_ui+0x2cc>)
    2d04:	4641      	mov	r1, r8
    2d06:	4638      	mov	r0, r7
    2d08:	4b3c      	ldr	r3, [pc, #240]	; (2dfc <grid_port_process_outbound_ui+0x2e0>)
    2d0a:	4798      	blx	r3
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    2d0c:	4638      	mov	r0, r7
    2d0e:	4b3c      	ldr	r3, [pc, #240]	; (2e00 <grid_port_process_outbound_ui+0x2e4>)
    2d10:	4798      	blx	r3
    2d12:	4580      	cmp	r8, r0
    2d14:	d001      	beq.n	2d1a <grid_port_process_outbound_ui+0x1fe>
				current_start = 0;
    2d16:	2700      	movs	r7, #0
    2d18:	e76a      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
							grid_sys_set_bank(&grid_sys_state, banknumber);
    2d1a:	4641      	mov	r1, r8
    2d1c:	4638      	mov	r0, r7
    2d1e:	4b34      	ldr	r3, [pc, #208]	; (2df0 <grid_port_process_outbound_ui+0x2d4>)
    2d20:	4798      	blx	r3
				current_start = 0;
    2d22:	2700      	movs	r7, #0
    2d24:	e764      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    2d26:	4830      	ldr	r0, [pc, #192]	; (2de8 <grid_port_process_outbound_ui+0x2cc>)
    2d28:	4b35      	ldr	r3, [pc, #212]	; (2e00 <grid_port_process_outbound_ui+0x2e4>)
    2d2a:	4798      	blx	r3
    2d2c:	4580      	cmp	r8, r0
    2d2e:	d004      	beq.n	2d3a <grid_port_process_outbound_ui+0x21e>
						grid_sys_bank_disable(&grid_sys_state, banknumber);
    2d30:	4641      	mov	r1, r8
    2d32:	482d      	ldr	r0, [pc, #180]	; (2de8 <grid_port_process_outbound_ui+0x2cc>)
    2d34:	4b33      	ldr	r3, [pc, #204]	; (2e04 <grid_port_process_outbound_ui+0x2e8>)
    2d36:	4798      	blx	r3
    2d38:	e75a      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
							grid_sys_set_bank(&grid_sys_state, 255);
    2d3a:	21ff      	movs	r1, #255	; 0xff
    2d3c:	482a      	ldr	r0, [pc, #168]	; (2de8 <grid_port_process_outbound_ui+0x2cc>)
    2d3e:	4b2c      	ldr	r3, [pc, #176]	; (2df0 <grid_port_process_outbound_ui+0x2d4>)
    2d40:	4798      	blx	r3
    2d42:	e7f5      	b.n	2d30 <grid_port_process_outbound_ui+0x214>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2d44:	f1b9 0f0e 	cmp.w	r9, #14
    2d48:	d001      	beq.n	2d4e <grid_port_process_outbound_ui+0x232>
				current_start = 0;
    2d4a:	2700      	movs	r7, #0
    2d4c:	e750      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2d4e:	9b03      	ldr	r3, [sp, #12]
    2d50:	b92b      	cbnz	r3, 2d5e <grid_port_process_outbound_ui+0x242>
    2d52:	9b02      	ldr	r3, [sp, #8]
    2d54:	b91b      	cbnz	r3, 2d5e <grid_port_process_outbound_ui+0x242>
    2d56:	9b04      	ldr	r3, [sp, #16]
    2d58:	2b00      	cmp	r3, #0
    2d5a:	f000 8222 	beq.w	31a2 <grid_port_process_outbound_ui+0x686>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_NUM_offset], GRID_CLASS_BANKCOLOR_NUM_length, &error_flag);
    2d5e:	f10a 0005 	add.w	r0, sl, #5
    2d62:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2d66:	2102      	movs	r1, #2
    2d68:	ab2d      	add	r3, sp, #180	; 0xb4
    2d6a:	4418      	add	r0, r3
    2d6c:	47d8      	blx	fp
    2d6e:	fa5f f980 	uxtb.w	r9, r0
					uint8_t red		   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_RED_offset], GRID_CLASS_BANKCOLOR_RED_length, &error_flag);
    2d72:	f10a 0007 	add.w	r0, sl, #7
    2d76:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2d7a:	2102      	movs	r1, #2
    2d7c:	ab2d      	add	r3, sp, #180	; 0xb4
    2d7e:	4418      	add	r0, r3
    2d80:	47d8      	blx	fp
    2d82:	4607      	mov	r7, r0
					uint8_t green	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_GRE_offset], GRID_CLASS_BANKCOLOR_GRE_length, &error_flag);
    2d84:	f10a 0009 	add.w	r0, sl, #9
    2d88:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2d8c:	2102      	movs	r1, #2
    2d8e:	ab2d      	add	r3, sp, #180	; 0xb4
    2d90:	4418      	add	r0, r3
    2d92:	47d8      	blx	fp
    2d94:	4680      	mov	r8, r0
					uint8_t blue	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_BLU_offset], GRID_CLASS_BANKCOLOR_BLU_length, &error_flag);
    2d96:	f10a 000b 	add.w	r0, sl, #11
    2d9a:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2d9e:	2102      	movs	r1, #2
    2da0:	ab2d      	add	r3, sp, #180	; 0xb4
    2da2:	4418      	add	r0, r3
    2da4:	47d8      	blx	fp
					grid_sys_bank_set_color(&grid_sys_state, banknumber, (red<<16) + (green<<8) + (blue<<0) );
    2da6:	043a      	lsls	r2, r7, #16
    2da8:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
    2dac:	ea4f 2308 	mov.w	r3, r8, lsl #8
    2db0:	b29b      	uxth	r3, r3
    2db2:	431a      	orrs	r2, r3
    2db4:	4f0c      	ldr	r7, [pc, #48]	; (2de8 <grid_port_process_outbound_ui+0x2cc>)
    2db6:	fa52 f280 	uxtab	r2, r2, r0
    2dba:	4649      	mov	r1, r9
    2dbc:	4638      	mov	r0, r7
    2dbe:	4b12      	ldr	r3, [pc, #72]	; (2e08 <grid_port_process_outbound_ui+0x2ec>)
    2dc0:	4798      	blx	r3
					if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    2dc2:	4638      	mov	r0, r7
    2dc4:	4b0e      	ldr	r3, [pc, #56]	; (2e00 <grid_port_process_outbound_ui+0x2e4>)
    2dc6:	4798      	blx	r3
    2dc8:	4581      	cmp	r9, r0
    2dca:	d021      	beq.n	2e10 <grid_port_process_outbound_ui+0x2f4>
				current_start = 0;
    2dcc:	2700      	movs	r7, #0
    2dce:	e70f      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    2dd0:	00002399 	.word	0x00002399
    2dd4:	0000eb83 	.word	0x0000eb83
    2dd8:	00002419 	.word	0x00002419
    2ddc:	000024ad 	.word	0x000024ad
    2de0:	000024db 	.word	0x000024db
    2de4:	000057c1 	.word	0x000057c1
    2de8:	20007158 	.word	0x20007158
    2dec:	00005483 	.word	0x00005483
    2df0:	0000550b 	.word	0x0000550b
    2df4:	200138a0 	.word	0x200138a0
    2df8:	00006989 	.word	0x00006989
    2dfc:	00005451 	.word	0x00005451
    2e00:	0000547f 	.word	0x0000547f
    2e04:	0000545d 	.word	0x0000545d
    2e08:	00005469 	.word	0x00005469
    2e0c:	00005609 	.word	0x00005609
						grid_sys_set_bank(&grid_sys_state, banknumber);
    2e10:	4649      	mov	r1, r9
    2e12:	4638      	mov	r0, r7
    2e14:	4b7b      	ldr	r3, [pc, #492]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2e16:	4798      	blx	r3
				current_start = 0;
    2e18:	2700      	movs	r7, #0
    2e1a:	e6e9      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2e1c:	9b04      	ldr	r3, [sp, #16]
    2e1e:	b91b      	cbnz	r3, 2e28 <grid_port_process_outbound_ui+0x30c>
    2e20:	9b02      	ldr	r3, [sp, #8]
    2e22:	2b00      	cmp	r3, #0
    2e24:	f000 81bf 	beq.w	31a6 <grid_port_process_outbound_ui+0x68a>
					uint8_t led_num  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_NUM_offset], GRID_CLASS_LEDPHASE_NUM_length, &error_flag);
    2e28:	f10a 0005 	add.w	r0, sl, #5
    2e2c:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2e30:	2102      	movs	r1, #2
    2e32:	ab2d      	add	r3, sp, #180	; 0xb4
    2e34:	4418      	add	r0, r3
    2e36:	47d8      	blx	fp
    2e38:	4607      	mov	r7, r0
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_LAY_offset], GRID_CLASS_LEDPHASE_LAY_length, &error_flag);
    2e3a:	f10a 0007 	add.w	r0, sl, #7
    2e3e:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2e42:	2102      	movs	r1, #2
    2e44:	ab2d      	add	r3, sp, #180	; 0xb4
    2e46:	4418      	add	r0, r3
    2e48:	47d8      	blx	fp
    2e4a:	4680      	mov	r8, r0
					uint8_t led_pha  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_PHA_offset], GRID_CLASS_LEDPHASE_PHA_length, &error_flag);
    2e4c:	f10a 0009 	add.w	r0, sl, #9
    2e50:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2e54:	2102      	movs	r1, #2
    2e56:	ab2d      	add	r3, sp, #180	; 0xb4
    2e58:	4418      	add	r0, r3
    2e5a:	47d8      	blx	fp
					grid_led_set_phase(&grid_led_state, led_num, led_lay, led_pha);
    2e5c:	b2c3      	uxtb	r3, r0
    2e5e:	fa5f f288 	uxtb.w	r2, r8
    2e62:	b2f9      	uxtb	r1, r7
    2e64:	4868      	ldr	r0, [pc, #416]	; (3008 <grid_port_process_outbound_ui+0x4ec>)
    2e66:	4f69      	ldr	r7, [pc, #420]	; (300c <grid_port_process_outbound_ui+0x4f0>)
    2e68:	47b8      	blx	r7
				current_start = 0;
    2e6a:	2700      	movs	r7, #0
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2e6c:	e6c0      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2e6e:	f1b8 0f41 	cmp.w	r8, #65	; 0x41
    2e72:	d145      	bne.n	2f00 <grid_port_process_outbound_ui+0x3e4>
    2e74:	f1b9 0f0e 	cmp.w	r9, #14
    2e78:	d001      	beq.n	2e7e <grid_port_process_outbound_ui+0x362>
				current_start = 0;
    2e7a:	2700      	movs	r7, #0
    2e7c:	e6b8      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2e7e:	9b04      	ldr	r3, [sp, #16]
    2e80:	b91b      	cbnz	r3, 2e8a <grid_port_process_outbound_ui+0x36e>
    2e82:	9b02      	ldr	r3, [sp, #8]
    2e84:	2b00      	cmp	r3, #0
    2e86:	f000 8190 	beq.w	31aa <grid_port_process_outbound_ui+0x68e>
					uint8_t led_num = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_NUM_offset], GRID_CLASS_LEDCOLOR_NUM_length, &error_flag);
    2e8a:	f10a 0005 	add.w	r0, sl, #5
    2e8e:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2e92:	2102      	movs	r1, #2
    2e94:	ab2d      	add	r3, sp, #180	; 0xb4
    2e96:	4418      	add	r0, r3
    2e98:	47d8      	blx	fp
    2e9a:	9005      	str	r0, [sp, #20]
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_LAY_offset], GRID_CLASS_LEDCOLOR_LAY_length, &error_flag);
    2e9c:	f10a 0007 	add.w	r0, sl, #7
    2ea0:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2ea4:	2102      	movs	r1, #2
    2ea6:	ab2d      	add	r3, sp, #180	; 0xb4
    2ea8:	4418      	add	r0, r3
    2eaa:	47d8      	blx	fp
    2eac:	4681      	mov	r9, r0
					uint8_t led_red	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_RED_offset], GRID_CLASS_LEDCOLOR_RED_length, &error_flag);
    2eae:	f10a 0009 	add.w	r0, sl, #9
    2eb2:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2eb6:	2102      	movs	r1, #2
    2eb8:	ab2d      	add	r3, sp, #180	; 0xb4
    2eba:	4418      	add	r0, r3
    2ebc:	47d8      	blx	fp
    2ebe:	4680      	mov	r8, r0
					uint8_t led_gre	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_GRE_offset], GRID_CLASS_LEDCOLOR_GRE_length, &error_flag);
    2ec0:	f10a 000b 	add.w	r0, sl, #11
    2ec4:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2ec8:	2102      	movs	r1, #2
    2eca:	ab2d      	add	r3, sp, #180	; 0xb4
    2ecc:	4418      	add	r0, r3
    2ece:	47d8      	blx	fp
    2ed0:	4607      	mov	r7, r0
					uint8_t led_blu	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_BLU_offset], GRID_CLASS_LEDCOLOR_BLU_length, &error_flag);
    2ed2:	f10a 000d 	add.w	r0, sl, #13
    2ed6:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    2eda:	2102      	movs	r1, #2
    2edc:	ab2d      	add	r3, sp, #180	; 0xb4
    2ede:	4418      	add	r0, r3
    2ee0:	47d8      	blx	fp
					grid_led_set_color(&grid_led_state, led_num, led_lay, led_red, led_gre, led_blu);
    2ee2:	b2c0      	uxtb	r0, r0
    2ee4:	9001      	str	r0, [sp, #4]
    2ee6:	b2ff      	uxtb	r7, r7
    2ee8:	9700      	str	r7, [sp, #0]
    2eea:	fa5f f388 	uxtb.w	r3, r8
    2eee:	fa5f f289 	uxtb.w	r2, r9
    2ef2:	f89d 1014 	ldrb.w	r1, [sp, #20]
    2ef6:	4844      	ldr	r0, [pc, #272]	; (3008 <grid_port_process_outbound_ui+0x4ec>)
    2ef8:	4f45      	ldr	r7, [pc, #276]	; (3010 <grid_port_process_outbound_ui+0x4f4>)
    2efa:	47b8      	blx	r7
				current_start = 0;
    2efc:	2700      	movs	r7, #0
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2efe:	e677      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2f00:	f1b8 0f61 	cmp.w	r8, #97	; 0x61
    2f04:	d110      	bne.n	2f28 <grid_port_process_outbound_ui+0x40c>
    2f06:	f1b9 0f0e 	cmp.w	r9, #14
    2f0a:	d001      	beq.n	2f10 <grid_port_process_outbound_ui+0x3f4>
				current_start = 0;
    2f0c:	2700      	movs	r7, #0
    2f0e:	e66f      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2f10:	9b02      	ldr	r3, [sp, #8]
    2f12:	b91b      	cbnz	r3, 2f1c <grid_port_process_outbound_ui+0x400>
    2f14:	9b03      	ldr	r3, [sp, #12]
    2f16:	2b00      	cmp	r3, #0
    2f18:	f000 8149 	beq.w	31ae <grid_port_process_outbound_ui+0x692>
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    2f1c:	493d      	ldr	r1, [pc, #244]	; (3014 <grid_port_process_outbound_ui+0x4f8>)
    2f1e:	483e      	ldr	r0, [pc, #248]	; (3018 <grid_port_process_outbound_ui+0x4fc>)
    2f20:	4b3e      	ldr	r3, [pc, #248]	; (301c <grid_port_process_outbound_ui+0x500>)
    2f22:	4798      	blx	r3
				current_start = 0;
    2f24:	2700      	movs	r7, #0
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    2f26:	e663      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2f28:	f1b8 0f60 	cmp.w	r8, #96	; 0x60
    2f2c:	d110      	bne.n	2f50 <grid_port_process_outbound_ui+0x434>
    2f2e:	f1b9 0f0e 	cmp.w	r9, #14
    2f32:	d001      	beq.n	2f38 <grid_port_process_outbound_ui+0x41c>
				current_start = 0;
    2f34:	2700      	movs	r7, #0
    2f36:	e65b      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2f38:	9b02      	ldr	r3, [sp, #8]
    2f3a:	b91b      	cbnz	r3, 2f44 <grid_port_process_outbound_ui+0x428>
    2f3c:	9b03      	ldr	r3, [sp, #12]
    2f3e:	2b00      	cmp	r3, #0
    2f40:	f000 8137 	beq.w	31b2 <grid_port_process_outbound_ui+0x696>
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    2f44:	4933      	ldr	r1, [pc, #204]	; (3014 <grid_port_process_outbound_ui+0x4f8>)
    2f46:	4834      	ldr	r0, [pc, #208]	; (3018 <grid_port_process_outbound_ui+0x4fc>)
    2f48:	4b35      	ldr	r3, [pc, #212]	; (3020 <grid_port_process_outbound_ui+0x504>)
    2f4a:	4798      	blx	r3
				current_start = 0;
    2f4c:	2700      	movs	r7, #0
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    2f4e:	e64f      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2f50:	f1b8 0f62 	cmp.w	r8, #98	; 0x62
    2f54:	d110      	bne.n	2f78 <grid_port_process_outbound_ui+0x45c>
    2f56:	f1b9 0f0e 	cmp.w	r9, #14
    2f5a:	d001      	beq.n	2f60 <grid_port_process_outbound_ui+0x444>
				current_start = 0;
    2f5c:	2700      	movs	r7, #0
    2f5e:	e647      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2f60:	9b02      	ldr	r3, [sp, #8]
    2f62:	b91b      	cbnz	r3, 2f6c <grid_port_process_outbound_ui+0x450>
    2f64:	9b03      	ldr	r3, [sp, #12]
    2f66:	2b00      	cmp	r3, #0
    2f68:	f000 8125 	beq.w	31b6 <grid_port_process_outbound_ui+0x69a>
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    2f6c:	4929      	ldr	r1, [pc, #164]	; (3014 <grid_port_process_outbound_ui+0x4f8>)
    2f6e:	482d      	ldr	r0, [pc, #180]	; (3024 <grid_port_process_outbound_ui+0x508>)
    2f70:	4b2d      	ldr	r3, [pc, #180]	; (3028 <grid_port_process_outbound_ui+0x50c>)
    2f72:	4798      	blx	r3
				current_start = 0;
    2f74:	2700      	movs	r7, #0
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    2f76:	e63b      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2f78:	f1b8 0f71 	cmp.w	r8, #113	; 0x71
    2f7c:	d110      	bne.n	2fa0 <grid_port_process_outbound_ui+0x484>
    2f7e:	f1b9 0f0e 	cmp.w	r9, #14
    2f82:	d001      	beq.n	2f88 <grid_port_process_outbound_ui+0x46c>
				current_start = 0;
    2f84:	2700      	movs	r7, #0
    2f86:	e633      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2f88:	9b02      	ldr	r3, [sp, #8]
    2f8a:	b91b      	cbnz	r3, 2f94 <grid_port_process_outbound_ui+0x478>
    2f8c:	9b03      	ldr	r3, [sp, #12]
    2f8e:	2b00      	cmp	r3, #0
    2f90:	f000 8113 	beq.w	31ba <grid_port_process_outbound_ui+0x69e>
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    2f94:	491f      	ldr	r1, [pc, #124]	; (3014 <grid_port_process_outbound_ui+0x4f8>)
    2f96:	4823      	ldr	r0, [pc, #140]	; (3024 <grid_port_process_outbound_ui+0x508>)
    2f98:	4b24      	ldr	r3, [pc, #144]	; (302c <grid_port_process_outbound_ui+0x510>)
    2f9a:	4798      	blx	r3
				current_start = 0;
    2f9c:	2700      	movs	r7, #0
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    2f9e:	e627      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2fa0:	f1b8 0f70 	cmp.w	r8, #112	; 0x70
    2fa4:	d110      	bne.n	2fc8 <grid_port_process_outbound_ui+0x4ac>
    2fa6:	f1b9 0f0e 	cmp.w	r9, #14
    2faa:	d001      	beq.n	2fb0 <grid_port_process_outbound_ui+0x494>
				current_start = 0;
    2fac:	2700      	movs	r7, #0
    2fae:	e61f      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2fb0:	9b02      	ldr	r3, [sp, #8]
    2fb2:	b91b      	cbnz	r3, 2fbc <grid_port_process_outbound_ui+0x4a0>
    2fb4:	9b03      	ldr	r3, [sp, #12]
    2fb6:	2b00      	cmp	r3, #0
    2fb8:	f000 8101 	beq.w	31be <grid_port_process_outbound_ui+0x6a2>
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    2fbc:	4915      	ldr	r1, [pc, #84]	; (3014 <grid_port_process_outbound_ui+0x4f8>)
    2fbe:	4819      	ldr	r0, [pc, #100]	; (3024 <grid_port_process_outbound_ui+0x508>)
    2fc0:	4b1b      	ldr	r3, [pc, #108]	; (3030 <grid_port_process_outbound_ui+0x514>)
    2fc2:	4798      	blx	r3
				current_start = 0;
    2fc4:	2700      	movs	r7, #0
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    2fc6:	e613      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2fc8:	f1b8 0f72 	cmp.w	r8, #114	; 0x72
    2fcc:	d110      	bne.n	2ff0 <grid_port_process_outbound_ui+0x4d4>
    2fce:	f1b9 0f0e 	cmp.w	r9, #14
    2fd2:	d001      	beq.n	2fd8 <grid_port_process_outbound_ui+0x4bc>
				current_start = 0;
    2fd4:	2700      	movs	r7, #0
    2fd6:	e60b      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    2fd8:	9b02      	ldr	r3, [sp, #8]
    2fda:	b91b      	cbnz	r3, 2fe4 <grid_port_process_outbound_ui+0x4c8>
    2fdc:	9b03      	ldr	r3, [sp, #12]
    2fde:	2b00      	cmp	r3, #0
    2fe0:	f000 80ef 	beq.w	31c2 <grid_port_process_outbound_ui+0x6a6>
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    2fe4:	490b      	ldr	r1, [pc, #44]	; (3014 <grid_port_process_outbound_ui+0x4f8>)
    2fe6:	480f      	ldr	r0, [pc, #60]	; (3024 <grid_port_process_outbound_ui+0x508>)
    2fe8:	4b12      	ldr	r3, [pc, #72]	; (3034 <grid_port_process_outbound_ui+0x518>)
    2fea:	4798      	blx	r3
				current_start = 0;
    2fec:	2700      	movs	r7, #0
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    2fee:	e5ff      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    2ff0:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
    2ff4:	f040 80e7 	bne.w	31c6 <grid_port_process_outbound_ui+0x6aa>
    2ff8:	f1b9 0f0e 	cmp.w	r9, #14
    2ffc:	d01c      	beq.n	3038 <grid_port_process_outbound_ui+0x51c>
				current_start = 0;
    2ffe:	2700      	movs	r7, #0
    3000:	e5f6      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    3002:	bf00      	nop
    3004:	0000550b 	.word	0x0000550b
    3008:	20013914 	.word	0x20013914
    300c:	000035bd 	.word	0x000035bd
    3010:	0000354d 	.word	0x0000354d
    3014:	20007204 	.word	0x20007204
    3018:	20007158 	.word	0x20007158
    301c:	00004dc5 	.word	0x00004dc5
    3020:	00004b71 	.word	0x00004b71
    3024:	2000714c 	.word	0x2000714c
    3028:	00004ee1 	.word	0x00004ee1
    302c:	000058a9 	.word	0x000058a9
    3030:	00005ab9 	.word	0x00005ab9
    3034:	000058bd 	.word	0x000058bd
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    3038:	9b02      	ldr	r3, [sp, #8]
    303a:	b91b      	cbnz	r3, 3044 <grid_port_process_outbound_ui+0x528>
    303c:	9b04      	ldr	r3, [sp, #16]
    303e:	2b00      	cmp	r3, #0
    3040:	f000 80c3 	beq.w	31ca <grid_port_process_outbound_ui+0x6ae>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    3044:	f10a 0005 	add.w	r0, sl, #5
    3048:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    304c:	2102      	movs	r1, #2
    304e:	ab2d      	add	r3, sp, #180	; 0xb4
    3050:	4418      	add	r0, r3
    3052:	47d8      	blx	fp
    3054:	9005      	str	r0, [sp, #20]
    3056:	b2c3      	uxtb	r3, r0
    3058:	9307      	str	r3, [sp, #28]
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    305a:	f10a 0007 	add.w	r0, sl, #7
    305e:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    3062:	2102      	movs	r1, #2
    3064:	ab2d      	add	r3, sp, #180	; 0xb4
    3066:	4418      	add	r0, r3
    3068:	47d8      	blx	fp
    306a:	9006      	str	r0, [sp, #24]
    306c:	b2c3      	uxtb	r3, r0
    306e:	9308      	str	r3, [sp, #32]
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    3070:	f10a 0009 	add.w	r0, sl, #9
    3074:	f10d 022f 	add.w	r2, sp, #47	; 0x2f
    3078:	2102      	movs	r1, #2
    307a:	ab2d      	add	r3, sp, #180	; 0xb4
    307c:	4418      	add	r0, r3
    307e:	47d8      	blx	fp
    3080:	9009      	str	r0, [sp, #36]	; 0x24
    3082:	fa5f f880 	uxtb.w	r8, r0
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    3086:	2278      	movs	r2, #120	; 0x78
    3088:	2100      	movs	r1, #0
    308a:	a80f      	add	r0, sp, #60	; 0x3c
    308c:	4b98      	ldr	r3, [pc, #608]	; (32f0 <grid_port_process_outbound_ui+0x7d4>)
    308e:	4798      	blx	r3
					uint32_t actionstring_length = current_stop-current_start-GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset;
    3090:	b2e3      	uxtb	r3, r4
    3092:	eba3 0a0a 	sub.w	sl, r3, sl
					for(uint32_t j = 0; j<actionstring_length; j++){
    3096:	f1ba 030b 	subs.w	r3, sl, #11
    309a:	f000 809b 	beq.w	31d4 <grid_port_process_outbound_ui+0x6b8>
    309e:	f107 020a 	add.w	r2, r7, #10
    30a2:	a92d      	add	r1, sp, #180	; 0xb4
    30a4:	440a      	add	r2, r1
    30a6:	f10d 013b 	add.w	r1, sp, #59	; 0x3b
    30aa:	3f01      	subs	r7, #1
    30ac:	44ba      	add	sl, r7
    30ae:	a82d      	add	r0, sp, #180	; 0xb4
    30b0:	eb00 070a 	add.w	r7, r0, sl
						actionstring[j] = message[current_start+GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset + j];
    30b4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
    30b8:	f801 0f01 	strb.w	r0, [r1, #1]!
					for(uint32_t j = 0; j<actionstring_length; j++){
    30bc:	42ba      	cmp	r2, r7
    30be:	d1f9      	bne.n	30b4 <grid_port_process_outbound_ui+0x598>
						grid_ui_event_register_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype, actionstring, actionstring_length);
    30c0:	4a8c      	ldr	r2, [pc, #560]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    30c2:	6852      	ldr	r2, [r2, #4]
    30c4:	f89d 9014 	ldrb.w	r9, [sp, #20]
    30c8:	ea4f 1909 	mov.w	r9, r9, lsl #4
    30cc:	f89d 1018 	ldrb.w	r1, [sp, #24]
    30d0:	2734      	movs	r7, #52	; 0x34
    30d2:	fb07 f701 	mul.w	r7, r7, r1
    30d6:	444a      	add	r2, r9
    30d8:	68d0      	ldr	r0, [r2, #12]
    30da:	aa0f      	add	r2, sp, #60	; 0x3c
    30dc:	4641      	mov	r1, r8
    30de:	4438      	add	r0, r7
    30e0:	f8df a238 	ldr.w	sl, [pc, #568]	; 331c <grid_port_process_outbound_ui+0x800>
    30e4:	47d0      	blx	sl
						grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    30e6:	4643      	mov	r3, r8
    30e8:	9a08      	ldr	r2, [sp, #32]
    30ea:	9907      	ldr	r1, [sp, #28]
    30ec:	4881      	ldr	r0, [pc, #516]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    30ee:	f8df a230 	ldr.w	sl, [pc, #560]	; 3320 <grid_port_process_outbound_ui+0x804>
    30f2:	47d0      	blx	sl
						uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    30f4:	4b7f      	ldr	r3, [pc, #508]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    30f6:	685b      	ldr	r3, [r3, #4]
    30f8:	444b      	add	r3, r9
    30fa:	68d8      	ldr	r0, [r3, #12]
    30fc:	4641      	mov	r1, r8
    30fe:	4438      	add	r0, r7
    3100:	4b7d      	ldr	r3, [pc, #500]	; (32f8 <grid_port_process_outbound_ui+0x7dc>)
    3102:	4798      	blx	r3
						if (event_index != 255){
    3104:	28ff      	cmp	r0, #255	; 0xff
    3106:	d062      	beq.n	31ce <grid_port_process_outbound_ui+0x6b2>
							if (position_is_local){
    3108:	9b04      	ldr	r3, [sp, #16]
    310a:	b1fb      	cbz	r3, 314c <grid_port_process_outbound_ui+0x630>
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_flashempty_flag=0;
    310c:	4b79      	ldr	r3, [pc, #484]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    310e:	685a      	ldr	r2, [r3, #4]
    3110:	f44f 7386 	mov.w	r3, #268	; 0x10c
    3114:	fb03 f300 	mul.w	r3, r3, r0
    3118:	444a      	add	r2, r9
    311a:	68d2      	ldr	r2, [r2, #12]
    311c:	443a      	add	r2, r7
    311e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3120:	441a      	add	r2, r3
    3122:	2100      	movs	r1, #0
    3124:	f882 1109 	strb.w	r1, [r2, #265]	; 0x109
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 0;
    3128:	4a72      	ldr	r2, [pc, #456]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    312a:	6852      	ldr	r2, [r2, #4]
    312c:	444a      	add	r2, r9
    312e:	68d2      	ldr	r2, [r2, #12]
    3130:	443a      	add	r2, r7
    3132:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3134:	441a      	add	r2, r3
    3136:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    313a:	4a6e      	ldr	r2, [pc, #440]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    313c:	6852      	ldr	r2, [r2, #4]
    313e:	444a      	add	r2, r9
    3140:	68d2      	ldr	r2, [r2, #12]
    3142:	443a      	add	r2, r7
    3144:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3146:	4413      	add	r3, r2
    3148:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
							if (position_is_me){
    314c:	9b02      	ldr	r3, [sp, #8]
    314e:	b1db      	cbz	r3, 3188 <grid_port_process_outbound_ui+0x66c>
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    3150:	4a68      	ldr	r2, [pc, #416]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    3152:	6852      	ldr	r2, [r2, #4]
    3154:	f44f 7386 	mov.w	r3, #268	; 0x10c
    3158:	fb03 f300 	mul.w	r3, r3, r0
    315c:	444a      	add	r2, r9
    315e:	68d2      	ldr	r2, [r2, #12]
    3160:	443a      	add	r2, r7
    3162:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3164:	441a      	add	r2, r3
    3166:	2101      	movs	r1, #1
    3168:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    316c:	4a61      	ldr	r2, [pc, #388]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    316e:	6852      	ldr	r2, [r2, #4]
    3170:	4491      	add	r9, r2
    3172:	f8d9 200c 	ldr.w	r2, [r9, #12]
    3176:	4417      	add	r7, r2
    3178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    317a:	4413      	add	r3, r2
    317c:	2200      	movs	r2, #0
    317e:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
						acknowledge = 1;
    3182:	f8dd 8008 	ldr.w	r8, [sp, #8]
    3186:	e061      	b.n	324c <grid_port_process_outbound_ui+0x730>
    3188:	f04f 0801 	mov.w	r8, #1
    318c:	e05e      	b.n	324c <grid_port_process_outbound_ui+0x730>
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    318e:	230a      	movs	r3, #10
    3190:	9300      	str	r3, [sp, #0]
    3192:	2301      	movs	r3, #1
    3194:	2204      	movs	r2, #4
    3196:	4639      	mov	r1, r7
    3198:	a891      	add	r0, sp, #580	; 0x244
    319a:	47c8      	blx	r9
    319c:	e09d      	b.n	32da <grid_port_process_outbound_ui+0x7be>
				current_start = 0;
    319e:	9f04      	ldr	r7, [sp, #16]
    31a0:	e526      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31a2:	9f04      	ldr	r7, [sp, #16]
    31a4:	e524      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31a6:	9f02      	ldr	r7, [sp, #8]
    31a8:	e522      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31aa:	9f02      	ldr	r7, [sp, #8]
    31ac:	e520      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31ae:	9f03      	ldr	r7, [sp, #12]
    31b0:	e51e      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31b2:	9f03      	ldr	r7, [sp, #12]
    31b4:	e51c      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31b6:	9f03      	ldr	r7, [sp, #12]
    31b8:	e51a      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31ba:	9f03      	ldr	r7, [sp, #12]
    31bc:	e518      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31be:	9f03      	ldr	r7, [sp, #12]
    31c0:	e516      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31c2:	9f03      	ldr	r7, [sp, #12]
    31c4:	e514      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31c6:	2700      	movs	r7, #0
    31c8:	e512      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
    31ca:	9f04      	ldr	r7, [sp, #16]
    31cc:	e510      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
						acknowledge = 1;
    31ce:	f04f 0801 	mov.w	r8, #1
    31d2:	e03b      	b.n	324c <grid_port_process_outbound_ui+0x730>
						grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    31d4:	4b47      	ldr	r3, [pc, #284]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    31d6:	685b      	ldr	r3, [r3, #4]
    31d8:	f89d 9014 	ldrb.w	r9, [sp, #20]
    31dc:	ea4f 1909 	mov.w	r9, r9, lsl #4
    31e0:	f89d 2018 	ldrb.w	r2, [sp, #24]
    31e4:	2734      	movs	r7, #52	; 0x34
    31e6:	fb07 f702 	mul.w	r7, r7, r2
    31ea:	444b      	add	r3, r9
    31ec:	68d8      	ldr	r0, [r3, #12]
    31ee:	4641      	mov	r1, r8
    31f0:	4438      	add	r0, r7
    31f2:	4b42      	ldr	r3, [pc, #264]	; (32fc <grid_port_process_outbound_ui+0x7e0>)
    31f4:	4798      	blx	r3
						grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    31f6:	4643      	mov	r3, r8
    31f8:	9a08      	ldr	r2, [sp, #32]
    31fa:	9907      	ldr	r1, [sp, #28]
    31fc:	483d      	ldr	r0, [pc, #244]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    31fe:	f8df a120 	ldr.w	sl, [pc, #288]	; 3320 <grid_port_process_outbound_ui+0x804>
    3202:	47d0      	blx	sl
						uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    3204:	4b3b      	ldr	r3, [pc, #236]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    3206:	685b      	ldr	r3, [r3, #4]
    3208:	444b      	add	r3, r9
    320a:	68d8      	ldr	r0, [r3, #12]
    320c:	4641      	mov	r1, r8
    320e:	4438      	add	r0, r7
    3210:	4b39      	ldr	r3, [pc, #228]	; (32f8 <grid_port_process_outbound_ui+0x7dc>)
    3212:	4798      	blx	r3
						if (event_index != 255){
    3214:	28ff      	cmp	r0, #255	; 0xff
    3216:	d068      	beq.n	32ea <grid_port_process_outbound_ui+0x7ce>
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    3218:	4b36      	ldr	r3, [pc, #216]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    321a:	685b      	ldr	r3, [r3, #4]
    321c:	f44f 7286 	mov.w	r2, #268	; 0x10c
    3220:	fb02 f000 	mul.w	r0, r2, r0
    3224:	444b      	add	r3, r9
    3226:	68db      	ldr	r3, [r3, #12]
    3228:	443b      	add	r3, r7
    322a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    322c:	4403      	add	r3, r0
    322e:	2201      	movs	r2, #1
    3230:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 1;
    3234:	4b2f      	ldr	r3, [pc, #188]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    3236:	685b      	ldr	r3, [r3, #4]
    3238:	4499      	add	r9, r3
    323a:	f8d9 300c 	ldr.w	r3, [r9, #12]
    323e:	441f      	add	r7, r3
    3240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3242:	4418      	add	r0, r3
    3244:	f880 2108 	strb.w	r2, [r0, #264]	; 0x108
						acknowledge = 0;
    3248:	f04f 0800 	mov.w	r8, #0
					grid_msg_init(&response);
    324c:	a891      	add	r0, sp, #580	; 0x244
    324e:	4b2c      	ldr	r3, [pc, #176]	; (3300 <grid_port_process_outbound_ui+0x7e4>)
    3250:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    3252:	2700      	movs	r7, #0
    3254:	9700      	str	r7, [sp, #0]
    3256:	463b      	mov	r3, r7
    3258:	227f      	movs	r2, #127	; 0x7f
    325a:	4611      	mov	r1, r2
    325c:	a891      	add	r0, sp, #580	; 0x244
    325e:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 3324 <grid_port_process_outbound_ui+0x808>
    3262:	47c8      	blx	r9
					uint8_t response_payload[10] = {0};
    3264:	970c      	str	r7, [sp, #48]	; 0x30
    3266:	970d      	str	r7, [sp, #52]	; 0x34
    3268:	f8ad 7038 	strh.w	r7, [sp, #56]	; 0x38
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    326c:	2303      	movs	r3, #3
    326e:	9300      	str	r3, [sp, #0]
    3270:	2380      	movs	r3, #128	; 0x80
    3272:	2202      	movs	r2, #2
    3274:	4923      	ldr	r1, [pc, #140]	; (3304 <grid_port_process_outbound_ui+0x7e8>)
    3276:	a80c      	add	r0, sp, #48	; 0x30
    3278:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 3328 <grid_port_process_outbound_ui+0x80c>
    327c:	47c8      	blx	r9
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    327e:	a80c      	add	r0, sp, #48	; 0x30
    3280:	4b21      	ldr	r3, [pc, #132]	; (3308 <grid_port_process_outbound_ui+0x7ec>)
    3282:	4798      	blx	r3
    3284:	4602      	mov	r2, r0
    3286:	a90c      	add	r1, sp, #48	; 0x30
    3288:	a891      	add	r0, sp, #580	; 0x244
    328a:	4b20      	ldr	r3, [pc, #128]	; (330c <grid_port_process_outbound_ui+0x7f0>)
    328c:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    328e:	f89d 3014 	ldrb.w	r3, [sp, #20]
    3292:	9300      	str	r3, [sp, #0]
    3294:	2302      	movs	r3, #2
    3296:	2205      	movs	r2, #5
    3298:	4639      	mov	r1, r7
    329a:	a891      	add	r0, sp, #580	; 0x244
    329c:	f8df 9070 	ldr.w	r9, [pc, #112]	; 3310 <grid_port_process_outbound_ui+0x7f4>
    32a0:	47c8      	blx	r9
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, elementnumber);
    32a2:	f89d 3018 	ldrb.w	r3, [sp, #24]
    32a6:	9300      	str	r3, [sp, #0]
    32a8:	2302      	movs	r3, #2
    32aa:	2207      	movs	r2, #7
    32ac:	4639      	mov	r1, r7
    32ae:	a891      	add	r0, sp, #580	; 0x244
    32b0:	47c8      	blx	r9
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eventtype);
    32b2:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    32b6:	9300      	str	r3, [sp, #0]
    32b8:	2302      	movs	r3, #2
    32ba:	2209      	movs	r2, #9
    32bc:	4639      	mov	r1, r7
    32be:	a891      	add	r0, sp, #580	; 0x244
    32c0:	47c8      	blx	r9
					if (acknowledge == 1){
    32c2:	f1b8 0f01 	cmp.w	r8, #1
    32c6:	f43f af62 	beq.w	318e <grid_port_process_outbound_ui+0x672>
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    32ca:	230b      	movs	r3, #11
    32cc:	9300      	str	r3, [sp, #0]
    32ce:	2301      	movs	r3, #1
    32d0:	2204      	movs	r2, #4
    32d2:	2100      	movs	r1, #0
    32d4:	a891      	add	r0, sp, #580	; 0x244
    32d6:	4f0e      	ldr	r7, [pc, #56]	; (3310 <grid_port_process_outbound_ui+0x7f4>)
    32d8:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    32da:	a891      	add	r0, sp, #580	; 0x244
    32dc:	4b0d      	ldr	r3, [pc, #52]	; (3314 <grid_port_process_outbound_ui+0x7f8>)
    32de:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);	
    32e0:	a891      	add	r0, sp, #580	; 0x244
    32e2:	4b0d      	ldr	r3, [pc, #52]	; (3318 <grid_port_process_outbound_ui+0x7fc>)
    32e4:	4798      	blx	r3
				current_start = 0;
    32e6:	2700      	movs	r7, #0
    32e8:	e482      	b.n	2bf0 <grid_port_process_outbound_ui+0xd4>
						acknowledge = 0;
    32ea:	f04f 0800 	mov.w	r8, #0
    32ee:	e7ad      	b.n	324c <grid_port_process_outbound_ui+0x730>
    32f0:	0000eb83 	.word	0x0000eb83
    32f4:	2000714c 	.word	0x2000714c
    32f8:	00006075 	.word	0x00006075
    32fc:	00005ea9 	.word	0x00005ea9
    3300:	00001359 	.word	0x00001359
    3304:	00010264 	.word	0x00010264
    3308:	0000efb9 	.word	0x0000efb9
    330c:	000012b9 	.word	0x000012b9
    3310:	00001341 	.word	0x00001341
    3314:	000014a1 	.word	0x000014a1
    3318:	00001585 	.word	0x00001585
    331c:	00005ced 	.word	0x00005ced
    3320:	00006989 	.word	0x00006989
    3324:	000013a1 	.word	0x000013a1
    3328:	0000ef71 	.word	0x0000ef71

0000332c <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    332c:	8983      	ldrh	r3, [r0, #12]
    332e:	b10b      	cbz	r3, 3334 <grid_port_process_outbound_usart+0x8>
			return 1;
		}
		
	}
	
	return 0;
    3330:	2000      	movs	r0, #0
    3332:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    3334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3338:	4680      	mov	r8, r0
		uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    333a:	f600 76cc 	addw	r6, r0, #4044	; 0xfcc
    333e:	4630      	mov	r0, r6
    3340:	4b13      	ldr	r3, [pc, #76]	; (3390 <grid_port_process_outbound_usart+0x64>)
    3342:	4798      	blx	r3
		if (!packet_size){
    3344:	4605      	mov	r5, r0
    3346:	b910      	cbnz	r0, 334e <grid_port_process_outbound_usart+0x22>
			return 0;
    3348:	2000      	movs	r0, #0
}
    334a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			grid_buffer_read_init(&por->tx_buffer);
    334e:	4630      	mov	r0, r6
    3350:	4b10      	ldr	r3, [pc, #64]	; (3394 <grid_port_process_outbound_usart+0x68>)
    3352:	4798      	blx	r3
			por->tx_double_buffer_status = packet_size;
    3354:	f8a8 500c 	strh.w	r5, [r8, #12]
    3358:	f108 042b 	add.w	r4, r8, #43	; 0x2b
    335c:	3d01      	subs	r5, #1
    335e:	b2ad      	uxth	r5, r5
    3360:	352c      	adds	r5, #44	; 0x2c
    3362:	4445      	add	r5, r8
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    3364:	4f0c      	ldr	r7, [pc, #48]	; (3398 <grid_port_process_outbound_usart+0x6c>)
    3366:	4630      	mov	r0, r6
    3368:	47b8      	blx	r7
				por->tx_double_buffer[i] = character;
    336a:	f804 0f01 	strb.w	r0, [r4, #1]!
			for (uint16_t i = 0; i<packet_size; i++){
    336e:	42ac      	cmp	r4, r5
    3370:	d1f9      	bne.n	3366 <grid_port_process_outbound_usart+0x3a>
			grid_buffer_read_acknowledge(&por->tx_buffer);
    3372:	4630      	mov	r0, r6
    3374:	4b09      	ldr	r3, [pc, #36]	; (339c <grid_port_process_outbound_usart+0x70>)
    3376:	4798      	blx	r3
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    3378:	f8b8 200c 	ldrh.w	r2, [r8, #12]
    337c:	f108 012c 	add.w	r1, r8, #44	; 0x2c
    3380:	f8d8 0004 	ldr.w	r0, [r8, #4]
    3384:	4b06      	ldr	r3, [pc, #24]	; (33a0 <grid_port_process_outbound_usart+0x74>)
    3386:	4798      	blx	r3
			return 1;
    3388:	2001      	movs	r0, #1
    338a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    338e:	bf00      	nop
    3390:	00002399 	.word	0x00002399
    3394:	00002419 	.word	0x00002419
    3398:	000024ad 	.word	0x000024ad
    339c:	000024db 	.word	0x000024db
    33a0:	000077e5 	.word	0x000077e5

000033a4 <grid_led_lowlevel_hardware_transfer_complete_cb>:


void grid_led_lowlevel_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    33a4:	2201      	movs	r2, #1
    33a6:	4b01      	ldr	r3, [pc, #4]	; (33ac <grid_led_lowlevel_hardware_transfer_complete_cb+0x8>)
    33a8:	701a      	strb	r2, [r3, #0]
    33aa:	4770      	bx	lr
    33ac:	200012a0 	.word	0x200012a0

000033b0 <grid_led_lowlevel_set_color>:
uint8_t grid_led_lowlevel_set_color(struct grid_led_model* mod, uint32_t led_index, uint16_t led_r, uint16_t led_g, uint16_t led_b){
    33b0:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    33b2:	7844      	ldrb	r4, [r0, #1]
    33b4:	428c      	cmp	r4, r1
    33b6:	d802      	bhi.n	33be <grid_led_lowlevel_set_color+0xe>
		return -1;		
    33b8:	20ff      	movs	r0, #255	; 0xff
}
    33ba:	bc30      	pop	{r4, r5}
    33bc:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    33be:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    33c2:	0089      	lsls	r1, r1, #2
    33c4:	4c0d      	ldr	r4, [pc, #52]	; (33fc <grid_led_lowlevel_set_color+0x4c>)
    33c6:	2bff      	cmp	r3, #255	; 0xff
    33c8:	bf28      	it	cs
    33ca:	23ff      	movcs	r3, #255	; 0xff
    33cc:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    33d0:	68c3      	ldr	r3, [r0, #12]
    33d2:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    33d4:	2aff      	cmp	r2, #255	; 0xff
    33d6:	bf28      	it	cs
    33d8:	22ff      	movcs	r2, #255	; 0xff
    33da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    33de:	68c3      	ldr	r3, [r0, #12]
    33e0:	440b      	add	r3, r1
    33e2:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    33e4:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    33e8:	2bff      	cmp	r3, #255	; 0xff
    33ea:	bf28      	it	cs
    33ec:	23ff      	movcs	r3, #255	; 0xff
    33ee:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    33f2:	68c3      	ldr	r3, [r0, #12]
    33f4:	4419      	add	r1, r3
    33f6:	608a      	str	r2, [r1, #8]
		return 0;
    33f8:	2000      	movs	r0, #0
    33fa:	e7de      	b.n	33ba <grid_led_lowlevel_set_color+0xa>
    33fc:	20007640 	.word	0x20007640

00003400 <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    3400:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    3402:	4c06      	ldr	r4, [pc, #24]	; (341c <grid_led_hardware_init+0x1c>)
    3404:	f100 0114 	add.w	r1, r0, #20
    3408:	4620      	mov	r0, r4
    340a:	4b05      	ldr	r3, [pc, #20]	; (3420 <grid_led_hardware_init+0x20>)
    340c:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_lowlevel_hardware_transfer_complete_cb);
    340e:	4a05      	ldr	r2, [pc, #20]	; (3424 <grid_led_hardware_init+0x24>)
    3410:	2100      	movs	r1, #0
    3412:	4620      	mov	r0, r4
    3414:	4b04      	ldr	r3, [pc, #16]	; (3428 <grid_led_hardware_init+0x28>)
    3416:	4798      	blx	r3
    3418:	bd10      	pop	{r4, pc}
    341a:	bf00      	nop
    341c:	20001120 	.word	0x20001120
    3420:	00007d3d 	.word	0x00007d3d
    3424:	000033a5 	.word	0x000033a5
    3428:	00007d0d 	.word	0x00007d0d

0000342c <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    342c:	7840      	ldrb	r0, [r0, #1]
    342e:	4770      	bx	lr

00003430 <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    3430:	7843      	ldrb	r3, [r0, #1]
    3432:	b113      	cbz	r3, 343a <grid_led_tick+0xa>
void grid_led_tick(struct grid_led_model* mod){
    3434:	b430      	push	{r4, r5}
	for (uint8_t j=0; j<mod->led_number; j++){
    3436:	2400      	movs	r4, #0
    3438:	e005      	b.n	3446 <grid_led_tick+0x16>
    343a:	4770      	bx	lr
    343c:	3401      	adds	r4, #1
    343e:	b2e4      	uxtb	r4, r4
    3440:	7843      	ldrb	r3, [r0, #1]
    3442:	42a3      	cmp	r3, r4
    3444:	d911      	bls.n	346a <grid_led_tick+0x3a>
void grid_led_tick(struct grid_led_model* mod){
    3446:	2100      	movs	r1, #0
					
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    3448:	7843      	ldrb	r3, [r0, #1]
    344a:	fb01 4303 	mla	r3, r1, r3, r4
    344e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    3452:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    3456:	6902      	ldr	r2, [r0, #16]
    3458:	4413      	add	r3, r2
    345a:	7ada      	ldrb	r2, [r3, #11]
    345c:	7b1d      	ldrb	r5, [r3, #12]
    345e:	442a      	add	r2, r5
    3460:	72da      	strb	r2, [r3, #11]
    3462:	3101      	adds	r1, #1
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    3464:	2903      	cmp	r1, #3
    3466:	d1ef      	bne.n	3448 <grid_led_tick+0x18>
    3468:	e7e8      	b.n	343c <grid_led_tick+0xc>
		}	
	}
	/** END */
	
}
    346a:	bc30      	pop	{r4, r5}
    346c:	4770      	bx	lr

0000346e <grid_led_set_min>:
	grid_led_set_max(mod, num, layer, r, g, b);

}


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    346e:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    3470:	7844      	ldrb	r4, [r0, #1]
    3472:	fb02 1404 	mla	r4, r2, r4, r1
    3476:	6905      	ldr	r5, [r0, #16]
    3478:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    347c:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    3480:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    3482:	7843      	ldrb	r3, [r0, #1]
    3484:	fb02 1303 	mla	r3, r2, r3, r1
    3488:	6904      	ldr	r4, [r0, #16]
    348a:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    348e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    3492:	4423      	add	r3, r4
    3494:	f89d 400c 	ldrb.w	r4, [sp, #12]
    3498:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    349a:	7843      	ldrb	r3, [r0, #1]
    349c:	fb02 1203 	mla	r2, r2, r3, r1
    34a0:	6903      	ldr	r3, [r0, #16]
    34a2:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    34a6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    34aa:	441a      	add	r2, r3
    34ac:	f89d 3010 	ldrb.w	r3, [sp, #16]
    34b0:	7093      	strb	r3, [r2, #2]
}
    34b2:	bc70      	pop	{r4, r5, r6}
    34b4:	4770      	bx	lr

000034b6 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    34b6:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    34b8:	7844      	ldrb	r4, [r0, #1]
    34ba:	fb02 1404 	mla	r4, r2, r4, r1
    34be:	6905      	ldr	r5, [r0, #16]
    34c0:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    34c4:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    34c8:	442c      	add	r4, r5
    34ca:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    34cc:	7843      	ldrb	r3, [r0, #1]
    34ce:	fb02 1303 	mla	r3, r2, r3, r1
    34d2:	6904      	ldr	r4, [r0, #16]
    34d4:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    34d8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    34dc:	4423      	add	r3, r4
    34de:	f89d 400c 	ldrb.w	r4, [sp, #12]
    34e2:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    34e4:	7843      	ldrb	r3, [r0, #1]
    34e6:	fb02 1203 	mla	r2, r2, r3, r1
    34ea:	6903      	ldr	r3, [r0, #16]
    34ec:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    34f0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    34f4:	441a      	add	r2, r3
    34f6:	f89d 3010 	ldrb.w	r3, [sp, #16]
    34fa:	7153      	strb	r3, [r2, #5]
}
    34fc:	bc70      	pop	{r4, r5, r6}
    34fe:	4770      	bx	lr

00003500 <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    3500:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    3502:	7844      	ldrb	r4, [r0, #1]
    3504:	fb02 1404 	mla	r4, r2, r4, r1
    3508:	6905      	ldr	r5, [r0, #16]
    350a:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    350e:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    3512:	442c      	add	r4, r5
    3514:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    3516:	7843      	ldrb	r3, [r0, #1]
    3518:	fb02 1303 	mla	r3, r2, r3, r1
    351c:	6904      	ldr	r4, [r0, #16]
    351e:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    3522:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    3526:	4423      	add	r3, r4
    3528:	f89d 400c 	ldrb.w	r4, [sp, #12]
    352c:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    352e:	7843      	ldrb	r3, [r0, #1]
    3530:	fb02 1203 	mla	r2, r2, r3, r1
    3534:	6903      	ldr	r3, [r0, #16]
    3536:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    353a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    353e:	441a      	add	r2, r3
    3540:	f89d 3010 	ldrb.w	r3, [sp, #16]
    3544:	7213      	strb	r3, [r2, #8]
}
    3546:	bc70      	pop	{r4, r5, r6}
    3548:	4770      	bx	lr
	...

0000354c <grid_led_set_color>:
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    354c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3550:	b082      	sub	sp, #8
    3552:	4680      	mov	r8, r0
    3554:	4689      	mov	r9, r1
    3556:	4692      	mov	sl, r2
    3558:	461d      	mov	r5, r3
    355a:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
    355e:	f89d 702c 	ldrb.w	r7, [sp, #44]	; 0x2c
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    3562:	4c12      	ldr	r4, [pc, #72]	; (35ac <grid_led_set_color+0x60>)
    3564:	fba4 3e05 	umull	r3, lr, r4, r5
    3568:	fba4 c307 	umull	ip, r3, r4, r7
    356c:	091b      	lsrs	r3, r3, #4
    356e:	9301      	str	r3, [sp, #4]
    3570:	fba4 3406 	umull	r3, r4, r4, r6
    3574:	0924      	lsrs	r4, r4, #4
    3576:	9400      	str	r4, [sp, #0]
    3578:	ea4f 131e 	mov.w	r3, lr, lsr #4
    357c:	4c0c      	ldr	r4, [pc, #48]	; (35b0 <grid_led_set_color+0x64>)
    357e:	47a0      	blx	r4
	grid_led_set_mid(mod, num, layer, r/2, g/2, b/2);
    3580:	087b      	lsrs	r3, r7, #1
    3582:	9301      	str	r3, [sp, #4]
    3584:	0873      	lsrs	r3, r6, #1
    3586:	9300      	str	r3, [sp, #0]
    3588:	086b      	lsrs	r3, r5, #1
    358a:	4652      	mov	r2, sl
    358c:	4649      	mov	r1, r9
    358e:	4640      	mov	r0, r8
    3590:	4c08      	ldr	r4, [pc, #32]	; (35b4 <grid_led_set_color+0x68>)
    3592:	47a0      	blx	r4
	grid_led_set_max(mod, num, layer, r, g, b);
    3594:	9701      	str	r7, [sp, #4]
    3596:	9600      	str	r6, [sp, #0]
    3598:	462b      	mov	r3, r5
    359a:	4652      	mov	r2, sl
    359c:	4649      	mov	r1, r9
    359e:	4640      	mov	r0, r8
    35a0:	4c05      	ldr	r4, [pc, #20]	; (35b8 <grid_led_set_color+0x6c>)
    35a2:	47a0      	blx	r4
}
    35a4:	b002      	add	sp, #8
    35a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    35aa:	bf00      	nop
    35ac:	cccccccd 	.word	0xcccccccd
    35b0:	0000346f 	.word	0x0000346f
    35b4:	000034b7 	.word	0x000034b7
    35b8:	00003501 	.word	0x00003501

000035bc <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    35bc:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    35be:	7844      	ldrb	r4, [r0, #1]
    35c0:	fb02 1204 	mla	r2, r2, r4, r1
    35c4:	6901      	ldr	r1, [r0, #16]
    35c6:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    35ca:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    35ce:	440a      	add	r2, r1
    35d0:	72d3      	strb	r3, [r2, #11]
}
    35d2:	f85d 4b04 	ldr.w	r4, [sp], #4
    35d6:	4770      	bx	lr

000035d8 <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    35d8:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    35da:	7844      	ldrb	r4, [r0, #1]
    35dc:	fb02 1204 	mla	r2, r2, r4, r1
    35e0:	6901      	ldr	r1, [r0, #16]
    35e2:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    35e6:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    35ea:	440a      	add	r2, r1
    35ec:	7313      	strb	r3, [r2, #12]
}
    35ee:	f85d 4b04 	ldr.w	r4, [sp], #4
    35f2:	4770      	bx	lr

000035f4 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    35f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    35f8:	b083      	sub	sp, #12
    35fa:	4605      	mov	r5, r0
	mod->led_number = length;
    35fc:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    35fe:	b2cc      	uxtb	r4, r1
    3600:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    3604:	0080      	lsls	r0, r0, #2
    3606:	3090      	adds	r0, #144	; 0x90
    3608:	6068      	str	r0, [r5, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    360a:	4f52      	ldr	r7, [pc, #328]	; (3754 <grid_led_buffer_init+0x160>)
    360c:	47b8      	blx	r7
    360e:	4606      	mov	r6, r0
    3610:	60a8      	str	r0, [r5, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    3612:	f100 0390 	add.w	r3, r0, #144	; 0x90
    3616:	60eb      	str	r3, [r5, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    3618:	eb04 0084 	add.w	r0, r4, r4, lsl #2
    361c:	ebc4 00c0 	rsb	r0, r4, r0, lsl #3
    3620:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    3622:	2e00      	cmp	r6, #0
    3624:	f000 8094 	beq.w	3750 <grid_led_buffer_init+0x15c>
    3628:	2800      	cmp	r0, #0
    362a:	f000 8091 	beq.w	3750 <grid_led_buffer_init+0x15c>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    362e:	6128      	str	r0, [r5, #16]
    3630:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    3632:	4619      	mov	r1, r3
    3634:	68aa      	ldr	r2, [r5, #8]
    3636:	54d1      	strb	r1, [r2, r3]
    3638:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    363a:	2b90      	cmp	r3, #144	; 0x90
    363c:	d1fa      	bne.n	3634 <grid_led_buffer_init+0x40>
	for (uint32_t i = 0; i<mod->led_number; i++){
    363e:	786b      	ldrb	r3, [r5, #1]
    3640:	2b00      	cmp	r3, #0
    3642:	f000 8082 	beq.w	374a <grid_led_buffer_init+0x156>
    3646:	2400      	movs	r4, #0
		grid_led_lowlevel_set_color(mod,i,0,0,0);
    3648:	4626      	mov	r6, r4
    364a:	4f43      	ldr	r7, [pc, #268]	; (3758 <grid_led_buffer_init+0x164>)
    364c:	9600      	str	r6, [sp, #0]
    364e:	4633      	mov	r3, r6
    3650:	4632      	mov	r2, r6
    3652:	4621      	mov	r1, r4
    3654:	4628      	mov	r0, r5
    3656:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    3658:	3401      	adds	r4, #1
    365a:	786b      	ldrb	r3, [r5, #1]
    365c:	42a3      	cmp	r3, r4
    365e:	d8f5      	bhi.n	364c <grid_led_buffer_init+0x58>
	for(uint8_t i = 0; i<mod->led_number; i++){
    3660:	2b00      	cmp	r3, #0
    3662:	d072      	beq.n	374a <grid_led_buffer_init+0x156>
    3664:	f04f 0b00 	mov.w	fp, #0
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    3668:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 3764 <grid_led_buffer_init+0x170>
    366c:	2400      	movs	r4, #0
    366e:	9401      	str	r4, [sp, #4]
    3670:	9400      	str	r4, [sp, #0]
    3672:	4623      	mov	r3, r4
    3674:	2201      	movs	r2, #1
    3676:	4659      	mov	r1, fp
    3678:	4628      	mov	r0, r5
    367a:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    367c:	9401      	str	r4, [sp, #4]
    367e:	237f      	movs	r3, #127	; 0x7f
    3680:	9300      	str	r3, [sp, #0]
    3682:	4623      	mov	r3, r4
    3684:	2201      	movs	r2, #1
    3686:	4659      	mov	r1, fp
    3688:	4628      	mov	r0, r5
    368a:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 3768 <grid_led_buffer_init+0x174>
    368e:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    3690:	9401      	str	r4, [sp, #4]
    3692:	23ff      	movs	r3, #255	; 0xff
    3694:	9300      	str	r3, [sp, #0]
    3696:	4623      	mov	r3, r4
    3698:	2201      	movs	r2, #1
    369a:	4659      	mov	r1, fp
    369c:	4628      	mov	r0, r5
    369e:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 376c <grid_led_buffer_init+0x178>
    36a2:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    36a4:	4623      	mov	r3, r4
    36a6:	2201      	movs	r2, #1
    36a8:	4659      	mov	r1, fp
    36aa:	4628      	mov	r0, r5
    36ac:	4f2b      	ldr	r7, [pc, #172]	; (375c <grid_led_buffer_init+0x168>)
    36ae:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    36b0:	4623      	mov	r3, r4
    36b2:	2201      	movs	r2, #1
    36b4:	4659      	mov	r1, fp
    36b6:	4628      	mov	r0, r5
    36b8:	4e29      	ldr	r6, [pc, #164]	; (3760 <grid_led_buffer_init+0x16c>)
    36ba:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x00, 0x00);
    36bc:	9401      	str	r4, [sp, #4]
    36be:	9400      	str	r4, [sp, #0]
    36c0:	4623      	mov	r3, r4
    36c2:	2202      	movs	r2, #2
    36c4:	4659      	mov	r1, fp
    36c6:	4628      	mov	r0, r5
    36c8:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x7F, 0x00);
    36ca:	9401      	str	r4, [sp, #4]
    36cc:	237f      	movs	r3, #127	; 0x7f
    36ce:	9300      	str	r3, [sp, #0]
    36d0:	4623      	mov	r3, r4
    36d2:	2202      	movs	r2, #2
    36d4:	4659      	mov	r1, fp
    36d6:	4628      	mov	r0, r5
    36d8:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0xFF, 0x00);
    36da:	9401      	str	r4, [sp, #4]
    36dc:	23ff      	movs	r3, #255	; 0xff
    36de:	9300      	str	r3, [sp, #0]
    36e0:	4623      	mov	r3, r4
    36e2:	2202      	movs	r2, #2
    36e4:	4659      	mov	r1, fp
    36e6:	4628      	mov	r0, r5
    36e8:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_B, 0);
    36ea:	4623      	mov	r3, r4
    36ec:	2202      	movs	r2, #2
    36ee:	4659      	mov	r1, fp
    36f0:	4628      	mov	r0, r5
    36f2:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_B, 0);
    36f4:	4623      	mov	r3, r4
    36f6:	2202      	movs	r2, #2
    36f8:	4659      	mov	r1, fp
    36fa:	4628      	mov	r0, r5
    36fc:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    36fe:	9401      	str	r4, [sp, #4]
    3700:	9400      	str	r4, [sp, #0]
    3702:	4623      	mov	r3, r4
    3704:	4622      	mov	r2, r4
    3706:	4659      	mov	r1, fp
    3708:	4628      	mov	r0, r5
    370a:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    370c:	9401      	str	r4, [sp, #4]
    370e:	9400      	str	r4, [sp, #0]
    3710:	4623      	mov	r3, r4
    3712:	4622      	mov	r2, r4
    3714:	4659      	mov	r1, fp
    3716:	4628      	mov	r0, r5
    3718:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    371a:	9401      	str	r4, [sp, #4]
    371c:	9400      	str	r4, [sp, #0]
    371e:	4623      	mov	r3, r4
    3720:	4622      	mov	r2, r4
    3722:	4659      	mov	r1, fp
    3724:	4628      	mov	r0, r5
    3726:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_ALERT, 0);
    3728:	4623      	mov	r3, r4
    372a:	4622      	mov	r2, r4
    372c:	4659      	mov	r1, fp
    372e:	4628      	mov	r0, r5
    3730:	47b8      	blx	r7
		grid_led_set_phase(mod, i, GRID_LED_LAYER_ALERT, 0);
    3732:	4623      	mov	r3, r4
    3734:	4622      	mov	r2, r4
    3736:	4659      	mov	r1, fp
    3738:	4628      	mov	r0, r5
    373a:	47b0      	blx	r6
	for(uint8_t i = 0; i<mod->led_number; i++){
    373c:	f10b 0b01 	add.w	fp, fp, #1
    3740:	fa5f fb8b 	uxtb.w	fp, fp
    3744:	786b      	ldrb	r3, [r5, #1]
    3746:	455b      	cmp	r3, fp
    3748:	d890      	bhi.n	366c <grid_led_buffer_init+0x78>
}
    374a:	b003      	add	sp, #12
    374c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3750:	e7fe      	b.n	3750 <grid_led_buffer_init+0x15c>
    3752:	bf00      	nop
    3754:	0000eb5d 	.word	0x0000eb5d
    3758:	000033b1 	.word	0x000033b1
    375c:	000035d9 	.word	0x000035d9
    3760:	000035bd 	.word	0x000035bd
    3764:	0000346f 	.word	0x0000346f
    3768:	000034b7 	.word	0x000034b7
    376c:	00003501 	.word	0x00003501

00003770 <grid_led_lowlevel_init>:
uint8_t grid_led_lowlevel_init(struct grid_led_model* mod, uint8_t num){
    3770:	b570      	push	{r4, r5, r6, lr}
    3772:	4604      	mov	r4, r0
    3774:	4e29      	ldr	r6, [pc, #164]	; (381c <grid_led_lowlevel_init+0xac>)
    3776:	2200      	movs	r2, #0
    3778:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    377a:	f003 0001 	and.w	r0, r3, #1
    377e:	2800      	cmp	r0, #0
    3780:	bf14      	ite	ne
    3782:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    3786:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    378a:	f3c3 0540 	ubfx	r5, r3, #1, #1
    378e:	2d00      	cmp	r5, #0
    3790:	bf14      	ite	ne
    3792:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    3796:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    379a:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    379c:	f3c3 0080 	ubfx	r0, r3, #2, #1
    37a0:	2800      	cmp	r0, #0
    37a2:	bf14      	ite	ne
    37a4:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    37a8:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    37ac:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    37ae:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    37b2:	2d00      	cmp	r5, #0
    37b4:	bf14      	ite	ne
    37b6:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    37ba:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    37be:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    37c0:	f3c3 1500 	ubfx	r5, r3, #4, #1
    37c4:	2d00      	cmp	r5, #0
    37c6:	bf14      	ite	ne
    37c8:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    37cc:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    37d0:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    37d2:	f3c3 1040 	ubfx	r0, r3, #5, #1
    37d6:	2800      	cmp	r0, #0
    37d8:	bf14      	ite	ne
    37da:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    37de:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    37e2:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    37e4:	f3c3 1080 	ubfx	r0, r3, #6, #1
    37e8:	2800      	cmp	r0, #0
    37ea:	bf14      	ite	ne
    37ec:	200e      	movne	r0, #14
    37ee:	2008      	moveq	r0, #8
    37f0:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    37f2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    37f6:	2b00      	cmp	r3, #0
    37f8:	bf14      	ite	ne
    37fa:	23e0      	movne	r3, #224	; 0xe0
    37fc:	2380      	moveq	r3, #128	; 0x80
    37fe:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    3800:	f846 3f04 	str.w	r3, [r6, #4]!
    3804:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    3806:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    380a:	d1b5      	bne.n	3778 <grid_led_lowlevel_init+0x8>
	grid_led_buffer_init(mod, num);		
    380c:	4620      	mov	r0, r4
    380e:	4b04      	ldr	r3, [pc, #16]	; (3820 <grid_led_lowlevel_init+0xb0>)
    3810:	4798      	blx	r3
	grid_led_hardware_init(mod);
    3812:	4620      	mov	r0, r4
    3814:	4b03      	ldr	r3, [pc, #12]	; (3824 <grid_led_lowlevel_init+0xb4>)
    3816:	4798      	blx	r3
}
    3818:	2000      	movs	r0, #0
    381a:	bd70      	pop	{r4, r5, r6, pc}
    381c:	2000763c 	.word	0x2000763c
    3820:	000035f5 	.word	0x000035f5
    3824:	00003401 	.word	0x00003401

00003828 <grid_led_lowlevel_render>:


void grid_led_lowlevel_render(struct grid_led_model* mod, uint32_t num){
    3828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    382c:	b083      	sub	sp, #12
    382e:	f890 c001 	ldrb.w	ip, [r0, #1]
    3832:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    3836:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    383a:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    383e:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    3842:	6904      	ldr	r4, [r0, #16]
    3844:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    3846:	2703      	movs	r7, #3
	uint32_t mix_b = 0;
    3848:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    384c:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    384e:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    3850:	f8df 8084 	ldr.w	r8, [pc, #132]	; 38d8 <grid_led_lowlevel_render+0xb0>
    3854:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    3856:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    385a:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    385c:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    3860:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    3864:	f894 a000 	ldrb.w	sl, [r4]
    3868:	f894 b003 	ldrb.w	fp, [r4, #3]
    386c:	fb05 fb0b 	mul.w	fp, r5, fp
    3870:	fb09 bb0a 	mla	fp, r9, sl, fp
    3874:	f894 a006 	ldrb.w	sl, [r4, #6]
    3878:	fb06 ba0a 	mla	sl, r6, sl, fp
    387c:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    387e:	f894 a001 	ldrb.w	sl, [r4, #1]
    3882:	f894 b004 	ldrb.w	fp, [r4, #4]
    3886:	fb05 fb0b 	mul.w	fp, r5, fp
    388a:	fb09 bb0a 	mla	fp, r9, sl, fp
    388e:	f894 a007 	ldrb.w	sl, [r4, #7]
    3892:	fb06 ba0a 	mla	sl, r6, sl, fp
    3896:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    3898:	f894 a002 	ldrb.w	sl, [r4, #2]
    389c:	f894 b005 	ldrb.w	fp, [r4, #5]
    38a0:	fb05 f50b 	mul.w	r5, r5, fp
    38a4:	fb09 590a 	mla	r9, r9, sl, r5
    38a8:	7a25      	ldrb	r5, [r4, #8]
    38aa:	fb06 9505 	mla	r5, r6, r5, r9
    38ae:	44ae      	add	lr, r5
    38b0:	3f01      	subs	r7, #1
    38b2:	4464      	add	r4, ip
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    38b4:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    38b8:	d1cc      	bne.n	3854 <grid_led_lowlevel_render+0x2c>

	mix_r = (mix_r)/2/256;
	mix_g = (mix_g)/2/256;
	mix_b = (mix_b)/2/256;
				
	grid_led_lowlevel_set_color(mod, num, mix_r, mix_g, mix_b);
    38ba:	f3ce 244f 	ubfx	r4, lr, #9, #16
    38be:	9400      	str	r4, [sp, #0]
    38c0:	f3c3 234f 	ubfx	r3, r3, #9, #16
    38c4:	f3c2 224f 	ubfx	r2, r2, #9, #16
    38c8:	4c02      	ldr	r4, [pc, #8]	; (38d4 <grid_led_lowlevel_render+0xac>)
    38ca:	47a0      	blx	r4
	
}
    38cc:	b003      	add	sp, #12
    38ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    38d2:	bf00      	nop
    38d4:	000033b1 	.word	0x000033b1
    38d8:	20000000 	.word	0x20000000

000038dc <grid_led_lowlevel_render_all>:


void grid_led_lowlevel_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    38dc:	7843      	ldrb	r3, [r0, #1]
    38de:	b15b      	cbz	r3, 38f8 <grid_led_lowlevel_render_all+0x1c>
void grid_led_lowlevel_render_all(struct grid_led_model* mod){
    38e0:	b570      	push	{r4, r5, r6, lr}
    38e2:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    38e4:	2400      	movs	r4, #0
		
		grid_led_lowlevel_render(mod, i);
    38e6:	4e05      	ldr	r6, [pc, #20]	; (38fc <grid_led_lowlevel_render_all+0x20>)
    38e8:	4621      	mov	r1, r4
    38ea:	4628      	mov	r0, r5
    38ec:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    38ee:	3401      	adds	r4, #1
    38f0:	786b      	ldrb	r3, [r5, #1]
    38f2:	42a3      	cmp	r3, r4
    38f4:	d8f8      	bhi.n	38e8 <grid_led_lowlevel_render_all+0xc>
    38f6:	bd70      	pop	{r4, r5, r6, pc}
    38f8:	4770      	bx	lr
    38fa:	bf00      	nop
    38fc:	00003829 	.word	0x00003829

00003900 <grid_led_lowlevel_hardware_start_transfer>:
			
	}
	
}

void grid_led_lowlevel_hardware_start_transfer (struct grid_led_model* mod){
    3900:	b510      	push	{r4, lr}
    3902:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    3904:	2200      	movs	r2, #0
    3906:	4b05      	ldr	r3, [pc, #20]	; (391c <grid_led_lowlevel_hardware_start_transfer+0x1c>)
    3908:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    390a:	4805      	ldr	r0, [pc, #20]	; (3920 <grid_led_lowlevel_hardware_start_transfer+0x20>)
    390c:	4b05      	ldr	r3, [pc, #20]	; (3924 <grid_led_lowlevel_hardware_start_transfer+0x24>)
    390e:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_lowlevel_get_frame_buffer_pointer(mod), grid_led_lowlevel_get_frame_buffer_size(mod));
    3910:	88a2      	ldrh	r2, [r4, #4]
    3912:	68a1      	ldr	r1, [r4, #8]
    3914:	6960      	ldr	r0, [r4, #20]
    3916:	4b04      	ldr	r3, [pc, #16]	; (3928 <grid_led_lowlevel_hardware_start_transfer+0x28>)
    3918:	4798      	blx	r3
    391a:	bd10      	pop	{r4, pc}
    391c:	200012a0 	.word	0x200012a0
    3920:	20001120 	.word	0x20001120
    3924:	00007ce5 	.word	0x00007ce5
    3928:	000077e5 	.word	0x000077e5

0000392c <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    392c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3930:	b0a3      	sub	sp, #140	; 0x8c

	grid_ui_model_init(&grid_core_state, 1);
    3932:	4c85      	ldr	r4, [pc, #532]	; (3b48 <grid_module_common_init+0x21c>)
    3934:	2101      	movs	r1, #1
    3936:	4620      	mov	r0, r4
    3938:	4b84      	ldr	r3, [pc, #528]	; (3b4c <grid_module_common_init+0x220>)
    393a:	4798      	blx	r3
	grid_ui_bank_init(&grid_core_state, 0, 1);
    393c:	2201      	movs	r2, #1
    393e:	2100      	movs	r1, #0
    3940:	4620      	mov	r0, r4
    3942:	4b83      	ldr	r3, [pc, #524]	; (3b50 <grid_module_common_init+0x224>)
    3944:	4798      	blx	r3
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
    3946:	6860      	ldr	r0, [r4, #4]
    3948:	2200      	movs	r2, #0
    394a:	4611      	mov	r1, r2
    394c:	4b81      	ldr	r3, [pc, #516]	; (3b54 <grid_module_common_init+0x228>)
    394e:	4798      	blx	r3
	
		
	if (1){	// INIT CORE_STATE->hearbeat	
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3950:	2278      	movs	r2, #120	; 0x78
    3952:	2100      	movs	r1, #0
    3954:	a804      	add	r0, sp, #16
    3956:	f8df 8268 	ldr.w	r8, [pc, #616]	; 3bc0 <grid_module_common_init+0x294>
    395a:	47c0      	blx	r8
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_HEARTBEAT );
    395c:	4b7e      	ldr	r3, [pc, #504]	; (3b58 <grid_module_common_init+0x22c>)
    395e:	ad04      	add	r5, sp, #16
    3960:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3962:	c507      	stmia	r5!, {r0, r1, r2}
    3964:	f825 3b02 	strh.w	r3, [r5], #2
    3968:	0c1b      	lsrs	r3, r3, #16
    396a:	702b      	strb	r3, [r5, #0]
		payload_length = strlen(payload_template);
    396c:	a804      	add	r0, sp, #16
    396e:	4e7b      	ldr	r6, [pc, #492]	; (3b5c <grid_module_common_init+0x230>)
    3970:	47b0      	blx	r6
	
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    3972:	ab04      	add	r3, sp, #16
    3974:	fa53 f780 	uxtab	r7, r3, r0
    3978:	2303      	movs	r3, #3
    397a:	9300      	str	r3, [sp, #0]
    397c:	2310      	movs	r3, #16
    397e:	2202      	movs	r2, #2
    3980:	4977      	ldr	r1, [pc, #476]	; (3b60 <grid_module_common_init+0x234>)
    3982:	4638      	mov	r0, r7
    3984:	4d77      	ldr	r5, [pc, #476]	; (3b64 <grid_module_common_init+0x238>)
    3986:	47a8      	blx	r5
		uint8_t error = 0;
    3988:	f04f 0900 	mov.w	r9, #0
    398c:	ad22      	add	r5, sp, #136	; 0x88
    398e:	f805 9d79 	strb.w	r9, [r5, #-121]!
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    3992:	9500      	str	r5, [sp, #0]
    3994:	230e      	movs	r3, #14
    3996:	2201      	movs	r2, #1
    3998:	2104      	movs	r1, #4
    399a:	4638      	mov	r0, r7
    399c:	f8df a224 	ldr.w	sl, [pc, #548]	; 3bc4 <grid_module_common_init+0x298>
    39a0:	47d0      	blx	sl
	
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_HWCFG_offset, GRID_CLASS_HEARTBEAT_HWCFG_length, grid_sys_get_hwcfg(), &error);
    39a2:	f8df b1dc 	ldr.w	fp, [pc, #476]	; 3b80 <grid_module_common_init+0x254>
    39a6:	47d8      	blx	fp
    39a8:	9500      	str	r5, [sp, #0]
    39aa:	4603      	mov	r3, r0
    39ac:	2202      	movs	r2, #2
    39ae:	2105      	movs	r1, #5
    39b0:	4638      	mov	r0, r7
    39b2:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMAJOR_offset, GRID_CLASS_HEARTBEAT_VMAJOR_length , GRID_PROTOCOL_VERSION_MAJOR, &error);
    39b4:	9500      	str	r5, [sp, #0]
    39b6:	2301      	movs	r3, #1
    39b8:	2202      	movs	r2, #2
    39ba:	2107      	movs	r1, #7
    39bc:	4638      	mov	r0, r7
    39be:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMINOR_offset, GRID_CLASS_HEARTBEAT_VMINOR_length  , GRID_PROTOCOL_VERSION_MINOR, &error);
    39c0:	9500      	str	r5, [sp, #0]
    39c2:	2301      	movs	r3, #1
    39c4:	2202      	movs	r2, #2
    39c6:	2109      	movs	r1, #9
    39c8:	4638      	mov	r0, r7
    39ca:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VPATCH_offset, GRID_CLASS_HEARTBEAT_VPATCH_length  , GRID_PROTOCOL_VERSION_PATCH, &error);
    39cc:	9500      	str	r5, [sp, #0]
    39ce:	2303      	movs	r3, #3
    39d0:	2202      	movs	r2, #2
    39d2:	210b      	movs	r1, #11
    39d4:	4638      	mov	r0, r7
    39d6:	47d0      	blx	sl
	
		payload_length = strlen(payload_template);
    39d8:	a804      	add	r0, sp, #16
    39da:	47b0      	blx	r6
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_HEARTBEAT, payload_template, payload_length);		
    39dc:	6865      	ldr	r5, [r4, #4]
    39de:	b2c3      	uxtb	r3, r0
    39e0:	aa04      	add	r2, sp, #16
    39e2:	210c      	movs	r1, #12
    39e4:	68e8      	ldr	r0, [r5, #12]
    39e6:	4f60      	ldr	r7, [pc, #384]	; (3b68 <grid_module_common_init+0x23c>)
    39e8:	47b8      	blx	r7
		
	}

	if (1){	// INIT CORE_STATE->mapmode press
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    39ea:	2278      	movs	r2, #120	; 0x78
    39ec:	4649      	mov	r1, r9
    39ee:	a804      	add	r0, sp, #16
    39f0:	47c0      	blx	r8
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_PRESS GRID_ACTIONSTRING_MAPMODE_PRESS);
    39f2:	ad04      	add	r5, sp, #16
    39f4:	f8df e1d0 	ldr.w	lr, [pc, #464]	; 3bc8 <grid_module_common_init+0x29c>
    39f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    39fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    39fe:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3a02:	f845 0b04 	str.w	r0, [r5], #4
    3a06:	f825 1b02 	strh.w	r1, [r5], #2
    3a0a:	0c09      	lsrs	r1, r1, #16
    3a0c:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    3a0e:	a804      	add	r0, sp, #16
    3a10:	47b0      	blx	r6
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_PRESS, payload_template, payload_length);			
    3a12:	6865      	ldr	r5, [r4, #4]
    3a14:	b2c3      	uxtb	r3, r0
    3a16:	aa04      	add	r2, sp, #16
    3a18:	2107      	movs	r1, #7
    3a1a:	68e8      	ldr	r0, [r5, #12]
    3a1c:	47b8      	blx	r7
		
	}	

	if (1){ // INIT CORE_STATE->mapmode release
			
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3a1e:	2278      	movs	r2, #120	; 0x78
    3a20:	4649      	mov	r1, r9
    3a22:	a804      	add	r0, sp, #16
    3a24:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_RELEASE GRID_ACTIONSTRING_MAPMODE_RELEASE);
    3a26:	4b51      	ldr	r3, [pc, #324]	; (3b6c <grid_module_common_init+0x240>)
    3a28:	ad04      	add	r5, sp, #16
    3a2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3a2c:	c507      	stmia	r5!, {r0, r1, r2}
    3a2e:	f825 3b02 	strh.w	r3, [r5], #2
    3a32:	0c1b      	lsrs	r3, r3, #16
    3a34:	702b      	strb	r3, [r5, #0]
		payload_length = strlen(payload_template);
    3a36:	a804      	add	r0, sp, #16
    3a38:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_RELEASE, payload_template, payload_length);
    3a3a:	6865      	ldr	r5, [r4, #4]
    3a3c:	b2c3      	uxtb	r3, r0
    3a3e:	aa04      	add	r2, sp, #16
    3a40:	2108      	movs	r1, #8
    3a42:	68e8      	ldr	r0, [r5, #12]
    3a44:	47b8      	blx	r7
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgresponse
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3a46:	2278      	movs	r2, #120	; 0x78
    3a48:	4649      	mov	r1, r9
    3a4a:	a804      	add	r0, sp, #16
    3a4c:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_RESPONES GRID_ACTIONSTRING_CFG_RESPONSE);
    3a4e:	ad04      	add	r5, sp, #16
    3a50:	f8df e178 	ldr.w	lr, [pc, #376]	; 3bcc <grid_module_common_init+0x2a0>
    3a54:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3a58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    3a5a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3a5e:	f845 0b04 	str.w	r0, [r5], #4
    3a62:	f825 1b02 	strh.w	r1, [r5], #2
    3a66:	0c09      	lsrs	r1, r1, #16
    3a68:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    3a6a:	a804      	add	r0, sp, #16
    3a6c:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_RESPONSE, payload_template, payload_length);
    3a6e:	6865      	ldr	r5, [r4, #4]
    3a70:	b2c3      	uxtb	r3, r0
    3a72:	aa04      	add	r2, sp, #16
    3a74:	2109      	movs	r1, #9
    3a76:	68e8      	ldr	r0, [r5, #12]
    3a78:	47b8      	blx	r7
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgrequest
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3a7a:	2278      	movs	r2, #120	; 0x78
    3a7c:	4649      	mov	r1, r9
    3a7e:	a804      	add	r0, sp, #16
    3a80:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_REQUEST GRID_ACTIONSTRING_CFG_REQUEST);
    3a82:	ad04      	add	r5, sp, #16
    3a84:	f8df e148 	ldr.w	lr, [pc, #328]	; 3bd0 <grid_module_common_init+0x2a4>
    3a88:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3a8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    3a8e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3a92:	f845 0b04 	str.w	r0, [r5], #4
    3a96:	f825 1b02 	strh.w	r1, [r5], #2
    3a9a:	0c09      	lsrs	r1, r1, #16
    3a9c:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    3a9e:	a804      	add	r0, sp, #16
    3aa0:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    3aa2:	6864      	ldr	r4, [r4, #4]
    3aa4:	b2c3      	uxtb	r3, r0
    3aa6:	aa04      	add	r2, sp, #16
    3aa8:	210a      	movs	r1, #10
    3aaa:	68e0      	ldr	r0, [r4, #12]
    3aac:	47b8      	blx	r7
	}	
	
	
	//enable pwr!
	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "UI Power Enable");
    3aae:	4930      	ldr	r1, [pc, #192]	; (3b70 <grid_module_common_init+0x244>)
    3ab0:	4830      	ldr	r0, [pc, #192]	; (3b74 <grid_module_common_init+0x248>)
    3ab2:	4b31      	ldr	r3, [pc, #196]	; (3b78 <grid_module_common_init+0x24c>)
    3ab4:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3ab6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3aba:	4b30      	ldr	r3, [pc, #192]	; (3b7c <grid_module_common_init+0x250>)
    3abc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    3ac0:	47d8      	blx	fp
    3ac2:	b1d8      	cbz	r0, 3afc <grid_module_common_init+0x1d0>
    3ac4:	47d8      	blx	fp
    3ac6:	2808      	cmp	r0, #8
    3ac8:	d018      	beq.n	3afc <grid_module_common_init+0x1d0>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
		grid_module_po16_revb_init();
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
    3aca:	4b2d      	ldr	r3, [pc, #180]	; (3b80 <grid_module_common_init+0x254>)
    3acc:	4798      	blx	r3
    3ace:	2880      	cmp	r0, #128	; 0x80
    3ad0:	d024      	beq.n	3b1c <grid_module_common_init+0x1f0>
    3ad2:	4b2b      	ldr	r3, [pc, #172]	; (3b80 <grid_module_common_init+0x254>)
    3ad4:	4798      	blx	r3
    3ad6:	2888      	cmp	r0, #136	; 0x88
    3ad8:	d020      	beq.n	3b1c <grid_module_common_init+0x1f0>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
		grid_module_bu16_revb_init();
	
	}	
	else if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){
    3ada:	4b29      	ldr	r3, [pc, #164]	; (3b80 <grid_module_common_init+0x254>)
    3adc:	4798      	blx	r3
    3ade:	2840      	cmp	r0, #64	; 0x40
    3ae0:	d023      	beq.n	3b2a <grid_module_common_init+0x1fe>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
		grid_module_pbf4_reva_init();			
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){
    3ae2:	4b27      	ldr	r3, [pc, #156]	; (3b80 <grid_module_common_init+0x254>)
    3ae4:	4798      	blx	r3
    3ae6:	28c0      	cmp	r0, #192	; 0xc0
    3ae8:	d026      	beq.n	3b38 <grid_module_common_init+0x20c>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
		grid_module_en16_reva_init();	
	}	
	else{
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: Unknown Module");
    3aea:	4d22      	ldr	r5, [pc, #136]	; (3b74 <grid_module_common_init+0x248>)
    3aec:	4925      	ldr	r1, [pc, #148]	; (3b84 <grid_module_common_init+0x258>)
    3aee:	4628      	mov	r0, r5
    3af0:	4c21      	ldr	r4, [pc, #132]	; (3b78 <grid_module_common_init+0x24c>)
    3af2:	47a0      	blx	r4
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "HWCFG Mismatch");
    3af4:	4924      	ldr	r1, [pc, #144]	; (3b88 <grid_module_common_init+0x25c>)
    3af6:	4628      	mov	r0, r5
    3af8:	47a0      	blx	r4
    3afa:	e005      	b.n	3b08 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
    3afc:	4923      	ldr	r1, [pc, #140]	; (3b8c <grid_module_common_init+0x260>)
    3afe:	481d      	ldr	r0, [pc, #116]	; (3b74 <grid_module_common_init+0x248>)
    3b00:	4b1d      	ldr	r3, [pc, #116]	; (3b78 <grid_module_common_init+0x24c>)
    3b02:	4798      	blx	r3
		grid_module_po16_revb_init();
    3b04:	4b22      	ldr	r3, [pc, #136]	; (3b90 <grid_module_common_init+0x264>)
    3b06:	4798      	blx	r3
	}


	grid_sys_init(&grid_sys_state);
    3b08:	4822      	ldr	r0, [pc, #136]	; (3b94 <grid_module_common_init+0x268>)
    3b0a:	4b23      	ldr	r3, [pc, #140]	; (3b98 <grid_module_common_init+0x26c>)
    3b0c:	4798      	blx	r3


	grid_nvm_init(&grid_nvm_state, &FLASH_0);
    3b0e:	4923      	ldr	r1, [pc, #140]	; (3b9c <grid_module_common_init+0x270>)
    3b10:	4823      	ldr	r0, [pc, #140]	; (3ba0 <grid_module_common_init+0x274>)
    3b12:	4b24      	ldr	r3, [pc, #144]	; (3ba4 <grid_module_common_init+0x278>)
    3b14:	4798      	blx	r3
	
		
}
    3b16:	b023      	add	sp, #140	; 0x8c
    3b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
    3b1c:	4922      	ldr	r1, [pc, #136]	; (3ba8 <grid_module_common_init+0x27c>)
    3b1e:	4815      	ldr	r0, [pc, #84]	; (3b74 <grid_module_common_init+0x248>)
    3b20:	4b15      	ldr	r3, [pc, #84]	; (3b78 <grid_module_common_init+0x24c>)
    3b22:	4798      	blx	r3
		grid_module_bu16_revb_init();
    3b24:	4b21      	ldr	r3, [pc, #132]	; (3bac <grid_module_common_init+0x280>)
    3b26:	4798      	blx	r3
    3b28:	e7ee      	b.n	3b08 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
    3b2a:	4921      	ldr	r1, [pc, #132]	; (3bb0 <grid_module_common_init+0x284>)
    3b2c:	4811      	ldr	r0, [pc, #68]	; (3b74 <grid_module_common_init+0x248>)
    3b2e:	4b12      	ldr	r3, [pc, #72]	; (3b78 <grid_module_common_init+0x24c>)
    3b30:	4798      	blx	r3
		grid_module_pbf4_reva_init();			
    3b32:	4b20      	ldr	r3, [pc, #128]	; (3bb4 <grid_module_common_init+0x288>)
    3b34:	4798      	blx	r3
    3b36:	e7e7      	b.n	3b08 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
    3b38:	491f      	ldr	r1, [pc, #124]	; (3bb8 <grid_module_common_init+0x28c>)
    3b3a:	480e      	ldr	r0, [pc, #56]	; (3b74 <grid_module_common_init+0x248>)
    3b3c:	4b0e      	ldr	r3, [pc, #56]	; (3b78 <grid_module_common_init+0x24c>)
    3b3e:	4798      	blx	r3
		grid_module_en16_reva_init();	
    3b40:	4b1e      	ldr	r3, [pc, #120]	; (3bbc <grid_module_common_init+0x290>)
    3b42:	4798      	blx	r3
    3b44:	e7e0      	b.n	3b08 <grid_module_common_init+0x1dc>
    3b46:	bf00      	nop
    3b48:	200138a0 	.word	0x200138a0
    3b4c:	00005829 	.word	0x00005829
    3b50:	00005861 	.word	0x00005861
    3b54:	00006e45 	.word	0x00006e45
    3b58:	00010274 	.word	0x00010274
    3b5c:	0000efb9 	.word	0x0000efb9
    3b60:	00010284 	.word	0x00010284
    3b64:	0000ef71 	.word	0x0000ef71
    3b68:	00005ced 	.word	0x00005ced
    3b6c:	000102b0 	.word	0x000102b0
    3b70:	000102f0 	.word	0x000102f0
    3b74:	0001009c 	.word	0x0001009c
    3b78:	0000eced 	.word	0x0000eced
    3b7c:	41008000 	.word	0x41008000
    3b80:	00005681 	.word	0x00005681
    3b84:	00010350 	.word	0x00010350
    3b88:	0001036c 	.word	0x0001036c
    3b8c:	00010300 	.word	0x00010300
    3b90:	00004ab5 	.word	0x00004ab5
    3b94:	20007158 	.word	0x20007158
    3b98:	000053e1 	.word	0x000053e1
    3b9c:	20000fcc 	.word	0x20000fcc
    3ba0:	20007204 	.word	0x20007204
    3ba4:	0000188d 	.word	0x0000188d
    3ba8:	00010314 	.word	0x00010314
    3bac:	00003e61 	.word	0x00003e61
    3bb0:	00010328 	.word	0x00010328
    3bb4:	00004781 	.word	0x00004781
    3bb8:	0001033c 	.word	0x0001033c
    3bbc:	00004309 	.word	0x00004309
    3bc0:	0000eb83 	.word	0x0000eb83
    3bc4:	000057d5 	.word	0x000057d5
    3bc8:	00010298 	.word	0x00010298
    3bcc:	000102c0 	.word	0x000102c0
    3bd0:	000102d8 	.word	0x000102d8

00003bd4 <grid_module_bu16_revb_hardware_start_transfer>:
//volatile uint8_t grid_module_bu16_revb_mux_lookup[16] = {12, 13, 8, 9, 4, 5, 0, 1, 14, 15, 10, 11, 6, 7, 2, 3};


static uint8_t helper[16] = {0};

void grid_module_bu16_revb_hardware_start_transfer(void){
    3bd4:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    3bd6:	4803      	ldr	r0, [pc, #12]	; (3be4 <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    3bd8:	4c03      	ldr	r4, [pc, #12]	; (3be8 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    3bda:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    3bdc:	4803      	ldr	r0, [pc, #12]	; (3bec <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    3bde:	47a0      	blx	r4
    3be0:	bd10      	pop	{r4, pc}
    3be2:	bf00      	nop
    3be4:	20001050 	.word	0x20001050
    3be8:	00007371 	.word	0x00007371
    3bec:	20001224 	.word	0x20001224

00003bf0 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    3bf0:	4b7f      	ldr	r3, [pc, #508]	; (3df0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x200>)
    3bf2:	781b      	ldrb	r3, [r3, #0]
    3bf4:	2b00      	cmp	r3, #0
    3bf6:	f000 8097 	beq.w	3d28 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x138>
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    3bfa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3bfe:	b088      	sub	sp, #32
		grid_module_bu16_revb_hardware_transfer_complete++;
		return;
	}
	
	
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    3c00:	4b7c      	ldr	r3, [pc, #496]	; (3df4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x204>)
    3c02:	7adb      	ldrb	r3, [r3, #11]
	
	if (bank_changed){
    3c04:	b323      	cbz	r3, 3c50 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    3c06:	4a7b      	ldr	r2, [pc, #492]	; (3df4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x204>)
    3c08:	2300      	movs	r3, #0
    3c0a:	72d3      	strb	r3, [r2, #11]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    3c0c:	4b7a      	ldr	r3, [pc, #488]	; (3df8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x208>)
    3c0e:	685b      	ldr	r3, [r3, #4]
    3c10:	7a52      	ldrb	r2, [r2, #9]
    3c12:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    3c16:	7a5b      	ldrb	r3, [r3, #9]
    3c18:	b1d3      	cbz	r3, 3c50 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x60>
    3c1a:	2400      	movs	r4, #0
				
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = i;
    3c1c:	4e76      	ldr	r6, [pc, #472]	; (3df8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x208>)
    3c1e:	4d75      	ldr	r5, [pc, #468]	; (3df4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x204>)
				
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    3c20:	4f76      	ldr	r7, [pc, #472]	; (3dfc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x20c>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = i;
    3c22:	6873      	ldr	r3, [r6, #4]
    3c24:	7a6a      	ldrb	r2, [r5, #9]
    3c26:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    3c2a:	68da      	ldr	r2, [r3, #12]
    3c2c:	2334      	movs	r3, #52	; 0x34
    3c2e:	fb03 2304 	mla	r3, r3, r4, r2
    3c32:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    3c34:	7a69      	ldrb	r1, [r5, #9]
    3c36:	2300      	movs	r3, #0
    3c38:	4622      	mov	r2, r4
    3c3a:	4630      	mov	r0, r6
    3c3c:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    3c3e:	3401      	adds	r4, #1
    3c40:	b2e4      	uxtb	r4, r4
    3c42:	6873      	ldr	r3, [r6, #4]
    3c44:	7a6a      	ldrb	r2, [r5, #9]
    3c46:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    3c4a:	7a5b      	ldrb	r3, [r3, #9]
    3c4c:	42a3      	cmp	r3, r4
    3c4e:	d8e8      	bhi.n	3c22 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x32>
	}
	

	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    3c50:	2300      	movs	r3, #0
    3c52:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t adcresult_1 = 0;
    3c56:	f8ad 301c 	strh.w	r3, [sp, #28]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    3c5a:	4b65      	ldr	r3, [pc, #404]	; (3df0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x200>)
    3c5c:	785a      	ldrb	r2, [r3, #1]
    3c5e:	3208      	adds	r2, #8
    3c60:	4967      	ldr	r1, [pc, #412]	; (3e00 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x210>)
    3c62:	5c8d      	ldrb	r5, [r1, r2]
    3c64:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    3c66:	785a      	ldrb	r2, [r3, #1]
    3c68:	b2d2      	uxtb	r2, r2
    3c6a:	5c8c      	ldrb	r4, [r1, r2]
    3c6c:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    3c6e:	785a      	ldrb	r2, [r3, #1]
    3c70:	3201      	adds	r2, #1
    3c72:	b2d2      	uxtb	r2, r2
    3c74:	705a      	strb	r2, [r3, #1]
	grid_module_bu16_revb_mux%=8;
    3c76:	785a      	ldrb	r2, [r3, #1]
    3c78:	f002 0207 	and.w	r2, r2, #7
    3c7c:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    3c7e:	785b      	ldrb	r3, [r3, #1]
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    3c80:	f013 0f01 	tst.w	r3, #1
    3c84:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    3c88:	4b5e      	ldr	r3, [pc, #376]	; (3e04 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    3c8a:	bf14      	ite	ne
    3c8c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3c90:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    3c94:	4b56      	ldr	r3, [pc, #344]	; (3df0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x200>)
    3c96:	785b      	ldrb	r3, [r3, #1]
    3c98:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3c9c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    3ca0:	4b58      	ldr	r3, [pc, #352]	; (3e04 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    3ca2:	bf14      	ite	ne
    3ca4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3ca8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    3cac:	4b50      	ldr	r3, [pc, #320]	; (3df0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x200>)
    3cae:	785b      	ldrb	r3, [r3, #1]
    3cb0:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3cb4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    3cb8:	4b52      	ldr	r3, [pc, #328]	; (3e04 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>)
    3cba:	bf14      	ite	ne
    3cbc:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3cc0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    3cc4:	2302      	movs	r3, #2
    3cc6:	f10d 021e 	add.w	r2, sp, #30
    3cca:	2100      	movs	r1, #0
    3ccc:	484e      	ldr	r0, [pc, #312]	; (3e08 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x218>)
    3cce:	4e4f      	ldr	r6, [pc, #316]	; (3e0c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x21c>)
    3cd0:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    3cd2:	2302      	movs	r3, #2
    3cd4:	aa07      	add	r2, sp, #28
    3cd6:	2100      	movs	r1, #0
    3cd8:	484d      	ldr	r0, [pc, #308]	; (3e10 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x220>)
    3cda:	47b0      	blx	r6
	
	uint8_t result_index[2] = {0};
    3cdc:	2300      	movs	r3, #0
	uint8_t result_value[2] = {0};
    3cde:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint8_t result_valid[2] = {0};
    3ce2:	f8ad 3010 	strh.w	r3, [sp, #16]
		
	result_index[0] = adc_index_0;
    3ce6:	f88d 5018 	strb.w	r5, [sp, #24]
	result_index[1] = adc_index_1;
    3cea:	f88d 4019 	strb.w	r4, [sp, #25]
		
		
	uint8_t adcresult_0_valid = 0;
	
	if (adcresult_0>60000){
    3cee:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    3cf2:	f64e 2260 	movw	r2, #60000	; 0xea60
    3cf6:	4293      	cmp	r3, r2
    3cf8:	d91c      	bls.n	3d34 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x144>
		result_value[0] = 0;
		result_valid[0] = 1;
    3cfa:	2301      	movs	r3, #1
    3cfc:	f88d 3010 	strb.w	r3, [sp, #16]
		result_valid[0] = 1;
	}
		
	uint8_t adcresult_1_valid = 0;
	
	if (adcresult_1>60000){
    3d00:	f8bd 301c 	ldrh.w	r3, [sp, #28]
    3d04:	f64e 2260 	movw	r2, #60000	; 0xea60
    3d08:	4293      	cmp	r3, r2
    3d0a:	d91c      	bls.n	3d46 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x156>
		result_value[1] = 0;
		result_valid[1] = 1;
    3d0c:	2301      	movs	r3, #1
    3d0e:	f88d 3011 	strb.w	r3, [sp, #17]
		result_value[1] = 127;
		result_valid[1] = 1;
	}


	uint8_t grid_module_bu16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};	
    3d12:	4b40      	ldr	r3, [pc, #256]	; (3e14 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x224>)
    3d14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3d16:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    3d1a:	2400      	movs	r4, #0
		// Helper variable for readability
		uint8_t res_index = result_index[i];
		uint8_t res_valid = result_valid[i];
		uint8_t res_value = result_value[i];
		
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    3d1c:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 3df8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x208>
    3d20:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 3df4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x204>
		
		if (res_value != helper[res_index] && res_valid == 1){
    3d24:	4f32      	ldr	r7, [pc, #200]	; (3df0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x200>)
    3d26:	e02d      	b.n	3d84 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x194>
		grid_module_bu16_revb_hardware_transfer_complete++;
    3d28:	4a31      	ldr	r2, [pc, #196]	; (3df0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x200>)
    3d2a:	7813      	ldrb	r3, [r2, #0]
    3d2c:	3301      	adds	r3, #1
    3d2e:	b2db      	uxtb	r3, r3
    3d30:	7013      	strb	r3, [r2, #0]
    3d32:	4770      	bx	lr
	else if (adcresult_0<200){
    3d34:	2bc7      	cmp	r3, #199	; 0xc7
    3d36:	d8e3      	bhi.n	3d00 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x110>
		result_value[0] = 127;
    3d38:	237f      	movs	r3, #127	; 0x7f
    3d3a:	f88d 3014 	strb.w	r3, [sp, #20]
		result_valid[0] = 1;
    3d3e:	2301      	movs	r3, #1
    3d40:	f88d 3010 	strb.w	r3, [sp, #16]
    3d44:	e7dc      	b.n	3d00 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x110>
	else if (adcresult_1<200){
    3d46:	2bc7      	cmp	r3, #199	; 0xc7
    3d48:	d8e3      	bhi.n	3d12 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x122>
		result_value[1] = 127;
    3d4a:	237f      	movs	r3, #127	; 0x7f
    3d4c:	f88d 3015 	strb.w	r3, [sp, #21]
		result_valid[1] = 1;
    3d50:	2301      	movs	r3, #1
    3d52:	f88d 3011 	strb.w	r3, [sp, #17]
    3d56:	e7dc      	b.n	3d12 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x122>
				helper[result_index[i]] = res_value;
				
			}
			else{  // Button Release Event
				
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    3d58:	60dd      	str	r5, [r3, #12]
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    3d5a:	aa08      	add	r2, sp, #32
    3d5c:	442a      	add	r2, r5
    3d5e:	f812 2c20 	ldrb.w	r2, [r2, #-32]
    3d62:	611a      	str	r2, [r3, #16]

				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV7] = 0;
    3d64:	2200      	movs	r2, #0
    3d66:	625a      	str	r2, [r3, #36]	; 0x24
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV8] = 0;
    3d68:	629a      	str	r2, [r3, #40]	; 0x28

				
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    3d6a:	f898 1009 	ldrb.w	r1, [r8, #9]
    3d6e:	2305      	movs	r3, #5
    3d70:	462a      	mov	r2, r5
    3d72:	4648      	mov	r0, r9
    3d74:	f8df a084 	ldr.w	sl, [pc, #132]	; 3dfc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x20c>
    3d78:	47d0      	blx	sl

				helper[result_index[i]] = res_value;
    3d7a:	443d      	add	r5, r7
    3d7c:	712e      	strb	r6, [r5, #4]
    3d7e:	3401      	adds	r4, #1
	for (uint8_t i=0; i<2; i++)
    3d80:	2c02      	cmp	r4, #2
    3d82:	d02d      	beq.n	3de0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		uint8_t res_index = result_index[i];
    3d84:	ab06      	add	r3, sp, #24
    3d86:	5ce5      	ldrb	r5, [r4, r3]
		uint8_t res_value = result_value[i];
    3d88:	ab05      	add	r3, sp, #20
    3d8a:	5ce6      	ldrb	r6, [r4, r3]
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    3d8c:	f8d9 1004 	ldr.w	r1, [r9, #4]
    3d90:	f898 3009 	ldrb.w	r3, [r8, #9]
    3d94:	b2db      	uxtb	r3, r3
		if (res_value != helper[res_index] && res_valid == 1){
    3d96:	197a      	adds	r2, r7, r5
    3d98:	7912      	ldrb	r2, [r2, #4]
    3d9a:	4296      	cmp	r6, r2
    3d9c:	d0ef      	beq.n	3d7e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x18e>
		uint8_t res_valid = result_valid[i];
    3d9e:	a804      	add	r0, sp, #16
		if (res_value != helper[res_index] && res_valid == 1){
    3da0:	5c20      	ldrb	r0, [r4, r0]
    3da2:	2801      	cmp	r0, #1
    3da4:	d1eb      	bne.n	3d7e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x18e>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    3da6:	eb01 1303 	add.w	r3, r1, r3, lsl #4
    3daa:	68db      	ldr	r3, [r3, #12]
    3dac:	2134      	movs	r1, #52	; 0x34
    3dae:	fb01 3305 	mla	r3, r1, r5, r3
			if (helper[res_index] == 0){ // Button Press Event
    3db2:	2a00      	cmp	r2, #0
    3db4:	d1d0      	bne.n	3d58 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x168>
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;						
    3db6:	60dd      	str	r5, [r3, #12]
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    3db8:	aa08      	add	r2, sp, #32
    3dba:	442a      	add	r2, r5
    3dbc:	f812 2c20 	ldrb.w	r2, [r2, #-32]
    3dc0:	611a      	str	r2, [r3, #16]
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV7] = 127;
    3dc2:	227f      	movs	r2, #127	; 0x7f
    3dc4:	625a      	str	r2, [r3, #36]	; 0x24
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV8] = 255;
    3dc6:	22ff      	movs	r2, #255	; 0xff
    3dc8:	629a      	str	r2, [r3, #40]	; 0x28
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    3dca:	f898 1009 	ldrb.w	r1, [r8, #9]
    3dce:	2304      	movs	r3, #4
    3dd0:	462a      	mov	r2, r5
    3dd2:	4648      	mov	r0, r9
    3dd4:	f8df a024 	ldr.w	sl, [pc, #36]	; 3dfc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x20c>
    3dd8:	47d0      	blx	sl
				helper[result_index[i]] = res_value;
    3dda:	443d      	add	r5, r7
    3ddc:	712e      	strb	r6, [r5, #4]
    3dde:	e7ce      	b.n	3d7e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x18e>
		}

	}
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    3de0:	2200      	movs	r2, #0
    3de2:	4b03      	ldr	r3, [pc, #12]	; (3df0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x200>)
    3de4:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    3de6:	4b0c      	ldr	r3, [pc, #48]	; (3e18 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x228>)
    3de8:	4798      	blx	r3
}
    3dea:	b008      	add	sp, #32
    3dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3df0:	20000634 	.word	0x20000634
    3df4:	20007158 	.word	0x20007158
    3df8:	2000714c 	.word	0x2000714c
    3dfc:	00006989 	.word	0x00006989
    3e00:	20000300 	.word	0x20000300
    3e04:	41008000 	.word	0x41008000
    3e08:	20001050 	.word	0x20001050
    3e0c:	00007291 	.word	0x00007291
    3e10:	20001224 	.word	0x20001224
    3e14:	0001037c 	.word	0x0001037c
    3e18:	00003bd5 	.word	0x00003bd5

00003e1c <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    3e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    3e1e:	4f0b      	ldr	r7, [pc, #44]	; (3e4c <grid_module_bu16_revb_hardware_init+0x30>)
    3e20:	4c0b      	ldr	r4, [pc, #44]	; (3e50 <grid_module_bu16_revb_hardware_init+0x34>)
    3e22:	463b      	mov	r3, r7
    3e24:	2200      	movs	r2, #0
    3e26:	4611      	mov	r1, r2
    3e28:	4620      	mov	r0, r4
    3e2a:	4e0a      	ldr	r6, [pc, #40]	; (3e54 <grid_module_bu16_revb_hardware_init+0x38>)
    3e2c:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    3e2e:	4d0a      	ldr	r5, [pc, #40]	; (3e58 <grid_module_bu16_revb_hardware_init+0x3c>)
    3e30:	463b      	mov	r3, r7
    3e32:	2200      	movs	r2, #0
    3e34:	4611      	mov	r1, r2
    3e36:	4628      	mov	r0, r5
    3e38:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    3e3a:	2100      	movs	r1, #0
    3e3c:	4620      	mov	r0, r4
    3e3e:	4c07      	ldr	r4, [pc, #28]	; (3e5c <grid_module_bu16_revb_hardware_init+0x40>)
    3e40:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    3e42:	2100      	movs	r1, #0
    3e44:	4628      	mov	r0, r5
    3e46:	47a0      	blx	r4
    3e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3e4a:	bf00      	nop
    3e4c:	00003bf1 	.word	0x00003bf1
    3e50:	20001050 	.word	0x20001050
    3e54:	00007211 	.word	0x00007211
    3e58:	20001224 	.word	0x20001224
    3e5c:	000071d1 	.word	0x000071d1

00003e60 <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(){
    3e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	grid_led_lowlevel_init(&grid_led_state, 16);
    3e64:	2110      	movs	r1, #16
    3e66:	4815      	ldr	r0, [pc, #84]	; (3ebc <grid_module_bu16_revb_init+0x5c>)
    3e68:	4b15      	ldr	r3, [pc, #84]	; (3ec0 <grid_module_bu16_revb_init+0x60>)
    3e6a:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    3e6c:	2104      	movs	r1, #4
    3e6e:	4815      	ldr	r0, [pc, #84]	; (3ec4 <grid_module_bu16_revb_init+0x64>)
    3e70:	4b15      	ldr	r3, [pc, #84]	; (3ec8 <grid_module_bu16_revb_init+0x68>)
    3e72:	4798      	blx	r3
    3e74:	f04f 0900 	mov.w	r9, #0
	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    3e78:	4d12      	ldr	r5, [pc, #72]	; (3ec4 <grid_module_bu16_revb_init+0x64>)
    3e7a:	f8df a058 	ldr.w	sl, [pc, #88]	; 3ed4 <grid_module_bu16_revb_init+0x74>
		
		for (uint8_t j=0; j<16; j++){

			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    3e7e:	f8df 8058 	ldr.w	r8, [pc, #88]	; 3ed8 <grid_module_bu16_revb_init+0x78>
		grid_ui_bank_init(&grid_ui_state, i, 16);
    3e82:	2210      	movs	r2, #16
    3e84:	fa5f f189 	uxtb.w	r1, r9
    3e88:	4628      	mov	r0, r5
    3e8a:	47d0      	blx	sl
    3e8c:	ea4f 1709 	mov.w	r7, r9, lsl #4
    3e90:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    3e92:	2602      	movs	r6, #2
    3e94:	6868      	ldr	r0, [r5, #4]
    3e96:	4632      	mov	r2, r6
    3e98:	b2e1      	uxtb	r1, r4
    3e9a:	4438      	add	r0, r7
    3e9c:	47c0      	blx	r8
    3e9e:	3401      	adds	r4, #1
		for (uint8_t j=0; j<16; j++){
    3ea0:	2c10      	cmp	r4, #16
    3ea2:	d1f7      	bne.n	3e94 <grid_module_bu16_revb_init+0x34>
    3ea4:	f109 0901 	add.w	r9, r9, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    3ea8:	f1b9 0f04 	cmp.w	r9, #4
    3eac:	d1e9      	bne.n	3e82 <grid_module_bu16_revb_init+0x22>

		}		
		
	}
				
	grid_module_bu16_revb_hardware_init();
    3eae:	4b07      	ldr	r3, [pc, #28]	; (3ecc <grid_module_bu16_revb_init+0x6c>)
    3eb0:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    3eb2:	4b07      	ldr	r3, [pc, #28]	; (3ed0 <grid_module_bu16_revb_init+0x70>)
    3eb4:	4798      	blx	r3
    3eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3eba:	bf00      	nop
    3ebc:	20013914 	.word	0x20013914
    3ec0:	00003771 	.word	0x00003771
    3ec4:	2000714c 	.word	0x2000714c
    3ec8:	00005829 	.word	0x00005829
    3ecc:	00003e1d 	.word	0x00003e1d
    3ed0:	00003bd5 	.word	0x00003bd5
    3ed4:	00005861 	.word	0x00005861
    3ed8:	00006e45 	.word	0x00006e45

00003edc <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    3edc:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3ede:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    3ee2:	4b07      	ldr	r3, [pc, #28]	; (3f00 <grid_module_en16_reva_hardware_start_transfer+0x24>)
    3ee4:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    3ee6:	4c07      	ldr	r4, [pc, #28]	; (3f04 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    3ee8:	4620      	mov	r0, r4
    3eea:	4b07      	ldr	r3, [pc, #28]	; (3f08 <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    3eec:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    3eee:	4907      	ldr	r1, [pc, #28]	; (3f0c <grid_module_en16_reva_hardware_start_transfer+0x30>)
    3ef0:	2308      	movs	r3, #8
    3ef2:	460a      	mov	r2, r1
    3ef4:	3110      	adds	r1, #16
    3ef6:	4620      	mov	r0, r4
    3ef8:	4c05      	ldr	r4, [pc, #20]	; (3f10 <grid_module_en16_reva_hardware_start_transfer+0x34>)
    3efa:	47a0      	blx	r4
    3efc:	bd10      	pop	{r4, pc}
    3efe:	bf00      	nop
    3f00:	41008000 	.word	0x41008000
    3f04:	20000f44 	.word	0x20000f44
    3f08:	00007ab9 	.word	0x00007ab9
    3f0c:	20000648 	.word	0x20000648
    3f10:	00007b59 	.word	0x00007b59
    3f14:	00000000 	.word	0x00000000

00003f18 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    3f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3f1c:	ed2d 8b04 	vpush	{d8-d9}
    3f20:	b089      	sub	sp, #36	; 0x24
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3f22:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    3f26:	4b64      	ldr	r3, [pc, #400]	; (40b8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1a0>)
    3f28:	615a      	str	r2, [r3, #20]
	
	// Set the shift registers to continuously load data until new transaction is issued
	gpio_set_pin_level(PIN_UI_SPI_CS0, false);


	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    3f2a:	4864      	ldr	r0, [pc, #400]	; (40bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1a4>)
    3f2c:	4b64      	ldr	r3, [pc, #400]	; (40c0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1a8>)
    3f2e:	4798      	blx	r3
    3f30:	4603      	mov	r3, r0
	
	if (bank == 255){
		bank=0;
    3f32:	28ff      	cmp	r0, #255	; 0xff
    3f34:	bf14      	ite	ne
    3f36:	4603      	movne	r3, r0
    3f38:	2300      	moveq	r3, #0
    3f3a:	461a      	mov	r2, r3
    3f3c:	9301      	str	r3, [sp, #4]
	}


	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    3f3e:	4b5f      	ldr	r3, [pc, #380]	; (40bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1a4>)
    3f40:	7adb      	ldrb	r3, [r3, #11]
		
	if (bank_changed){
    3f42:	2b00      	cmp	r3, #0
    3f44:	d036      	beq.n	3fb4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x9c>
		grid_sys_state.bank_active_changed = 0;
    3f46:	2500      	movs	r5, #0
    3f48:	4b5c      	ldr	r3, [pc, #368]	; (40bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1a4>)
    3f4a:	72dd      	strb	r5, [r3, #11]
		{
			

			uint8_t value = helper[bank][i];
			uint8_t res_index = i;
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    3f4c:	ea4f 1a02 	mov.w	sl, r2, lsl #4
    3f50:	4b5c      	ldr	r3, [pc, #368]	; (40c4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ac>)
    3f52:	eb0a 0903 	add.w	r9, sl, r3
    3f56:	f10d 080f 	add.w	r8, sp, #15
    3f5a:	f10d 0b1f 	add.w	fp, sp, #31
    3f5e:	4f5a      	ldr	r7, [pc, #360]	; (40c8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b0>)
			uint8_t value = helper[bank][i];
    3f60:	f819 cf01 	ldrb.w	ip, [r9, #1]!
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    3f64:	687b      	ldr	r3, [r7, #4]
    3f66:	f04f 0e34 	mov.w	lr, #52	; 0x34
    3f6a:	fb0e fe05 	mul.w	lr, lr, r5
    3f6e:	4453      	add	r3, sl
    3f70:	68dc      	ldr	r4, [r3, #12]
    3f72:	4474      	add	r4, lr
			uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    3f74:	4b55      	ldr	r3, [pc, #340]	; (40cc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b4>)
    3f76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3f78:	ae08      	add	r6, sp, #32
    3f7a:	e906 000f 	stmdb	r6, {r0, r1, r2, r3}
			
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    3f7e:	60e5      	str	r5, [r4, #12]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    3f80:	f818 3f01 	ldrb.w	r3, [r8, #1]!
    3f84:	6123      	str	r3, [r4, #16]

			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV7] = value;
    3f86:	f8c4 c014 	str.w	ip, [r4, #20]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV8] = value*2;
    3f8a:	ea4f 034c 	mov.w	r3, ip, lsl #1
    3f8e:	61a3      	str	r3, [r4, #24]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV14U] = 0;
    3f90:	2300      	movs	r3, #0
    3f92:	61e3      	str	r3, [r4, #28]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV14L] = 0;
    3f94:	6223      	str	r3, [r4, #32]
			
			
			// action template bug fix try
			grid_ui_state.bank_list[bank].element_list[i].template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = i;
    3f96:	687a      	ldr	r2, [r7, #4]
    3f98:	4452      	add	r2, sl
    3f9a:	68d2      	ldr	r2, [r2, #12]
    3f9c:	4496      	add	lr, r2
    3f9e:	f8ce 500c 	str.w	r5, [lr, #12]
					
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    3fa2:	4a46      	ldr	r2, [pc, #280]	; (40bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1a4>)
    3fa4:	7a51      	ldrb	r1, [r2, #9]
    3fa6:	b2ea      	uxtb	r2, r5
    3fa8:	4638      	mov	r0, r7
    3faa:	4c49      	ldr	r4, [pc, #292]	; (40d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b8>)
    3fac:	47a0      	blx	r4
    3fae:	3501      	adds	r5, #1
		for (uint8_t i = 0; i<16; i++)
    3fb0:	45d8      	cmp	r8, fp
    3fb2:	d1d5      	bne.n	3f60 <grid_module_en16_reva_hardware_transfer_complete_cb+0x48>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    3fb4:	2400      	movs	r4, #0
		

		uint8_t i = UI_ENCODER_LOOKUP[j];
		

		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    3fb6:	4d47      	ldr	r5, [pc, #284]	; (40d4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1bc>)
				if (elapsed_time<20){
					elapsed_time = 20;
				}
			
				
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    3fb8:	ed9f 8b3d 	vldr	d8, [pc, #244]	; 40b0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x198>
    3fbc:	f04f 0a00 	mov.w	sl, #0
    3fc0:	f8df b120 	ldr.w	fp, [pc, #288]	; 40e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1cc>
    3fc4:	9e01      	ldr	r6, [sp, #4]
    3fc6:	ec4b ab19 	vmov	d9, sl, fp
    3fca:	e095      	b.n	40f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1e0>
 					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    3fcc:	f8ce 800c 	str.w	r8, [lr, #12]
 					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    3fd0:	ab08      	add	r3, sp, #32
    3fd2:	4443      	add	r3, r8
    3fd4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    3fd8:	f8ce 3010 	str.w	r3, [lr, #16]
 					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV7] = 0;
    3fdc:	2300      	movs	r3, #0
    3fde:	f8ce 3024 	str.w	r3, [lr, #36]	; 0x24
 					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV8] = 0;
    3fe2:	f8ce 3028 	str.w	r3, [lr, #40]	; 0x28
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    3fe6:	4b35      	ldr	r3, [pc, #212]	; (40bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1a4>)
    3fe8:	7a59      	ldrb	r1, [r3, #9]
    3fea:	2305      	movs	r3, #5
    3fec:	4642      	mov	r2, r8
    3fee:	4836      	ldr	r0, [pc, #216]	; (40c8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b0>)
    3ff0:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 40d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b8>
    3ff4:	47d8      	blx	fp
    3ff6:	e0d2      	b.n	419e <grid_module_en16_reva_hardware_transfer_complete_cb+0x286>
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
				
				int16_t xi = delta + delta * velocityfactor;
				
				if (delta<0){
					if (grid_ui_encoder_array[i].rotation_value + xi >= 0){
    3ff8:	4937      	ldr	r1, [pc, #220]	; (40d8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1c0>)
    3ffa:	eb01 1108 	add.w	r1, r1, r8, lsl #4
    3ffe:	78c9      	ldrb	r1, [r1, #3]
    4000:	42d1      	cmn	r1, r2
    4002:	d405      	bmi.n	4010 <grid_module_en16_reva_hardware_transfer_complete_cb+0xf8>
						grid_ui_encoder_array[i].rotation_value += xi;
    4004:	4a34      	ldr	r2, [pc, #208]	; (40d8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1c0>)
    4006:	eb02 1208 	add.w	r2, r2, r8, lsl #4
    400a:	440b      	add	r3, r1
    400c:	70d3      	strb	r3, [r2, #3]
    400e:	e11e      	b.n	424e <grid_module_en16_reva_hardware_transfer_complete_cb+0x336>
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 0;
    4010:	4b31      	ldr	r3, [pc, #196]	; (40d8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1c0>)
    4012:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4016:	2200      	movs	r2, #0
    4018:	70da      	strb	r2, [r3, #3]
    401a:	e118      	b.n	424e <grid_module_en16_reva_hardware_transfer_complete_cb+0x336>
				else if (delta>0){
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
						grid_ui_encoder_array[i].rotation_value += xi;
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 127;
    401c:	4b2e      	ldr	r3, [pc, #184]	; (40d8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1c0>)
    401e:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4022:	227f      	movs	r2, #127	; 0x7f
    4024:	70da      	strb	r2, [r3, #3]
    4026:	e112      	b.n	424e <grid_module_en16_reva_hardware_transfer_complete_cb+0x336>
				
					
				value = helper[bank][i];
				
				if (value + delta*velocityfactor < 0){
					value = 0;
    4028:	2700      	movs	r7, #0
    402a:	e000      	b.n	402e <grid_module_en16_reva_hardware_transfer_complete_cb+0x116>
				}
				else if (value + delta*velocityfactor > 127){
					value = 127;
    402c:	277f      	movs	r7, #127	; 0x7f
					value += delta*velocityfactor;
				}
								
				uint8_t actuator = value*2;
				
				if (value != helper[bank][i]){
    402e:	429f      	cmp	r7, r3
    4030:	d05f      	beq.n	40f2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1da>
						
					helper[bank][i] = value;
    4032:	eb05 1202 	add.w	r2, r5, r2, lsl #4
    4036:	4442      	add	r2, r8
    4038:	f882 7020 	strb.w	r7, [r2, #32]
					uint8_t res_index = i;
					uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    403c:	f8df c088 	ldr.w	ip, [pc, #136]	; 40c8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b0>
    4040:	f8dc 3004 	ldr.w	r3, [ip, #4]
    4044:	f8df 9074 	ldr.w	r9, [pc, #116]	; 40bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1a4>
    4048:	f899 2009 	ldrb.w	r2, [r9, #9]
    404c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4050:	68db      	ldr	r3, [r3, #12]
    4052:	f04f 0e34 	mov.w	lr, #52	; 0x34
    4056:	fb0e 3e08 	mla	lr, lr, r8, r3
					uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};				
    405a:	4b1c      	ldr	r3, [pc, #112]	; (40cc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b4>)
    405c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    405e:	f10d 0a20 	add.w	sl, sp, #32
    4062:	e90a 000f 	stmdb	sl, {r0, r1, r2, r3}
															
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    4066:	f8ce 800c 	str.w	r8, [lr, #12]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    406a:	4653      	mov	r3, sl
    406c:	4443      	add	r3, r8
    406e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    4072:	f8ce 3010 	str.w	r3, [lr, #16]

					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV7] = value;
    4076:	f8ce 7014 	str.w	r7, [lr, #20]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV8] = value*2;
    407a:	007f      	lsls	r7, r7, #1
    407c:	f8ce 7018 	str.w	r7, [lr, #24]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV14U] = 0;
    4080:	2300      	movs	r3, #0
    4082:	f8ce 301c 	str.w	r3, [lr, #28]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV14L] = 0;
    4086:	f8ce 3020 	str.w	r3, [lr, #32]
					
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    408a:	f899 1009 	ldrb.w	r1, [r9, #9]
    408e:	2301      	movs	r3, #1
    4090:	4642      	mov	r2, r8
    4092:	4660      	mov	r0, ip
    4094:	4f0e      	ldr	r7, [pc, #56]	; (40d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1b8>)
    4096:	47b8      	blx	r7
    4098:	e02b      	b.n	40f2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1da>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    409a:	2200      	movs	r2, #0
    409c:	4b0f      	ldr	r3, [pc, #60]	; (40dc <grid_module_en16_reva_hardware_transfer_complete_cb+0x1c4>)
    409e:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    40a0:	4b0f      	ldr	r3, [pc, #60]	; (40e0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1c8>)
    40a2:	4798      	blx	r3
}
    40a4:	b009      	add	sp, #36	; 0x24
    40a6:	ecbd 8b04 	vpop	{d8-d9}
    40aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    40ae:	bf00      	nop
    40b0:	00000000 	.word	0x00000000
    40b4:	40ed4c00 	.word	0x40ed4c00
    40b8:	41008000 	.word	0x41008000
    40bc:	20007158 	.word	0x20007158
    40c0:	0000547f 	.word	0x0000547f
    40c4:	20000667 	.word	0x20000667
    40c8:	2000714c 	.word	0x2000714c
    40cc:	0001038c 	.word	0x0001038c
    40d0:	00006989 	.word	0x00006989
    40d4:	20000648 	.word	0x20000648
    40d8:	20010850 	.word	0x20010850
    40dc:	20013930 	.word	0x20013930
    40e0:	00003edd 	.word	0x00003edd
    40e4:	3ff00000 	.word	0x3ff00000
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    40e8:	4b61      	ldr	r3, [pc, #388]	; (4270 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    40ea:	eb03 1808 	add.w	r8, r3, r8, lsl #4
    40ee:	f888 700e 	strb.w	r7, [r8, #14]
    40f2:	3401      	adds	r4, #1
	for (uint8_t j=0; j<16; j++){
    40f4:	2c10      	cmp	r4, #16
    40f6:	d0d0      	beq.n	409a <grid_module_en16_reva_hardware_transfer_complete_cb+0x182>
    40f8:	b2e1      	uxtb	r1, r4
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    40fa:	084b      	lsrs	r3, r1, #1
    40fc:	5ceb      	ldrb	r3, [r5, r3]
    40fe:	f001 0201 	and.w	r2, r1, #1
    4102:	0092      	lsls	r2, r2, #2
    4104:	4113      	asrs	r3, r2
    4106:	b2db      	uxtb	r3, r3
    4108:	f003 090f 	and.w	r9, r3, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    410c:	192a      	adds	r2, r5, r4
    410e:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
    4112:	b2d2      	uxtb	r2, r2
		if (old_value != new_value){
    4114:	4591      	cmp	r9, r2
    4116:	d0ec      	beq.n	40f2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1da>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    4118:	4a56      	ldr	r2, [pc, #344]	; (4274 <grid_module_en16_reva_hardware_transfer_complete_cb+0x35c>)
    411a:	f814 8002 	ldrb.w	r8, [r4, r2]
			UI_SPI_DEBUG = j;
    411e:	4a56      	ldr	r2, [pc, #344]	; (4278 <grid_module_en16_reva_hardware_transfer_complete_cb+0x360>)
    4120:	7011      	strb	r1, [r2, #0]
			uint8_t button_value = new_value>>2;
    4122:	ea4f 0c99 	mov.w	ip, r9, lsr #2
			uint8_t phase_a = (new_value>>1)&1;
    4126:	f3c9 0940 	ubfx	r9, r9, #1, #1
			uint8_t phase_b = (new_value)&1;
    412a:	f003 0701 	and.w	r7, r3, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    412e:	4b50      	ldr	r3, [pc, #320]	; (4270 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    4130:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4134:	785b      	ldrb	r3, [r3, #1]
    4136:	4563      	cmp	r3, ip
    4138:	d031      	beq.n	419e <grid_module_en16_reva_hardware_transfer_complete_cb+0x286>
				grid_ui_encoder_array[i].button_changed = 1;
    413a:	4b4d      	ldr	r3, [pc, #308]	; (4270 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    413c:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4140:	2201      	movs	r2, #1
    4142:	709a      	strb	r2, [r3, #2]
				grid_ui_encoder_array[i].button_value = new_value>>2;
    4144:	f883 c001 	strb.w	ip, [r3, #1]
				uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    4148:	4b4c      	ldr	r3, [pc, #304]	; (427c <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>)
    414a:	685b      	ldr	r3, [r3, #4]
    414c:	4a4c      	ldr	r2, [pc, #304]	; (4280 <grid_module_en16_reva_hardware_transfer_complete_cb+0x368>)
    414e:	7a52      	ldrb	r2, [r2, #9]
    4150:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4154:	68db      	ldr	r3, [r3, #12]
    4156:	f04f 0e34 	mov.w	lr, #52	; 0x34
    415a:	fb0e 3e08 	mla	lr, lr, r8, r3
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    415e:	4b49      	ldr	r3, [pc, #292]	; (4284 <grid_module_en16_reva_hardware_transfer_complete_cb+0x36c>)
    4160:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4162:	f10d 0a20 	add.w	sl, sp, #32
    4166:	e90a 000f 	stmdb	sl, {r0, r1, r2, r3}
				if (grid_ui_encoder_array[i].button_value == 0){ // Button Press Event
    416a:	f1bc 0f00 	cmp.w	ip, #0
    416e:	f47f af2d 	bne.w	3fcc <grid_module_en16_reva_hardware_transfer_complete_cb+0xb4>
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    4172:	f8ce 800c 	str.w	r8, [lr, #12]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    4176:	4653      	mov	r3, sl
    4178:	4443      	add	r3, r8
    417a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    417e:	f8ce 3010 	str.w	r3, [lr, #16]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV7] = 127;
    4182:	237f      	movs	r3, #127	; 0x7f
    4184:	f8ce 3024 	str.w	r3, [lr, #36]	; 0x24
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV8] = 255;
    4188:	23ff      	movs	r3, #255	; 0xff
    418a:	f8ce 3028 	str.w	r3, [lr, #40]	; 0x28
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    418e:	4b3c      	ldr	r3, [pc, #240]	; (4280 <grid_module_en16_reva_hardware_transfer_complete_cb+0x368>)
    4190:	7a59      	ldrb	r1, [r3, #9]
    4192:	2304      	movs	r3, #4
    4194:	4642      	mov	r2, r8
    4196:	4839      	ldr	r0, [pc, #228]	; (427c <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>)
    4198:	f8df b104 	ldr.w	fp, [pc, #260]	; 42a0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x388>
    419c:	47d8      	blx	fp
			uint8_t a_prev = grid_ui_encoder_array[i].phase_a_previous;
    419e:	4b34      	ldr	r3, [pc, #208]	; (4270 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    41a0:	eb03 1308 	add.w	r3, r3, r8, lsl #4
			if (a_now != a_prev){
    41a4:	7b5b      	ldrb	r3, [r3, #13]
    41a6:	454b      	cmp	r3, r9
    41a8:	d09e      	beq.n	40e8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1d0>
					delta = +1;
    41aa:	45b9      	cmp	r9, r7
    41ac:	bf14      	ite	ne
    41ae:	f04f 3bff 	movne.w	fp, #4294967295
    41b2:	f04f 0b01 	moveq.w	fp, #1
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    41b6:	4b2e      	ldr	r3, [pc, #184]	; (4270 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    41b8:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    41bc:	f883 900d 	strb.w	r9, [r3, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    41c0:	739f      	strb	r7, [r3, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time);
    41c2:	6899      	ldr	r1, [r3, #8]
    41c4:	482e      	ldr	r0, [pc, #184]	; (4280 <grid_module_en16_reva_hardware_transfer_complete_cb+0x368>)
    41c6:	4b30      	ldr	r3, [pc, #192]	; (4288 <grid_module_en16_reva_hardware_transfer_complete_cb+0x370>)
    41c8:	4798      	blx	r3
    41ca:	9003      	str	r0, [sp, #12]
				if (elapsed_time>400){
    41cc:	9b03      	ldr	r3, [sp, #12]
    41ce:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    41d2:	bf84      	itt	hi
    41d4:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    41d8:	9303      	strhi	r3, [sp, #12]
				if (elapsed_time<20){
    41da:	9b03      	ldr	r3, [sp, #12]
    41dc:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    41de:	bf9c      	itt	ls
    41e0:	2314      	movls	r3, #20
    41e2:	9303      	strls	r3, [sp, #12]
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    41e4:	9b03      	ldr	r3, [sp, #12]
    41e6:	9803      	ldr	r0, [sp, #12]
    41e8:	fb00 f003 	mul.w	r0, r0, r3
    41ec:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    41f0:	f500 7080 	add.w	r0, r0, #256	; 0x100
    41f4:	4b25      	ldr	r3, [pc, #148]	; (428c <grid_module_en16_reva_hardware_transfer_complete_cb+0x374>)
    41f6:	4798      	blx	r3
    41f8:	ec53 2b18 	vmov	r2, r3, d8
    41fc:	4f24      	ldr	r7, [pc, #144]	; (4290 <grid_module_en16_reva_hardware_transfer_complete_cb+0x378>)
    41fe:	47b8      	blx	r7
    4200:	ec53 2b19 	vmov	r2, r3, d9
    4204:	4f23      	ldr	r7, [pc, #140]	; (4294 <grid_module_en16_reva_hardware_transfer_complete_cb+0x37c>)
    4206:	47b8      	blx	r7
    4208:	4b23      	ldr	r3, [pc, #140]	; (4298 <grid_module_en16_reva_hardware_transfer_complete_cb+0x380>)
    420a:	4798      	blx	r3
    420c:	b287      	uxth	r7, r0
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    420e:	481c      	ldr	r0, [pc, #112]	; (4280 <grid_module_en16_reva_hardware_transfer_complete_cb+0x368>)
    4210:	4b22      	ldr	r3, [pc, #136]	; (429c <grid_module_en16_reva_hardware_transfer_complete_cb+0x384>)
    4212:	4798      	blx	r3
    4214:	4b16      	ldr	r3, [pc, #88]	; (4270 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    4216:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    421a:	6098      	str	r0, [r3, #8]
				int16_t xi = delta + delta * velocityfactor;
    421c:	1c7b      	adds	r3, r7, #1
    421e:	fb13 f30b 	smulbb	r3, r3, fp
    4222:	b29b      	uxth	r3, r3
    4224:	b21a      	sxth	r2, r3
				if (delta<0){
    4226:	f1bb 0f00 	cmp.w	fp, #0
    422a:	f6ff aee5 	blt.w	3ff8 <grid_module_en16_reva_hardware_transfer_complete_cb+0xe0>
				else if (delta>0){
    422e:	f1bb 0f00 	cmp.w	fp, #0
    4232:	dd0c      	ble.n	424e <grid_module_en16_reva_hardware_transfer_complete_cb+0x336>
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
    4234:	490e      	ldr	r1, [pc, #56]	; (4270 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    4236:	eb01 1108 	add.w	r1, r1, r8, lsl #4
    423a:	78c9      	ldrb	r1, [r1, #3]
    423c:	440a      	add	r2, r1
    423e:	2a7f      	cmp	r2, #127	; 0x7f
    4240:	f73f aeec 	bgt.w	401c <grid_module_en16_reva_hardware_transfer_complete_cb+0x104>
						grid_ui_encoder_array[i].rotation_value += xi;
    4244:	4a0a      	ldr	r2, [pc, #40]	; (4270 <grid_module_en16_reva_hardware_transfer_complete_cb+0x358>)
    4246:	eb02 1208 	add.w	r2, r2, r8, lsl #4
    424a:	440b      	add	r3, r1
    424c:	70d3      	strb	r3, [r2, #3]
				value = helper[bank][i];
    424e:	4632      	mov	r2, r6
    4250:	eb05 1306 	add.w	r3, r5, r6, lsl #4
    4254:	4443      	add	r3, r8
    4256:	f893 3020 	ldrb.w	r3, [r3, #32]
				if (value + delta*velocityfactor < 0){
    425a:	fb07 310b 	mla	r1, r7, fp, r3
    425e:	2900      	cmp	r1, #0
    4260:	f6ff aee2 	blt.w	4028 <grid_module_en16_reva_hardware_transfer_complete_cb+0x110>
				else if (value + delta*velocityfactor > 127){
    4264:	297f      	cmp	r1, #127	; 0x7f
    4266:	f73f aee1 	bgt.w	402c <grid_module_en16_reva_hardware_transfer_complete_cb+0x114>
					value += delta*velocityfactor;
    426a:	f001 07ff 	and.w	r7, r1, #255	; 0xff
    426e:	e6de      	b.n	402e <grid_module_en16_reva_hardware_transfer_complete_cb+0x116>
    4270:	20010850 	.word	0x20010850
    4274:	20000310 	.word	0x20000310
    4278:	200041f1 	.word	0x200041f1
    427c:	2000714c 	.word	0x2000714c
    4280:	20007158 	.word	0x20007158
    4284:	0001038c 	.word	0x0001038c
    4288:	00005553 	.word	0x00005553
    428c:	0000e5c5 	.word	0x0000e5c5
    4290:	0000e905 	.word	0x0000e905
    4294:	0000e34d 	.word	0x0000e34d
    4298:	0000ead5 	.word	0x0000ead5
    429c:	0000554f 	.word	0x0000554f
    42a0:	00006989 	.word	0x00006989

000042a4 <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    42a4:	b510      	push	{r4, lr}
    42a6:	4b0e      	ldr	r3, [pc, #56]	; (42e0 <grid_module_en16_reva_hardware_init+0x3c>)
    42a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    42ac:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    42ae:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    42b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    42b4:	629a      	str	r2, [r3, #40]	; 0x28
    42b6:	4a0b      	ldr	r2, [pc, #44]	; (42e4 <grid_module_en16_reva_hardware_init+0x40>)
    42b8:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    42ba:	4c0b      	ldr	r4, [pc, #44]	; (42e8 <grid_module_en16_reva_hardware_init+0x44>)
    42bc:	2103      	movs	r1, #3
    42be:	4620      	mov	r0, r4
    42c0:	4b0a      	ldr	r3, [pc, #40]	; (42ec <grid_module_en16_reva_hardware_init+0x48>)
    42c2:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 400000);
    42c4:	490a      	ldr	r1, [pc, #40]	; (42f0 <grid_module_en16_reva_hardware_init+0x4c>)
    42c6:	4620      	mov	r0, r4
    42c8:	4b0a      	ldr	r3, [pc, #40]	; (42f4 <grid_module_en16_reva_hardware_init+0x50>)
    42ca:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    42cc:	490a      	ldr	r1, [pc, #40]	; (42f8 <grid_module_en16_reva_hardware_init+0x54>)
    42ce:	4620      	mov	r0, r4
    42d0:	4b0a      	ldr	r3, [pc, #40]	; (42fc <grid_module_en16_reva_hardware_init+0x58>)
    42d2:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    42d4:	4a0a      	ldr	r2, [pc, #40]	; (4300 <grid_module_en16_reva_hardware_init+0x5c>)
    42d6:	2100      	movs	r1, #0
    42d8:	4620      	mov	r0, r4
    42da:	4b0a      	ldr	r3, [pc, #40]	; (4304 <grid_module_en16_reva_hardware_init+0x60>)
    42dc:	4798      	blx	r3
    42de:	bd10      	pop	{r4, pc}
    42e0:	41008000 	.word	0x41008000
    42e4:	c0000020 	.word	0xc0000020
    42e8:	20000f44 	.word	0x20000f44
    42ec:	00007b1d 	.word	0x00007b1d
    42f0:	00061a80 	.word	0x00061a80
    42f4:	00007ae1 	.word	0x00007ae1
    42f8:	200041f4 	.word	0x200041f4
    42fc:	00007c05 	.word	0x00007c05
    4300:	00003f19 	.word	0x00003f19
    4304:	00007bc1 	.word	0x00007bc1

00004308 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(){
    4308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	
	grid_led_lowlevel_init(&grid_led_state, 16);
    430c:	2110      	movs	r1, #16
    430e:	481f      	ldr	r0, [pc, #124]	; (438c <grid_module_en16_reva_init+0x84>)
    4310:	4b1f      	ldr	r3, [pc, #124]	; (4390 <grid_module_en16_reva_init+0x88>)
    4312:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);	
    4314:	2104      	movs	r1, #4
    4316:	481f      	ldr	r0, [pc, #124]	; (4394 <grid_module_en16_reva_init+0x8c>)
    4318:	4b1f      	ldr	r3, [pc, #124]	; (4398 <grid_module_en16_reva_init+0x90>)
    431a:	4798      	blx	r3
    431c:	f04f 0900 	mov.w	r9, #0

	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
	{
		
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    4320:	4d1c      	ldr	r5, [pc, #112]	; (4394 <grid_module_en16_reva_init+0x8c>)
    4322:	f8df a084 	ldr.w	sl, [pc, #132]	; 43a8 <grid_module_en16_reva_init+0xa0>
		
		for(uint8_t j=0; j<16; j++){
		
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    4326:	f8df 8084 	ldr.w	r8, [pc, #132]	; 43ac <grid_module_en16_reva_init+0xa4>
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    432a:	2210      	movs	r2, #16
    432c:	fa5f f189 	uxtb.w	r1, r9
    4330:	4628      	mov	r0, r5
    4332:	47d0      	blx	sl
    4334:	ea4f 1709 	mov.w	r7, r9, lsl #4
    4338:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    433a:	2603      	movs	r6, #3
    433c:	6868      	ldr	r0, [r5, #4]
    433e:	4632      	mov	r2, r6
    4340:	b2e1      	uxtb	r1, r4
    4342:	4438      	add	r0, r7
    4344:	47c0      	blx	r8
    4346:	3401      	adds	r4, #1
		for(uint8_t j=0; j<16; j++){
    4348:	2c10      	cmp	r4, #16
    434a:	d1f7      	bne.n	433c <grid_module_en16_reva_init+0x34>
    434c:	f109 0901 	add.w	r9, r9, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
    4350:	f1b9 0f04 	cmp.w	r9, #4
    4354:	d1e9      	bne.n	432a <grid_module_en16_reva_init+0x22>
    4356:	4b11      	ldr	r3, [pc, #68]	; (439c <grid_module_en16_reva_init+0x94>)
    4358:	2000      	movs	r0, #0
	// initialize local encoder helper struct
	for (uint8_t j = 0; j<16; j++)
	{
		grid_ui_encoder_array[j].controller_number = j;
		
		grid_ui_encoder_array[j].button_value = 1;
    435a:	2101      	movs	r1, #1
		grid_ui_encoder_array[j].button_changed = 0; 
    435c:	4602      	mov	r2, r0
		grid_ui_encoder_array[j].rotation_value = 0;
		grid_ui_encoder_array[j].rotation_changed = 1;
		grid_ui_encoder_array[j].rotation_direction = 0;
		grid_ui_encoder_array[j].last_real_time = -1;
    435e:	f04f 34ff 	mov.w	r4, #4294967295
		grid_ui_encoder_array[j].controller_number = j;
    4362:	7018      	strb	r0, [r3, #0]
		grid_ui_encoder_array[j].button_value = 1;
    4364:	7059      	strb	r1, [r3, #1]
		grid_ui_encoder_array[j].button_changed = 0; 
    4366:	709a      	strb	r2, [r3, #2]
		grid_ui_encoder_array[j].rotation_value = 0;
    4368:	70da      	strb	r2, [r3, #3]
		grid_ui_encoder_array[j].rotation_changed = 1;
    436a:	7119      	strb	r1, [r3, #4]
		grid_ui_encoder_array[j].rotation_direction = 0;
    436c:	715a      	strb	r2, [r3, #5]
		grid_ui_encoder_array[j].last_real_time = -1;
    436e:	609c      	str	r4, [r3, #8]
		grid_ui_encoder_array[j].velocity = 0;
    4370:	731a      	strb	r2, [r3, #12]
		grid_ui_encoder_array[j].phase_a_previous = 1;
    4372:	7359      	strb	r1, [r3, #13]
		grid_ui_encoder_array[j].phase_b_previous = 1;	
    4374:	7399      	strb	r1, [r3, #14]
    4376:	3001      	adds	r0, #1
    4378:	3310      	adds	r3, #16
	for (uint8_t j = 0; j<16; j++)
    437a:	2810      	cmp	r0, #16
    437c:	d1f1      	bne.n	4362 <grid_module_en16_reva_init+0x5a>
		
	}
	
	
	grid_module_en16_reva_hardware_init();
    437e:	4b08      	ldr	r3, [pc, #32]	; (43a0 <grid_module_en16_reva_init+0x98>)
    4380:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
    4382:	4b08      	ldr	r3, [pc, #32]	; (43a4 <grid_module_en16_reva_init+0x9c>)
    4384:	4798      	blx	r3
    4386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    438a:	bf00      	nop
    438c:	20013914 	.word	0x20013914
    4390:	00003771 	.word	0x00003771
    4394:	2000714c 	.word	0x2000714c
    4398:	00005829 	.word	0x00005829
    439c:	20010850 	.word	0x20010850
    43a0:	000042a5 	.word	0x000042a5
    43a4:	00003edd 	.word	0x00003edd
    43a8:	00005861 	.word	0x00005861
    43ac:	00006e45 	.word	0x00006e45

000043b0 <grid_module_pbf4_reva_hardware_start_transfer>:
volatile uint8_t grid_module_pbf4_revb_mux =0;
volatile uint8_t grid_module_pbf4_reva_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

static uint8_t helper[16] = {0};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    43b0:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    43b2:	4803      	ldr	r0, [pc, #12]	; (43c0 <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    43b4:	4c03      	ldr	r4, [pc, #12]	; (43c4 <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    43b6:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    43b8:	4803      	ldr	r0, [pc, #12]	; (43c8 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    43ba:	47a0      	blx	r4
    43bc:	bd10      	pop	{r4, pc}
    43be:	bf00      	nop
    43c0:	20001050 	.word	0x20001050
    43c4:	00007371 	.word	0x00007371
    43c8:	20001224 	.word	0x20001224
    43cc:	00000000 	.word	0x00000000

000043d0 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    43d0:	4bb3      	ldr	r3, [pc, #716]	; (46a0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    43d2:	781b      	ldrb	r3, [r3, #0]
    43d4:	2b00      	cmp	r3, #0
    43d6:	f000 80c4 	beq.w	4562 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x192>
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    43da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    43de:	b089      	sub	sp, #36	; 0x24
		return;
	}
	

	
	if (grid_sys_state.bank_active_changed){
    43e0:	4bb0      	ldr	r3, [pc, #704]	; (46a4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    43e2:	7adb      	ldrb	r3, [r3, #11]
    43e4:	b323      	cbz	r3, 4430 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    43e6:	4aaf      	ldr	r2, [pc, #700]	; (46a4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    43e8:	2300      	movs	r3, #0
    43ea:	72d3      	strb	r3, [r2, #11]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    43ec:	4bae      	ldr	r3, [pc, #696]	; (46a8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    43ee:	685b      	ldr	r3, [r3, #4]
    43f0:	7a52      	ldrb	r2, [r2, #9]
    43f2:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    43f6:	7a5b      	ldrb	r3, [r3, #9]
    43f8:	b1d3      	cbz	r3, 4430 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x60>
    43fa:	2400      	movs	r4, #0
			
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = i;
    43fc:	4eaa      	ldr	r6, [pc, #680]	; (46a8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    43fe:	4da9      	ldr	r5, [pc, #676]	; (46a4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
			
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    4400:	4faa      	ldr	r7, [pc, #680]	; (46ac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = i;
    4402:	6873      	ldr	r3, [r6, #4]
    4404:	7a6a      	ldrb	r2, [r5, #9]
    4406:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    440a:	68da      	ldr	r2, [r3, #12]
    440c:	2334      	movs	r3, #52	; 0x34
    440e:	fb03 2304 	mla	r3, r3, r4, r2
    4412:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    4414:	7a69      	ldrb	r1, [r5, #9]
    4416:	2300      	movs	r3, #0
    4418:	4622      	mov	r2, r4
    441a:	4630      	mov	r0, r6
    441c:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    441e:	3401      	adds	r4, #1
    4420:	b2e4      	uxtb	r4, r4
    4422:	6873      	ldr	r3, [r6, #4]
    4424:	7a6a      	ldrb	r2, [r5, #9]
    4426:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    442a:	7a5b      	ldrb	r3, [r3, #9]
    442c:	42a3      	cmp	r3, r4
    442e:	d8e8      	bhi.n	4402 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x32>
	}	
	
	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    4430:	2300      	movs	r3, #0
    4432:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t adcresult_1 = 0;
    4436:	f8ad 301c 	strh.w	r3, [sp, #28]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    443a:	4b9d      	ldr	r3, [pc, #628]	; (46b0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    443c:	781a      	ldrb	r2, [r3, #0]
    443e:	3208      	adds	r2, #8
    4440:	499c      	ldr	r1, [pc, #624]	; (46b4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    4442:	5c8e      	ldrb	r6, [r1, r2]
    4444:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    4446:	781a      	ldrb	r2, [r3, #0]
    4448:	b2d2      	uxtb	r2, r2
    444a:	5c8d      	ldrb	r5, [r1, r2]
    444c:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    444e:	781a      	ldrb	r2, [r3, #0]
    4450:	3201      	adds	r2, #1
    4452:	b2d2      	uxtb	r2, r2
    4454:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    4456:	781a      	ldrb	r2, [r3, #0]
    4458:	f002 0207 	and.w	r2, r2, #7
    445c:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    445e:	781b      	ldrb	r3, [r3, #0]
    4460:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4464:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4468:	4b93      	ldr	r3, [pc, #588]	; (46b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    446a:	bf14      	ite	ne
    446c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4470:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    4474:	4b8e      	ldr	r3, [pc, #568]	; (46b0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    4476:	781b      	ldrb	r3, [r3, #0]
    4478:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    447c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    4480:	4b8d      	ldr	r3, [pc, #564]	; (46b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    4482:	bf14      	ite	ne
    4484:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4488:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    448c:	4b88      	ldr	r3, [pc, #544]	; (46b0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    448e:	781b      	ldrb	r3, [r3, #0]
    4490:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4494:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4498:	4b87      	ldr	r3, [pc, #540]	; (46b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    449a:	bf14      	ite	ne
    449c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    44a0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    44a4:	2302      	movs	r3, #2
    44a6:	f10d 021e 	add.w	r2, sp, #30
    44aa:	2100      	movs	r1, #0
    44ac:	4883      	ldr	r0, [pc, #524]	; (46bc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    44ae:	4c84      	ldr	r4, [pc, #528]	; (46c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    44b0:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    44b2:	2302      	movs	r3, #2
    44b4:	aa07      	add	r2, sp, #28
    44b6:	2100      	movs	r1, #0
    44b8:	4882      	ldr	r0, [pc, #520]	; (46c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    44ba:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    44bc:	f8df b218 	ldr.w	fp, [pc, #536]	; 46d8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x308>
    44c0:	f8bd 001e 	ldrh.w	r0, [sp, #30]
    44c4:	47d8      	blx	fp
    44c6:	f8df a214 	ldr.w	sl, [pc, #532]	; 46dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x30c>
    44ca:	a373      	add	r3, pc, #460	; (adr r3, 4698 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    44cc:	e9d3 2300 	ldrd	r2, r3, [r3]
    44d0:	47d0      	blx	sl
    44d2:	f8df 920c 	ldr.w	r9, [pc, #524]	; 46e0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x310>
    44d6:	47c8      	blx	r9
    44d8:	f64f 74ff 	movw	r4, #65535	; 0xffff
    44dc:	42a0      	cmp	r0, r4
    44de:	bf28      	it	cs
    44e0:	4620      	movcs	r0, r4
    44e2:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    44e4:	fa1f f880 	uxth.w	r8, r0
    44e8:	f8ad 801e 	strh.w	r8, [sp, #30]
	
	uint32_t input_1 = adcresult_1*1.03;
    44ec:	f8bd 001c 	ldrh.w	r0, [sp, #28]
    44f0:	47d8      	blx	fp
    44f2:	a369      	add	r3, pc, #420	; (adr r3, 4698 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    44f4:	e9d3 2300 	ldrd	r2, r3, [r3]
    44f8:	47d0      	blx	sl
    44fa:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    44fc:	42a0      	cmp	r0, r4
    44fe:	bf28      	it	cs
    4500:	4620      	movcs	r0, r4
    4502:	b280      	uxth	r0, r0
    4504:	f8ad 001c 	strh.w	r0, [sp, #28]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    4508:	f1a5 0308 	sub.w	r3, r5, #8
    450c:	b2db      	uxtb	r3, r3
    450e:	2b01      	cmp	r3, #1
    4510:	f240 80a9 	bls.w	4666 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x296>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    4514:	2e0d      	cmp	r6, #13
    4516:	d97e      	bls.n	4616 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x246>

		uint8_t result_index[2] = {0};
    4518:	2300      	movs	r3, #0
		uint8_t result_value[2] = {0};
    451a:	f8ad 3004 	strh.w	r3, [sp, #4]
		uint8_t result_valid[2] = {0};
    451e:	f8ad 3008 	strh.w	r3, [sp, #8]
		
		result_index[0] = adc_index_0-4;
    4522:	3e04      	subs	r6, #4
    4524:	f88d 6000 	strb.w	r6, [sp]
		result_index[1] = adc_index_1-4;
    4528:	3d04      	subs	r5, #4
    452a:	f88d 5001 	strb.w	r5, [sp, #1]
		
		uint8_t adcresult_0_valid = 0;
	
		if (adcresult_0>60000){
    452e:	f64e 2360 	movw	r3, #60000	; 0xea60
    4532:	4598      	cmp	r8, r3
    4534:	d91b      	bls.n	456e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x19e>
			result_value[0] = 0;
			result_valid[0] = 1;
    4536:	2301      	movs	r3, #1
    4538:	f88d 3008 	strb.w	r3, [sp, #8]
			result_valid[0] = 1;
		}
	
		uint8_t adcresult_1_valid = 0;
	
		if (adcresult_1>60000){
    453c:	f64e 2360 	movw	r3, #60000	; 0xea60
    4540:	4298      	cmp	r0, r3
    4542:	d91e      	bls.n	4582 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1b2>
			result_value[1] = 0;
			result_valid[1] = 1;
    4544:	2301      	movs	r3, #1
    4546:	f88d 3009 	strb.w	r3, [sp, #9]
			result_value[1] = 127;
			result_valid[1] = 1;
		}


		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    454a:	4b5f      	ldr	r3, [pc, #380]	; (46c8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>)
    454c:	ac03      	add	r4, sp, #12
    454e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4550:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    4554:	2400      	movs	r4, #0
			// Helper variable for readability
			uint8_t res_index = result_index[i];
			uint8_t res_valid = result_valid[i];
			uint8_t res_value = result_value[i];
		
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4556:	f8df 9150 	ldr.w	r9, [pc, #336]	; 46a8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>
    455a:	f8df 8148 	ldr.w	r8, [pc, #328]	; 46a4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>
		
			if (res_value != helper[res_index] && res_valid == 1){
    455e:	4f5b      	ldr	r7, [pc, #364]	; (46cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>)
    4560:	e02d      	b.n	45be <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ee>
		grid_module_pbf4_reva_hardware_transfer_complete++;
    4562:	4a4f      	ldr	r2, [pc, #316]	; (46a0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    4564:	7813      	ldrb	r3, [r2, #0]
    4566:	3301      	adds	r3, #1
    4568:	b2db      	uxtb	r3, r3
    456a:	7013      	strb	r3, [r2, #0]
    456c:	4770      	bx	lr
		else if (adcresult_0<200){
    456e:	f1b8 0fc7 	cmp.w	r8, #199	; 0xc7
    4572:	d8e3      	bhi.n	453c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x16c>
			result_value[0] = 127;
    4574:	237f      	movs	r3, #127	; 0x7f
    4576:	f88d 3004 	strb.w	r3, [sp, #4]
			result_valid[0] = 1;
    457a:	2301      	movs	r3, #1
    457c:	f88d 3008 	strb.w	r3, [sp, #8]
    4580:	e7dc      	b.n	453c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x16c>
		else if (adcresult_1<200){
    4582:	28c7      	cmp	r0, #199	; 0xc7
    4584:	d8e1      	bhi.n	454a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x17a>
			result_value[1] = 127;
    4586:	237f      	movs	r3, #127	; 0x7f
    4588:	f88d 3005 	strb.w	r3, [sp, #5]
			result_valid[1] = 1;
    458c:	2301      	movs	r3, #1
    458e:	f88d 3009 	strb.w	r3, [sp, #9]
    4592:	e7da      	b.n	454a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x17a>
					helper[result_index[i]] = res_value;
				
				}
				else{  // Button Release Event
				
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    4594:	60dd      	str	r5, [r3, #12]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    4596:	aa08      	add	r2, sp, #32
    4598:	442a      	add	r2, r5
    459a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    459e:	611a      	str	r2, [r3, #16]

					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV7] = 0;
    45a0:	2200      	movs	r2, #0
    45a2:	625a      	str	r2, [r3, #36]	; 0x24
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV8] = 0;
    45a4:	629a      	str	r2, [r3, #40]	; 0x28

				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    45a6:	f898 1009 	ldrb.w	r1, [r8, #9]
    45aa:	2305      	movs	r3, #5
    45ac:	462a      	mov	r2, r5
    45ae:	4648      	mov	r0, r9
    45b0:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 46ac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>
    45b4:	47d0      	blx	sl
				
					helper[result_index[i]] = res_value;
    45b6:	557e      	strb	r6, [r7, r5]
    45b8:	3401      	adds	r4, #1
		for (uint8_t i=0; i<2; i++)
    45ba:	2c02      	cmp	r4, #2
    45bc:	d053      	beq.n	4666 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x296>
			uint8_t res_index = result_index[i];
    45be:	f81d 5004 	ldrb.w	r5, [sp, r4]
			uint8_t res_value = result_value[i];
    45c2:	ab01      	add	r3, sp, #4
    45c4:	5ce6      	ldrb	r6, [r4, r3]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    45c6:	f8d9 1004 	ldr.w	r1, [r9, #4]
    45ca:	f898 3009 	ldrb.w	r3, [r8, #9]
    45ce:	b2db      	uxtb	r3, r3
			if (res_value != helper[res_index] && res_valid == 1){
    45d0:	5d7a      	ldrb	r2, [r7, r5]
    45d2:	4296      	cmp	r6, r2
    45d4:	d0f0      	beq.n	45b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1e8>
			uint8_t res_valid = result_valid[i];
    45d6:	a802      	add	r0, sp, #8
			if (res_value != helper[res_index] && res_valid == 1){
    45d8:	5c20      	ldrb	r0, [r4, r0]
    45da:	2801      	cmp	r0, #1
    45dc:	d1ec      	bne.n	45b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1e8>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    45de:	eb01 1303 	add.w	r3, r1, r3, lsl #4
    45e2:	68db      	ldr	r3, [r3, #12]
    45e4:	2134      	movs	r1, #52	; 0x34
    45e6:	fb01 3305 	mla	r3, r1, r5, r3
				if (helper[res_index] == 0){ // Button Press Event
    45ea:	2a00      	cmp	r2, #0
    45ec:	d1d2      	bne.n	4594 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1c4>
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    45ee:	60dd      	str	r5, [r3, #12]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    45f0:	aa08      	add	r2, sp, #32
    45f2:	442a      	add	r2, r5
    45f4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    45f8:	611a      	str	r2, [r3, #16]
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV7] = 127;
    45fa:	227f      	movs	r2, #127	; 0x7f
    45fc:	625a      	str	r2, [r3, #36]	; 0x24
					template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_DV8] = 255;
    45fe:	22ff      	movs	r2, #255	; 0xff
    4600:	629a      	str	r2, [r3, #40]	; 0x28
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    4602:	f898 1009 	ldrb.w	r1, [r8, #9]
    4606:	2304      	movs	r3, #4
    4608:	462a      	mov	r2, r5
    460a:	4648      	mov	r0, r9
    460c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 46ac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>
    4610:	47d0      	blx	sl
					helper[result_index[i]] = res_value;
    4612:	557e      	strb	r6, [r7, r5]
    4614:	e7d0      	b.n	45b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1e8>
		

	}
	else{ // POTENTIOMETER OR FADER
		
		if (adc_index_1 == 0 || adc_index_1 == 1){
    4616:	2d01      	cmp	r5, #1
    4618:	d92d      	bls.n	4676 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a6>
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
			
		}
		else{
			// normal fader polarity			
			grid_ain_add_sample(adc_index_0, adcresult_0);
    461a:	b2b9      	uxth	r1, r7
    461c:	4630      	mov	r0, r6
    461e:	4c2c      	ldr	r4, [pc, #176]	; (46d0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>)
    4620:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    4622:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    4626:	4628      	mov	r0, r5
    4628:	47a0      	blx	r4
		}
			

		uint8_t result_index[2] = {0};
	
		result_index[0] = adc_index_0;
    462a:	f88d 6008 	strb.w	r6, [sp, #8]
		result_index[1] = adc_index_1;
    462e:	f88d 5009 	strb.w	r5, [sp, #9]


		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    4632:	4b25      	ldr	r3, [pc, #148]	; (46c8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>)
    4634:	ac03      	add	r4, sp, #12
    4636:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4638:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    463c:	ad02      	add	r5, sp, #8
    463e:	f10d 090a 	add.w	r9, sp, #10
		{
		
			// Helper variable for readability
			uint8_t res_index = result_index[i];

			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4642:	4f19      	ldr	r7, [pc, #100]	; (46a8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    4644:	4e17      	ldr	r6, [pc, #92]	; (46a4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
		
			if (grid_ain_get_changed(res_index)){
    4646:	f8df 809c 	ldr.w	r8, [pc, #156]	; 46e4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x314>
			uint8_t res_index = result_index[i];
    464a:	f815 4b01 	ldrb.w	r4, [r5], #1
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    464e:	687b      	ldr	r3, [r7, #4]
    4650:	7a72      	ldrb	r2, [r6, #9]
    4652:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4656:	f8d3 a00c 	ldr.w	sl, [r3, #12]
			if (grid_ain_get_changed(res_index)){
    465a:	4620      	mov	r0, r4
    465c:	47c0      	blx	r8
    465e:	2800      	cmp	r0, #0
    4660:	d142      	bne.n	46e8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x318>
		for (uint8_t i=0; i<2; i++)
    4662:	45a9      	cmp	r9, r5
    4664:	d1f1      	bne.n	464a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x27a>
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    4666:	2200      	movs	r2, #0
    4668:	4b0d      	ldr	r3, [pc, #52]	; (46a0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    466a:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    466c:	4b19      	ldr	r3, [pc, #100]	; (46d4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>)
    466e:	4798      	blx	r3
}
    4670:	b009      	add	sp, #36	; 0x24
    4672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    4676:	b2b9      	uxth	r1, r7
    4678:	f64f 78ff 	movw	r8, #65535	; 0xffff
    467c:	eba8 0101 	sub.w	r1, r8, r1
    4680:	4630      	mov	r0, r6
    4682:	4c13      	ldr	r4, [pc, #76]	; (46d0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>)
    4684:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    4686:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    468a:	eba8 0101 	sub.w	r1, r8, r1
    468e:	4628      	mov	r0, r5
    4690:	47a0      	blx	r4
    4692:	e7ca      	b.n	462a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x25a>
    4694:	f3af 8000 	nop.w
    4698:	47ae147b 	.word	0x47ae147b
    469c:	3ff07ae1 	.word	0x3ff07ae1
    46a0:	200041fc 	.word	0x200041fc
    46a4:	20007158 	.word	0x20007158
    46a8:	2000714c 	.word	0x2000714c
    46ac:	00006989 	.word	0x00006989
    46b0:	200138a8 	.word	0x200138a8
    46b4:	20000324 	.word	0x20000324
    46b8:	41008000 	.word	0x41008000
    46bc:	20001050 	.word	0x20001050
    46c0:	00007291 	.word	0x00007291
    46c4:	20001224 	.word	0x20001224
    46c8:	0001039c 	.word	0x0001039c
    46cc:	200006bc 	.word	0x200006bc
    46d0:	00001979 	.word	0x00001979
    46d4:	000043b1 	.word	0x000043b1
    46d8:	0000e5e5 	.word	0x0000e5e5
    46dc:	0000e6b1 	.word	0x0000e6b1
    46e0:	0000ead5 	.word	0x0000ead5
    46e4:	00001a75 	.word	0x00001a75
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    46e8:	2334      	movs	r3, #52	; 0x34
    46ea:	fb03 aa04 	mla	sl, r3, r4, sl
				uint8_t res_value = grid_ain_get_average(res_index, 7);
    46ee:	2107      	movs	r1, #7
    46f0:	4620      	mov	r0, r4
    46f2:	f8df b044 	ldr.w	fp, [pc, #68]	; 4738 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x368>
    46f6:	47d8      	blx	fp
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    46f8:	f8ca 400c 	str.w	r4, [sl, #12]
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    46fc:	ab08      	add	r3, sp, #32
    46fe:	4423      	add	r3, r4
    4700:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4704:	f8ca 3010 	str.w	r3, [sl, #16]
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV7] = grid_ain_get_average(res_index, 7);
    4708:	2107      	movs	r1, #7
    470a:	4620      	mov	r0, r4
    470c:	47d8      	blx	fp
    470e:	f8ca 0014 	str.w	r0, [sl, #20]
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV8] = grid_ain_get_average(res_index, 8);
    4712:	2108      	movs	r1, #8
    4714:	4620      	mov	r0, r4
    4716:	47d8      	blx	fp
    4718:	f8ca 0018 	str.w	r0, [sl, #24]
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV14U] = 0;
    471c:	2300      	movs	r3, #0
    471e:	f8ca 301c 	str.w	r3, [sl, #28]
				template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV14L] = 0;
    4722:	f8ca 3020 	str.w	r3, [sl, #32]
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);
    4726:	7a71      	ldrb	r1, [r6, #9]
    4728:	2301      	movs	r3, #1
    472a:	4622      	mov	r2, r4
    472c:	4638      	mov	r0, r7
    472e:	4c01      	ldr	r4, [pc, #4]	; (4734 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x364>)
    4730:	47a0      	blx	r4
    4732:	e796      	b.n	4662 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x292>
    4734:	00006989 	.word	0x00006989
    4738:	00001a85 	.word	0x00001a85

0000473c <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    473c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    473e:	4f0b      	ldr	r7, [pc, #44]	; (476c <grid_module_pbf4_reva_hardware_init+0x30>)
    4740:	4c0b      	ldr	r4, [pc, #44]	; (4770 <grid_module_pbf4_reva_hardware_init+0x34>)
    4742:	463b      	mov	r3, r7
    4744:	2200      	movs	r2, #0
    4746:	4611      	mov	r1, r2
    4748:	4620      	mov	r0, r4
    474a:	4e0a      	ldr	r6, [pc, #40]	; (4774 <grid_module_pbf4_reva_hardware_init+0x38>)
    474c:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    474e:	4d0a      	ldr	r5, [pc, #40]	; (4778 <grid_module_pbf4_reva_hardware_init+0x3c>)
    4750:	463b      	mov	r3, r7
    4752:	2200      	movs	r2, #0
    4754:	4611      	mov	r1, r2
    4756:	4628      	mov	r0, r5
    4758:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    475a:	2100      	movs	r1, #0
    475c:	4620      	mov	r0, r4
    475e:	4c07      	ldr	r4, [pc, #28]	; (477c <grid_module_pbf4_reva_hardware_init+0x40>)
    4760:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    4762:	2100      	movs	r1, #0
    4764:	4628      	mov	r0, r5
    4766:	47a0      	blx	r4
    4768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    476a:	bf00      	nop
    476c:	000043d1 	.word	0x000043d1
    4770:	20001050 	.word	0x20001050
    4774:	00007211 	.word	0x00007211
    4778:	20001224 	.word	0x20001224
    477c:	000071d1 	.word	0x000071d1

00004780 <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(){
    4780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    4784:	2307      	movs	r3, #7
    4786:	220e      	movs	r2, #14
    4788:	2105      	movs	r1, #5
    478a:	2010      	movs	r0, #16
    478c:	4c16      	ldr	r4, [pc, #88]	; (47e8 <grid_module_pbf4_reva_init+0x68>)
    478e:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 12);	
    4790:	210c      	movs	r1, #12
    4792:	4816      	ldr	r0, [pc, #88]	; (47ec <grid_module_pbf4_reva_init+0x6c>)
    4794:	4b16      	ldr	r3, [pc, #88]	; (47f0 <grid_module_pbf4_reva_init+0x70>)
    4796:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    4798:	2104      	movs	r1, #4
    479a:	4816      	ldr	r0, [pc, #88]	; (47f4 <grid_module_pbf4_reva_init+0x74>)
    479c:	4b16      	ldr	r3, [pc, #88]	; (47f8 <grid_module_pbf4_reva_init+0x78>)
    479e:	4798      	blx	r3
    47a0:	2500      	movs	r5, #0
    47a2:	46a9      	mov	r9, r5

	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 12);
    47a4:	4e13      	ldr	r6, [pc, #76]	; (47f4 <grid_module_pbf4_reva_init+0x74>)
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
			
			}
			else{ // BUTTONS -> MIDI Note On/Off
				
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    47a6:	4f15      	ldr	r7, [pc, #84]	; (47fc <grid_module_pbf4_reva_init+0x7c>)
		grid_ui_bank_init(&grid_ui_state, i, 12);
    47a8:	220c      	movs	r2, #12
    47aa:	fa5f f189 	uxtb.w	r1, r9
    47ae:	4630      	mov	r0, r6
    47b0:	4b13      	ldr	r3, [pc, #76]	; (4800 <grid_module_pbf4_reva_init+0x80>)
    47b2:	4798      	blx	r3
    47b4:	2400      	movs	r4, #0
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    47b6:	f04f 0802 	mov.w	r8, #2
    47ba:	b2e1      	uxtb	r1, r4
			if (j<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
    47bc:	2907      	cmp	r1, #7
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    47be:	6870      	ldr	r0, [r6, #4]
    47c0:	bf94      	ite	ls
    47c2:	2201      	movls	r2, #1
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    47c4:	4642      	movhi	r2, r8
    47c6:	4428      	add	r0, r5
    47c8:	47b8      	blx	r7
    47ca:	3401      	adds	r4, #1
		for(uint8_t j=0; j<12; j++){
    47cc:	2c0c      	cmp	r4, #12
    47ce:	d1f4      	bne.n	47ba <grid_module_pbf4_reva_init+0x3a>
    47d0:	f109 0901 	add.w	r9, r9, #1
    47d4:	3510      	adds	r5, #16
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    47d6:	f1b9 0f04 	cmp.w	r9, #4
    47da:	d1e5      	bne.n	47a8 <grid_module_pbf4_reva_init+0x28>
			}
			
		}	
	}
			
	grid_module_pbf4_reva_hardware_init();
    47dc:	4b09      	ldr	r3, [pc, #36]	; (4804 <grid_module_pbf4_reva_init+0x84>)
    47de:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    47e0:	4b09      	ldr	r3, [pc, #36]	; (4808 <grid_module_pbf4_reva_init+0x88>)
    47e2:	4798      	blx	r3
    47e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    47e8:	0000192d 	.word	0x0000192d
    47ec:	20013914 	.word	0x20013914
    47f0:	00003771 	.word	0x00003771
    47f4:	2000714c 	.word	0x2000714c
    47f8:	00005829 	.word	0x00005829
    47fc:	00006e45 	.word	0x00006e45
    4800:	00005861 	.word	0x00005861
    4804:	0000473d 	.word	0x0000473d
    4808:	000043b1 	.word	0x000043b1

0000480c <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    480c:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    480e:	4803      	ldr	r0, [pc, #12]	; (481c <grid_module_po16_revb_hardware_start_transfer+0x10>)
    4810:	4c03      	ldr	r4, [pc, #12]	; (4820 <grid_module_po16_revb_hardware_start_transfer+0x14>)
    4812:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    4814:	4803      	ldr	r0, [pc, #12]	; (4824 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    4816:	47a0      	blx	r4
    4818:	bd10      	pop	{r4, pc}
    481a:	bf00      	nop
    481c:	20001050 	.word	0x20001050
    4820:	00007371 	.word	0x00007371
    4824:	20001224 	.word	0x20001224

00004828 <grid_module_po16_revb_hardware_transfer_complete_cb>:
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    4828:	4b7f      	ldr	r3, [pc, #508]	; (4a28 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    482a:	781b      	ldrb	r3, [r3, #0]
    482c:	2b00      	cmp	r3, #0
    482e:	f000 80c3 	beq.w	49b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x190>
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    4832:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4836:	b087      	sub	sp, #28
		grid_module_po16_revb_hardware_transfer_complete++;
		return;
	}
	
	
	if (grid_sys_state.bank_active_changed){
    4838:	4b7c      	ldr	r3, [pc, #496]	; (4a2c <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    483a:	7adb      	ldrb	r3, [r3, #11]
    483c:	b323      	cbz	r3, 4888 <grid_module_po16_revb_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    483e:	4a7b      	ldr	r2, [pc, #492]	; (4a2c <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    4840:	2300      	movs	r3, #0
    4842:	72d3      	strb	r3, [r2, #11]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    4844:	4b7a      	ldr	r3, [pc, #488]	; (4a30 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    4846:	685b      	ldr	r3, [r3, #4]
    4848:	7a52      	ldrb	r2, [r2, #9]
    484a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    484e:	7a5b      	ldrb	r3, [r3, #9]
    4850:	b1d3      	cbz	r3, 4888 <grid_module_po16_revb_hardware_transfer_complete_cb+0x60>
    4852:	2400      	movs	r4, #0
			
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = i;
    4854:	4e76      	ldr	r6, [pc, #472]	; (4a30 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    4856:	4d75      	ldr	r5, [pc, #468]	; (4a2c <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
			
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    4858:	4f76      	ldr	r7, [pc, #472]	; (4a34 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = i;
    485a:	6873      	ldr	r3, [r6, #4]
    485c:	7a6a      	ldrb	r2, [r5, #9]
    485e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4862:	68da      	ldr	r2, [r3, #12]
    4864:	2334      	movs	r3, #52	; 0x34
    4866:	fb03 2304 	mla	r3, r3, r4, r2
    486a:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    486c:	7a69      	ldrb	r1, [r5, #9]
    486e:	2300      	movs	r3, #0
    4870:	4622      	mov	r2, r4
    4872:	4630      	mov	r0, r6
    4874:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    4876:	3401      	adds	r4, #1
    4878:	b2e4      	uxtb	r4, r4
    487a:	6873      	ldr	r3, [r6, #4]
    487c:	7a6a      	ldrb	r2, [r5, #9]
    487e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4882:	7a5b      	ldrb	r3, [r3, #9]
    4884:	42a3      	cmp	r3, r4
    4886:	d8e8      	bhi.n	485a <grid_module_po16_revb_hardware_transfer_complete_cb+0x32>
		
	}	
		
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    4888:	2300      	movs	r3, #0
    488a:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint16_t adcresult_1 = 0;
    488e:	f8ad 3014 	strh.w	r3, [sp, #20]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    4892:	4b65      	ldr	r3, [pc, #404]	; (4a28 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    4894:	785a      	ldrb	r2, [r3, #1]
    4896:	3208      	adds	r2, #8
    4898:	4967      	ldr	r1, [pc, #412]	; (4a38 <grid_module_po16_revb_hardware_transfer_complete_cb+0x210>)
    489a:	5c8d      	ldrb	r5, [r1, r2]
    489c:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    489e:	785a      	ldrb	r2, [r3, #1]
    48a0:	b2d2      	uxtb	r2, r2
    48a2:	5c8c      	ldrb	r4, [r1, r2]
    48a4:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    48a6:	785a      	ldrb	r2, [r3, #1]
    48a8:	3201      	adds	r2, #1
    48aa:	b2d2      	uxtb	r2, r2
    48ac:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    48ae:	785a      	ldrb	r2, [r3, #1]
    48b0:	f002 0207 	and.w	r2, r2, #7
    48b4:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    48b6:	785b      	ldrb	r3, [r3, #1]
    48b8:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    48bc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    48c0:	4b5e      	ldr	r3, [pc, #376]	; (4a3c <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    48c2:	bf14      	ite	ne
    48c4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    48c8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    48cc:	4b56      	ldr	r3, [pc, #344]	; (4a28 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    48ce:	785b      	ldrb	r3, [r3, #1]
    48d0:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    48d4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    48d8:	4b58      	ldr	r3, [pc, #352]	; (4a3c <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    48da:	bf14      	ite	ne
    48dc:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    48e0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    48e4:	4b50      	ldr	r3, [pc, #320]	; (4a28 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    48e6:	785b      	ldrb	r3, [r3, #1]
    48e8:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    48ec:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    48f0:	4b52      	ldr	r3, [pc, #328]	; (4a3c <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    48f2:	bf14      	ite	ne
    48f4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    48f8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    48fc:	2302      	movs	r3, #2
    48fe:	f10d 0216 	add.w	r2, sp, #22
    4902:	2100      	movs	r1, #0
    4904:	484e      	ldr	r0, [pc, #312]	; (4a40 <grid_module_po16_revb_hardware_transfer_complete_cb+0x218>)
    4906:	4e4f      	ldr	r6, [pc, #316]	; (4a44 <grid_module_po16_revb_hardware_transfer_complete_cb+0x21c>)
    4908:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    490a:	2302      	movs	r3, #2
    490c:	aa05      	add	r2, sp, #20
    490e:	2100      	movs	r1, #0
    4910:	484d      	ldr	r0, [pc, #308]	; (4a48 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>)
    4912:	47b0      	blx	r6

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    4914:	f8df 9148 	ldr.w	r9, [pc, #328]	; 4a60 <grid_module_po16_revb_hardware_transfer_complete_cb+0x238>
    4918:	f8bd 0016 	ldrh.w	r0, [sp, #22]
    491c:	47c8      	blx	r9
    491e:	f8df 8144 	ldr.w	r8, [pc, #324]	; 4a64 <grid_module_po16_revb_hardware_transfer_complete_cb+0x23c>
    4922:	a33f      	add	r3, pc, #252	; (adr r3, 4a20 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    4924:	e9d3 2300 	ldrd	r2, r3, [r3]
    4928:	47c0      	blx	r8
    492a:	4f48      	ldr	r7, [pc, #288]	; (4a4c <grid_module_po16_revb_hardware_transfer_complete_cb+0x224>)
    492c:	47b8      	blx	r7
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    492e:	f64f 76ff 	movw	r6, #65535	; 0xffff
    4932:	42b0      	cmp	r0, r6
    4934:	bf28      	it	cs
    4936:	4630      	movcs	r0, r6
    4938:	f8ad 0016 	strh.w	r0, [sp, #22]
	
	uint32_t input_1 = adcresult_1*1.03;	
    493c:	f8bd 0014 	ldrh.w	r0, [sp, #20]
    4940:	47c8      	blx	r9
    4942:	a337      	add	r3, pc, #220	; (adr r3, 4a20 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    4944:	e9d3 2300 	ldrd	r2, r3, [r3]
    4948:	47c0      	blx	r8
    494a:	47b8      	blx	r7
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    494c:	42b0      	cmp	r0, r6
    494e:	bf28      	it	cs
    4950:	4630      	movcs	r0, r6
    4952:	f8ad 0014 	strh.w	r0, [sp, #20]

	// POT POLARITY IS REVERSED ON PO16_RevC
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    4956:	4b3e      	ldr	r3, [pc, #248]	; (4a50 <grid_module_po16_revb_hardware_transfer_complete_cb+0x228>)
    4958:	4798      	blx	r3
    495a:	2808      	cmp	r0, #8
    495c:	d032      	beq.n	49c4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x19c>
		// Reverse the 16bit result
		adcresult_0	= 65535 - adcresult_0;
		adcresult_1 = 65535 - adcresult_1;
	}

	grid_ain_add_sample(adc_index_0, adcresult_0);
    495e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    4962:	4628      	mov	r0, r5
    4964:	4e3b      	ldr	r6, [pc, #236]	; (4a54 <grid_module_po16_revb_hardware_transfer_complete_cb+0x22c>)
    4966:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    4968:	f8bd 1014 	ldrh.w	r1, [sp, #20]
    496c:	4620      	mov	r0, r4
    496e:	47b0      	blx	r6


	uint8_t result_index[2] = {0};
	
	result_index[0] = adc_index_0;
    4970:	f88d 5010 	strb.w	r5, [sp, #16]
	result_index[1] = adc_index_1;
    4974:	f88d 4011 	strb.w	r4, [sp, #17]


	uint8_t grid_module_po16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    4978:	4b37      	ldr	r3, [pc, #220]	; (4a58 <grid_module_po16_revb_hardware_transfer_complete_cb+0x230>)
    497a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    497c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    4980:	ad04      	add	r5, sp, #16
    4982:	f10d 0912 	add.w	r9, sp, #18
	{
	
		// Helper variable for readability
		uint8_t res_index = result_index[i];

		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4986:	4f2a      	ldr	r7, [pc, #168]	; (4a30 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    4988:	4e28      	ldr	r6, [pc, #160]	; (4a2c <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
	
		if (grid_ain_get_changed(res_index)){
    498a:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 4a68 <grid_module_po16_revb_hardware_transfer_complete_cb+0x240>
		uint8_t res_index = result_index[i];
    498e:	f815 4b01 	ldrb.w	r4, [r5], #1
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4992:	687b      	ldr	r3, [r7, #4]
    4994:	7a72      	ldrb	r2, [r6, #9]
    4996:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    499a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
		if (grid_ain_get_changed(res_index)){
    499e:	4620      	mov	r0, r4
    49a0:	47c0      	blx	r8
    49a2:	b9d0      	cbnz	r0, 49da <grid_module_po16_revb_hardware_transfer_complete_cb+0x1b2>
	for (uint8_t i=0; i<2; i++)
    49a4:	454d      	cmp	r5, r9
    49a6:	d1f2      	bne.n	498e <grid_module_po16_revb_hardware_transfer_complete_cb+0x166>
		}

	}
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    49a8:	2200      	movs	r2, #0
    49aa:	4b1f      	ldr	r3, [pc, #124]	; (4a28 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    49ac:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    49ae:	4b2b      	ldr	r3, [pc, #172]	; (4a5c <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    49b0:	4798      	blx	r3
}
    49b2:	b007      	add	sp, #28
    49b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_module_po16_revb_hardware_transfer_complete++;
    49b8:	4a1b      	ldr	r2, [pc, #108]	; (4a28 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    49ba:	7813      	ldrb	r3, [r2, #0]
    49bc:	3301      	adds	r3, #1
    49be:	b2db      	uxtb	r3, r3
    49c0:	7013      	strb	r3, [r2, #0]
    49c2:	4770      	bx	lr
		adcresult_0	= 65535 - adcresult_0;
    49c4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    49c8:	43db      	mvns	r3, r3
    49ca:	f8ad 3016 	strh.w	r3, [sp, #22]
		adcresult_1 = 65535 - adcresult_1;
    49ce:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    49d2:	43db      	mvns	r3, r3
    49d4:	f8ad 3014 	strh.w	r3, [sp, #20]
    49d8:	e7c1      	b.n	495e <grid_module_po16_revb_hardware_transfer_complete_cb+0x136>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    49da:	2334      	movs	r3, #52	; 0x34
    49dc:	fb03 aa04 	mla	sl, r3, r4, sl
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER] = res_index;
    49e0:	f8ca 400c 	str.w	r4, [sl, #12]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    49e4:	ab06      	add	r3, sp, #24
    49e6:	4423      	add	r3, r4
    49e8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
    49ec:	f8ca 3010 	str.w	r3, [sl, #16]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV7] = grid_ain_get_average(res_index, 7);
    49f0:	2107      	movs	r1, #7
    49f2:	4620      	mov	r0, r4
    49f4:	f8df b074 	ldr.w	fp, [pc, #116]	; 4a6c <grid_module_po16_revb_hardware_transfer_complete_cb+0x244>
    49f8:	47d8      	blx	fp
    49fa:	f8ca 0014 	str.w	r0, [sl, #20]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV8] = grid_ain_get_average(res_index, 8);
    49fe:	2108      	movs	r1, #8
    4a00:	4620      	mov	r0, r4
    4a02:	47d8      	blx	fp
    4a04:	f8ca 0018 	str.w	r0, [sl, #24]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV14U] = 0;
    4a08:	2300      	movs	r3, #0
    4a0a:	f8ca 301c 	str.w	r3, [sl, #28]
			template_parameter_list[GRID_TEMPLATE_A_PARAMETER_CONTROLLER_AV14L] = 0;
    4a0e:	f8ca 3020 	str.w	r3, [sl, #32]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);		
    4a12:	7a71      	ldrb	r1, [r6, #9]
    4a14:	2301      	movs	r3, #1
    4a16:	4622      	mov	r2, r4
    4a18:	4638      	mov	r0, r7
    4a1a:	4c06      	ldr	r4, [pc, #24]	; (4a34 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
    4a1c:	47a0      	blx	r4
    4a1e:	e7c1      	b.n	49a4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x17c>
    4a20:	47ae147b 	.word	0x47ae147b
    4a24:	3ff07ae1 	.word	0x3ff07ae1
    4a28:	200006ce 	.word	0x200006ce
    4a2c:	20007158 	.word	0x20007158
    4a30:	2000714c 	.word	0x2000714c
    4a34:	00006989 	.word	0x00006989
    4a38:	20000334 	.word	0x20000334
    4a3c:	41008000 	.word	0x41008000
    4a40:	20001050 	.word	0x20001050
    4a44:	00007291 	.word	0x00007291
    4a48:	20001224 	.word	0x20001224
    4a4c:	0000ead5 	.word	0x0000ead5
    4a50:	00005681 	.word	0x00005681
    4a54:	00001979 	.word	0x00001979
    4a58:	000103ac 	.word	0x000103ac
    4a5c:	0000480d 	.word	0x0000480d
    4a60:	0000e5e5 	.word	0x0000e5e5
    4a64:	0000e6b1 	.word	0x0000e6b1
    4a68:	00001a75 	.word	0x00001a75
    4a6c:	00001a85 	.word	0x00001a85

00004a70 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    4a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    4a72:	4f0b      	ldr	r7, [pc, #44]	; (4aa0 <grid_module_po16_revb_hardware_init+0x30>)
    4a74:	4c0b      	ldr	r4, [pc, #44]	; (4aa4 <grid_module_po16_revb_hardware_init+0x34>)
    4a76:	463b      	mov	r3, r7
    4a78:	2200      	movs	r2, #0
    4a7a:	4611      	mov	r1, r2
    4a7c:	4620      	mov	r0, r4
    4a7e:	4e0a      	ldr	r6, [pc, #40]	; (4aa8 <grid_module_po16_revb_hardware_init+0x38>)
    4a80:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    4a82:	4d0a      	ldr	r5, [pc, #40]	; (4aac <grid_module_po16_revb_hardware_init+0x3c>)
    4a84:	463b      	mov	r3, r7
    4a86:	2200      	movs	r2, #0
    4a88:	4611      	mov	r1, r2
    4a8a:	4628      	mov	r0, r5
    4a8c:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    4a8e:	2100      	movs	r1, #0
    4a90:	4620      	mov	r0, r4
    4a92:	4c07      	ldr	r4, [pc, #28]	; (4ab0 <grid_module_po16_revb_hardware_init+0x40>)
    4a94:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    4a96:	2100      	movs	r1, #0
    4a98:	4628      	mov	r0, r5
    4a9a:	47a0      	blx	r4
    4a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4a9e:	bf00      	nop
    4aa0:	00004829 	.word	0x00004829
    4aa4:	20001050 	.word	0x20001050
    4aa8:	00007211 	.word	0x00007211
    4aac:	20001224 	.word	0x20001224
    4ab0:	000071d1 	.word	0x000071d1

00004ab4 <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(){
    4ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    4ab8:	2307      	movs	r3, #7
    4aba:	220e      	movs	r2, #14
    4abc:	2105      	movs	r1, #5
    4abe:	2010      	movs	r0, #16
    4ac0:	4c16      	ldr	r4, [pc, #88]	; (4b1c <grid_module_po16_revb_init+0x68>)
    4ac2:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 16);
    4ac4:	2110      	movs	r1, #16
    4ac6:	4816      	ldr	r0, [pc, #88]	; (4b20 <grid_module_po16_revb_init+0x6c>)
    4ac8:	4b16      	ldr	r3, [pc, #88]	; (4b24 <grid_module_po16_revb_init+0x70>)
    4aca:	4798      	blx	r3

	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    4acc:	2104      	movs	r1, #4
    4ace:	4816      	ldr	r0, [pc, #88]	; (4b28 <grid_module_po16_revb_init+0x74>)
    4ad0:	4b16      	ldr	r3, [pc, #88]	; (4b2c <grid_module_po16_revb_init+0x78>)
    4ad2:	4798      	blx	r3
    4ad4:	f04f 0900 	mov.w	r9, #0
	
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    4ad8:	4d13      	ldr	r5, [pc, #76]	; (4b28 <grid_module_po16_revb_init+0x74>)
    4ada:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4b38 <grid_module_po16_revb_init+0x84>
		
		for(uint8_t j=0; j<16; j++){
			
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    4ade:	f8df 805c 	ldr.w	r8, [pc, #92]	; 4b3c <grid_module_po16_revb_init+0x88>
		grid_ui_bank_init(&grid_ui_state, i, 16);
    4ae2:	2210      	movs	r2, #16
    4ae4:	fa5f f189 	uxtb.w	r1, r9
    4ae8:	4628      	mov	r0, r5
    4aea:	47d0      	blx	sl
    4aec:	ea4f 1709 	mov.w	r7, r9, lsl #4
    4af0:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    4af2:	2601      	movs	r6, #1
    4af4:	6868      	ldr	r0, [r5, #4]
    4af6:	4632      	mov	r2, r6
    4af8:	b2e1      	uxtb	r1, r4
    4afa:	4438      	add	r0, r7
    4afc:	47c0      	blx	r8
    4afe:	3401      	adds	r4, #1
		for(uint8_t j=0; j<16; j++){
    4b00:	2c10      	cmp	r4, #16
    4b02:	d1f7      	bne.n	4af4 <grid_module_po16_revb_init+0x40>
    4b04:	f109 0901 	add.w	r9, r9, #1
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
    4b08:	f1b9 0f04 	cmp.w	r9, #4
    4b0c:	d1e9      	bne.n	4ae2 <grid_module_po16_revb_init+0x2e>

		}
	}
	
	grid_module_po16_revb_hardware_init();
    4b0e:	4b08      	ldr	r3, [pc, #32]	; (4b30 <grid_module_po16_revb_init+0x7c>)
    4b10:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    4b12:	4b08      	ldr	r3, [pc, #32]	; (4b34 <grid_module_po16_revb_init+0x80>)
    4b14:	4798      	blx	r3
    4b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4b1a:	bf00      	nop
    4b1c:	0000192d 	.word	0x0000192d
    4b20:	20013914 	.word	0x20013914
    4b24:	00003771 	.word	0x00003771
    4b28:	2000714c 	.word	0x2000714c
    4b2c:	00005829 	.word	0x00005829
    4b30:	00004a71 	.word	0x00004a71
    4b34:	0000480d 	.word	0x0000480d
    4b38:	00005861 	.word	0x00005861
    4b3c:	00006e45 	.word	0x00006e45

00004b40 <grid_task_enter_task>:
 * Author : SUKU WC
*/

#include "grid_sys.h"

enum grid_task grid_task_enter_task(struct grid_task_model* mod, enum grid_task next_task){
    4b40:	4603      	mov	r3, r0
	
	
	enum grid_task previous_task = mod->current_task;
    4b42:	7840      	ldrb	r0, [r0, #1]
	mod->current_task = next_task;
    4b44:	7059      	strb	r1, [r3, #1]
	return previous_task;
	
}
    4b46:	4770      	bx	lr

00004b48 <grid_task_timer_tick>:
	
	mod->current_task = previous_task;
	
}

void grid_task_timer_tick(struct grid_task_model* mod){
    4b48:	7843      	ldrb	r3, [r0, #1]
    4b4a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	
	mod->timer[mod->current_task]++;
    4b4e:	6843      	ldr	r3, [r0, #4]
    4b50:	3301      	adds	r3, #1
    4b52:	6043      	str	r3, [r0, #4]
    4b54:	4770      	bx	lr

00004b56 <grid_task_timer_reset>:
	
}

void grid_task_timer_reset(struct grid_task_model* mod){
    4b56:	1d03      	adds	r3, r0, #4
    4b58:	3024      	adds	r0, #36	; 0x24
	
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
		mod->timer[i] = 0;
    4b5a:	2200      	movs	r2, #0
    4b5c:	f843 2b04 	str.w	r2, [r3], #4
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
    4b60:	4283      	cmp	r3, r0
    4b62:	d1fb      	bne.n	4b5c <grid_task_timer_reset+0x6>
	}
	
}
    4b64:	4770      	bx	lr

00004b66 <grid_task_timer_read>:

uint32_t grid_task_timer_read(struct grid_task_model* mod, enum grid_task task){

	return 	mod->timer[task];
    4b66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	
}
    4b6a:	6848      	ldr	r0, [r1, #4]
    4b6c:	4770      	bx	lr
	...

00004b70 <grid_sys_nvm_store_configuration>:




void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    4b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4b74:	f2ad 4dec 	subw	sp, sp, #1260	; 0x4ec
    4b78:	4681      	mov	r9, r0
    4b7a:	460d      	mov	r5, r1

	struct grid_msg message;
	
	grid_msg_init(&message);
    4b7c:	a8d3      	add	r0, sp, #844	; 0x34c
    4b7e:	4b80      	ldr	r3, [pc, #512]	; (4d80 <grid_sys_nvm_store_configuration+0x210>)
    4b80:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    4b82:	2400      	movs	r4, #0
    4b84:	9400      	str	r4, [sp, #0]
    4b86:	4623      	mov	r3, r4
    4b88:	22ff      	movs	r2, #255	; 0xff
    4b8a:	4611      	mov	r1, r2
    4b8c:	a8d3      	add	r0, sp, #844	; 0x34c
    4b8e:	4f7d      	ldr	r7, [pc, #500]	; (4d84 <grid_sys_nvm_store_configuration+0x214>)
    4b90:	47b8      	blx	r7


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    4b92:	f44f 72c8 	mov.w	r2, #400	; 0x190
    4b96:	4621      	mov	r1, r4
    4b98:	a86f      	add	r0, sp, #444	; 0x1bc
    4b9a:	4b7b      	ldr	r3, [pc, #492]	; (4d88 <grid_sys_nvm_store_configuration+0x218>)
    4b9c:	4798      	blx	r3
    4b9e:	f109 090d 	add.w	r9, r9, #13
    4ba2:	4626      	mov	r6, r4
	for(uint8_t i=0; i<4; i++){
		
		// BANK ENABLED	
		offset = grid_msg_body_get_length(&message);
			
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    4ba4:	9503      	str	r5, [sp, #12]
		offset = grid_msg_body_get_length(&message);
    4ba6:	a8d3      	add	r0, sp, #844	; 0x34c
    4ba8:	4b78      	ldr	r3, [pc, #480]	; (4d8c <grid_sys_nvm_store_configuration+0x21c>)
    4baa:	4798      	blx	r3
    4bac:	4604      	mov	r4, r0
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    4bae:	f04f 0b03 	mov.w	fp, #3
    4bb2:	f8cd b000 	str.w	fp, [sp]
    4bb6:	2331      	movs	r3, #49	; 0x31
    4bb8:	2202      	movs	r2, #2
    4bba:	4975      	ldr	r1, [pc, #468]	; (4d90 <grid_sys_nvm_store_configuration+0x220>)
    4bbc:	a86f      	add	r0, sp, #444	; 0x1bc
    4bbe:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 4db0 <grid_sys_nvm_store_configuration+0x240>
    4bc2:	47d0      	blx	sl
		payload_length = strlen(payload);
    4bc4:	a86f      	add	r0, sp, #444	; 0x1bc
    4bc6:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 4db4 <grid_sys_nvm_store_configuration+0x244>
    4bca:	47c0      	blx	r8
			
		grid_msg_body_append_text(&message, payload, payload_length);
    4bcc:	b2c2      	uxtb	r2, r0
    4bce:	a96f      	add	r1, sp, #444	; 0x1bc
    4bd0:	a8d3      	add	r0, sp, #844	; 0x34c
    4bd2:	4d70      	ldr	r5, [pc, #448]	; (4d94 <grid_sys_nvm_store_configuration+0x224>)
    4bd4:	47a8      	blx	r5
			
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    4bd6:	270e      	movs	r7, #14
    4bd8:	9700      	str	r7, [sp, #0]
    4bda:	2301      	movs	r3, #1
    4bdc:	2204      	movs	r2, #4
    4bde:	9402      	str	r4, [sp, #8]
    4be0:	4621      	mov	r1, r4
    4be2:	a8d3      	add	r0, sp, #844	; 0x34c
    4be4:	4c6c      	ldr	r4, [pc, #432]	; (4d98 <grid_sys_nvm_store_configuration+0x228>)
    4be6:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    4be8:	9600      	str	r6, [sp, #0]
    4bea:	2302      	movs	r3, #2
    4bec:	2205      	movs	r2, #5
    4bee:	9902      	ldr	r1, [sp, #8]
    4bf0:	a8d3      	add	r0, sp, #844	; 0x34c
    4bf2:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);		
    4bf4:	f819 3b01 	ldrb.w	r3, [r9], #1
    4bf8:	9300      	str	r3, [sp, #0]
    4bfa:	2302      	movs	r3, #2
    4bfc:	2207      	movs	r2, #7
    4bfe:	9902      	ldr	r1, [sp, #8]
    4c00:	a8d3      	add	r0, sp, #844	; 0x34c
    4c02:	47a0      	blx	r4
			
		// BANK COLOR	
		offset = grid_msg_body_get_length(&message);
    4c04:	a8d3      	add	r0, sp, #844	; 0x34c
    4c06:	4b61      	ldr	r3, [pc, #388]	; (4d8c <grid_sys_nvm_store_configuration+0x21c>)
    4c08:	4798      	blx	r3
    4c0a:	9002      	str	r0, [sp, #8]
		
		sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    4c0c:	f8cd b000 	str.w	fp, [sp]
    4c10:	2332      	movs	r3, #50	; 0x32
    4c12:	2202      	movs	r2, #2
    4c14:	4961      	ldr	r1, [pc, #388]	; (4d9c <grid_sys_nvm_store_configuration+0x22c>)
    4c16:	a86f      	add	r0, sp, #444	; 0x1bc
    4c18:	47d0      	blx	sl
		payload_length = strlen(payload);
    4c1a:	ab6f      	add	r3, sp, #444	; 0x1bc
    4c1c:	4618      	mov	r0, r3
    4c1e:	47c0      	blx	r8
		
		grid_msg_body_append_text(&message, payload, payload_length);
    4c20:	b2c2      	uxtb	r2, r0
    4c22:	a96f      	add	r1, sp, #444	; 0x1bc
    4c24:	abd3      	add	r3, sp, #844	; 0x34c
    4c26:	4618      	mov	r0, r3
    4c28:	47a8      	blx	r5

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    4c2a:	9700      	str	r7, [sp, #0]
    4c2c:	2301      	movs	r3, #1
    4c2e:	2204      	movs	r2, #4
    4c30:	9d02      	ldr	r5, [sp, #8]
    4c32:	4629      	mov	r1, r5
    4c34:	a8d3      	add	r0, sp, #844	; 0x34c
    4c36:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    4c38:	9600      	str	r6, [sp, #0]
    4c3a:	2302      	movs	r3, #2
    4c3c:	2205      	movs	r2, #5
    4c3e:	4629      	mov	r1, r5
    4c40:	a8d3      	add	r0, sp, #844	; 0x34c
    4c42:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    4c44:	f899 3003 	ldrb.w	r3, [r9, #3]
    4c48:	9300      	str	r3, [sp, #0]
    4c4a:	2302      	movs	r3, #2
    4c4c:	2207      	movs	r2, #7
    4c4e:	4629      	mov	r1, r5
    4c50:	a8d3      	add	r0, sp, #844	; 0x34c
    4c52:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    4c54:	f899 3007 	ldrb.w	r3, [r9, #7]
    4c58:	9300      	str	r3, [sp, #0]
    4c5a:	2302      	movs	r3, #2
    4c5c:	2209      	movs	r2, #9
    4c5e:	4629      	mov	r1, r5
    4c60:	a8d3      	add	r0, sp, #844	; 0x34c
    4c62:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    4c64:	f899 300b 	ldrb.w	r3, [r9, #11]
    4c68:	9300      	str	r3, [sp, #0]
    4c6a:	2302      	movs	r3, #2
    4c6c:	220b      	movs	r2, #11
    4c6e:	4629      	mov	r1, r5
    4c70:	a8d3      	add	r0, sp, #844	; 0x34c
    4c72:	47a0      	blx	r4
    4c74:	3601      	adds	r6, #1
	for(uint8_t i=0; i<4; i++){
    4c76:	2e04      	cmp	r6, #4
    4c78:	d195      	bne.n	4ba6 <grid_sys_nvm_store_configuration+0x36>
    4c7a:	9d03      	ldr	r5, [sp, #12]
		
		
	}
	
	grid_msg_packet_close(&message);
    4c7c:	a8d3      	add	r0, sp, #844	; 0x34c
    4c7e:	4b48      	ldr	r3, [pc, #288]	; (4da0 <grid_sys_nvm_store_configuration+0x230>)
    4c80:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    4c82:	4628      	mov	r0, r5
    4c84:	4b47      	ldr	r3, [pc, #284]	; (4da4 <grid_sys_nvm_store_configuration+0x234>)
    4c86:	4798      	blx	r3
	
	uint8_t acknowledge = 0;
	
	if (grid_msg_packet_get_length(&message)){
    4c88:	a8d3      	add	r0, sp, #844	; 0x34c
    4c8a:	4b47      	ldr	r3, [pc, #284]	; (4da8 <grid_sys_nvm_store_configuration+0x238>)
    4c8c:	4798      	blx	r3
    4c8e:	2800      	cmp	r0, #0
    4c90:	d130      	bne.n	4cf4 <grid_sys_nvm_store_configuration+0x184>

	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    4c92:	a808      	add	r0, sp, #32
    4c94:	4b3a      	ldr	r3, [pc, #232]	; (4d80 <grid_sys_nvm_store_configuration+0x210>)
    4c96:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    4c98:	2400      	movs	r4, #0
    4c9a:	9400      	str	r4, [sp, #0]
    4c9c:	4623      	mov	r3, r4
    4c9e:	227f      	movs	r2, #127	; 0x7f
    4ca0:	4611      	mov	r1, r2
    4ca2:	a808      	add	r0, sp, #32
    4ca4:	4d37      	ldr	r5, [pc, #220]	; (4d84 <grid_sys_nvm_store_configuration+0x214>)
    4ca6:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    4ca8:	9405      	str	r4, [sp, #20]
    4caa:	9406      	str	r4, [sp, #24]
    4cac:	f8ad 401c 	strh.w	r4, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    4cb0:	2303      	movs	r3, #3
    4cb2:	9300      	str	r3, [sp, #0]
    4cb4:	2360      	movs	r3, #96	; 0x60
    4cb6:	2202      	movs	r2, #2
    4cb8:	493c      	ldr	r1, [pc, #240]	; (4dac <grid_sys_nvm_store_configuration+0x23c>)
    4cba:	a805      	add	r0, sp, #20
    4cbc:	4d3c      	ldr	r5, [pc, #240]	; (4db0 <grid_sys_nvm_store_configuration+0x240>)
    4cbe:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    4cc0:	a805      	add	r0, sp, #20
    4cc2:	4b3c      	ldr	r3, [pc, #240]	; (4db4 <grid_sys_nvm_store_configuration+0x244>)
    4cc4:	4798      	blx	r3
    4cc6:	4602      	mov	r2, r0
    4cc8:	a905      	add	r1, sp, #20
    4cca:	a808      	add	r0, sp, #32
    4ccc:	4b31      	ldr	r3, [pc, #196]	; (4d94 <grid_sys_nvm_store_configuration+0x224>)
    4cce:	4798      	blx	r3
	
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);	
    4cd0:	230b      	movs	r3, #11
    4cd2:	9300      	str	r3, [sp, #0]
    4cd4:	2301      	movs	r3, #1
    4cd6:	2204      	movs	r2, #4
    4cd8:	4621      	mov	r1, r4
    4cda:	a808      	add	r0, sp, #32
    4cdc:	4c2e      	ldr	r4, [pc, #184]	; (4d98 <grid_sys_nvm_store_configuration+0x228>)
    4cde:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    4ce0:	a808      	add	r0, sp, #32
    4ce2:	4b2f      	ldr	r3, [pc, #188]	; (4da0 <grid_sys_nvm_store_configuration+0x230>)
    4ce4:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    4ce6:	a808      	add	r0, sp, #32
    4ce8:	4b33      	ldr	r3, [pc, #204]	; (4db8 <grid_sys_nvm_store_configuration+0x248>)
    4cea:	4798      	blx	r3
		
	
}
    4cec:	f20d 4dec 	addw	sp, sp, #1260	; 0x4ec
    4cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		nvm->write_buffer_length = grid_msg_packet_get_length(&message);
    4cf4:	a8d3      	add	r0, sp, #844	; 0x34c
    4cf6:	4b2c      	ldr	r3, [pc, #176]	; (4da8 <grid_sys_nvm_store_configuration+0x238>)
    4cf8:	4798      	blx	r3
    4cfa:	4603      	mov	r3, r0
    4cfc:	f8c5 0418 	str.w	r0, [r5, #1048]	; 0x418
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    4d00:	b168      	cbz	r0, 4d1e <grid_sys_nvm_store_configuration+0x1ae>
    4d02:	f205 2617 	addw	r6, r5, #535	; 0x217
    4d06:	2400      	movs	r4, #0
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    4d08:	4f2c      	ldr	r7, [pc, #176]	; (4dbc <grid_sys_nvm_store_configuration+0x24c>)
    4d0a:	4621      	mov	r1, r4
    4d0c:	a8d3      	add	r0, sp, #844	; 0x34c
    4d0e:	47b8      	blx	r7
    4d10:	f806 0f01 	strb.w	r0, [r6, #1]!
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    4d14:	3401      	adds	r4, #1
    4d16:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
    4d1a:	42a3      	cmp	r3, r4
    4d1c:	d8f5      	bhi.n	4d0a <grid_sys_nvm_store_configuration+0x19a>
		nvm->write_target_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    4d1e:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    4d22:	f8c5 1420 	str.w	r1, [r5, #1056]	; 0x420
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, nvm->write_buffer_length);
    4d26:	f505 7206 	add.w	r2, r5, #536	; 0x218
    4d2a:	6828      	ldr	r0, [r5, #0]
    4d2c:	4c24      	ldr	r4, [pc, #144]	; (4dc0 <grid_sys_nvm_store_configuration+0x250>)
    4d2e:	47a0      	blx	r4
	grid_msg_init(&response);
    4d30:	a808      	add	r0, sp, #32
    4d32:	4b13      	ldr	r3, [pc, #76]	; (4d80 <grid_sys_nvm_store_configuration+0x210>)
    4d34:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    4d36:	2400      	movs	r4, #0
    4d38:	9400      	str	r4, [sp, #0]
    4d3a:	4623      	mov	r3, r4
    4d3c:	227f      	movs	r2, #127	; 0x7f
    4d3e:	4611      	mov	r1, r2
    4d40:	a808      	add	r0, sp, #32
    4d42:	4d10      	ldr	r5, [pc, #64]	; (4d84 <grid_sys_nvm_store_configuration+0x214>)
    4d44:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    4d46:	9405      	str	r4, [sp, #20]
    4d48:	9406      	str	r4, [sp, #24]
    4d4a:	f8ad 401c 	strh.w	r4, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    4d4e:	2303      	movs	r3, #3
    4d50:	9300      	str	r3, [sp, #0]
    4d52:	2360      	movs	r3, #96	; 0x60
    4d54:	2202      	movs	r2, #2
    4d56:	4915      	ldr	r1, [pc, #84]	; (4dac <grid_sys_nvm_store_configuration+0x23c>)
    4d58:	a805      	add	r0, sp, #20
    4d5a:	4d15      	ldr	r5, [pc, #84]	; (4db0 <grid_sys_nvm_store_configuration+0x240>)
    4d5c:	47a8      	blx	r5
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    4d5e:	a805      	add	r0, sp, #20
    4d60:	4b14      	ldr	r3, [pc, #80]	; (4db4 <grid_sys_nvm_store_configuration+0x244>)
    4d62:	4798      	blx	r3
    4d64:	4602      	mov	r2, r0
    4d66:	a905      	add	r1, sp, #20
    4d68:	a808      	add	r0, sp, #32
    4d6a:	4b0a      	ldr	r3, [pc, #40]	; (4d94 <grid_sys_nvm_store_configuration+0x224>)
    4d6c:	4798      	blx	r3
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
    4d6e:	230a      	movs	r3, #10
    4d70:	9300      	str	r3, [sp, #0]
    4d72:	2301      	movs	r3, #1
    4d74:	2204      	movs	r2, #4
    4d76:	4621      	mov	r1, r4
    4d78:	a808      	add	r0, sp, #32
    4d7a:	4c07      	ldr	r4, [pc, #28]	; (4d98 <grid_sys_nvm_store_configuration+0x228>)
    4d7c:	47a0      	blx	r4
    4d7e:	e7af      	b.n	4ce0 <grid_sys_nvm_store_configuration+0x170>
    4d80:	00001359 	.word	0x00001359
    4d84:	000013a1 	.word	0x000013a1
    4d88:	0000eb83 	.word	0x0000eb83
    4d8c:	000012b3 	.word	0x000012b3
    4d90:	000103bc 	.word	0x000103bc
    4d94:	000012b9 	.word	0x000012b9
    4d98:	00001341 	.word	0x00001341
    4d9c:	00010284 	.word	0x00010284
    4da0:	000014a1 	.word	0x000014a1
    4da4:	00001865 	.word	0x00001865
    4da8:	000012a1 	.word	0x000012a1
    4dac:	00010128 	.word	0x00010128
    4db0:	0000ef71 	.word	0x0000ef71
    4db4:	0000efb9 	.word	0x0000efb9
    4db8:	00001585 	.word	0x00001585
    4dbc:	00001463 	.word	0x00001463
    4dc0:	0000757d 	.word	0x0000757d

00004dc4 <grid_sys_nvm_load_configuration>:

void grid_sys_nvm_load_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    4dc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4dc8:	f5ad 7d6d 	sub.w	sp, sp, #948	; 0x3b4
    4dcc:	460c      	mov	r4, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
    4dce:	f44f 7500 	mov.w	r5, #512	; 0x200
    4dd2:	462a      	mov	r2, r5
    4dd4:	2100      	movs	r1, #0
    4dd6:	a86c      	add	r0, sp, #432	; 0x1b0
    4dd8:	4b35      	ldr	r3, [pc, #212]	; (4eb0 <grid_sys_nvm_load_configuration+0xec>)
    4dda:	4798      	blx	r3
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    4ddc:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    4de0:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	
	flash_read(nvm->flash, nvm->read_source_address, temp, GRID_NVM_PAGE_SIZE);
    4de4:	462b      	mov	r3, r5
    4de6:	aa6c      	add	r2, sp, #432	; 0x1b0
    4de8:	6820      	ldr	r0, [r4, #0]
    4dea:	4c32      	ldr	r4, [pc, #200]	; (4eb4 <grid_sys_nvm_load_configuration+0xf0>)
    4dec:	47a0      	blx	r4
    4dee:	2300      	movs	r3, #0
	//...Check if valid
	length = GRID_NVM_PAGE_SIZE;
		
	uint8_t copydone = 0;
		
	uint8_t acknowledge = 0;	
    4df0:	4699      	mov	r9, r3
	uint8_t copydone = 0;
    4df2:	4618      	mov	r0, r3
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
	
		
		if (copydone == 0){
				
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    4df4:	ad6c      	add	r5, sp, #432	; 0x1b0
				copydone = 1;
				acknowledge = 1;
				
			}
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
    4df6:	2701      	movs	r7, #1
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    4df8:	4c2f      	ldr	r4, [pc, #188]	; (4eb8 <grid_sys_nvm_load_configuration+0xf4>)
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    4dfa:	f04f 080a 	mov.w	r8, #10
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    4dfe:	461e      	mov	r6, r3
				copydone = 1;
    4e00:	46be      	mov	lr, r7
    4e02:	e00b      	b.n	4e1c <grid_sys_nvm_load_configuration+0x58>
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    4e04:	18e2      	adds	r2, r4, r3
    4e06:	f882 87fc 	strb.w	r8, [r2, #2044]	; 0x7fc
    4e0a:	1c5a      	adds	r2, r3, #1
				GRID_PORT_U.rx_double_buffer_status = i+1;
    4e0c:	6222      	str	r2, [r4, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    4e0e:	62a6      	str	r6, [r4, #40]	; 0x28
				acknowledge = 1;
    4e10:	46b9      	mov	r9, r7
				copydone = 1;
    4e12:	4670      	mov	r0, lr
    4e14:	3301      	adds	r3, #1
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
    4e16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4e1a:	d00c      	beq.n	4e36 <grid_sys_nvm_load_configuration+0x72>
		if (copydone == 0){
    4e1c:	2800      	cmp	r0, #0
    4e1e:	d1f9      	bne.n	4e14 <grid_sys_nvm_load_configuration+0x50>
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    4e20:	4619      	mov	r1, r3
    4e22:	5d5a      	ldrb	r2, [r3, r5]
    4e24:	2a0a      	cmp	r2, #10
    4e26:	d0ed      	beq.n	4e04 <grid_sys_nvm_load_configuration+0x40>
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    4e28:	2aff      	cmp	r2, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    4e2a:	bf1a      	itte	ne
    4e2c:	1909      	addne	r1, r1, r4
    4e2e:	f881 27fc 	strbne.w	r2, [r1, #2044]	; 0x7fc
				copydone = 1;
    4e32:	4638      	moveq	r0, r7
    4e34:	e7ee      	b.n	4e14 <grid_sys_nvm_load_configuration+0x50>
	
	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    4e36:	a805      	add	r0, sp, #20
    4e38:	4b20      	ldr	r3, [pc, #128]	; (4ebc <grid_sys_nvm_load_configuration+0xf8>)
    4e3a:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    4e3c:	2400      	movs	r4, #0
    4e3e:	9400      	str	r4, [sp, #0]
    4e40:	4623      	mov	r3, r4
    4e42:	227f      	movs	r2, #127	; 0x7f
    4e44:	4611      	mov	r1, r2
    4e46:	a805      	add	r0, sp, #20
    4e48:	4d1d      	ldr	r5, [pc, #116]	; (4ec0 <grid_sys_nvm_load_configuration+0xfc>)
    4e4a:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    4e4c:	9402      	str	r4, [sp, #8]
    4e4e:	9403      	str	r4, [sp, #12]
    4e50:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    4e54:	2303      	movs	r3, #3
    4e56:	9300      	str	r3, [sp, #0]
    4e58:	2361      	movs	r3, #97	; 0x61
    4e5a:	2202      	movs	r2, #2
    4e5c:	4919      	ldr	r1, [pc, #100]	; (4ec4 <grid_sys_nvm_load_configuration+0x100>)
    4e5e:	a802      	add	r0, sp, #8
    4e60:	4c19      	ldr	r4, [pc, #100]	; (4ec8 <grid_sys_nvm_load_configuration+0x104>)
    4e62:	47a0      	blx	r4

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    4e64:	a802      	add	r0, sp, #8
    4e66:	4b19      	ldr	r3, [pc, #100]	; (4ecc <grid_sys_nvm_load_configuration+0x108>)
    4e68:	4798      	blx	r3
    4e6a:	4602      	mov	r2, r0
    4e6c:	a902      	add	r1, sp, #8
    4e6e:	a805      	add	r0, sp, #20
    4e70:	4b17      	ldr	r3, [pc, #92]	; (4ed0 <grid_sys_nvm_load_configuration+0x10c>)
    4e72:	4798      	blx	r3
	
	if (acknowledge == 1){
    4e74:	f1b9 0f00 	cmp.w	r9, #0
    4e78:	d111      	bne.n	4e9e <grid_sys_nvm_load_configuration+0xda>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    4e7a:	230b      	movs	r3, #11
    4e7c:	9300      	str	r3, [sp, #0]
    4e7e:	2301      	movs	r3, #1
    4e80:	2204      	movs	r2, #4
    4e82:	2100      	movs	r1, #0
    4e84:	a805      	add	r0, sp, #20
    4e86:	4c13      	ldr	r4, [pc, #76]	; (4ed4 <grid_sys_nvm_load_configuration+0x110>)
    4e88:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    4e8a:	a805      	add	r0, sp, #20
    4e8c:	4b12      	ldr	r3, [pc, #72]	; (4ed8 <grid_sys_nvm_load_configuration+0x114>)
    4e8e:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    4e90:	a805      	add	r0, sp, #20
    4e92:	4b12      	ldr	r3, [pc, #72]	; (4edc <grid_sys_nvm_load_configuration+0x118>)
    4e94:	4798      	blx	r3
	
}
    4e96:	f50d 7d6d 	add.w	sp, sp, #948	; 0x3b4
    4e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    4e9e:	230a      	movs	r3, #10
    4ea0:	9300      	str	r3, [sp, #0]
    4ea2:	2301      	movs	r3, #1
    4ea4:	2204      	movs	r2, #4
    4ea6:	2100      	movs	r1, #0
    4ea8:	a805      	add	r0, sp, #20
    4eaa:	4c0a      	ldr	r4, [pc, #40]	; (4ed4 <grid_sys_nvm_load_configuration+0x110>)
    4eac:	47a0      	blx	r4
    4eae:	e7ec      	b.n	4e8a <grid_sys_nvm_load_configuration+0xc6>
    4eb0:	0000eb83 	.word	0x0000eb83
    4eb4:	000074d9 	.word	0x000074d9
    4eb8:	20004200 	.word	0x20004200
    4ebc:	00001359 	.word	0x00001359
    4ec0:	000013a1 	.word	0x000013a1
    4ec4:	00010128 	.word	0x00010128
    4ec8:	0000ef71 	.word	0x0000ef71
    4ecc:	0000efb9 	.word	0x0000efb9
    4ed0:	000012b9 	.word	0x000012b9
    4ed4:	00001341 	.word	0x00001341
    4ed8:	000014a1 	.word	0x000014a1
    4edc:	00001585 	.word	0x00001585

00004ee0 <grid_sys_nvm_clear_configuration>:

void grid_sys_nvm_clear_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    4ee0:	b530      	push	{r4, r5, lr}
    4ee2:	b0ed      	sub	sp, #436	; 0x1b4
    4ee4:	460b      	mov	r3, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    4ee6:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    4eea:	f8c3 1214 	str.w	r1, [r3, #532]	; 0x214
	
	flash_erase(nvm->flash, GRID_NVM_GLOBAL_BASE_ADDRESS, 1);
    4eee:	2201      	movs	r2, #1
    4ef0:	6818      	ldr	r0, [r3, #0]
    4ef2:	4b18      	ldr	r3, [pc, #96]	; (4f54 <grid_sys_nvm_clear_configuration+0x74>)
    4ef4:	4798      	blx	r3
	uint8_t acknowledge = 1;

	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
		
	grid_msg_init(&response);
    4ef6:	a805      	add	r0, sp, #20
    4ef8:	4b17      	ldr	r3, [pc, #92]	; (4f58 <grid_sys_nvm_clear_configuration+0x78>)
    4efa:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    4efc:	2400      	movs	r4, #0
    4efe:	9400      	str	r4, [sp, #0]
    4f00:	4623      	mov	r3, r4
    4f02:	227f      	movs	r2, #127	; 0x7f
    4f04:	4611      	mov	r1, r2
    4f06:	a805      	add	r0, sp, #20
    4f08:	4d14      	ldr	r5, [pc, #80]	; (4f5c <grid_sys_nvm_clear_configuration+0x7c>)
    4f0a:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    4f0c:	9402      	str	r4, [sp, #8]
    4f0e:	9403      	str	r4, [sp, #12]
    4f10:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    4f14:	2303      	movs	r3, #3
    4f16:	9300      	str	r3, [sp, #0]
    4f18:	2362      	movs	r3, #98	; 0x62
    4f1a:	2202      	movs	r2, #2
    4f1c:	4910      	ldr	r1, [pc, #64]	; (4f60 <grid_sys_nvm_clear_configuration+0x80>)
    4f1e:	a802      	add	r0, sp, #8
    4f20:	4d10      	ldr	r5, [pc, #64]	; (4f64 <grid_sys_nvm_clear_configuration+0x84>)
    4f22:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    4f24:	a802      	add	r0, sp, #8
    4f26:	4b10      	ldr	r3, [pc, #64]	; (4f68 <grid_sys_nvm_clear_configuration+0x88>)
    4f28:	4798      	blx	r3
    4f2a:	4602      	mov	r2, r0
    4f2c:	a902      	add	r1, sp, #8
    4f2e:	a805      	add	r0, sp, #20
    4f30:	4b0e      	ldr	r3, [pc, #56]	; (4f6c <grid_sys_nvm_clear_configuration+0x8c>)
    4f32:	4798      	blx	r3
		
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    4f34:	230a      	movs	r3, #10
    4f36:	9300      	str	r3, [sp, #0]
    4f38:	2301      	movs	r3, #1
    4f3a:	2204      	movs	r2, #4
    4f3c:	4621      	mov	r1, r4
    4f3e:	a805      	add	r0, sp, #20
    4f40:	4c0b      	ldr	r4, [pc, #44]	; (4f70 <grid_sys_nvm_clear_configuration+0x90>)
    4f42:	47a0      	blx	r4
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
	}

		
	grid_msg_packet_close(&response);
    4f44:	a805      	add	r0, sp, #20
    4f46:	4b0b      	ldr	r3, [pc, #44]	; (4f74 <grid_sys_nvm_clear_configuration+0x94>)
    4f48:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    4f4a:	a805      	add	r0, sp, #20
    4f4c:	4b0a      	ldr	r3, [pc, #40]	; (4f78 <grid_sys_nvm_clear_configuration+0x98>)
    4f4e:	4798      	blx	r3
	
	
}
    4f50:	b06d      	add	sp, #436	; 0x1b4
    4f52:	bd30      	pop	{r4, r5, pc}
    4f54:	00007635 	.word	0x00007635
    4f58:	00001359 	.word	0x00001359
    4f5c:	000013a1 	.word	0x000013a1
    4f60:	00010128 	.word	0x00010128
    4f64:	0000ef71 	.word	0x0000ef71
    4f68:	0000efb9 	.word	0x0000efb9
    4f6c:	000012b9 	.word	0x000012b9
    4f70:	00001341 	.word	0x00001341
    4f74:	000014a1 	.word	0x000014a1
    4f78:	00001585 	.word	0x00001585

00004f7c <grid_debug_print_text>:



void grid_debug_print_text(uint8_t* debug_string){
    4f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4f80:	f5ad 7d4e 	sub.w	sp, sp, #824	; 0x338
    4f84:	4604      	mov	r4, r0
	
	uint32_t debug_string_length = strlen(debug_string);
    4f86:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 5060 <grid_debug_print_text+0xe4>
    4f8a:	47c0      	blx	r8
    4f8c:	4606      	mov	r6, r0
	
	struct grid_msg message;
	
	grid_msg_init(&message);
    4f8e:	a867      	add	r0, sp, #412	; 0x19c
    4f90:	4b2d      	ldr	r3, [pc, #180]	; (5048 <grid_debug_print_text+0xcc>)
    4f92:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    4f94:	2500      	movs	r5, #0
    4f96:	9500      	str	r5, [sp, #0]
    4f98:	462b      	mov	r3, r5
    4f9a:	227f      	movs	r2, #127	; 0x7f
    4f9c:	4611      	mov	r1, r2
    4f9e:	a867      	add	r0, sp, #412	; 0x19c
    4fa0:	4f2a      	ldr	r7, [pc, #168]	; (504c <grid_debug_print_text+0xd0>)
    4fa2:	47b8      	blx	r7
	
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    4fa4:	af03      	add	r7, sp, #12
    4fa6:	f44f 72c8 	mov.w	r2, #400	; 0x190
    4faa:	4629      	mov	r1, r5
    4fac:	4638      	mov	r0, r7
    4fae:	4b28      	ldr	r3, [pc, #160]	; (5050 <grid_debug_print_text+0xd4>)
    4fb0:	4798      	blx	r3
	uint32_t offset = 0;
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_start);
    4fb2:	2320      	movs	r3, #32
    4fb4:	2202      	movs	r2, #2
    4fb6:	4927      	ldr	r1, [pc, #156]	; (5054 <grid_debug_print_text+0xd8>)
    4fb8:	4638      	mov	r0, r7
    4fba:	4d27      	ldr	r5, [pc, #156]	; (5058 <grid_debug_print_text+0xdc>)
    4fbc:	47a8      	blx	r5
	offset += strlen(&payload[offset]);
    4fbe:	4638      	mov	r0, r7
    4fc0:	47c0      	blx	r8
    4fc2:	4605      	mov	r5, r0
		
	sprintf(&payload[offset], "# ");
    4fc4:	1838      	adds	r0, r7, r0
    4fc6:	4b25      	ldr	r3, [pc, #148]	; (505c <grid_debug_print_text+0xe0>)
    4fc8:	881a      	ldrh	r2, [r3, #0]
    4fca:	789b      	ldrb	r3, [r3, #2]
    4fcc:	537a      	strh	r2, [r7, r5]
    4fce:	7083      	strb	r3, [r0, #2]
	offset += strlen(&payload[offset]);
    4fd0:	47c0      	blx	r8
    4fd2:	4405      	add	r5, r0

	for(uint32_t i=0; i<debug_string_length; i++){
    4fd4:	b1a6      	cbz	r6, 5000 <grid_debug_print_text+0x84>
		
		payload[offset+i] = debug_string[i];
    4fd6:	7822      	ldrb	r2, [r4, #0]
    4fd8:	ab03      	add	r3, sp, #12
    4fda:	555a      	strb	r2, [r3, r5]
		
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    4fdc:	2dc8      	cmp	r5, #200	; 0xc8
    4fde:	d80f      	bhi.n	5000 <grid_debug_print_text+0x84>
    4fe0:	4620      	mov	r0, r4
    4fe2:	442b      	add	r3, r5
    4fe4:	1e71      	subs	r1, r6, #1
    4fe6:	4429      	add	r1, r5
    4fe8:	aa03      	add	r2, sp, #12
    4fea:	4411      	add	r1, r2
    4fec:	f10d 04d5 	add.w	r4, sp, #213	; 0xd5
	for(uint32_t i=0; i<debug_string_length; i++){
    4ff0:	428b      	cmp	r3, r1
    4ff2:	d005      	beq.n	5000 <grid_debug_print_text+0x84>
		payload[offset+i] = debug_string[i];
    4ff4:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    4ff8:	f803 2f01 	strb.w	r2, [r3, #1]!
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    4ffc:	42a3      	cmp	r3, r4
    4ffe:	d1f7      	bne.n	4ff0 <grid_debug_print_text+0x74>
		{
			break;
		}
	}
	offset += strlen(&payload[offset]);
    5000:	ac03      	add	r4, sp, #12
    5002:	1960      	adds	r0, r4, r5
    5004:	4e16      	ldr	r6, [pc, #88]	; (5060 <grid_debug_print_text+0xe4>)
    5006:	47b0      	blx	r6
    5008:	4405      	add	r5, r0
	
	
	sprintf(&payload[offset], " #");
    500a:	1960      	adds	r0, r4, r5
    500c:	4b15      	ldr	r3, [pc, #84]	; (5064 <grid_debug_print_text+0xe8>)
    500e:	881a      	ldrh	r2, [r3, #0]
    5010:	789b      	ldrb	r3, [r3, #2]
    5012:	5362      	strh	r2, [r4, r5]
    5014:	7083      	strb	r3, [r0, #2]
	offset += strlen(&payload[offset]);
    5016:	47b0      	blx	r6
    5018:	4405      	add	r5, r0
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_end);
    501a:	1967      	adds	r7, r4, r5
    501c:	2203      	movs	r2, #3
    501e:	4912      	ldr	r1, [pc, #72]	; (5068 <grid_debug_print_text+0xec>)
    5020:	4638      	mov	r0, r7
    5022:	4b0d      	ldr	r3, [pc, #52]	; (5058 <grid_debug_print_text+0xdc>)
    5024:	4798      	blx	r3
	offset += strlen(&payload[offset]);	
    5026:	4638      	mov	r0, r7
    5028:	47b0      	blx	r6
	
	grid_msg_body_append_text(&message, payload, offset);
    502a:	182a      	adds	r2, r5, r0
    502c:	4621      	mov	r1, r4
    502e:	a867      	add	r0, sp, #412	; 0x19c
    5030:	4b0e      	ldr	r3, [pc, #56]	; (506c <grid_debug_print_text+0xf0>)
    5032:	4798      	blx	r3
	grid_msg_packet_close(&message);
    5034:	a867      	add	r0, sp, #412	; 0x19c
    5036:	4b0e      	ldr	r3, [pc, #56]	; (5070 <grid_debug_print_text+0xf4>)
    5038:	4798      	blx	r3
	
	grid_msg_packet_send_everywhere(&message);
    503a:	a867      	add	r0, sp, #412	; 0x19c
    503c:	4b0d      	ldr	r3, [pc, #52]	; (5074 <grid_debug_print_text+0xf8>)
    503e:	4798      	blx	r3
	

	
	
}
    5040:	f50d 7d4e 	add.w	sp, sp, #824	; 0x338
    5044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5048:	00001359 	.word	0x00001359
    504c:	000013a1 	.word	0x000013a1
    5050:	0000eb83 	.word	0x0000eb83
    5054:	000103cc 	.word	0x000103cc
    5058:	0000ef71 	.word	0x0000ef71
    505c:	000103d4 	.word	0x000103d4
    5060:	0000efb9 	.word	0x0000efb9
    5064:	000103d8 	.word	0x000103d8
    5068:	0001011c 	.word	0x0001011c
    506c:	000012b9 	.word	0x000012b9
    5070:	000014a1 	.word	0x000014a1
    5074:	00001585 	.word	0x00001585

00005078 <tx_cb_USART_GRID>:
}

void tx_cb_USART_GRID(struct grid_port* const por){
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    5078:	8982      	ldrh	r2, [r0, #12]
    507a:	b142      	cbz	r2, 508e <tx_cb_USART_GRID+0x16>
    507c:	f100 032b 	add.w	r3, r0, #43	; 0x2b
    5080:	322b      	adds	r2, #43	; 0x2b
    5082:	4402      	add	r2, r0
		por->tx_double_buffer[i] = 0;
    5084:	2100      	movs	r1, #0
    5086:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    508a:	4293      	cmp	r3, r2
    508c:	d1fb      	bne.n	5086 <tx_cb_USART_GRID+0xe>
	}
	por->tx_double_buffer_status = 0;	
    508e:	2300      	movs	r3, #0
    5090:	8183      	strh	r3, [r0, #12]
    5092:	4770      	bx	lr

00005094 <tx_cb_USART_GRID_W>:
{
    5094:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    5096:	4802      	ldr	r0, [pc, #8]	; (50a0 <tx_cb_USART_GRID_W+0xc>)
    5098:	4b02      	ldr	r3, [pc, #8]	; (50a4 <tx_cb_USART_GRID_W+0x10>)
    509a:	4798      	blx	r3
    509c:	bd08      	pop	{r3, pc}
    509e:	bf00      	nop
    50a0:	20007a64 	.word	0x20007a64
    50a4:	00005079 	.word	0x00005079

000050a8 <tx_cb_USART_GRID_S>:
{
    50a8:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    50aa:	4802      	ldr	r0, [pc, #8]	; (50b4 <tx_cb_USART_GRID_S+0xc>)
    50ac:	4b02      	ldr	r3, [pc, #8]	; (50b8 <tx_cb_USART_GRID_S+0x10>)
    50ae:	4798      	blx	r3
    50b0:	bd08      	pop	{r3, pc}
    50b2:	bf00      	nop
    50b4:	2000a9b4 	.word	0x2000a9b4
    50b8:	00005079 	.word	0x00005079

000050bc <tx_cb_USART_GRID_E>:
{
    50bc:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    50be:	4802      	ldr	r0, [pc, #8]	; (50c8 <tx_cb_USART_GRID_E+0xc>)
    50c0:	4b02      	ldr	r3, [pc, #8]	; (50cc <tx_cb_USART_GRID_E+0x10>)
    50c2:	4798      	blx	r3
    50c4:	bd08      	pop	{r3, pc}
    50c6:	bf00      	nop
    50c8:	20010950 	.word	0x20010950
    50cc:	00005079 	.word	0x00005079

000050d0 <tx_cb_USART_GRID_N>:
{
    50d0:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    50d2:	4802      	ldr	r0, [pc, #8]	; (50dc <tx_cb_USART_GRID_N+0xc>)
    50d4:	4b02      	ldr	r3, [pc, #8]	; (50e0 <tx_cb_USART_GRID_N+0x10>)
    50d6:	4798      	blx	r3
    50d8:	bd08      	pop	{r3, pc}
    50da:	bf00      	nop
    50dc:	200012a4 	.word	0x200012a4
    50e0:	00005079 	.word	0x00005079

000050e4 <err_cb_USART_GRID>:
{
	err_cb_USART_GRID(&GRID_PORT_W);
}


void err_cb_USART_GRID(struct grid_port* const por){
    50e4:	b508      	push	{r3, lr}
	por->usart_error_flag = 1;	
    50e6:	2301      	movs	r3, #1
    50e8:	7603      	strb	r3, [r0, #24]
	
	usart_async_disable(por->usart);
    50ea:	6840      	ldr	r0, [r0, #4]
    50ec:	4b01      	ldr	r3, [pc, #4]	; (50f4 <err_cb_USART_GRID+0x10>)
    50ee:	4798      	blx	r3
    50f0:	bd08      	pop	{r3, pc}
    50f2:	bf00      	nop
    50f4:	000081e1 	.word	0x000081e1

000050f8 <err_cb_USART_GRID_W>:
{
    50f8:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_W);
    50fa:	4802      	ldr	r0, [pc, #8]	; (5104 <err_cb_USART_GRID_W+0xc>)
    50fc:	4b02      	ldr	r3, [pc, #8]	; (5108 <err_cb_USART_GRID_W+0x10>)
    50fe:	4798      	blx	r3
    5100:	bd08      	pop	{r3, pc}
    5102:	bf00      	nop
    5104:	20007a64 	.word	0x20007a64
    5108:	000050e5 	.word	0x000050e5

0000510c <err_cb_USART_GRID_S>:
{
    510c:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_S);
    510e:	4802      	ldr	r0, [pc, #8]	; (5118 <err_cb_USART_GRID_S+0xc>)
    5110:	4b02      	ldr	r3, [pc, #8]	; (511c <err_cb_USART_GRID_S+0x10>)
    5112:	4798      	blx	r3
    5114:	bd08      	pop	{r3, pc}
    5116:	bf00      	nop
    5118:	2000a9b4 	.word	0x2000a9b4
    511c:	000050e5 	.word	0x000050e5

00005120 <err_cb_USART_GRID_E>:
{
    5120:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_E);
    5122:	4802      	ldr	r0, [pc, #8]	; (512c <err_cb_USART_GRID_E+0xc>)
    5124:	4b02      	ldr	r3, [pc, #8]	; (5130 <err_cb_USART_GRID_E+0x10>)
    5126:	4798      	blx	r3
    5128:	bd08      	pop	{r3, pc}
    512a:	bf00      	nop
    512c:	20010950 	.word	0x20010950
    5130:	000050e5 	.word	0x000050e5

00005134 <err_cb_USART_GRID_N>:
{
    5134:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_N);
    5136:	4802      	ldr	r0, [pc, #8]	; (5140 <err_cb_USART_GRID_N+0xc>)
    5138:	4b02      	ldr	r3, [pc, #8]	; (5144 <err_cb_USART_GRID_N+0x10>)
    513a:	4798      	blx	r3
    513c:	bd08      	pop	{r3, pc}
    513e:	bf00      	nop
    5140:	200012a4 	.word	0x200012a4
    5144:	000050e5 	.word	0x000050e5

00005148 <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    5148:	b508      	push	{r3, lr}
    514a:	7a83      	ldrb	r3, [r0, #10]
    514c:	011b      	lsls	r3, r3, #4
    514e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5152:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    5156:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    5158:	f022 0202 	bic.w	r2, r2, #2
    515c:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    515e:	2100      	movs	r1, #0
    5160:	7a80      	ldrb	r0, [r0, #10]
    5162:	4b01      	ldr	r3, [pc, #4]	; (5168 <grid_sys_port_reset_dma+0x20>)
    5164:	4798      	blx	r3
    5166:	bd08      	pop	{r3, pc}
    5168:	00009229 	.word	0x00009229

0000516c <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    516c:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    516e:	4802      	ldr	r0, [pc, #8]	; (5178 <dma_transfer_complete_w_cb+0xc>)
    5170:	4b02      	ldr	r3, [pc, #8]	; (517c <dma_transfer_complete_w_cb+0x10>)
    5172:	4798      	blx	r3
    5174:	bd08      	pop	{r3, pc}
    5176:	bf00      	nop
    5178:	20007a64 	.word	0x20007a64
    517c:	00005149 	.word	0x00005149

00005180 <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    5180:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    5182:	4802      	ldr	r0, [pc, #8]	; (518c <dma_transfer_complete_s_cb+0xc>)
    5184:	4b02      	ldr	r3, [pc, #8]	; (5190 <dma_transfer_complete_s_cb+0x10>)
    5186:	4798      	blx	r3
    5188:	bd08      	pop	{r3, pc}
    518a:	bf00      	nop
    518c:	2000a9b4 	.word	0x2000a9b4
    5190:	00005149 	.word	0x00005149

00005194 <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    5194:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    5196:	4802      	ldr	r0, [pc, #8]	; (51a0 <dma_transfer_complete_e_cb+0xc>)
    5198:	4b02      	ldr	r3, [pc, #8]	; (51a4 <dma_transfer_complete_e_cb+0x10>)
    519a:	4798      	blx	r3
    519c:	bd08      	pop	{r3, pc}
    519e:	bf00      	nop
    51a0:	20010950 	.word	0x20010950
    51a4:	00005149 	.word	0x00005149

000051a8 <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    51a8:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    51aa:	4802      	ldr	r0, [pc, #8]	; (51b4 <dma_transfer_complete_n_cb+0xc>)
    51ac:	4b02      	ldr	r3, [pc, #8]	; (51b8 <dma_transfer_complete_n_cb+0x10>)
    51ae:	4798      	blx	r3
    51b0:	bd08      	pop	{r3, pc}
    51b2:	bf00      	nop
    51b4:	200012a4 	.word	0x200012a4
    51b8:	00005149 	.word	0x00005149

000051bc <grid_sys_uart_init>:

}


void grid_sys_uart_init(){
    51bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    51c0:	4b3e      	ldr	r3, [pc, #248]	; (52bc <grid_sys_uart_init+0x100>)
    51c2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    51c6:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    51ca:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    51ce:	f042 0204 	orr.w	r2, r2, #4
    51d2:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    51d6:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    51da:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    51de:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    51e2:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    51e6:	f042 0204 	orr.w	r2, r2, #4
    51ea:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    51ee:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    51f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    51f6:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    51fa:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    51fe:	f042 0204 	orr.w	r2, r2, #4
    5202:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5206:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    520a:	f44f 7100 	mov.w	r1, #512	; 0x200
    520e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    5212:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    5216:	f042 0204 	orr.w	r2, r2, #4
    521a:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    521e:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC28, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC16, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    5222:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 5308 <grid_sys_uart_init+0x14c>
    5226:	4a26      	ldr	r2, [pc, #152]	; (52c0 <grid_sys_uart_init+0x104>)
    5228:	2101      	movs	r1, #1
    522a:	4640      	mov	r0, r8
    522c:	4c25      	ldr	r4, [pc, #148]	; (52c4 <grid_sys_uart_init+0x108>)
    522e:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    5230:	4f25      	ldr	r7, [pc, #148]	; (52c8 <grid_sys_uart_init+0x10c>)
    5232:	4a26      	ldr	r2, [pc, #152]	; (52cc <grid_sys_uart_init+0x110>)
    5234:	2101      	movs	r1, #1
    5236:	4638      	mov	r0, r7
    5238:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    523a:	4e25      	ldr	r6, [pc, #148]	; (52d0 <grid_sys_uart_init+0x114>)
    523c:	4a25      	ldr	r2, [pc, #148]	; (52d4 <grid_sys_uart_init+0x118>)
    523e:	2101      	movs	r1, #1
    5240:	4630      	mov	r0, r6
    5242:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    5244:	4d24      	ldr	r5, [pc, #144]	; (52d8 <grid_sys_uart_init+0x11c>)
    5246:	4a25      	ldr	r2, [pc, #148]	; (52dc <grid_sys_uart_init+0x120>)
    5248:	2101      	movs	r1, #1
    524a:	4628      	mov	r0, r5
    524c:	47a0      	blx	r4
			
	// Set parity for grid uart communication
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    524e:	2101      	movs	r1, #1
    5250:	4640      	mov	r0, r8
    5252:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 530c <grid_sys_uart_init+0x150>
    5256:	47c8      	blx	r9
	usart_async_set_parity(&USART_EAST, USART_PARITY_ODD);	
    5258:	2101      	movs	r1, #1
    525a:	4638      	mov	r0, r7
    525c:	47c8      	blx	r9
	usart_async_set_parity(&USART_SOUTH, USART_PARITY_ODD);
    525e:	2101      	movs	r1, #1
    5260:	4630      	mov	r0, r6
    5262:	47c8      	blx	r9
	usart_async_set_parity(&USART_WEST, USART_PARITY_ODD);
    5264:	2101      	movs	r1, #1
    5266:	4628      	mov	r0, r5
    5268:	47c8      	blx	r9
	
	// Set callback function for parity error
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_N);
    526a:	4a1d      	ldr	r2, [pc, #116]	; (52e0 <grid_sys_uart_init+0x124>)
    526c:	2102      	movs	r1, #2
    526e:	4640      	mov	r0, r8
    5270:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_E);
    5272:	4a1c      	ldr	r2, [pc, #112]	; (52e4 <grid_sys_uart_init+0x128>)
    5274:	2102      	movs	r1, #2
    5276:	4638      	mov	r0, r7
    5278:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_S);
    527a:	4a1b      	ldr	r2, [pc, #108]	; (52e8 <grid_sys_uart_init+0x12c>)
    527c:	2102      	movs	r1, #2
    527e:	4630      	mov	r0, r6
    5280:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_W);
    5282:	4a1a      	ldr	r2, [pc, #104]	; (52ec <grid_sys_uart_init+0x130>)
    5284:	2102      	movs	r1, #2
    5286:	4628      	mov	r0, r5
    5288:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);

	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    528a:	4919      	ldr	r1, [pc, #100]	; (52f0 <grid_sys_uart_init+0x134>)
    528c:	4640      	mov	r0, r8
    528e:	4c19      	ldr	r4, [pc, #100]	; (52f4 <grid_sys_uart_init+0x138>)
    5290:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    5292:	4919      	ldr	r1, [pc, #100]	; (52f8 <grid_sys_uart_init+0x13c>)
    5294:	4638      	mov	r0, r7
    5296:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    5298:	4918      	ldr	r1, [pc, #96]	; (52fc <grid_sys_uart_init+0x140>)
    529a:	4630      	mov	r0, r6
    529c:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    529e:	4918      	ldr	r1, [pc, #96]	; (5300 <grid_sys_uart_init+0x144>)
    52a0:	4628      	mov	r0, r5
    52a2:	47a0      	blx	r4
	
	usart_async_enable(&USART_NORTH);
    52a4:	4640      	mov	r0, r8
    52a6:	4c17      	ldr	r4, [pc, #92]	; (5304 <grid_sys_uart_init+0x148>)
    52a8:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    52aa:	4638      	mov	r0, r7
    52ac:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    52ae:	4630      	mov	r0, r6
    52b0:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    52b2:	4628      	mov	r0, r5
    52b4:	47a0      	blx	r4
    52b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    52ba:	bf00      	nop
    52bc:	41008000 	.word	0x41008000
    52c0:	000050d1 	.word	0x000050d1
    52c4:	00008235 	.word	0x00008235
    52c8:	2000107c 	.word	0x2000107c
    52cc:	000050bd 	.word	0x000050bd
    52d0:	200011d4 	.word	0x200011d4
    52d4:	000050a9 	.word	0x000050a9
    52d8:	20001184 	.word	0x20001184
    52dc:	00005095 	.word	0x00005095
    52e0:	00005135 	.word	0x00005135
    52e4:	00005121 	.word	0x00005121
    52e8:	0000510d 	.word	0x0000510d
    52ec:	000050f9 	.word	0x000050f9
    52f0:	20007154 	.word	0x20007154
    52f4:	0000820d 	.word	0x0000820d
    52f8:	2000a9b0 	.word	0x2000a9b0
    52fc:	2000d900 	.word	0x2000d900
    5300:	2001392c 	.word	0x2001392c
    5304:	000081b5 	.word	0x000081b5
    5308:	200010d0 	.word	0x200010d0
    530c:	000082a9 	.word	0x000082a9

00005310 <grid_sys_dma_rx_init_one>:

}



void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    5310:	b5f0      	push	{r4, r5, r6, r7, lr}
    5312:	b083      	sub	sp, #12
    5314:	4605      	mov	r5, r0
    5316:	460f      	mov	r7, r1
    5318:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    531a:	7a84      	ldrb	r4, [r0, #10]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    531c:	6843      	ldr	r3, [r0, #4]
    531e:	6a19      	ldr	r1, [r3, #32]
    5320:	3128      	adds	r1, #40	; 0x28
    5322:	4620      	mov	r0, r4
    5324:	4b0d      	ldr	r3, [pc, #52]	; (535c <grid_sys_dma_rx_init_one+0x4c>)
    5326:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    5328:	f205 71fc 	addw	r1, r5, #2044	; 0x7fc
    532c:	4620      	mov	r0, r4
    532e:	4b0c      	ldr	r3, [pc, #48]	; (5360 <grid_sys_dma_rx_init_one+0x50>)
    5330:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    5332:	4639      	mov	r1, r7
    5334:	4620      	mov	r0, r4
    5336:	4b0b      	ldr	r3, [pc, #44]	; (5364 <grid_sys_dma_rx_init_one+0x54>)
    5338:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    533a:	4621      	mov	r1, r4
    533c:	a801      	add	r0, sp, #4
    533e:	4b0a      	ldr	r3, [pc, #40]	; (5368 <grid_sys_dma_rx_init_one+0x58>)
    5340:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    5342:	9b01      	ldr	r3, [sp, #4]
    5344:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    5346:	2201      	movs	r2, #1
    5348:	2100      	movs	r1, #0
    534a:	4620      	mov	r0, r4
    534c:	4b07      	ldr	r3, [pc, #28]	; (536c <grid_sys_dma_rx_init_one+0x5c>)
    534e:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    5350:	2100      	movs	r1, #0
    5352:	4620      	mov	r0, r4
    5354:	4b06      	ldr	r3, [pc, #24]	; (5370 <grid_sys_dma_rx_init_one+0x60>)
    5356:	4798      	blx	r3
	

}
    5358:	b003      	add	sp, #12
    535a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    535c:	000091a5 	.word	0x000091a5
    5360:	00009195 	.word	0x00009195
    5364:	000091d1 	.word	0x000091d1
    5368:	00009269 	.word	0x00009269
    536c:	00009141 	.word	0x00009141
    5370:	00009229 	.word	0x00009229

00005374 <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    5374:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    5376:	4a10      	ldr	r2, [pc, #64]	; (53b8 <grid_sys_dma_rx_init+0x44>)
    5378:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    537c:	480f      	ldr	r0, [pc, #60]	; (53bc <grid_sys_dma_rx_init+0x48>)
    537e:	4c10      	ldr	r4, [pc, #64]	; (53c0 <grid_sys_dma_rx_init+0x4c>)
    5380:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    5382:	4a10      	ldr	r2, [pc, #64]	; (53c4 <grid_sys_dma_rx_init+0x50>)
    5384:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    5388:	480f      	ldr	r0, [pc, #60]	; (53c8 <grid_sys_dma_rx_init+0x54>)
    538a:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    538c:	4a0f      	ldr	r2, [pc, #60]	; (53cc <grid_sys_dma_rx_init+0x58>)
    538e:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    5392:	480f      	ldr	r0, [pc, #60]	; (53d0 <grid_sys_dma_rx_init+0x5c>)
    5394:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    5396:	4a0f      	ldr	r2, [pc, #60]	; (53d4 <grid_sys_dma_rx_init+0x60>)
    5398:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
    539c:	480e      	ldr	r0, [pc, #56]	; (53d8 <grid_sys_dma_rx_init+0x64>)
    539e:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    53a0:	4b0e      	ldr	r3, [pc, #56]	; (53dc <grid_sys_dma_rx_init+0x68>)
    53a2:	2200      	movs	r2, #0
    53a4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    53a8:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    53ac:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    53b0:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    53b4:	bd10      	pop	{r4, pc}
    53b6:	bf00      	nop
    53b8:	000051a9 	.word	0x000051a9
    53bc:	200012a4 	.word	0x200012a4
    53c0:	00005311 	.word	0x00005311
    53c4:	00005195 	.word	0x00005195
    53c8:	20010950 	.word	0x20010950
    53cc:	00005181 	.word	0x00005181
    53d0:	2000a9b4 	.word	0x2000a9b4
    53d4:	0000516d 	.word	0x0000516d
    53d8:	20007a64 	.word	0x20007a64
    53dc:	e000e100 	.word	0xe000e100

000053e0 <grid_sys_init>:
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}

void grid_sys_init(struct grid_sys_model* mod){
    53e0:	b510      	push	{r4, lr}
	
	
	mod->bank_color_r[0] = 0;
    53e2:	2300      	movs	r3, #0
    53e4:	7443      	strb	r3, [r0, #17]
	mod->bank_color_g[0] = 100;
    53e6:	2164      	movs	r1, #100	; 0x64
    53e8:	7541      	strb	r1, [r0, #21]
	mod->bank_color_b[0] = 200;
    53ea:	22c8      	movs	r2, #200	; 0xc8
    53ec:	7642      	strb	r2, [r0, #25]
	
	mod->bank_color_r[1] = 200;
    53ee:	7482      	strb	r2, [r0, #18]
	mod->bank_color_g[1] = 100;
    53f0:	7581      	strb	r1, [r0, #22]
	mod->bank_color_b[1] = 0;
    53f2:	7683      	strb	r3, [r0, #26]
		
	mod->bank_color_r[2] = 50;
    53f4:	2432      	movs	r4, #50	; 0x32
    53f6:	74c4      	strb	r4, [r0, #19]
	mod->bank_color_g[2] = 200;
    53f8:	75c2      	strb	r2, [r0, #23]
	mod->bank_color_b[2] = 50;
    53fa:	76c4      	strb	r4, [r0, #27]
	
	mod->bank_color_r[3] = 100;
    53fc:	7501      	strb	r1, [r0, #20]
	mod->bank_color_g[3] = 0;
    53fe:	7603      	strb	r3, [r0, #24]
	mod->bank_color_b[3] = 200;
    5400:	7702      	strb	r2, [r0, #28]
	
	
	mod->bank_enabled[0] = 1;
    5402:	2201      	movs	r2, #1
    5404:	7342      	strb	r2, [r0, #13]
	mod->bank_enabled[1] = 1;
    5406:	7382      	strb	r2, [r0, #14]
	mod->bank_enabled[2] = 1;
    5408:	73c2      	strb	r2, [r0, #15]
	mod->bank_enabled[3] = 1;
    540a:	7402      	strb	r2, [r0, #16]
	
	mod->bank_activebank_color_r = 0;
    540c:	7783      	strb	r3, [r0, #30]
	mod->bank_activebank_color_g = 0;
    540e:	77c3      	strb	r3, [r0, #31]
	mod->bank_activebank_color_b = 0;
    5410:	f880 3020 	strb.w	r3, [r0, #32]
	
	mod->mapmodestate = 1;
    5414:	7282      	strb	r2, [r0, #10]
	
	mod->bank_active_changed = 0;
    5416:	72c3      	strb	r3, [r0, #11]
	mod->bank_setting_changed_flag = 0;
    5418:	7303      	strb	r3, [r0, #12]
	
	mod->bank_init_flag = 0;
    541a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21


	mod->bank_activebank_number = 0;
    541e:	7243      	strb	r3, [r0, #9]

	
	if (banknumber == 255){
			
		//mod->bank_activebank_number = 0;
		mod->bank_activebank_valid = 0;
    5420:	4907      	ldr	r1, [pc, #28]	; (5440 <grid_sys_init+0x60>)
    5422:	774b      	strb	r3, [r1, #29]
		
		mod->bank_active_changed = 1;
    5424:	72ca      	strb	r2, [r1, #11]
				
		mod->bank_activebank_color_r = 127;
    5426:	237f      	movs	r3, #127	; 0x7f
    5428:	778b      	strb	r3, [r1, #30]
		mod->bank_activebank_color_g = 127;
    542a:	77cb      	strb	r3, [r1, #31]
		mod->bank_activebank_color_b = 127;
    542c:	f881 3020 	strb.w	r3, [r1, #32]
	grid_port_init_all();
    5430:	4b04      	ldr	r3, [pc, #16]	; (5444 <grid_sys_init+0x64>)
    5432:	4798      	blx	r3
	grid_sys_uart_init();
    5434:	4b04      	ldr	r3, [pc, #16]	; (5448 <grid_sys_init+0x68>)
    5436:	4798      	blx	r3
	grid_sys_dma_rx_init();
    5438:	4b04      	ldr	r3, [pc, #16]	; (544c <grid_sys_init+0x6c>)
    543a:	4798      	blx	r3
    543c:	bd10      	pop	{r4, pc}
    543e:	bf00      	nop
    5440:	20007158 	.word	0x20007158
    5444:	0000266d 	.word	0x0000266d
    5448:	000051bd 	.word	0x000051bd
    544c:	00005375 	.word	0x00005375

00005450 <grid_sys_bank_enable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    5450:	2903      	cmp	r1, #3
    5452:	d802      	bhi.n	545a <grid_sys_bank_enable+0xa>
		mod->bank_enabled[banknumber] = 1;
    5454:	4408      	add	r0, r1
    5456:	2301      	movs	r3, #1
    5458:	7343      	strb	r3, [r0, #13]
}
    545a:	4770      	bx	lr

0000545c <grid_sys_bank_disable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    545c:	2903      	cmp	r1, #3
    545e:	d802      	bhi.n	5466 <grid_sys_bank_disable+0xa>
		mod->bank_enabled[banknumber] = 0;
    5460:	4408      	add	r0, r1
    5462:	2300      	movs	r3, #0
    5464:	7343      	strb	r3, [r0, #13]
}
    5466:	4770      	bx	lr

00005468 <grid_sys_bank_set_color>:
	if (banknumber>GRID_SYS_BANK_MAXNUMBER){
    5468:	2904      	cmp	r1, #4
    546a:	d901      	bls.n	5470 <grid_sys_bank_set_color+0x8>
		return false;
    546c:	2000      	movs	r0, #0
    546e:	4770      	bx	lr
	mod->bank_color_r[banknumber] = ((rgb&0x00FF0000)>>16);
    5470:	4408      	add	r0, r1
    5472:	0c13      	lsrs	r3, r2, #16
    5474:	7443      	strb	r3, [r0, #17]
	mod->bank_color_g[banknumber] = ((rgb&0x0000FF00)>>8);
    5476:	0a13      	lsrs	r3, r2, #8
    5478:	7543      	strb	r3, [r0, #21]
	mod->bank_color_b[banknumber] = ((rgb&0x000000FF)>>0);
    547a:	7642      	strb	r2, [r0, #25]
}
    547c:	4770      	bx	lr

0000547e <grid_sys_get_bank_num>:
}
    547e:	7a40      	ldrb	r0, [r0, #9]
    5480:	4770      	bx	lr

00005482 <grid_sys_get_bank_valid>:
}
    5482:	7f40      	ldrb	r0, [r0, #29]
    5484:	4770      	bx	lr

00005486 <grid_sys_get_bank_red>:
}
    5486:	7f80      	ldrb	r0, [r0, #30]
    5488:	4770      	bx	lr

0000548a <grid_sys_get_bank_gre>:
}
    548a:	7fc0      	ldrb	r0, [r0, #31]
    548c:	4770      	bx	lr

0000548e <grid_sys_get_bank_blu>:
}
    548e:	f890 0020 	ldrb.w	r0, [r0, #32]
    5492:	4770      	bx	lr

00005494 <grid_sys_get_bank_next>:
uint8_t grid_sys_get_bank_next(struct grid_sys_model* mod){
    5494:	b430      	push	{r4, r5}
	return mod->bank_activebank_number;
    5496:	7a44      	ldrb	r4, [r0, #9]
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    5498:	1c63      	adds	r3, r4, #1
    549a:	425a      	negs	r2, r3
    549c:	f003 0303 	and.w	r3, r3, #3
    54a0:	f002 0203 	and.w	r2, r2, #3
    54a4:	bf58      	it	pl
    54a6:	4253      	negpl	r3, r2
		if (mod->bank_enabled[bank_check] == 1){
    54a8:	fa50 f283 	uxtab	r2, r0, r3
    54ac:	7b52      	ldrb	r2, [r2, #13]
    54ae:	2a01      	cmp	r2, #1
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    54b0:	bf08      	it	eq
    54b2:	b2dc      	uxtbeq	r4, r3
		if (mod->bank_enabled[bank_check] == 1){
    54b4:	d010      	beq.n	54d8 <grid_sys_get_bank_next+0x44>
    54b6:	1ca3      	adds	r3, r4, #2
    54b8:	1d65      	adds	r5, r4, #5
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    54ba:	4259      	negs	r1, r3
    54bc:	f003 0203 	and.w	r2, r3, #3
    54c0:	f001 0103 	and.w	r1, r1, #3
    54c4:	bf58      	it	pl
    54c6:	424a      	negpl	r2, r1
		if (mod->bank_enabled[bank_check] == 1){
    54c8:	fa50 f182 	uxtab	r1, r0, r2
    54cc:	7b49      	ldrb	r1, [r1, #13]
    54ce:	2901      	cmp	r1, #1
    54d0:	d005      	beq.n	54de <grid_sys_get_bank_next+0x4a>
    54d2:	3301      	adds	r3, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    54d4:	42ab      	cmp	r3, r5
    54d6:	d1f0      	bne.n	54ba <grid_sys_get_bank_next+0x26>
}
    54d8:	4620      	mov	r0, r4
    54da:	bc30      	pop	{r4, r5}
    54dc:	4770      	bx	lr
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    54de:	b2d4      	uxtb	r4, r2
    54e0:	e7fa      	b.n	54d8 <grid_sys_get_bank_next+0x44>

000054e2 <grid_sys_get_bank_number_of_first_valid>:
uint8_t grid_sys_get_bank_number_of_first_valid(struct grid_sys_model* mod){
    54e2:	4603      	mov	r3, r0
		if (mod->bank_enabled[i] == 1){
    54e4:	7b42      	ldrb	r2, [r0, #13]
    54e6:	2a01      	cmp	r2, #1
    54e8:	d00d      	beq.n	5506 <grid_sys_get_bank_number_of_first_valid+0x24>
    54ea:	7b80      	ldrb	r0, [r0, #14]
    54ec:	2801      	cmp	r0, #1
    54ee:	d00b      	beq.n	5508 <grid_sys_get_bank_number_of_first_valid+0x26>
    54f0:	7bda      	ldrb	r2, [r3, #15]
    54f2:	2a01      	cmp	r2, #1
    54f4:	d005      	beq.n	5502 <grid_sys_get_bank_number_of_first_valid+0x20>
    54f6:	7c1b      	ldrb	r3, [r3, #16]
    54f8:	2b01      	cmp	r3, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    54fa:	bf14      	ite	ne
    54fc:	20ff      	movne	r0, #255	; 0xff
    54fe:	2003      	moveq	r0, #3
    5500:	4770      	bx	lr
    5502:	2002      	movs	r0, #2
    5504:	4770      	bx	lr
    5506:	2000      	movs	r0, #0
}
    5508:	4770      	bx	lr

0000550a <grid_sys_set_bank>:
	if (banknumber == 255){
    550a:	29ff      	cmp	r1, #255	; 0xff
    550c:	d009      	beq.n	5522 <grid_sys_set_bank+0x18>

		
	}
	else if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    550e:	2903      	cmp	r1, #3
    5510:	d806      	bhi.n	5520 <grid_sys_set_bank+0x16>
							
							
		mod->bank_init_flag = 1;
    5512:	2301      	movs	r3, #1
    5514:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
		
		
		if (mod->bank_enabled[banknumber] == 1){
    5518:	1843      	adds	r3, r0, r1
    551a:	7b5b      	ldrb	r3, [r3, #13]
    551c:	2b01      	cmp	r3, #1
    551e:	d00a      	beq.n	5536 <grid_sys_set_bank+0x2c>
    5520:	4770      	bx	lr
		mod->bank_activebank_valid = 0;
    5522:	2300      	movs	r3, #0
    5524:	7743      	strb	r3, [r0, #29]
		mod->bank_active_changed = 1;
    5526:	2301      	movs	r3, #1
    5528:	72c3      	strb	r3, [r0, #11]
		mod->bank_activebank_color_r = 127;
    552a:	237f      	movs	r3, #127	; 0x7f
    552c:	7783      	strb	r3, [r0, #30]
		mod->bank_activebank_color_g = 127;
    552e:	77c3      	strb	r3, [r0, #31]
		mod->bank_activebank_color_b = 127;
    5530:	f880 3020 	strb.w	r3, [r0, #32]
    5534:	4770      	bx	lr
			
			mod->bank_activebank_number = banknumber;
    5536:	7241      	strb	r1, [r0, #9]
			mod->bank_activebank_valid = 1;
    5538:	7743      	strb	r3, [r0, #29]
			
			mod->bank_active_changed = 1;
    553a:	72c3      	strb	r3, [r0, #11]
			
			mod->bank_activebank_color_r = mod->bank_color_r[mod->bank_activebank_number];
    553c:	4401      	add	r1, r0
    553e:	7c4b      	ldrb	r3, [r1, #17]
    5540:	7783      	strb	r3, [r0, #30]
			mod->bank_activebank_color_g = mod->bank_color_g[mod->bank_activebank_number];
    5542:	7d4b      	ldrb	r3, [r1, #21]
    5544:	77c3      	strb	r3, [r0, #31]
			mod->bank_activebank_color_b = mod->bank_color_b[mod->bank_activebank_number];	
    5546:	7e4b      	ldrb	r3, [r1, #25]
    5548:	f880 3020 	strb.w	r3, [r0, #32]
		//grid_debug_print_text("Invalid Bank Number");	
				
	}

	
}
    554c:	e7e8      	b.n	5520 <grid_sys_set_bank+0x16>

0000554e <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    554e:	6a40      	ldr	r0, [r0, #36]	; 0x24
    5550:	4770      	bx	lr

00005552 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t t_old){
	
	return mod->realtime-t_old;
    5552:	6a40      	ldr	r0, [r0, #36]	; 0x24
	
	

}
    5554:	1a40      	subs	r0, r0, r1
    5556:	4770      	bx	lr

00005558 <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	mod->realtime++;
    5558:	6a43      	ldr	r3, [r0, #36]	; 0x24
    555a:	3301      	adds	r3, #1
    555c:	6243      	str	r3, [r0, #36]	; 0x24
    555e:	4770      	bx	lr

00005560 <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    5560:	7a00      	ldrb	r0, [r0, #8]
    5562:	4770      	bx	lr

00005564 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    5564:	2300      	movs	r3, #0
    5566:	7203      	strb	r3, [r0, #8]
    5568:	4770      	bx	lr
	...

0000556c <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    556c:	7983      	ldrb	r3, [r0, #6]
    556e:	b123      	cbz	r3, 557a <grid_sys_alert_get_color_intensity+0xe>
		
		return (250-abs(mod->alert_state/2-250))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    5570:	2b01      	cmp	r3, #1
    5572:	d00f      	beq.n	5594 <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    5574:	2b02      	cmp	r3, #2
    5576:	d015      	beq.n	55a4 <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    5578:	4770      	bx	lr
		return (250-abs(mod->alert_state/2-250))/2;
    557a:	8880      	ldrh	r0, [r0, #4]
    557c:	0840      	lsrs	r0, r0, #1
    557e:	38fa      	subs	r0, #250	; 0xfa
    5580:	2800      	cmp	r0, #0
    5582:	bfb8      	it	lt
    5584:	4240      	neglt	r0, r0
    5586:	f1c0 00fa 	rsb	r0, r0, #250	; 0xfa
    558a:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    558e:	f3c0 0047 	ubfx	r0, r0, #1, #8
    5592:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    5594:	8880      	ldrh	r0, [r0, #4]
    5596:	4b06      	ldr	r3, [pc, #24]	; (55b0 <grid_sys_alert_get_color_intensity+0x44>)
    5598:	fba3 3000 	umull	r3, r0, r3, r0
    559c:	f340 1000 	sbfx	r0, r0, #4, #1
    55a0:	b2c0      	uxtb	r0, r0
    55a2:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    55a4:	8880      	ldrh	r0, [r0, #4]
    55a6:	2864      	cmp	r0, #100	; 0x64
    55a8:	bf8c      	ite	hi
    55aa:	20ff      	movhi	r0, #255	; 0xff
    55ac:	2000      	movls	r0, #0
    55ae:	4770      	bx	lr
    55b0:	10624dd3 	.word	0x10624dd3

000055b4 <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    55b4:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    55b6:	2401      	movs	r4, #1
    55b8:	7204      	strb	r4, [r0, #8]
	mod->alert_color_red = red;
    55ba:	7041      	strb	r1, [r0, #1]
	mod->alert_color_green = green;
    55bc:	7082      	strb	r2, [r0, #2]
	mod->alert_color_blue = blue;
    55be:	70c3      	strb	r3, [r0, #3]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    55c0:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    55c4:	8083      	strh	r3, [r0, #4]
	mod->alert_style = style;
    55c6:	f89d 3004 	ldrb.w	r3, [sp, #4]
    55ca:	7183      	strb	r3, [r0, #6]
	
}
    55cc:	f85d 4b04 	ldr.w	r4, [sp], #4
    55d0:	4770      	bx	lr

000055d2 <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    55d2:	7840      	ldrb	r0, [r0, #1]
    55d4:	4770      	bx	lr

000055d6 <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    55d6:	7880      	ldrb	r0, [r0, #2]
    55d8:	4770      	bx	lr

000055da <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    55da:	78c0      	ldrb	r0, [r0, #3]
    55dc:	4770      	bx	lr

000055de <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    55de:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    55e0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    55e4:	b2d8      	uxtb	r0, r3
    55e6:	2809      	cmp	r0, #9
    55e8:	d90d      	bls.n	5606 <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    55ea:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    55ee:	b2db      	uxtb	r3, r3
    55f0:	2b05      	cmp	r3, #5
    55f2:	d903      	bls.n	55fc <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    55f4:	b131      	cbz	r1, 5604 <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    55f6:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    55f8:	2000      	movs	r0, #0
    55fa:	4770      	bx	lr
		result = ascii - 97 + 10;
    55fc:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    5600:	b2c0      	uxtb	r0, r0
    5602:	4770      	bx	lr
	uint8_t result = 0;
    5604:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    5606:	4770      	bx	lr

00005608 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    5608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    560c:	b1c1      	cbz	r1, 5640 <grid_sys_read_hex_string_value+0x38>
    560e:	4690      	mov	r8, r2
    5610:	1e45      	subs	r5, r0, #1
    5612:	1e4b      	subs	r3, r1, #1
    5614:	009c      	lsls	r4, r3, #2
    5616:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    561a:	3f02      	subs	r7, #2
    561c:	b2db      	uxtb	r3, r3
    561e:	1aff      	subs	r7, r7, r3
    5620:	00bf      	lsls	r7, r7, #2
    5622:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    5624:	f8df 901c 	ldr.w	r9, [pc, #28]	; 5644 <grid_sys_read_hex_string_value+0x3c>
    5628:	4641      	mov	r1, r8
    562a:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    562e:	47c8      	blx	r9
    5630:	40a0      	lsls	r0, r4
    5632:	4406      	add	r6, r0
    5634:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    5636:	42bc      	cmp	r4, r7
    5638:	d1f6      	bne.n	5628 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    563a:	4630      	mov	r0, r6
    563c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    5640:	2600      	movs	r6, #0
	return result;
    5642:	e7fa      	b.n	563a <grid_sys_read_hex_string_value+0x32>
    5644:	000055df 	.word	0x000055df

00005648 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    5648:	b530      	push	{r4, r5, lr}
    564a:	b085      	sub	sp, #20
    564c:	4605      	mov	r5, r0
    564e:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    5650:	4909      	ldr	r1, [pc, #36]	; (5678 <grid_sys_write_hex_string_value+0x30>)
    5652:	a801      	add	r0, sp, #4
    5654:	4b09      	ldr	r3, [pc, #36]	; (567c <grid_sys_write_hex_string_value+0x34>)
    5656:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    5658:	b164      	cbz	r4, 5674 <grid_sys_write_hex_string_value+0x2c>
    565a:	ab04      	add	r3, sp, #16
    565c:	1b1a      	subs	r2, r3, r4
    565e:	3a05      	subs	r2, #5
    5660:	1e6b      	subs	r3, r5, #1
    5662:	1e60      	subs	r0, r4, #1
    5664:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    5668:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    566c:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    5670:	4283      	cmp	r3, r0
    5672:	d1f9      	bne.n	5668 <grid_sys_write_hex_string_value+0x20>
	}

}
    5674:	b005      	add	sp, #20
    5676:	bd30      	pop	{r4, r5, pc}
    5678:	000103dc 	.word	0x000103dc
    567c:	0000ef71 	.word	0x0000ef71

00005680 <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    5680:	4b34      	ldr	r3, [pc, #208]	; (5754 <grid_sys_get_hwcfg+0xd4>)
    5682:	681b      	ldr	r3, [r3, #0]
    5684:	f1b3 3fff 	cmp.w	r3, #4294967295
    5688:	d002      	beq.n	5690 <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    568a:	4b32      	ldr	r3, [pc, #200]	; (5754 <grid_sys_get_hwcfg+0xd4>)
    568c:	6818      	ldr	r0, [r3, #0]
    568e:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    5690:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5694:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    5696:	4b30      	ldr	r3, [pc, #192]	; (5758 <grid_sys_get_hwcfg+0xd8>)
    5698:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    569c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    56a0:	492e      	ldr	r1, [pc, #184]	; (575c <grid_sys_get_hwcfg+0xdc>)
    56a2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    56a6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    56aa:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    56ae:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    56b2:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    56b6:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    56ba:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    56be:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    56c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    56c6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    56ca:	4925      	ldr	r1, [pc, #148]	; (5760 <grid_sys_get_hwcfg+0xe0>)
    56cc:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    56d0:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    56d4:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    56d8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    56dc:	2001      	movs	r0, #1
    56de:	4b21      	ldr	r3, [pc, #132]	; (5764 <grid_sys_get_hwcfg+0xe4>)
    56e0:	4798      	blx	r3
    56e2:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    56e4:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    56e6:	4d1c      	ldr	r5, [pc, #112]	; (5758 <grid_sys_get_hwcfg+0xd8>)
    56e8:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    56ec:	4f1d      	ldr	r7, [pc, #116]	; (5764 <grid_sys_get_hwcfg+0xe4>)
    56ee:	e00c      	b.n	570a <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    56f0:	2e07      	cmp	r6, #7
    56f2:	d027      	beq.n	5744 <grid_sys_get_hwcfg+0xc4>
    56f4:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    56f8:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    56fc:	2001      	movs	r0, #1
    56fe:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5700:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    5704:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    5706:	2e08      	cmp	r6, #8
    5708:	d01c      	beq.n	5744 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    570a:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    570e:	2001      	movs	r0, #1
    5710:	47b8      	blx	r7
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    5712:	a801      	add	r0, sp, #4
    5714:	4b14      	ldr	r3, [pc, #80]	; (5768 <grid_sys_get_hwcfg+0xe8>)
    5716:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    5718:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    571c:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    5720:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    5724:	405c      	eors	r4, r3
    5726:	4014      	ands	r4, r2
    5728:	405c      	eors	r4, r3

	CRITICAL_SECTION_LEAVE();
    572a:	a801      	add	r0, sp, #4
    572c:	4b0f      	ldr	r3, [pc, #60]	; (576c <grid_sys_get_hwcfg+0xec>)
    572e:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    5730:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    5734:	d0dc      	beq.n	56f0 <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    5736:	2301      	movs	r3, #1
    5738:	40b3      	lsls	r3, r6
    573a:	ea43 0808 	orr.w	r8, r3, r8
    573e:	fa5f f888 	uxtb.w	r8, r8
    5742:	e7d5      	b.n	56f0 <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    5744:	4b03      	ldr	r3, [pc, #12]	; (5754 <grid_sys_get_hwcfg+0xd4>)
    5746:	f8c3 8000 	str.w	r8, [r3]
}
    574a:	4b02      	ldr	r3, [pc, #8]	; (5754 <grid_sys_get_hwcfg+0xd4>)
    574c:	6818      	ldr	r0, [r3, #0]
    574e:	b003      	add	sp, #12
    5750:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5754:	20000344 	.word	0x20000344
    5758:	41008000 	.word	0x41008000
    575c:	40002000 	.word	0x40002000
    5760:	40028000 	.word	0x40028000
    5764:	00007419 	.word	0x00007419
    5768:	00007399 	.word	0x00007399
    576c:	000073a7 	.word	0x000073a7

00005770 <grid_msg_calculate_checksum_of_packet_string>:
}

uint8_t grid_msg_calculate_checksum_of_packet_string(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    5770:	2903      	cmp	r1, #3
    5772:	d009      	beq.n	5788 <grid_msg_calculate_checksum_of_packet_string+0x18>
    5774:	1e43      	subs	r3, r0, #1
    5776:	3904      	subs	r1, #4
    5778:	4401      	add	r1, r0
    577a:	2000      	movs	r0, #0
		checksum ^= str[i];
    577c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    5780:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    5782:	428b      	cmp	r3, r1
    5784:	d1fa      	bne.n	577c <grid_msg_calculate_checksum_of_packet_string+0xc>
    5786:	4770      	bx	lr
	uint8_t checksum = 0;
    5788:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    578a:	4770      	bx	lr

0000578c <grid_msg_checksum_read>:
	return checksum;
	
}


uint8_t grid_msg_checksum_read(uint8_t* str, uint32_t length){
    578c:	b500      	push	{lr}
    578e:	b083      	sub	sp, #12
	uint8_t error_flag;
	return grid_sys_read_hex_string_value(&str[length-3], 2, &error_flag);
    5790:	1ecb      	subs	r3, r1, #3
    5792:	f10d 0207 	add.w	r2, sp, #7
    5796:	2102      	movs	r1, #2
    5798:	4418      	add	r0, r3
    579a:	4b03      	ldr	r3, [pc, #12]	; (57a8 <grid_msg_checksum_read+0x1c>)
    579c:	4798      	blx	r3
}
    579e:	b2c0      	uxtb	r0, r0
    57a0:	b003      	add	sp, #12
    57a2:	f85d fb04 	ldr.w	pc, [sp], #4
    57a6:	bf00      	nop
    57a8:	00005609 	.word	0x00005609

000057ac <grid_msg_checksum_write>:

void grid_msg_checksum_write(uint8_t* message, uint32_t length, uint8_t checksum){
    57ac:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    57ae:	1ecb      	subs	r3, r1, #3
    57b0:	2102      	movs	r1, #2
    57b2:	4418      	add	r0, r3
    57b4:	4b01      	ldr	r3, [pc, #4]	; (57bc <grid_msg_checksum_write+0x10>)
    57b6:	4798      	blx	r3
    57b8:	bd08      	pop	{r3, pc}
    57ba:	bf00      	nop
    57bc:	00005649 	.word	0x00005649

000057c0 <grid_msg_get_parameter>:
}


// MESSAGE PARAMETER FUNCTIONS

uint32_t grid_msg_get_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint8_t* error){
    57c0:	b510      	push	{r4, lr}
    57c2:	4614      	mov	r4, r2
		
	return grid_sys_read_hex_string_value(&message[offset], length, error);	
    57c4:	4408      	add	r0, r1
    57c6:	461a      	mov	r2, r3
    57c8:	4621      	mov	r1, r4
    57ca:	4b01      	ldr	r3, [pc, #4]	; (57d0 <grid_msg_get_parameter+0x10>)
    57cc:	4798      	blx	r3
}
    57ce:	bd10      	pop	{r4, pc}
    57d0:	00005609 	.word	0x00005609

000057d4 <grid_msg_set_parameter>:

uint32_t grid_msg_set_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint32_t value, uint8_t* error){
    57d4:	b510      	push	{r4, lr}
    57d6:	4614      	mov	r4, r2
	
	grid_sys_write_hex_string_value(&message[offset], length, value);
    57d8:	4408      	add	r0, r1
    57da:	461a      	mov	r2, r3
    57dc:	4621      	mov	r1, r4
    57de:	4b01      	ldr	r3, [pc, #4]	; (57e4 <grid_msg_set_parameter+0x10>)
    57e0:	4798      	blx	r3
	
}
    57e2:	bd10      	pop	{r4, pc}
    57e4:	00005649 	.word	0x00005649

000057e8 <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    57e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
    57ea:	4299      	cmp	r1, r3
    57ec:	d00d      	beq.n	580a <grid_msg_find_recent+0x22>
    57ee:	2301      	movs	r3, #1
    57f0:	f003 021f 	and.w	r2, r3, #31
    57f4:	320a      	adds	r2, #10
    57f6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    57fa:	428a      	cmp	r2, r1
    57fc:	d007      	beq.n	580e <grid_msg_find_recent+0x26>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    57fe:	3301      	adds	r3, #1
    5800:	b2db      	uxtb	r3, r3
    5802:	2b20      	cmp	r3, #32
    5804:	d1f4      	bne.n	57f0 <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    5806:	2000      	movs	r0, #0
    5808:	4770      	bx	lr
			return 1;
    580a:	2001      	movs	r0, #1
    580c:	4770      	bx	lr
    580e:	2001      	movs	r0, #1
}
    5810:	4770      	bx	lr

00005812 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    5812:	f890 30a8 	ldrb.w	r3, [r0, #168]	; 0xa8
    5816:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    5818:	f003 031f 	and.w	r3, r3, #31
    581c:	f880 30a8 	strb.w	r3, [r0, #168]	; 0xa8
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    5820:	330a      	adds	r3, #10
    5822:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    5826:	4770      	bx	lr

00005828 <grid_ui_model_init>:
	}
	
}


void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    5828:	b538      	push	{r3, r4, r5, lr}
    582a:	4604      	mov	r4, r0
    582c:	460d      	mov	r5, r1
	
	mod->status = GRID_UI_STATUS_INITIALIZED;
    582e:	2301      	movs	r3, #1
    5830:	7003      	strb	r3, [r0, #0]
	
	mod->bank_list_length = bank_list_length;	
    5832:	7041      	strb	r1, [r0, #1]
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    5834:	0108      	lsls	r0, r1, #4
    5836:	4b09      	ldr	r3, [pc, #36]	; (585c <grid_ui_model_init+0x34>)
    5838:	4798      	blx	r3
    583a:	6060      	str	r0, [r4, #4]
	
	for(uint8_t i=0; i<bank_list_length; i++){
    583c:	b16d      	cbz	r5, 585a <grid_ui_model_init+0x32>
    583e:	1e69      	subs	r1, r5, #1
    5840:	b2c9      	uxtb	r1, r1
    5842:	3101      	adds	r1, #1
    5844:	0109      	lsls	r1, r1, #4
    5846:	2300      	movs	r3, #0
		
		mod->bank_list[i].status = GRID_UI_STATUS_UNDEFINED;		
    5848:	4618      	mov	r0, r3
    584a:	6862      	ldr	r2, [r4, #4]
    584c:	54d0      	strb	r0, [r2, r3]
		mod->bank_list[i].element_list_length = 0;
    584e:	6862      	ldr	r2, [r4, #4]
    5850:	441a      	add	r2, r3
    5852:	7250      	strb	r0, [r2, #9]
    5854:	3310      	adds	r3, #16
	for(uint8_t i=0; i<bank_list_length; i++){
    5856:	428b      	cmp	r3, r1
    5858:	d1f7      	bne.n	584a <grid_ui_model_init+0x22>
    585a:	bd38      	pop	{r3, r4, r5, pc}
    585c:	0000eb5d 	.word	0x0000eb5d

00005860 <grid_ui_bank_init>:
		
	}
	
}

void grid_ui_bank_init(struct grid_ui_model* parent, uint8_t index, uint8_t element_list_length){
    5860:	b538      	push	{r3, r4, r5, lr}
    5862:	4615      	mov	r5, r2
	
	struct grid_ui_bank* bank = &parent->bank_list[index];
    5864:	010b      	lsls	r3, r1, #4
    5866:	6842      	ldr	r2, [r0, #4]
    5868:	18d4      	adds	r4, r2, r3
	bank->parent = parent;
    586a:	6060      	str	r0, [r4, #4]
	bank->index = index;
    586c:	7221      	strb	r1, [r4, #8]
	
	
	bank->status = GRID_UI_STATUS_INITIALIZED;
    586e:	2101      	movs	r1, #1
    5870:	54d1      	strb	r1, [r2, r3]
	
	bank->element_list_length = element_list_length;
    5872:	7265      	strb	r5, [r4, #9]
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    5874:	2034      	movs	r0, #52	; 0x34
    5876:	fb00 f005 	mul.w	r0, r0, r5
    587a:	4b0a      	ldr	r3, [pc, #40]	; (58a4 <grid_ui_bank_init+0x44>)
    587c:	4798      	blx	r3
    587e:	60e0      	str	r0, [r4, #12]
	
	for(uint8_t i=0; i<element_list_length; i++){
    5880:	b17d      	cbz	r5, 58a2 <grid_ui_bank_init+0x42>
    5882:	3d01      	subs	r5, #1
    5884:	b2ed      	uxtb	r5, r5
    5886:	2034      	movs	r0, #52	; 0x34
    5888:	fb05 0000 	mla	r0, r5, r0, r0
    588c:	2300      	movs	r3, #0
		
		bank->element_list[i].status = GRID_UI_STATUS_UNDEFINED;
    588e:	4619      	mov	r1, r3
    5890:	68e2      	ldr	r2, [r4, #12]
    5892:	54d1      	strb	r1, [r2, r3]
		bank->element_list[i].event_list_length = 0;
    5894:	68e2      	ldr	r2, [r4, #12]
    5896:	441a      	add	r2, r3
    5898:	f882 102c 	strb.w	r1, [r2, #44]	; 0x2c
    589c:	3334      	adds	r3, #52	; 0x34
	for(uint8_t i=0; i<element_list_length; i++){
    589e:	4283      	cmp	r3, r0
    58a0:	d1f6      	bne.n	5890 <grid_ui_bank_init+0x30>
    58a2:	bd38      	pop	{r3, r4, r5, pc}
    58a4:	0000eb5d 	.word	0x0000eb5d

000058a8 <grid_ui_nvm_load_all_configuration>:
	grid_msg_packet_send_everywhere(&response);
		

}

void grid_ui_nvm_load_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    58a8:	b508      	push	{r3, lr}
    58aa:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_read_init(nvm, ui);
    58ac:	4601      	mov	r1, r0
    58ae:	4618      	mov	r0, r3
    58b0:	4b01      	ldr	r3, [pc, #4]	; (58b8 <grid_ui_nvm_load_all_configuration+0x10>)
    58b2:	4798      	blx	r3
    58b4:	bd08      	pop	{r3, pc}
    58b6:	bf00      	nop
    58b8:	000015e5 	.word	0x000015e5

000058bc <grid_ui_nvm_clear_all_configuration>:

		
	
}

void grid_ui_nvm_clear_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    58bc:	b508      	push	{r3, lr}
    58be:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_clear_init(nvm, ui);
    58c0:	4601      	mov	r1, r0
    58c2:	4618      	mov	r0, r3
    58c4:	4b01      	ldr	r3, [pc, #4]	; (58cc <grid_ui_nvm_clear_all_configuration+0x10>)
    58c6:	4798      	blx	r3
    58c8:	bd08      	pop	{r3, pc}
    58ca:	bf00      	nop
    58cc:	00001715 	.word	0x00001715

000058d0 <grid_ui_nvm_store_event_configuration>:

}



uint8_t grid_ui_nvm_store_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    58d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    58d4:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    58d8:	4688      	mov	r8, r1
    58da:	4617      	mov	r7, r2
	

	struct grid_msg message;

	grid_msg_init(&message);
    58dc:	a867      	add	r0, sp, #412	; 0x19c
    58de:	4b64      	ldr	r3, [pc, #400]	; (5a70 <grid_ui_nvm_store_event_configuration+0x1a0>)
    58e0:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    58e2:	2400      	movs	r4, #0
    58e4:	9400      	str	r4, [sp, #0]
    58e6:	4623      	mov	r3, r4
    58e8:	22ff      	movs	r2, #255	; 0xff
    58ea:	4611      	mov	r1, r2
    58ec:	a867      	add	r0, sp, #412	; 0x19c
    58ee:	4d61      	ldr	r5, [pc, #388]	; (5a74 <grid_ui_nvm_store_event_configuration+0x1a4>)
    58f0:	47a8      	blx	r5


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    58f2:	f44f 72c8 	mov.w	r2, #400	; 0x190
    58f6:	4621      	mov	r1, r4
    58f8:	a803      	add	r0, sp, #12
    58fa:	4b5f      	ldr	r3, [pc, #380]	; (5a78 <grid_ui_nvm_store_event_configuration+0x1a8>)
    58fc:	4798      	blx	r3
	uint32_t offset = 0;



	// BANK ENABLED
	offset = grid_msg_body_get_length(&message);
    58fe:	a867      	add	r0, sp, #412	; 0x19c
    5900:	4e5e      	ldr	r6, [pc, #376]	; (5a7c <grid_ui_nvm_store_event_configuration+0x1ac>)
    5902:	47b0      	blx	r6
    5904:	4605      	mov	r5, r0

	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    5906:	2380      	movs	r3, #128	; 0x80
    5908:	2202      	movs	r2, #2
    590a:	495d      	ldr	r1, [pc, #372]	; (5a80 <grid_ui_nvm_store_event_configuration+0x1b0>)
    590c:	a803      	add	r0, sp, #12
    590e:	4c5d      	ldr	r4, [pc, #372]	; (5a84 <grid_ui_nvm_store_event_configuration+0x1b4>)
    5910:	47a0      	blx	r4
	payload_length = strlen(payload);
    5912:	a803      	add	r0, sp, #12
    5914:	4b5c      	ldr	r3, [pc, #368]	; (5a88 <grid_ui_nvm_store_event_configuration+0x1b8>)
    5916:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    5918:	b2c2      	uxtb	r2, r0
    591a:	a903      	add	r1, sp, #12
    591c:	a867      	add	r0, sp, #412	; 0x19c
    591e:	4b5b      	ldr	r3, [pc, #364]	; (5a8c <grid_ui_nvm_store_event_configuration+0x1bc>)
    5920:	4798      	blx	r3

	grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    5922:	230e      	movs	r3, #14
    5924:	9300      	str	r3, [sp, #0]
    5926:	2301      	movs	r3, #1
    5928:	2204      	movs	r2, #4
    592a:	4629      	mov	r1, r5
    592c:	a867      	add	r0, sp, #412	; 0x19c
    592e:	4c58      	ldr	r4, [pc, #352]	; (5a90 <grid_ui_nvm_store_event_configuration+0x1c0>)
    5930:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    5932:	687b      	ldr	r3, [r7, #4]
    5934:	685b      	ldr	r3, [r3, #4]
    5936:	7a1b      	ldrb	r3, [r3, #8]
    5938:	9300      	str	r3, [sp, #0]
    593a:	2302      	movs	r3, #2
    593c:	2205      	movs	r2, #5
    593e:	4629      	mov	r1, r5
    5940:	a867      	add	r0, sp, #412	; 0x19c
    5942:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    5944:	687b      	ldr	r3, [r7, #4]
    5946:	7a1b      	ldrb	r3, [r3, #8]
    5948:	9300      	str	r3, [sp, #0]
    594a:	2302      	movs	r3, #2
    594c:	2207      	movs	r2, #7
    594e:	4629      	mov	r1, r5
    5950:	a867      	add	r0, sp, #412	; 0x19c
    5952:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    5954:	7abb      	ldrb	r3, [r7, #10]
    5956:	9300      	str	r3, [sp, #0]
    5958:	2302      	movs	r3, #2
    595a:	2209      	movs	r2, #9
    595c:	4629      	mov	r1, r5
    595e:	a867      	add	r0, sp, #412	; 0x19c
    5960:	47a0      	blx	r4

	offset = grid_msg_body_get_length(&message);
    5962:	a867      	add	r0, sp, #412	; 0x19c
    5964:	47b0      	blx	r6
    5966:	4605      	mov	r5, r0
	grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    5968:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    596a:	f107 0148 	add.w	r1, r7, #72	; 0x48
    596e:	a867      	add	r0, sp, #412	; 0x19c
    5970:	4b48      	ldr	r3, [pc, #288]	; (5a94 <grid_ui_nvm_store_event_configuration+0x1c4>)
    5972:	4798      	blx	r3

	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    5974:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
    5978:	b30b      	cbz	r3, 59be <grid_ui_nvm_store_event_configuration+0xee>
    597a:	2400      	movs	r4, #0
	
		uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
	
	
		message.body[offset + parameter_offset] = parameter_group;
    597c:	ab67      	add	r3, sp, #412	; 0x19c
    597e:	eb03 0905 	add.w	r9, r3, r5
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    5982:	4e43      	ldr	r6, [pc, #268]	; (5a90 <grid_ui_nvm_store_event_configuration+0x1c0>)
		uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    5984:	eb04 0184 	add.w	r1, r4, r4, lsl #2
    5988:	4439      	add	r1, r7
    598a:	f891 20c5 	ldrb.w	r2, [r1, #197]	; 0xc5
		uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    598e:	f891 30c4 	ldrb.w	r3, [r1, #196]	; 0xc4
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    5992:	f891 00c3 	ldrb.w	r0, [r1, #195]	; 0xc3
		message.body[offset + parameter_offset] = parameter_group;
    5996:	eb09 0e02 	add.w	lr, r9, r2
    599a:	f891 10c2 	ldrb.w	r1, [r1, #194]	; 0xc2
    599e:	f88e 1014 	strb.w	r1, [lr, #20]
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    59a2:	3b01      	subs	r3, #1
    59a4:	3201      	adds	r2, #1
    59a6:	9000      	str	r0, [sp, #0]
    59a8:	b2db      	uxtb	r3, r3
    59aa:	b2d2      	uxtb	r2, r2
    59ac:	4629      	mov	r1, r5
    59ae:	a867      	add	r0, sp, #412	; 0x19c
    59b0:	47b0      	blx	r6
	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    59b2:	3401      	adds	r4, #1
    59b4:	b2e4      	uxtb	r4, r4
    59b6:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
    59ba:	42a3      	cmp	r3, r4
    59bc:	d8e2      	bhi.n	5984 <grid_ui_nvm_store_event_configuration+0xb4>
	}




	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    59be:	2203      	movs	r2, #3
    59c0:	4935      	ldr	r1, [pc, #212]	; (5a98 <grid_ui_nvm_store_event_configuration+0x1c8>)
    59c2:	a803      	add	r0, sp, #12
    59c4:	4b2f      	ldr	r3, [pc, #188]	; (5a84 <grid_ui_nvm_store_event_configuration+0x1b4>)
    59c6:	4798      	blx	r3
	payload_length = strlen(payload);
    59c8:	a803      	add	r0, sp, #12
    59ca:	4b2f      	ldr	r3, [pc, #188]	; (5a88 <grid_ui_nvm_store_event_configuration+0x1b8>)
    59cc:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    59ce:	b2c2      	uxtb	r2, r0
    59d0:	a903      	add	r1, sp, #12
    59d2:	a867      	add	r0, sp, #412	; 0x19c
    59d4:	4b2d      	ldr	r3, [pc, #180]	; (5a8c <grid_ui_nvm_store_event_configuration+0x1bc>)
    59d6:	4798      	blx	r3

	// do the escaping here
	// restor the template codes


	grid_msg_packet_close(&message);
    59d8:	a867      	add	r0, sp, #412	; 0x19c
    59da:	4b30      	ldr	r3, [pc, #192]	; (5a9c <grid_ui_nvm_store_event_configuration+0x1cc>)
    59dc:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    59de:	4640      	mov	r0, r8
    59e0:	4b2f      	ldr	r3, [pc, #188]	; (5aa0 <grid_ui_nvm_store_event_configuration+0x1d0>)
    59e2:	4798      	blx	r3

	uint32_t message_length = grid_msg_packet_get_length(&message);
    59e4:	a867      	add	r0, sp, #412	; 0x19c
    59e6:	4b2f      	ldr	r3, [pc, #188]	; (5aa4 <grid_ui_nvm_store_event_configuration+0x1d4>)
    59e8:	4798      	blx	r3

	if (message_length){
    59ea:	4606      	mov	r6, r0
    59ec:	b170      	cbz	r0, 5a0c <grid_ui_nvm_store_event_configuration+0x13c>

		nvm->write_buffer_length = message_length;
    59ee:	f8c8 0418 	str.w	r0, [r8, #1048]	; 0x418
    59f2:	f208 2517 	addw	r5, r8, #535	; 0x217
    59f6:	2400      	movs	r4, #0
	
		for(uint32_t i = 0; i<message_length; i++){
		
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    59f8:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 5ab4 <grid_ui_nvm_store_event_configuration+0x1e4>
    59fc:	4621      	mov	r1, r4
    59fe:	a867      	add	r0, sp, #412	; 0x19c
    5a00:	47c8      	blx	r9
    5a02:	f805 0f01 	strb.w	r0, [r5, #1]!
		for(uint32_t i = 0; i<message_length; i++){
    5a06:	3401      	adds	r4, #1
    5a08:	42a6      	cmp	r6, r4
    5a0a:	d1f7      	bne.n	59fc <grid_ui_nvm_store_event_configuration+0x12c>
		}

	}

	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    5a0c:	4639      	mov	r1, r7
    5a0e:	4640      	mov	r0, r8
    5a10:	4b25      	ldr	r3, [pc, #148]	; (5aa8 <grid_ui_nvm_store_event_configuration+0x1d8>)
    5a12:	4798      	blx	r3
	nvm->write_target_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;
    5a14:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    5a18:	0249      	lsls	r1, r1, #9
    5a1a:	f8c8 1420 	str.w	r1, [r8, #1056]	; 0x420
	int status = 0;
	
	
	uint8_t debugtext[200] = {0};

	if (eve->cfg_default_flag == 1 && eve->cfg_flashempty_flag == 0){
    5a1e:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
    5a22:	2b01      	cmp	r3, #1
    5a24:	d00e      	beq.n	5a44 <grid_ui_nvm_store_event_configuration+0x174>
	int status = 0;
    5a26:	2000      	movs	r0, #0
		eve->cfg_flashempty_flag = 1;
		status = 1;
	}
	
	
	if (eve->cfg_default_flag == 0 && eve->cfg_changed_flag == 1){
    5a28:	f897 3108 	ldrb.w	r3, [r7, #264]	; 0x108
    5a2c:	b91b      	cbnz	r3, 5a36 <grid_ui_nvm_store_event_configuration+0x166>
    5a2e:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
    5a32:	2b01      	cmp	r3, #1
    5a34:	d00f      	beq.n	5a56 <grid_ui_nvm_store_event_configuration+0x186>
	}


	//grid_debug_print_text(debugtext);

	eve->cfg_changed_flag = 0;
    5a36:	2300      	movs	r3, #0
    5a38:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	
	return status;
	
}
    5a3c:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    5a40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		flash_erase(nvm->flash, nvm->write_target_address, 1);
    5a44:	2201      	movs	r2, #1
    5a46:	f8d8 0000 	ldr.w	r0, [r8]
    5a4a:	4b18      	ldr	r3, [pc, #96]	; (5aac <grid_ui_nvm_store_event_configuration+0x1dc>)
    5a4c:	4798      	blx	r3
		eve->cfg_flashempty_flag = 1;
    5a4e:	2001      	movs	r0, #1
    5a50:	f887 0109 	strb.w	r0, [r7, #265]	; 0x109
    5a54:	e7e8      	b.n	5a28 <grid_ui_nvm_store_event_configuration+0x158>
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, GRID_NVM_PAGE_SIZE);
    5a56:	f44f 7300 	mov.w	r3, #512	; 0x200
    5a5a:	f508 7206 	add.w	r2, r8, #536	; 0x218
    5a5e:	f8d8 1420 	ldr.w	r1, [r8, #1056]	; 0x420
    5a62:	f8d8 0000 	ldr.w	r0, [r8]
    5a66:	4c12      	ldr	r4, [pc, #72]	; (5ab0 <grid_ui_nvm_store_event_configuration+0x1e0>)
    5a68:	47a0      	blx	r4
		status = 1;
    5a6a:	2001      	movs	r0, #1
    5a6c:	e7e3      	b.n	5a36 <grid_ui_nvm_store_event_configuration+0x166>
    5a6e:	bf00      	nop
    5a70:	00001359 	.word	0x00001359
    5a74:	000013a1 	.word	0x000013a1
    5a78:	0000eb83 	.word	0x0000eb83
    5a7c:	000012b3 	.word	0x000012b3
    5a80:	000104a0 	.word	0x000104a0
    5a84:	0000ef71 	.word	0x0000ef71
    5a88:	0000efb9 	.word	0x0000efb9
    5a8c:	000012b9 	.word	0x000012b9
    5a90:	00001341 	.word	0x00001341
    5a94:	000012e7 	.word	0x000012e7
    5a98:	0001011c 	.word	0x0001011c
    5a9c:	000014a1 	.word	0x000014a1
    5aa0:	00001865 	.word	0x00001865
    5aa4:	000012a1 	.word	0x000012a1
    5aa8:	000018d5 	.word	0x000018d5
    5aac:	00007635 	.word	0x00007635
    5ab0:	0000757d 	.word	0x0000757d
    5ab4:	00001463 	.word	0x00001463

00005ab8 <grid_ui_nvm_store_all_configuration>:
void grid_ui_nvm_store_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    5ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5abc:	b0f1      	sub	sp, #452	; 0x1c4
    5abe:	9003      	str	r0, [sp, #12]
    5ac0:	9104      	str	r1, [sp, #16]
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    5ac2:	7843      	ldrb	r3, [r0, #1]
    5ac4:	2b00      	cmp	r3, #0
    5ac6:	d07f      	beq.n	5bc8 <grid_ui_nvm_store_all_configuration+0x110>
    5ac8:	2300      	movs	r3, #0
    5aca:	9305      	str	r3, [sp, #20]
    5acc:	4699      	mov	r9, r3
					if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    5ace:	f8df b15c 	ldr.w	fp, [pc, #348]	; 5c2c <grid_ui_nvm_store_all_configuration+0x174>
    5ad2:	e031      	b.n	5b38 <grid_ui_nvm_store_all_configuration+0x80>
			for (uint8_t k=0; k<ele->event_list_length; k++){
    5ad4:	3401      	adds	r4, #1
    5ad6:	b2e4      	uxtb	r4, r4
    5ad8:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
    5adc:	42a3      	cmp	r3, r4
    5ade:	d90d      	bls.n	5afc <grid_ui_nvm_store_all_configuration+0x44>
				struct grid_ui_event* eve = &ele->event_list[k];
    5ae0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    5ae2:	fb07 2204 	mla	r2, r7, r4, r2
				if (eve->cfg_changed_flag == 1){
    5ae6:	f892 6107 	ldrb.w	r6, [r2, #263]	; 0x107
    5aea:	2e01      	cmp	r6, #1
    5aec:	d1f2      	bne.n	5ad4 <grid_ui_nvm_store_all_configuration+0x1c>
					if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    5aee:	9904      	ldr	r1, [sp, #16]
    5af0:	9803      	ldr	r0, [sp, #12]
    5af2:	47d8      	blx	fp
						acknowledge = 1;
    5af4:	2800      	cmp	r0, #0
    5af6:	bf18      	it	ne
    5af8:	46b1      	movne	r9, r6
    5afa:	e7eb      	b.n	5ad4 <grid_ui_nvm_store_all_configuration+0x1c>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    5afc:	f108 0801 	add.w	r8, r8, #1
    5b00:	fa5f f888 	uxtb.w	r8, r8
    5b04:	f89a 3009 	ldrb.w	r3, [sl, #9]
    5b08:	4543      	cmp	r3, r8
    5b0a:	d90c      	bls.n	5b26 <grid_ui_nvm_store_all_configuration+0x6e>
			struct grid_ui_element* ele = &bank->element_list[j];
    5b0c:	f8da 500c 	ldr.w	r5, [sl, #12]
    5b10:	2334      	movs	r3, #52	; 0x34
    5b12:	fb03 5508 	mla	r5, r3, r8, r5
			for (uint8_t k=0; k<ele->event_list_length; k++){
    5b16:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
    5b1a:	2b00      	cmp	r3, #0
    5b1c:	d0ee      	beq.n	5afc <grid_ui_nvm_store_all_configuration+0x44>
    5b1e:	2400      	movs	r4, #0
				struct grid_ui_event* eve = &ele->event_list[k];
    5b20:	f44f 7786 	mov.w	r7, #268	; 0x10c
    5b24:	e7dc      	b.n	5ae0 <grid_ui_nvm_store_all_configuration+0x28>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    5b26:	9b05      	ldr	r3, [sp, #20]
    5b28:	3301      	adds	r3, #1
    5b2a:	b2db      	uxtb	r3, r3
    5b2c:	461a      	mov	r2, r3
    5b2e:	9305      	str	r3, [sp, #20]
    5b30:	9b03      	ldr	r3, [sp, #12]
    5b32:	785b      	ldrb	r3, [r3, #1]
    5b34:	4293      	cmp	r3, r2
    5b36:	d90b      	bls.n	5b50 <grid_ui_nvm_store_all_configuration+0x98>
		struct grid_ui_bank* bank = &ui->bank_list[i];
    5b38:	9b03      	ldr	r3, [sp, #12]
    5b3a:	685b      	ldr	r3, [r3, #4]
    5b3c:	9a05      	ldr	r2, [sp, #20]
    5b3e:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
		for (uint8_t j=0; j<bank->element_list_length; j++){
    5b42:	f89a 3009 	ldrb.w	r3, [sl, #9]
    5b46:	2b00      	cmp	r3, #0
    5b48:	d0ed      	beq.n	5b26 <grid_ui_nvm_store_all_configuration+0x6e>
    5b4a:	f04f 0800 	mov.w	r8, #0
    5b4e:	e7dd      	b.n	5b0c <grid_ui_nvm_store_all_configuration+0x54>
	grid_msg_init(&response);
    5b50:	a809      	add	r0, sp, #36	; 0x24
    5b52:	4b2d      	ldr	r3, [pc, #180]	; (5c08 <grid_ui_nvm_store_all_configuration+0x150>)
    5b54:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5b56:	2400      	movs	r4, #0
    5b58:	9400      	str	r4, [sp, #0]
    5b5a:	4623      	mov	r3, r4
    5b5c:	227f      	movs	r2, #127	; 0x7f
    5b5e:	4611      	mov	r1, r2
    5b60:	a809      	add	r0, sp, #36	; 0x24
    5b62:	4d2a      	ldr	r5, [pc, #168]	; (5c0c <grid_ui_nvm_store_all_configuration+0x154>)
    5b64:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    5b66:	9406      	str	r4, [sp, #24]
    5b68:	9407      	str	r4, [sp, #28]
    5b6a:	f8ad 4020 	strh.w	r4, [sp, #32]
	sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    5b6e:	2303      	movs	r3, #3
    5b70:	9300      	str	r3, [sp, #0]
    5b72:	2370      	movs	r3, #112	; 0x70
    5b74:	2202      	movs	r2, #2
    5b76:	4926      	ldr	r1, [pc, #152]	; (5c10 <grid_ui_nvm_store_all_configuration+0x158>)
    5b78:	a806      	add	r0, sp, #24
    5b7a:	4c26      	ldr	r4, [pc, #152]	; (5c14 <grid_ui_nvm_store_all_configuration+0x15c>)
    5b7c:	47a0      	blx	r4
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5b7e:	a806      	add	r0, sp, #24
    5b80:	4b25      	ldr	r3, [pc, #148]	; (5c18 <grid_ui_nvm_store_all_configuration+0x160>)
    5b82:	4798      	blx	r3
    5b84:	4602      	mov	r2, r0
    5b86:	a906      	add	r1, sp, #24
    5b88:	a809      	add	r0, sp, #36	; 0x24
    5b8a:	4b24      	ldr	r3, [pc, #144]	; (5c1c <grid_ui_nvm_store_all_configuration+0x164>)
    5b8c:	4798      	blx	r3
	if (acknowledge == 1){
    5b8e:	f1b9 0f01 	cmp.w	r9, #1
    5b92:	d010      	beq.n	5bb6 <grid_ui_nvm_store_all_configuration+0xfe>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    5b94:	230b      	movs	r3, #11
    5b96:	9300      	str	r3, [sp, #0]
    5b98:	2301      	movs	r3, #1
    5b9a:	2204      	movs	r2, #4
    5b9c:	2100      	movs	r1, #0
    5b9e:	a809      	add	r0, sp, #36	; 0x24
    5ba0:	4c1f      	ldr	r4, [pc, #124]	; (5c20 <grid_ui_nvm_store_all_configuration+0x168>)
    5ba2:	47a0      	blx	r4
	grid_msg_packet_close(&response);
    5ba4:	a809      	add	r0, sp, #36	; 0x24
    5ba6:	4b1f      	ldr	r3, [pc, #124]	; (5c24 <grid_ui_nvm_store_all_configuration+0x16c>)
    5ba8:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    5baa:	a809      	add	r0, sp, #36	; 0x24
    5bac:	4b1e      	ldr	r3, [pc, #120]	; (5c28 <grid_ui_nvm_store_all_configuration+0x170>)
    5bae:	4798      	blx	r3
}
    5bb0:	b071      	add	sp, #452	; 0x1c4
    5bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    5bb6:	230a      	movs	r3, #10
    5bb8:	9300      	str	r3, [sp, #0]
    5bba:	2301      	movs	r3, #1
    5bbc:	2204      	movs	r2, #4
    5bbe:	2100      	movs	r1, #0
    5bc0:	a809      	add	r0, sp, #36	; 0x24
    5bc2:	4c17      	ldr	r4, [pc, #92]	; (5c20 <grid_ui_nvm_store_all_configuration+0x168>)
    5bc4:	47a0      	blx	r4
    5bc6:	e7ed      	b.n	5ba4 <grid_ui_nvm_store_all_configuration+0xec>
	grid_msg_init(&response);
    5bc8:	a809      	add	r0, sp, #36	; 0x24
    5bca:	4b0f      	ldr	r3, [pc, #60]	; (5c08 <grid_ui_nvm_store_all_configuration+0x150>)
    5bcc:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5bce:	2400      	movs	r4, #0
    5bd0:	9400      	str	r4, [sp, #0]
    5bd2:	4623      	mov	r3, r4
    5bd4:	227f      	movs	r2, #127	; 0x7f
    5bd6:	4611      	mov	r1, r2
    5bd8:	a809      	add	r0, sp, #36	; 0x24
    5bda:	4d0c      	ldr	r5, [pc, #48]	; (5c0c <grid_ui_nvm_store_all_configuration+0x154>)
    5bdc:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    5bde:	9406      	str	r4, [sp, #24]
    5be0:	9407      	str	r4, [sp, #28]
    5be2:	f8ad 4020 	strh.w	r4, [sp, #32]
	sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    5be6:	2303      	movs	r3, #3
    5be8:	9300      	str	r3, [sp, #0]
    5bea:	2370      	movs	r3, #112	; 0x70
    5bec:	2202      	movs	r2, #2
    5bee:	4908      	ldr	r1, [pc, #32]	; (5c10 <grid_ui_nvm_store_all_configuration+0x158>)
    5bf0:	a806      	add	r0, sp, #24
    5bf2:	4c08      	ldr	r4, [pc, #32]	; (5c14 <grid_ui_nvm_store_all_configuration+0x15c>)
    5bf4:	47a0      	blx	r4
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5bf6:	a806      	add	r0, sp, #24
    5bf8:	4b07      	ldr	r3, [pc, #28]	; (5c18 <grid_ui_nvm_store_all_configuration+0x160>)
    5bfa:	4798      	blx	r3
    5bfc:	4602      	mov	r2, r0
    5bfe:	a906      	add	r1, sp, #24
    5c00:	a809      	add	r0, sp, #36	; 0x24
    5c02:	4b06      	ldr	r3, [pc, #24]	; (5c1c <grid_ui_nvm_store_all_configuration+0x164>)
    5c04:	4798      	blx	r3
    5c06:	e7c5      	b.n	5b94 <grid_ui_nvm_store_all_configuration+0xdc>
    5c08:	00001359 	.word	0x00001359
    5c0c:	000013a1 	.word	0x000013a1
    5c10:	00010128 	.word	0x00010128
    5c14:	0000ef71 	.word	0x0000ef71
    5c18:	0000efb9 	.word	0x0000efb9
    5c1c:	000012b9 	.word	0x000012b9
    5c20:	00001341 	.word	0x00001341
    5c24:	000014a1 	.word	0x000014a1
    5c28:	00001585 	.word	0x00001585
    5c2c:	000058d1 	.word	0x000058d1

00005c30 <grid_ui_nvm_load_event_configuration>:



uint8_t grid_ui_nvm_load_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    5c30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5c34:	460d      	mov	r5, r1
    5c36:	4614      	mov	r4, r2
	
		
	grid_nvm_clear_read_buffer(nvm);
    5c38:	4608      	mov	r0, r1
    5c3a:	4b1e      	ldr	r3, [pc, #120]	; (5cb4 <grid_ui_nvm_load_event_configuration+0x84>)
    5c3c:	4798      	blx	r3
	
	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);	
    5c3e:	4621      	mov	r1, r4
    5c40:	4628      	mov	r0, r5
    5c42:	4b1d      	ldr	r3, [pc, #116]	; (5cb8 <grid_ui_nvm_load_event_configuration+0x88>)
    5c44:	4798      	blx	r3
	nvm->read_source_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;	
    5c46:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    5c4a:	0249      	lsls	r1, r1, #9
    5c4c:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
	

	int status = flash_read(nvm->flash, nvm->read_source_address, nvm->read_buffer, GRID_NVM_PAGE_SIZE);	
    5c50:	f105 0409 	add.w	r4, r5, #9
    5c54:	f44f 7300 	mov.w	r3, #512	; 0x200
    5c58:	4622      	mov	r2, r4
    5c5a:	6828      	ldr	r0, [r5, #0]
    5c5c:	4d17      	ldr	r5, [pc, #92]	; (5cbc <grid_ui_nvm_load_event_configuration+0x8c>)
    5c5e:	47a8      	blx	r5
    5c60:	4622      	mov	r2, r4
    5c62:	2300      	movs	r3, #0
		
	uint8_t copydone = 0;
	
	uint8_t cfgfound = 0;
    5c64:	4618      	mov	r0, r3
	uint8_t copydone = 0;
    5c66:	461d      	mov	r5, r3
				
				cfgfound=2;
					
			}
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
    5c68:	2701      	movs	r7, #1
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    5c6a:	4e15      	ldr	r6, [pc, #84]	; (5cc0 <grid_ui_nvm_load_event_configuration+0x90>)
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    5c6c:	f04f 080a 	mov.w	r8, #10
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    5c70:	469c      	mov	ip, r3
				cfgfound=2;
    5c72:	f04f 0e02 	mov.w	lr, #2
    5c76:	e00d      	b.n	5c94 <grid_ui_nvm_load_event_configuration+0x64>
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    5c78:	18f1      	adds	r1, r6, r3
    5c7a:	f881 87fc 	strb.w	r8, [r1, #2044]	; 0x7fc
    5c7e:	1c59      	adds	r1, r3, #1
				GRID_PORT_U.rx_double_buffer_status = i+1;
    5c80:	6231      	str	r1, [r6, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    5c82:	f8c6 c028 	str.w	ip, [r6, #40]	; 0x28
				cfgfound=2;
    5c86:	4670      	mov	r0, lr
				copydone = 1;
    5c88:	463d      	mov	r5, r7
    5c8a:	3301      	adds	r3, #1
    5c8c:	3201      	adds	r2, #1
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    5c8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5c92:	d00d      	beq.n	5cb0 <grid_ui_nvm_load_event_configuration+0x80>
		if (copydone == 0){
    5c94:	2d00      	cmp	r5, #0
    5c96:	d1f8      	bne.n	5c8a <grid_ui_nvm_load_event_configuration+0x5a>
			if (nvm->read_buffer[i] == '\n'){ // END OF PACKET, copy newline character
    5c98:	461c      	mov	r4, r3
    5c9a:	7811      	ldrb	r1, [r2, #0]
    5c9c:	290a      	cmp	r1, #10
    5c9e:	d0eb      	beq.n	5c78 <grid_ui_nvm_load_event_configuration+0x48>
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    5ca0:	29ff      	cmp	r1, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    5ca2:	bf1d      	ittte	ne
    5ca4:	19a4      	addne	r4, r4, r6
    5ca6:	f884 17fc 	strbne.w	r1, [r4, #2044]	; 0x7fc
				
				cfgfound=1;
    5caa:	4638      	movne	r0, r7
				copydone = 1;
    5cac:	463d      	moveq	r5, r7
    5cae:	e7ec      	b.n	5c8a <grid_ui_nvm_load_event_configuration+0x5a>
	}
	
	return cfgfound;
	
	
}
    5cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5cb4:	00001845 	.word	0x00001845
    5cb8:	000018d5 	.word	0x000018d5
    5cbc:	000074d9 	.word	0x000074d9
    5cc0:	20004200 	.word	0x20004200

00005cc4 <grid_ui_nvm_clear_event_configuration>:
uint8_t grid_ui_nvm_clear_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    5cc4:	b510      	push	{r4, lr}
    5cc6:	460c      	mov	r4, r1
		
		uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    5cc8:	4611      	mov	r1, r2
    5cca:	4620      	mov	r0, r4
    5ccc:	4b05      	ldr	r3, [pc, #20]	; (5ce4 <grid_ui_nvm_clear_event_configuration+0x20>)
    5cce:	4798      	blx	r3
		
		

		flash_erase(nvm->flash, GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset, 1);
    5cd0:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    5cd4:	2201      	movs	r2, #1
    5cd6:	0249      	lsls	r1, r1, #9
    5cd8:	6820      	ldr	r0, [r4, #0]
    5cda:	4b03      	ldr	r3, [pc, #12]	; (5ce8 <grid_ui_nvm_clear_event_configuration+0x24>)
    5cdc:	4798      	blx	r3

		
		
		return 1;
		
}
    5cde:	2001      	movs	r0, #1
    5ce0:	bd10      	pop	{r4, pc}
    5ce2:	bf00      	nop
    5ce4:	000018d5 	.word	0x000018d5
    5ce8:	00007635 	.word	0x00007635

00005cec <grid_ui_event_register_actionstring>:

void grid_ui_event_register_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* action_string, uint32_t action_string_length){
		
	uint8_t event_index = 255;
	
	for(uint8_t i=0; i<ele->event_list_length; i++){
    5cec:	f890 c02c 	ldrb.w	ip, [r0, #44]	; 0x2c
    5cf0:	f1bc 0f00 	cmp.w	ip, #0
    5cf4:	f000 80d6 	beq.w	5ea4 <grid_ui_event_register_actionstring+0x1b8>
void grid_ui_event_register_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* action_string, uint32_t action_string_length){
    5cf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5cfc:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (ele->event_list[i].type == event_type){
    5cfe:	2400      	movs	r4, #0
    5d00:	26ff      	movs	r6, #255	; 0xff
    5d02:	b2e7      	uxtb	r7, r4
    5d04:	f895 e00a 	ldrb.w	lr, [r5, #10]
    5d08:	458e      	cmp	lr, r1
    5d0a:	bf08      	it	eq
    5d0c:	463e      	moveq	r6, r7
    5d0e:	3401      	adds	r4, #1
    5d10:	f505 7586 	add.w	r5, r5, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    5d14:	b2e7      	uxtb	r7, r4
    5d16:	45bc      	cmp	ip, r7
    5d18:	d8f3      	bhi.n	5d02 <grid_ui_event_register_actionstring+0x16>
			event_index = i;
		}
	}
	
	if (event_index == 255){
    5d1a:	2eff      	cmp	r6, #255	; 0xff
    5d1c:	f000 80c0 	beq.w	5ea0 <grid_ui_event_register_actionstring+0x1b4>
	
	
	
	// Clear Action String
	for(uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
		ele->event_list[event_index].action_string[i] = 0;
    5d20:	f44f 7486 	mov.w	r4, #268	; 0x10c
    5d24:	fb04 f406 	mul.w	r4, r4, r6
    5d28:	2600      	movs	r6, #0
    5d2a:	4637      	mov	r7, r6
    5d2c:	6b01      	ldr	r1, [r0, #48]	; 0x30
    5d2e:	4421      	add	r1, r4
    5d30:	4431      	add	r1, r6
    5d32:	f881 7048 	strb.w	r7, [r1, #72]	; 0x48
	for(uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    5d36:	3601      	adds	r6, #1
    5d38:	2e78      	cmp	r6, #120	; 0x78
    5d3a:	d1f7      	bne.n	5d2c <grid_ui_event_register_actionstring+0x40>
	}
	ele->event_list[event_index].action_string_length = 0;
    5d3c:	6b01      	ldr	r1, [r0, #48]	; 0x30
    5d3e:	4421      	add	r1, r4
    5d40:	2500      	movs	r5, #0
    5d42:	644d      	str	r5, [r1, #68]	; 0x44
	
	// Clear Action Parameter List
	for(uint8_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
		
		ele->event_list[event_index].action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    5d44:	462f      	mov	r7, r5
    5d46:	6b01      	ldr	r1, [r0, #48]	; 0x30
    5d48:	4421      	add	r1, r4
    5d4a:	eb05 0685 	add.w	r6, r5, r5, lsl #2
    5d4e:	4431      	add	r1, r6
    5d50:	f881 70c1 	strb.w	r7, [r1, #193]	; 0xc1
		ele->event_list[event_index].action_parameter_list[i].address = 0;
    5d54:	6b01      	ldr	r1, [r0, #48]	; 0x30
    5d56:	4421      	add	r1, r4
    5d58:	4431      	add	r1, r6
    5d5a:	f881 70c3 	strb.w	r7, [r1, #195]	; 0xc3
		ele->event_list[event_index].action_parameter_list[i].group = 0;
    5d5e:	6b01      	ldr	r1, [r0, #48]	; 0x30
    5d60:	4421      	add	r1, r4
    5d62:	4431      	add	r1, r6
    5d64:	f881 70c2 	strb.w	r7, [r1, #194]	; 0xc2
		ele->event_list[event_index].action_parameter_list[i].length = 0;
    5d68:	6b01      	ldr	r1, [r0, #48]	; 0x30
    5d6a:	4421      	add	r1, r4
    5d6c:	4431      	add	r1, r6
    5d6e:	f881 70c4 	strb.w	r7, [r1, #196]	; 0xc4
		ele->event_list[event_index].action_parameter_list[i].offset = 0;
    5d72:	6b01      	ldr	r1, [r0, #48]	; 0x30
    5d74:	4421      	add	r1, r4
    5d76:	4431      	add	r1, r6
    5d78:	f881 70c5 	strb.w	r7, [r1, #197]	; 0xc5
    5d7c:	3501      	adds	r5, #1
	for(uint8_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    5d7e:	2d0e      	cmp	r5, #14
    5d80:	d1e1      	bne.n	5d46 <grid_ui_event_register_actionstring+0x5a>
	}
	ele->event_list[event_index].action_parameter_count = 0;
    5d82:	6b01      	ldr	r1, [r0, #48]	; 0x30
    5d84:	4421      	add	r1, r4
    5d86:	2500      	movs	r5, #0
    5d88:	f881 50c0 	strb.w	r5, [r1, #192]	; 0xc0
	
	uint8_t parameter_list_length = 0;

	uint8_t escaped_characters = 0;
	
	for (uint32_t i=0; i<action_string_length; i++){
    5d8c:	2b00      	cmp	r3, #0
    5d8e:	d07a      	beq.n	5e86 <grid_ui_event_register_actionstring+0x19a>
    5d90:	1e55      	subs	r5, r2, #1
    5d92:	26ff      	movs	r6, #255	; 0xff
    5d94:	2100      	movs	r1, #0
    5d96:	460f      	mov	r7, r1
			parameter_list_length++;
	
		}
		else if (action_string[i-1] == 'B' && (action_string[i]-'0') < GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH){
			
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    5d98:	f04f 0e01 	mov.w	lr, #1
			
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
			
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    5d9c:	f04f 0c02 	mov.w	ip, #2
    5da0:	e031      	b.n	5e06 <grid_ui_event_register_actionstring+0x11a>
			ele->event_list[event_index].action_string[i] -= 128;
    5da2:	440a      	add	r2, r1
    5da4:	f1a9 0980 	sub.w	r9, r9, #128	; 0x80
    5da8:	f882 9048 	strb.w	r9, [r2, #72]	; 0x48
    5dac:	e03c      	b.n	5e28 <grid_ui_event_register_actionstring+0x13c>
		if (action_string[i-1] == 'A' && (action_string[i]-'0') < GRID_TEMPLATE_A_PARAMETER_LIST_LENGTH){
    5dae:	782a      	ldrb	r2, [r5, #0]
    5db0:	3a30      	subs	r2, #48	; 0x30
    5db2:	2a07      	cmp	r2, #7
    5db4:	dc22      	bgt.n	5dfc <grid_ui_event_register_actionstring+0x110>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    5db6:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5db8:	4422      	add	r2, r4
    5dba:	eb07 0887 	add.w	r8, r7, r7, lsl #2
    5dbe:	4442      	add	r2, r8
    5dc0:	f882 e0c1 	strb.w	lr, [r2, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    5dc4:	f815 9c01 	ldrb.w	r9, [r5, #-1]
    5dc8:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5dca:	4422      	add	r2, r4
    5dcc:	4442      	add	r2, r8
    5dce:	f882 90c2 	strb.w	r9, [r2, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    5dd2:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5dd4:	4422      	add	r2, r4
    5dd6:	4442      	add	r2, r8
    5dd8:	f895 9000 	ldrb.w	r9, [r5]
    5ddc:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
    5de0:	f882 90c3 	strb.w	r9, [r2, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    5de4:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5de6:	4422      	add	r2, r4
    5de8:	4442      	add	r2, r8
    5dea:	f882 60c5 	strb.w	r6, [r2, #197]	; 0xc5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    5dee:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5df0:	4422      	add	r2, r4
    5df2:	4442      	add	r2, r8
    5df4:	f882 c0c4 	strb.w	ip, [r2, #196]	; 0xc4
			parameter_list_length++;
    5df8:	3701      	adds	r7, #1
    5dfa:	b2ff      	uxtb	r7, r7
	for (uint32_t i=0; i<action_string_length; i++){
    5dfc:	3101      	adds	r1, #1
    5dfe:	3601      	adds	r6, #1
    5e00:	b2f6      	uxtb	r6, r6
    5e02:	428b      	cmp	r3, r1
    5e04:	d040      	beq.n	5e88 <grid_ui_event_register_actionstring+0x19c>
    5e06:	46a8      	mov	r8, r5
		ele->event_list[event_index].action_string[i] = action_string[i];
    5e08:	f895 9001 	ldrb.w	r9, [r5, #1]
    5e0c:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5e0e:	4422      	add	r2, r4
    5e10:	440a      	add	r2, r1
    5e12:	f882 9048 	strb.w	r9, [r2, #72]	; 0x48
		if (ele->event_list[event_index].action_string[i] > 127){
    5e16:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5e18:	4422      	add	r2, r4
    5e1a:	eb02 0901 	add.w	r9, r2, r1
    5e1e:	f899 9048 	ldrb.w	r9, [r9, #72]	; 0x48
    5e22:	f019 0f80 	tst.w	r9, #128	; 0x80
    5e26:	d1bc      	bne.n	5da2 <grid_ui_event_register_actionstring+0xb6>
		if (action_string[i-1] == 'A' && (action_string[i]-'0') < GRID_TEMPLATE_A_PARAMETER_LIST_LENGTH){
    5e28:	f898 2000 	ldrb.w	r2, [r8]
    5e2c:	3501      	adds	r5, #1
    5e2e:	2a41      	cmp	r2, #65	; 0x41
    5e30:	d0bd      	beq.n	5dae <grid_ui_event_register_actionstring+0xc2>
		else if (action_string[i-1] == 'B' && (action_string[i]-'0') < GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH){
    5e32:	2a42      	cmp	r2, #66	; 0x42
    5e34:	d1e2      	bne.n	5dfc <grid_ui_event_register_actionstring+0x110>
    5e36:	782a      	ldrb	r2, [r5, #0]
    5e38:	3a30      	subs	r2, #48	; 0x30
    5e3a:	2a05      	cmp	r2, #5
    5e3c:	dcde      	bgt.n	5dfc <grid_ui_event_register_actionstring+0x110>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    5e3e:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5e40:	4422      	add	r2, r4
    5e42:	eb07 0887 	add.w	r8, r7, r7, lsl #2
    5e46:	4442      	add	r2, r8
    5e48:	f882 e0c1 	strb.w	lr, [r2, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    5e4c:	f815 9c01 	ldrb.w	r9, [r5, #-1]
    5e50:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5e52:	4422      	add	r2, r4
    5e54:	4442      	add	r2, r8
    5e56:	f882 90c2 	strb.w	r9, [r2, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    5e5a:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5e5c:	4422      	add	r2, r4
    5e5e:	4442      	add	r2, r8
    5e60:	f895 9000 	ldrb.w	r9, [r5]
    5e64:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
    5e68:	f882 90c3 	strb.w	r9, [r2, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    5e6c:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5e6e:	4422      	add	r2, r4
    5e70:	4442      	add	r2, r8
    5e72:	f882 60c5 	strb.w	r6, [r2, #197]	; 0xc5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    5e76:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5e78:	4422      	add	r2, r4
    5e7a:	4442      	add	r2, r8
    5e7c:	f882 c0c4 	strb.w	ip, [r2, #196]	; 0xc4
			
			parameter_list_length++;
    5e80:	3701      	adds	r7, #1
    5e82:	b2ff      	uxtb	r7, r7
    5e84:	e7ba      	b.n	5dfc <grid_ui_event_register_actionstring+0x110>
	uint8_t parameter_list_length = 0;
    5e86:	2700      	movs	r7, #0
		}		
		
	}
	

	ele->event_list[event_index].action_string_length = action_string_length;
    5e88:	6b02      	ldr	r2, [r0, #48]	; 0x30
    5e8a:	4422      	add	r2, r4
    5e8c:	6453      	str	r3, [r2, #68]	; 0x44
	ele->event_list[event_index].action_parameter_count = parameter_list_length;
    5e8e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5e90:	4423      	add	r3, r4
    5e92:	f883 70c0 	strb.w	r7, [r3, #192]	; 0xc0
	

			
		
		
	ele->event_list[event_index].cfg_changed_flag = 1;
    5e96:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5e98:	441c      	add	r4, r3
    5e9a:	2301      	movs	r3, #1
    5e9c:	f884 3107 	strb.w	r3, [r4, #263]	; 0x107
    5ea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5ea4:	4770      	bx	lr
	...

00005ea8 <grid_ui_event_generate_actionstring>:
void grid_ui_event_generate_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    5ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5eaa:	b09f      	sub	sp, #124	; 0x7c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    5eac:	f890 702c 	ldrb.w	r7, [r0, #44]	; 0x2c
    5eb0:	b387      	cbz	r7, 5f14 <grid_ui_event_generate_actionstring+0x6c>
    5eb2:	6b02      	ldr	r2, [r0, #48]	; 0x30
		if (ele->event_list[i].type == event_type){
    5eb4:	2300      	movs	r3, #0
    5eb6:	24ff      	movs	r4, #255	; 0xff
    5eb8:	b2dd      	uxtb	r5, r3
    5eba:	7a96      	ldrb	r6, [r2, #10]
    5ebc:	428e      	cmp	r6, r1
    5ebe:	bf08      	it	eq
    5ec0:	462c      	moveq	r4, r5
    5ec2:	3301      	adds	r3, #1
    5ec4:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    5ec8:	b2dd      	uxtb	r5, r3
    5eca:	42af      	cmp	r7, r5
    5ecc:	d8f4      	bhi.n	5eb8 <grid_ui_event_generate_actionstring+0x10>
	if (event_index == 255){
    5ece:	2cff      	cmp	r4, #255	; 0xff
    5ed0:	d020      	beq.n	5f14 <grid_ui_event_generate_actionstring+0x6c>
    5ed2:	460d      	mov	r5, r1
    5ed4:	4606      	mov	r6, r0
	uint8_t action_string[GRID_UI_ACTION_STRING_maxlength] = {0};
    5ed6:	2278      	movs	r2, #120	; 0x78
    5ed8:	2100      	movs	r1, #0
    5eda:	4668      	mov	r0, sp
    5edc:	4b5e      	ldr	r3, [pc, #376]	; (6058 <grid_ui_event_generate_actionstring+0x1b0>)
    5ede:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    5ee0:	7a73      	ldrb	r3, [r6, #9]
    5ee2:	2b02      	cmp	r3, #2
    5ee4:	d018      	beq.n	5f18 <grid_ui_event_generate_actionstring+0x70>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    5ee6:	2b01      	cmp	r3, #1
    5ee8:	d045      	beq.n	5f76 <grid_ui_event_generate_actionstring+0xce>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    5eea:	2b03      	cmp	r3, #3
    5eec:	d061      	beq.n	5fb2 <grid_ui_event_generate_actionstring+0x10a>
	if (strlen(action_string)){
    5eee:	f89d 3000 	ldrb.w	r3, [sp]
    5ef2:	2b00      	cmp	r3, #0
    5ef4:	f040 80a5 	bne.w	6042 <grid_ui_event_generate_actionstring+0x19a>
	ele->event_list[event_index].cfg_changed_flag = 0;
    5ef8:	f44f 7386 	mov.w	r3, #268	; 0x10c
    5efc:	fb03 f404 	mul.w	r4, r3, r4
    5f00:	6b33      	ldr	r3, [r6, #48]	; 0x30
    5f02:	4423      	add	r3, r4
    5f04:	2200      	movs	r2, #0
    5f06:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	ele->event_list[event_index].cfg_default_flag = 1;	
    5f0a:	6b33      	ldr	r3, [r6, #48]	; 0x30
    5f0c:	441c      	add	r4, r3
    5f0e:	2301      	movs	r3, #1
    5f10:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
}
    5f14:	b01f      	add	sp, #124	; 0x7c
    5f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(event_type){
    5f18:	2d04      	cmp	r5, #4
    5f1a:	d010      	beq.n	5f3e <grid_ui_event_generate_actionstring+0x96>
    5f1c:	2d05      	cmp	r5, #5
    5f1e:	d01c      	beq.n	5f5a <grid_ui_event_generate_actionstring+0xb2>
    5f20:	2d00      	cmp	r5, #0
    5f22:	d1e4      	bne.n	5eee <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT);		break;
    5f24:	466f      	mov	r7, sp
    5f26:	f8df e13c 	ldr.w	lr, [pc, #316]	; 6064 <grid_ui_event_generate_actionstring+0x1bc>
    5f2a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f2e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5f30:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f34:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5f36:	f8de 3000 	ldr.w	r3, [lr]
    5f3a:	703b      	strb	r3, [r7, #0]
    5f3c:	e7d7      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP);		break;
    5f3e:	466f      	mov	r7, sp
    5f40:	f8df e124 	ldr.w	lr, [pc, #292]	; 6068 <grid_ui_event_generate_actionstring+0x1c0>
    5f44:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f48:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5f4a:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    5f4e:	c703      	stmia	r7!, {r0, r1}
    5f50:	f827 2b02 	strh.w	r2, [r7], #2
    5f54:	0c12      	lsrs	r2, r2, #16
    5f56:	703a      	strb	r2, [r7, #0]
    5f58:	e7c9      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR);		break;
    5f5a:	466f      	mov	r7, sp
    5f5c:	f8df e10c 	ldr.w	lr, [pc, #268]	; 606c <grid_ui_event_generate_actionstring+0x1c4>
    5f60:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f64:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5f66:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    5f6a:	c703      	stmia	r7!, {r0, r1}
    5f6c:	f827 2b02 	strh.w	r2, [r7], #2
    5f70:	0c12      	lsrs	r2, r2, #16
    5f72:	703a      	strb	r2, [r7, #0]
    5f74:	e7bb      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
		switch(event_type){
    5f76:	b17d      	cbz	r5, 5f98 <grid_ui_event_generate_actionstring+0xf0>
    5f78:	2d01      	cmp	r5, #1
    5f7a:	d1b8      	bne.n	5eee <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7);		break;
    5f7c:	466f      	mov	r7, sp
    5f7e:	f8df e0f0 	ldr.w	lr, [pc, #240]	; 6070 <grid_ui_event_generate_actionstring+0x1c8>
    5f82:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5f86:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5f88:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    5f8c:	c703      	stmia	r7!, {r0, r1}
    5f8e:	f827 2b02 	strh.w	r2, [r7], #2
    5f92:	0c12      	lsrs	r2, r2, #16
    5f94:	703a      	strb	r2, [r7, #0]
    5f96:	e7aa      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT);		break;
    5f98:	466f      	mov	r7, sp
    5f9a:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 6064 <grid_ui_event_generate_actionstring+0x1bc>
    5f9e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5fa2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5fa4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5fa8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5faa:	f8de 3000 	ldr.w	r3, [lr]
    5fae:	703b      	strb	r3, [r7, #0]
    5fb0:	e79d      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
		switch(event_type){
    5fb2:	2d05      	cmp	r5, #5
    5fb4:	d89b      	bhi.n	5eee <grid_ui_event_generate_actionstring+0x46>
    5fb6:	a301      	add	r3, pc, #4	; (adr r3, 5fbc <grid_ui_event_generate_actionstring+0x114>)
    5fb8:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
    5fbc:	00005fd5 	.word	0x00005fd5
    5fc0:	00005fef 	.word	0x00005fef
    5fc4:	00005eef 	.word	0x00005eef
    5fc8:	00005eef 	.word	0x00005eef
    5fcc:	0000600b 	.word	0x0000600b
    5fd0:	00006027 	.word	0x00006027
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT);		break;
    5fd4:	466f      	mov	r7, sp
    5fd6:	f8df e08c 	ldr.w	lr, [pc, #140]	; 6064 <grid_ui_event_generate_actionstring+0x1bc>
    5fda:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5fde:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5fe0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5fe4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5fe6:	f8de 3000 	ldr.w	r3, [lr]
    5fea:	703b      	strb	r3, [r7, #0]
    5fec:	e77f      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7);		break;
    5fee:	466f      	mov	r7, sp
    5ff0:	f8df e07c 	ldr.w	lr, [pc, #124]	; 6070 <grid_ui_event_generate_actionstring+0x1c8>
    5ff4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    5ff8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    5ffa:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    5ffe:	c703      	stmia	r7!, {r0, r1}
    6000:	f827 2b02 	strh.w	r2, [r7], #2
    6004:	0c12      	lsrs	r2, r2, #16
    6006:	703a      	strb	r2, [r7, #0]
    6008:	e771      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP);		break;
    600a:	466f      	mov	r7, sp
    600c:	f8df e058 	ldr.w	lr, [pc, #88]	; 6068 <grid_ui_event_generate_actionstring+0x1c0>
    6010:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6014:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    6016:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    601a:	c703      	stmia	r7!, {r0, r1}
    601c:	f827 2b02 	strh.w	r2, [r7], #2
    6020:	0c12      	lsrs	r2, r2, #16
    6022:	703a      	strb	r2, [r7, #0]
    6024:	e763      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR);		break;
    6026:	466f      	mov	r7, sp
    6028:	f8df e040 	ldr.w	lr, [pc, #64]	; 606c <grid_ui_event_generate_actionstring+0x1c4>
    602c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    6030:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    6032:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    6036:	c703      	stmia	r7!, {r0, r1}
    6038:	f827 2b02 	strh.w	r2, [r7], #2
    603c:	0c12      	lsrs	r2, r2, #16
    603e:	703a      	strb	r2, [r7, #0]
    6040:	e755      	b.n	5eee <grid_ui_event_generate_actionstring+0x46>
		grid_ui_event_register_actionstring(ele, event_type, action_string, strlen(action_string));
    6042:	4668      	mov	r0, sp
    6044:	4b05      	ldr	r3, [pc, #20]	; (605c <grid_ui_event_generate_actionstring+0x1b4>)
    6046:	4798      	blx	r3
    6048:	4603      	mov	r3, r0
    604a:	466a      	mov	r2, sp
    604c:	4629      	mov	r1, r5
    604e:	4630      	mov	r0, r6
    6050:	4d03      	ldr	r5, [pc, #12]	; (6060 <grid_ui_event_generate_actionstring+0x1b8>)
    6052:	47a8      	blx	r5
    6054:	e750      	b.n	5ef8 <grid_ui_event_generate_actionstring+0x50>
    6056:	bf00      	nop
    6058:	0000eb83 	.word	0x0000eb83
    605c:	0000efb9 	.word	0x0000efb9
    6060:	00005ced 	.word	0x00005ced
    6064:	000104b0 	.word	0x000104b0
    6068:	000104d4 	.word	0x000104d4
    606c:	000104f0 	.word	0x000104f0
    6070:	0001050c 	.word	0x0001050c

00006074 <grid_ui_event_find>:
	
}



uint8_t grid_ui_event_find(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    6074:	b470      	push	{r4, r5, r6}

	uint8_t event_index = 255;
		
	for(uint8_t i=0; i<ele->event_list_length; i++){
    6076:	f890 602c 	ldrb.w	r6, [r0, #44]	; 0x2c
    607a:	b17e      	cbz	r6, 609c <grid_ui_event_find+0x28>
    607c:	6b02      	ldr	r2, [r0, #48]	; 0x30
		if (ele->event_list[i].type == event_type){
    607e:	2300      	movs	r3, #0
    6080:	20ff      	movs	r0, #255	; 0xff
    6082:	b2dc      	uxtb	r4, r3
    6084:	7a95      	ldrb	r5, [r2, #10]
    6086:	428d      	cmp	r5, r1
    6088:	bf08      	it	eq
    608a:	4620      	moveq	r0, r4
    608c:	3301      	adds	r3, #1
    608e:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    6092:	b2dc      	uxtb	r4, r3
    6094:	42a6      	cmp	r6, r4
    6096:	d8f4      	bhi.n	6082 <grid_ui_event_find+0xe>

		
		
	return event_index;
	
}
    6098:	bc70      	pop	{r4, r5, r6}
    609a:	4770      	bx	lr
	uint8_t event_index = 255;
    609c:	20ff      	movs	r0, #255	; 0xff
    609e:	e7fb      	b.n	6098 <grid_ui_event_find+0x24>

000060a0 <grid_ui_event_trigger>:

void grid_ui_event_trigger(struct grid_ui_element* ele, uint8_t event_index){

	if (event_index == 255){
    60a0:	29ff      	cmp	r1, #255	; 0xff
    60a2:	d006      	beq.n	60b2 <grid_ui_event_trigger+0x12>
	
	struct grid_ui_event* eve = &ele->event_list[event_index];


		
	eve->trigger = GRID_UI_STATUS_TRIGGERED;
    60a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    60a6:	f44f 7286 	mov.w	r2, #268	; 0x10c
    60aa:	fb02 3101 	mla	r1, r2, r1, r3
    60ae:	2305      	movs	r3, #5
    60b0:	724b      	strb	r3, [r1, #9]
    60b2:	4770      	bx	lr

000060b4 <grid_ui_event_render_action>:
		return 0;
	}
			
}

uint8_t grid_ui_event_render_action(struct grid_ui_event* eve, uint8_t* target_string){
    60b4:	b430      	push	{r4, r5}

	
	uint32_t i=0;
	
	for(true; i<eve->event_string_length; i++){
    60b6:	68c3      	ldr	r3, [r0, #12]
    60b8:	b15b      	cbz	r3, 60d2 <grid_ui_event_render_action+0x1e>
    60ba:	f100 040f 	add.w	r4, r0, #15
    60be:	1e4a      	subs	r2, r1, #1
    60c0:	2300      	movs	r3, #0
		target_string[i] = eve->event_string[i];
    60c2:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    60c6:	f802 5f01 	strb.w	r5, [r2, #1]!
	for(true; i<eve->event_string_length; i++){
    60ca:	3301      	adds	r3, #1
    60cc:	68c5      	ldr	r5, [r0, #12]
    60ce:	429d      	cmp	r5, r3
    60d0:	d8f7      	bhi.n	60c2 <grid_ui_event_render_action+0xe>
		
	}
		
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    60d2:	68c2      	ldr	r2, [r0, #12]
    60d4:	6c44      	ldr	r4, [r0, #68]	; 0x44
    60d6:	1915      	adds	r5, r2, r4
    60d8:	42ab      	cmp	r3, r5
    60da:	d20c      	bcs.n	60f6 <grid_ui_event_render_action+0x42>
    60dc:	4419      	add	r1, r3
		target_string[i] = eve->action_string[i-eve->event_string_length];
    60de:	1a9a      	subs	r2, r3, r2
    60e0:	4402      	add	r2, r0
    60e2:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    60e6:	f801 2b01 	strb.w	r2, [r1], #1
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    60ea:	3301      	adds	r3, #1
    60ec:	68c2      	ldr	r2, [r0, #12]
    60ee:	6c44      	ldr	r4, [r0, #68]	; 0x44
    60f0:	1915      	adds	r5, r2, r4
    60f2:	429d      	cmp	r5, r3
    60f4:	d8f3      	bhi.n	60de <grid_ui_event_render_action+0x2a>
	}
	
	
	
	
	return eve->event_string_length + eve->action_string_length;
    60f6:	1910      	adds	r0, r2, r4
		
}
    60f8:	b2c0      	uxtb	r0, r0
    60fa:	bc30      	pop	{r4, r5}
    60fc:	4770      	bx	lr
	...

00006100 <grid_port_process_ui>:
void grid_port_process_ui(struct grid_port* por){
    6100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6104:	f5ad 7d6f 	sub.w	sp, sp, #956	; 0x3bc
    6108:	9005      	str	r0, [sp, #20]
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    610a:	4b97      	ldr	r3, [pc, #604]	; (6368 <grid_port_process_ui+0x268>)
    610c:	785b      	ldrb	r3, [r3, #1]
    610e:	b15b      	cbz	r3, 6128 <grid_port_process_ui+0x28>
    6110:	f04f 0900 	mov.w	r9, #0
    6114:	464d      	mov	r5, r9
    6116:	464c      	mov	r4, r9
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    6118:	4993      	ldr	r1, [pc, #588]	; (6368 <grid_port_process_ui+0x268>)
    611a:	46aa      	mov	sl, r5
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    611c:	f04f 0c34 	mov.w	ip, #52	; 0x34
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6120:	f44f 7786 	mov.w	r7, #268	; 0x10c
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    6124:	46c8      	mov	r8, r9
    6126:	e047      	b.n	61b8 <grid_port_process_ui+0xb8>
    6128:	f003 04ff 	and.w	r4, r3, #255	; 0xff
	uint8_t message_local_action_available = 0;
    612c:	4625      	mov	r5, r4
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    612e:	4b8f      	ldr	r3, [pc, #572]	; (636c <grid_port_process_ui+0x26c>)
    6130:	685b      	ldr	r3, [r3, #4]
    6132:	7a5b      	ldrb	r3, [r3, #9]
    6134:	2b00      	cmp	r3, #0
    6136:	d06d      	beq.n	6214 <grid_port_process_ui+0x114>
    6138:	2700      	movs	r7, #0
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    613a:	498c      	ldr	r1, [pc, #560]	; (636c <grid_port_process_ui+0x26c>)
    613c:	f04f 0c34 	mov.w	ip, #52	; 0x34
    6140:	46be      	mov	lr, r7
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6142:	f44f 7686 	mov.w	r6, #268	; 0x10c
    6146:	e05b      	b.n	6200 <grid_port_process_ui+0x100>
						message_broadcast_action_available++;
    6148:	3401      	adds	r4, #1
    614a:	b2e4      	uxtb	r4, r4
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    614c:	3301      	adds	r3, #1
    614e:	b2db      	uxtb	r3, r3
    6150:	684a      	ldr	r2, [r1, #4]
    6152:	4402      	add	r2, r0
    6154:	68d2      	ldr	r2, [r2, #12]
    6156:	4432      	add	r2, r6
    6158:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
    615c:	429a      	cmp	r2, r3
    615e:	d90e      	bls.n	617e <grid_port_process_ui+0x7e>
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    6160:	684a      	ldr	r2, [r1, #4]
    6162:	4402      	add	r2, r0
    6164:	68d2      	ldr	r2, [r2, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6166:	4432      	add	r2, r6
    6168:	6b12      	ldr	r2, [r2, #48]	; 0x30
    616a:	fb07 2203 	mla	r2, r7, r3, r2
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    616e:	7a52      	ldrb	r2, [r2, #9]
    6170:	2a05      	cmp	r2, #5
    6172:	d1eb      	bne.n	614c <grid_port_process_ui+0x4c>
					if (k==0){
    6174:	2b00      	cmp	r3, #0
    6176:	d1e7      	bne.n	6148 <grid_port_process_ui+0x48>
						message_local_action_available++;
    6178:	3501      	adds	r5, #1
    617a:	b2ed      	uxtb	r5, r5
    617c:	e7e6      	b.n	614c <grid_port_process_ui+0x4c>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    617e:	f10e 0e01 	add.w	lr, lr, #1
    6182:	fa5f fe8e 	uxtb.w	lr, lr
    6186:	684b      	ldr	r3, [r1, #4]
    6188:	4403      	add	r3, r0
    618a:	7a5b      	ldrb	r3, [r3, #9]
    618c:	4573      	cmp	r3, lr
    618e:	d90b      	bls.n	61a8 <grid_port_process_ui+0xa8>
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    6190:	684b      	ldr	r3, [r1, #4]
    6192:	fb0c f60e 	mul.w	r6, ip, lr
    6196:	4403      	add	r3, r0
    6198:	68db      	ldr	r3, [r3, #12]
    619a:	4433      	add	r3, r6
    619c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
    61a0:	2b00      	cmp	r3, #0
    61a2:	d0ec      	beq.n	617e <grid_port_process_ui+0x7e>
    61a4:	4643      	mov	r3, r8
    61a6:	e7db      	b.n	6160 <grid_port_process_ui+0x60>
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    61a8:	f109 0901 	add.w	r9, r9, #1
    61ac:	fa5f f989 	uxtb.w	r9, r9
    61b0:	784b      	ldrb	r3, [r1, #1]
    61b2:	b2db      	uxtb	r3, r3
    61b4:	454b      	cmp	r3, r9
    61b6:	d9ba      	bls.n	612e <grid_port_process_ui+0x2e>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    61b8:	684b      	ldr	r3, [r1, #4]
    61ba:	ea4f 1009 	mov.w	r0, r9, lsl #4
    61be:	4403      	add	r3, r0
    61c0:	7a5b      	ldrb	r3, [r3, #9]
    61c2:	2b00      	cmp	r3, #0
    61c4:	d0f0      	beq.n	61a8 <grid_port_process_ui+0xa8>
    61c6:	46d6      	mov	lr, sl
    61c8:	e7e2      	b.n	6190 <grid_port_process_ui+0x90>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    61ca:	4673      	mov	r3, lr
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    61cc:	684a      	ldr	r2, [r1, #4]
    61ce:	68d2      	ldr	r2, [r2, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    61d0:	4402      	add	r2, r0
    61d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    61d4:	fb06 2203 	mla	r2, r6, r3, r2
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    61d8:	7a52      	ldrb	r2, [r2, #9]
    61da:	2a05      	cmp	r2, #5
				message_broadcast_action_available++;
    61dc:	bf04      	itt	eq
    61de:	3401      	addeq	r4, #1
    61e0:	b2e4      	uxtbeq	r4, r4
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    61e2:	3301      	adds	r3, #1
    61e4:	b2db      	uxtb	r3, r3
    61e6:	684a      	ldr	r2, [r1, #4]
    61e8:	68d2      	ldr	r2, [r2, #12]
    61ea:	4402      	add	r2, r0
    61ec:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
    61f0:	429a      	cmp	r2, r3
    61f2:	d8eb      	bhi.n	61cc <grid_port_process_ui+0xcc>
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    61f4:	3701      	adds	r7, #1
    61f6:	b2ff      	uxtb	r7, r7
    61f8:	684b      	ldr	r3, [r1, #4]
    61fa:	7a5b      	ldrb	r3, [r3, #9]
    61fc:	42bb      	cmp	r3, r7
    61fe:	d909      	bls.n	6214 <grid_port_process_ui+0x114>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    6200:	684b      	ldr	r3, [r1, #4]
    6202:	fb0c f007 	mul.w	r0, ip, r7
    6206:	68db      	ldr	r3, [r3, #12]
    6208:	4403      	add	r3, r0
    620a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
    620e:	2b00      	cmp	r3, #0
    6210:	d1db      	bne.n	61ca <grid_port_process_ui+0xca>
    6212:	e7ef      	b.n	61f4 <grid_port_process_ui+0xf4>
	struct grid_port* port[4] = {&GRID_PORT_N, &GRID_PORT_E, &GRID_PORT_S, &GRID_PORT_W};
    6214:	4b56      	ldr	r3, [pc, #344]	; (6370 <grid_port_process_ui+0x270>)
    6216:	aeea      	add	r6, sp, #936	; 0x3a8
    6218:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    621a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    621e:	f8df a174 	ldr.w	sl, [pc, #372]	; 6394 <grid_port_process_ui+0x294>
    6222:	46a3      	mov	fp, r4
		if (port[k]->ping_flag == 1){
    6224:	f856 4b04 	ldr.w	r4, [r6], #4
    6228:	f642 7348 	movw	r3, #12104	; 0x2f48
    622c:	5ce3      	ldrb	r3, [r4, r3]
    622e:	2b01      	cmp	r3, #1
    6230:	d011      	beq.n	6256 <grid_port_process_ui+0x156>
	for (uint8_t k = 0; k<4; k++){
    6232:	abee      	add	r3, sp, #952	; 0x3b8
    6234:	42b3      	cmp	r3, r6
    6236:	d1f5      	bne.n	6224 <grid_port_process_ui+0x124>
    6238:	465c      	mov	r4, fp
	if (message_local_action_available){
    623a:	2d00      	cmp	r5, #0
    623c:	d133      	bne.n	62a6 <grid_port_process_ui+0x1a6>
	if (por->cooldown > 15){
    623e:	9b05      	ldr	r3, [sp, #20]
    6240:	681b      	ldr	r3, [r3, #0]
    6242:	2b0f      	cmp	r3, #15
    6244:	f200 80d2 	bhi.w	63ec <grid_port_process_ui+0x2ec>
	if (message_broadcast_action_available){
    6248:	2c00      	cmp	r4, #0
    624a:	f040 80d3 	bne.w	63f4 <grid_port_process_ui+0x2f4>
}
    624e:	f50d 7d6f 	add.w	sp, sp, #956	; 0x3bc
    6252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (grid_buffer_write_init(&port[k]->tx_buffer, port[k]->ping_packet_length)){
    6256:	f604 73cc 	addw	r3, r4, #4044	; 0xfcc
    625a:	4618      	mov	r0, r3
    625c:	9302      	str	r3, [sp, #8]
    625e:	f642 7347 	movw	r3, #12103	; 0x2f47
    6262:	5ce1      	ldrb	r1, [r4, r3]
    6264:	4b43      	ldr	r3, [pc, #268]	; (6374 <grid_port_process_ui+0x274>)
    6266:	4798      	blx	r3
    6268:	b1c0      	cbz	r0, 629c <grid_port_process_ui+0x19c>
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    626a:	f642 7347 	movw	r3, #12103	; 0x2f47
    626e:	5ce3      	ldrb	r3, [r4, r3]
    6270:	b18b      	cbz	r3, 6296 <grid_port_process_ui+0x196>
    6272:	f504 583c 	add.w	r8, r4, #12032	; 0x2f00
    6276:	f108 0832 	add.w	r8, r8, #50	; 0x32
    627a:	2700      	movs	r7, #0
    627c:	f504 593d 	add.w	r9, r4, #12096	; 0x2f40
    6280:	f109 0907 	add.w	r9, r9, #7
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    6284:	f818 1f01 	ldrb.w	r1, [r8, #1]!
    6288:	9802      	ldr	r0, [sp, #8]
    628a:	47d0      	blx	sl
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    628c:	3701      	adds	r7, #1
    628e:	f899 3000 	ldrb.w	r3, [r9]
    6292:	42bb      	cmp	r3, r7
    6294:	d8f6      	bhi.n	6284 <grid_port_process_ui+0x184>
				grid_buffer_write_acknowledge(&port[k]->tx_buffer);
    6296:	9802      	ldr	r0, [sp, #8]
    6298:	4b37      	ldr	r3, [pc, #220]	; (6378 <grid_port_process_ui+0x278>)
    629a:	4798      	blx	r3
			port[k]->ping_flag = 0;
    629c:	2200      	movs	r2, #0
    629e:	f642 7348 	movw	r3, #12104	; 0x2f48
    62a2:	54e2      	strb	r2, [r4, r3]
    62a4:	e7c5      	b.n	6232 <grid_port_process_ui+0x132>
		grid_msg_init(&message);
    62a6:	a86d      	add	r0, sp, #436	; 0x1b4
    62a8:	4b34      	ldr	r3, [pc, #208]	; (637c <grid_port_process_ui+0x27c>)
    62aa:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    62ac:	2500      	movs	r5, #0
    62ae:	9500      	str	r5, [sp, #0]
    62b0:	462b      	mov	r3, r5
    62b2:	227f      	movs	r2, #127	; 0x7f
    62b4:	4611      	mov	r1, r2
    62b6:	a86d      	add	r0, sp, #436	; 0x1b4
    62b8:	4e31      	ldr	r6, [pc, #196]	; (6380 <grid_port_process_ui+0x280>)
    62ba:	47b0      	blx	r6
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};				
    62bc:	f44f 72c8 	mov.w	r2, #400	; 0x190
    62c0:	4629      	mov	r1, r5
    62c2:	a809      	add	r0, sp, #36	; 0x24
    62c4:	4b2f      	ldr	r3, [pc, #188]	; (6384 <grid_port_process_ui+0x284>)
    62c6:	4798      	blx	r3
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    62c8:	4b27      	ldr	r3, [pc, #156]	; (6368 <grid_port_process_ui+0x268>)
    62ca:	785b      	ldrb	r3, [r3, #1]
		uint32_t offset=0;
    62cc:	46a9      	mov	r9, r5
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    62ce:	2b00      	cmp	r3, #0
    62d0:	d065      	beq.n	639e <grid_port_process_ui+0x29e>
    62d2:	f04f 0a00 	mov.w	sl, #0
    62d6:	46d1      	mov	r9, sl
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    62d8:	4e23      	ldr	r6, [pc, #140]	; (6368 <grid_port_process_ui+0x268>)
					CRITICAL_SECTION_LEAVE()
    62da:	f8df b0bc 	ldr.w	fp, [pc, #188]	; 6398 <grid_port_process_ui+0x298>
						grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[event], &payload[offset]);
    62de:	9402      	str	r4, [sp, #8]
    62e0:	e038      	b.n	6354 <grid_port_process_ui+0x254>
					CRITICAL_SECTION_LEAVE()
    62e2:	a807      	add	r0, sp, #28
    62e4:	47d8      	blx	fp
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    62e6:	3401      	adds	r4, #1
    62e8:	b2e4      	uxtb	r4, r4
    62ea:	6873      	ldr	r3, [r6, #4]
    62ec:	442b      	add	r3, r5
    62ee:	7a5b      	ldrb	r3, [r3, #9]
    62f0:	42a3      	cmp	r3, r4
    62f2:	d927      	bls.n	6344 <grid_port_process_ui+0x244>
				if (offset>GRID_PARAMETER_PACKET_marign){
    62f4:	f1b9 0fc8 	cmp.w	r9, #200	; 0xc8
    62f8:	d8f5      	bhi.n	62e6 <grid_port_process_ui+0x1e6>
					CRITICAL_SECTION_ENTER()
    62fa:	a807      	add	r0, sp, #28
    62fc:	4b22      	ldr	r3, [pc, #136]	; (6388 <grid_port_process_ui+0x288>)
    62fe:	4798      	blx	r3
					if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[event])){
    6300:	6873      	ldr	r3, [r6, #4]
    6302:	2734      	movs	r7, #52	; 0x34
    6304:	fb07 f704 	mul.w	r7, r7, r4
    6308:	442b      	add	r3, r5
    630a:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    630c:	443b      	add	r3, r7
    630e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
					if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[event])){
    6310:	7a5b      	ldrb	r3, [r3, #9]
    6312:	2b05      	cmp	r3, #5
    6314:	d1e5      	bne.n	62e2 <grid_port_process_ui+0x1e2>
						grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[event], &payload[offset]);
    6316:	6873      	ldr	r3, [r6, #4]
    6318:	aa09      	add	r2, sp, #36	; 0x24
    631a:	eb02 0809 	add.w	r8, r2, r9
    631e:	442b      	add	r3, r5
    6320:	68db      	ldr	r3, [r3, #12]
    6322:	443b      	add	r3, r7
    6324:	4641      	mov	r1, r8
    6326:	6b18      	ldr	r0, [r3, #48]	; 0x30
    6328:	4b18      	ldr	r3, [pc, #96]	; (638c <grid_port_process_ui+0x28c>)
    632a:	4798      	blx	r3
						offset += strlen(&payload[offset]);
    632c:	4640      	mov	r0, r8
    632e:	4b18      	ldr	r3, [pc, #96]	; (6390 <grid_port_process_ui+0x290>)
    6330:	4798      	blx	r3
    6332:	4481      	add	r9, r0
						grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[event]);
    6334:	6873      	ldr	r3, [r6, #4]
    6336:	442b      	add	r3, r5
    6338:	68db      	ldr	r3, [r3, #12]
    633a:	441f      	add	r7, r3
    633c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	eve->trigger = GRID_UI_STATUS_READY;
    633e:	2204      	movs	r2, #4
    6340:	725a      	strb	r2, [r3, #9]
    6342:	e7ce      	b.n	62e2 <grid_port_process_ui+0x1e2>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    6344:	f10a 0a01 	add.w	sl, sl, #1
    6348:	fa5f fa8a 	uxtb.w	sl, sl
    634c:	7873      	ldrb	r3, [r6, #1]
    634e:	b2db      	uxtb	r3, r3
    6350:	4553      	cmp	r3, sl
    6352:	d923      	bls.n	639c <grid_port_process_ui+0x29c>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    6354:	6873      	ldr	r3, [r6, #4]
    6356:	ea4f 150a 	mov.w	r5, sl, lsl #4
    635a:	442b      	add	r3, r5
    635c:	7a5b      	ldrb	r3, [r3, #9]
    635e:	2400      	movs	r4, #0
    6360:	2b00      	cmp	r3, #0
    6362:	d1c7      	bne.n	62f4 <grid_port_process_ui+0x1f4>
    6364:	e7ee      	b.n	6344 <grid_port_process_ui+0x244>
    6366:	bf00      	nop
    6368:	2000714c 	.word	0x2000714c
    636c:	200138a0 	.word	0x200138a0
    6370:	00010490 	.word	0x00010490
    6374:	00001ba5 	.word	0x00001ba5
    6378:	00001c09 	.word	0x00001c09
    637c:	00001359 	.word	0x00001359
    6380:	000013a1 	.word	0x000013a1
    6384:	0000eb83 	.word	0x0000eb83
    6388:	00007399 	.word	0x00007399
    638c:	000060b5 	.word	0x000060b5
    6390:	0000efb9 	.word	0x0000efb9
    6394:	00001be9 	.word	0x00001be9
    6398:	000073a7 	.word	0x000073a7
    639c:	9c02      	ldr	r4, [sp, #8]
		grid_msg_body_append_text(&message, payload, offset);
    639e:	464a      	mov	r2, r9
    63a0:	a909      	add	r1, sp, #36	; 0x24
    63a2:	a86d      	add	r0, sp, #436	; 0x1b4
    63a4:	4ba0      	ldr	r3, [pc, #640]	; (6628 <grid_port_process_ui+0x528>)
    63a6:	4798      	blx	r3
		grid_msg_packet_close(&message);
    63a8:	a86d      	add	r0, sp, #436	; 0x1b4
    63aa:	4ba0      	ldr	r3, [pc, #640]	; (662c <grid_port_process_ui+0x52c>)
    63ac:	4798      	blx	r3
		uint32_t message_length = grid_msg_packet_get_length(&message);
    63ae:	a86d      	add	r0, sp, #436	; 0x1b4
    63b0:	4b9f      	ldr	r3, [pc, #636]	; (6630 <grid_port_process_ui+0x530>)
    63b2:	4798      	blx	r3
    63b4:	4606      	mov	r6, r0
		if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, message_length)){
    63b6:	b281      	uxth	r1, r0
    63b8:	489e      	ldr	r0, [pc, #632]	; (6634 <grid_port_process_ui+0x534>)
    63ba:	4b9f      	ldr	r3, [pc, #636]	; (6638 <grid_port_process_ui+0x538>)
    63bc:	4798      	blx	r3
    63be:	2800      	cmp	r0, #0
    63c0:	f43f af3d 	beq.w	623e <grid_port_process_ui+0x13e>
			for(uint32_t i = 0; i<message_length; i++){
    63c4:	b176      	cbz	r6, 63e4 <grid_port_process_ui+0x2e4>
    63c6:	2500      	movs	r5, #0
				grid_buffer_write_character(&GRID_PORT_U.tx_buffer, grid_msg_packet_send_char(&message, i));
    63c8:	f8df 92a0 	ldr.w	r9, [pc, #672]	; 666c <grid_port_process_ui+0x56c>
    63cc:	f8df 8264 	ldr.w	r8, [pc, #612]	; 6634 <grid_port_process_ui+0x534>
    63d0:	4f9a      	ldr	r7, [pc, #616]	; (663c <grid_port_process_ui+0x53c>)
    63d2:	4629      	mov	r1, r5
    63d4:	a86d      	add	r0, sp, #436	; 0x1b4
    63d6:	47c8      	blx	r9
    63d8:	4601      	mov	r1, r0
    63da:	4640      	mov	r0, r8
    63dc:	47b8      	blx	r7
			for(uint32_t i = 0; i<message_length; i++){
    63de:	3501      	adds	r5, #1
    63e0:	42ae      	cmp	r6, r5
    63e2:	d1f6      	bne.n	63d2 <grid_port_process_ui+0x2d2>
			grid_buffer_write_acknowledge(&GRID_PORT_U.tx_buffer);
    63e4:	4893      	ldr	r0, [pc, #588]	; (6634 <grid_port_process_ui+0x534>)
    63e6:	4b96      	ldr	r3, [pc, #600]	; (6640 <grid_port_process_ui+0x540>)
    63e8:	4798      	blx	r3
    63ea:	e728      	b.n	623e <grid_port_process_ui+0x13e>
		por->cooldown--;
    63ec:	3b01      	subs	r3, #1
    63ee:	9a05      	ldr	r2, [sp, #20]
    63f0:	6013      	str	r3, [r2, #0]
    63f2:	e72c      	b.n	624e <grid_port_process_ui+0x14e>
		uint8_t message[GRID_PARAMETER_PACKET_maxlength+100] = {0};
    63f4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    63f8:	2100      	movs	r1, #0
    63fa:	a86d      	add	r0, sp, #436	; 0x1b4
    63fc:	4b91      	ldr	r3, [pc, #580]	; (6644 <grid_port_process_ui+0x544>)
    63fe:	4798      	blx	r3
		sprintf(&message[offset], GRID_BRC_frame);
    6400:	2317      	movs	r3, #23
    6402:	9300      	str	r3, [sp, #0]
    6404:	230f      	movs	r3, #15
    6406:	2201      	movs	r2, #1
    6408:	498f      	ldr	r1, [pc, #572]	; (6648 <grid_port_process_ui+0x548>)
    640a:	a86d      	add	r0, sp, #436	; 0x1b4
    640c:	4c8f      	ldr	r4, [pc, #572]	; (664c <grid_port_process_ui+0x54c>)
    640e:	47a0      	blx	r4
		uint8_t error = 0;
    6410:	f10d 041a 	add.w	r4, sp, #26
    6414:	2600      	movs	r6, #0
    6416:	f88d 601a 	strb.w	r6, [sp, #26]
		grid_msg_set_parameter(&message[offset], GRID_BRC_LEN_offset, GRID_BRC_LEN_length, 0, &error);
    641a:	9400      	str	r4, [sp, #0]
    641c:	4633      	mov	r3, r6
    641e:	2202      	movs	r2, #2
    6420:	4611      	mov	r1, r2
    6422:	a86d      	add	r0, sp, #436	; 0x1b4
    6424:	4d8a      	ldr	r5, [pc, #552]	; (6650 <grid_port_process_ui+0x550>)
    6426:	47a8      	blx	r5
		grid_msg_set_parameter(&message[offset], GRID_BRC_ID_offset , GRID_BRC_ID_length , grid_sys_state.next_broadcast_message_id,  &error);
    6428:	4f8a      	ldr	r7, [pc, #552]	; (6654 <grid_port_process_ui+0x554>)
    642a:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
    642e:	9400      	str	r4, [sp, #0]
    6430:	2202      	movs	r2, #2
    6432:	2104      	movs	r1, #4
    6434:	a86d      	add	r0, sp, #436	; 0x1b4
    6436:	47a8      	blx	r5
		grid_msg_set_parameter(&message[offset], GRID_BRC_DX_offset , GRID_BRC_DX_length , GRID_SYS_DEFAULT_POSITION,  &error);
    6438:	9400      	str	r4, [sp, #0]
    643a:	237f      	movs	r3, #127	; 0x7f
    643c:	2202      	movs	r2, #2
    643e:	2106      	movs	r1, #6
    6440:	a86d      	add	r0, sp, #436	; 0x1b4
    6442:	47a8      	blx	r5
		grid_msg_set_parameter(&message[offset], GRID_BRC_DY_offset , GRID_BRC_DY_length , GRID_SYS_DEFAULT_POSITION,  &error);
    6444:	9400      	str	r4, [sp, #0]
    6446:	237f      	movs	r3, #127	; 0x7f
    6448:	2202      	movs	r2, #2
    644a:	2108      	movs	r1, #8
    644c:	a86d      	add	r0, sp, #436	; 0x1b4
    644e:	47a8      	blx	r5
		grid_msg_set_parameter(&message[offset], GRID_BRC_AGE_offset, GRID_BRC_AGE_length, grid_sys_state.age, &error);
    6450:	783b      	ldrb	r3, [r7, #0]
    6452:	9400      	str	r4, [sp, #0]
    6454:	2202      	movs	r2, #2
    6456:	210a      	movs	r1, #10
    6458:	a86d      	add	r0, sp, #436	; 0x1b4
    645a:	47a8      	blx	r5
		grid_msg_set_parameter(&message[offset], GRID_BRC_ROT_offset, GRID_BRC_ROT_length, GRID_SYS_DEFAULT_ROTATION, &error);
    645c:	9400      	str	r4, [sp, #0]
    645e:	4633      	mov	r3, r6
    6460:	2202      	movs	r2, #2
    6462:	210c      	movs	r1, #12
    6464:	a86d      	add	r0, sp, #436	; 0x1b4
    6466:	47a8      	blx	r5
		offset += strlen(&message[offset]);
    6468:	a86d      	add	r0, sp, #436	; 0x1b4
    646a:	4b7b      	ldr	r3, [pc, #492]	; (6658 <grid_port_process_ui+0x558>)
    646c:	4798      	blx	r3
    646e:	fa1f fb80 	uxth.w	fp, r0
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    6472:	4b7a      	ldr	r3, [pc, #488]	; (665c <grid_port_process_ui+0x55c>)
    6474:	685b      	ldr	r3, [r3, #4]
    6476:	7a5b      	ldrb	r3, [r3, #9]
    6478:	9302      	str	r3, [sp, #8]
    647a:	2b00      	cmp	r3, #0
    647c:	f000 8147 	beq.w	670e <grid_port_process_ui+0x60e>
    6480:	f04f 0800 	mov.w	r8, #0
    6484:	f8cd 8008 	str.w	r8, [sp, #8]
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    6488:	4e74      	ldr	r6, [pc, #464]	; (665c <grid_port_process_ui+0x55c>)
					CRITICAL_SECTION_ENTER()
    648a:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 6670 <grid_port_process_ui+0x570>
					CRITICAL_SECTION_LEAVE()
    648e:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 6668 <grid_port_process_ui+0x568>
    6492:	e040      	b.n	6516 <grid_port_process_ui+0x416>
    6494:	a808      	add	r0, sp, #32
    6496:	47c8      	blx	r9
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    6498:	3401      	adds	r4, #1
    649a:	b2e4      	uxtb	r4, r4
    649c:	6873      	ldr	r3, [r6, #4]
    649e:	68db      	ldr	r3, [r3, #12]
    64a0:	442b      	add	r3, r5
    64a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
    64a6:	42a3      	cmp	r3, r4
    64a8:	d92d      	bls.n	6506 <grid_port_process_ui+0x406>
				if (offset>GRID_PARAMETER_PACKET_marign){
    64aa:	f1bb 0fc8 	cmp.w	fp, #200	; 0xc8
    64ae:	d8f3      	bhi.n	6498 <grid_port_process_ui+0x398>
					CRITICAL_SECTION_ENTER()
    64b0:	a808      	add	r0, sp, #32
    64b2:	47d0      	blx	sl
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    64b4:	6873      	ldr	r3, [r6, #4]
    64b6:	f44f 7786 	mov.w	r7, #268	; 0x10c
    64ba:	fb07 f704 	mul.w	r7, r7, r4
    64be:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    64c0:	442b      	add	r3, r5
    64c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    64c4:	443b      	add	r3, r7
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    64c6:	7a5b      	ldrb	r3, [r3, #9]
    64c8:	2b05      	cmp	r3, #5
    64ca:	d1e3      	bne.n	6494 <grid_port_process_ui+0x394>
						packetvalid++;
    64cc:	9b02      	ldr	r3, [sp, #8]
    64ce:	3301      	adds	r3, #1
    64d0:	b2db      	uxtb	r3, r3
    64d2:	9302      	str	r3, [sp, #8]
						grid_ui_event_render_action(&grid_core_state.bank_list[0].element_list[i].event_list[j], &message[offset]);
    64d4:	6873      	ldr	r3, [r6, #4]
    64d6:	aa6d      	add	r2, sp, #436	; 0x1b4
    64d8:	445a      	add	r2, fp
    64da:	68db      	ldr	r3, [r3, #12]
    64dc:	442b      	add	r3, r5
    64de:	6b18      	ldr	r0, [r3, #48]	; 0x30
    64e0:	9203      	str	r2, [sp, #12]
    64e2:	4611      	mov	r1, r2
    64e4:	4438      	add	r0, r7
    64e6:	4b5e      	ldr	r3, [pc, #376]	; (6660 <grid_port_process_ui+0x560>)
    64e8:	4798      	blx	r3
						offset += strlen(&message[offset]);
    64ea:	9803      	ldr	r0, [sp, #12]
    64ec:	4b5a      	ldr	r3, [pc, #360]	; (6658 <grid_port_process_ui+0x558>)
    64ee:	4798      	blx	r3
    64f0:	4483      	add	fp, r0
    64f2:	fa1f fb8b 	uxth.w	fp, fp
						grid_ui_event_reset(&grid_core_state.bank_list[0].element_list[i].event_list[j]);
    64f6:	6873      	ldr	r3, [r6, #4]
    64f8:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    64fa:	442b      	add	r3, r5
    64fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    64fe:	441f      	add	r7, r3
    6500:	2304      	movs	r3, #4
    6502:	727b      	strb	r3, [r7, #9]
    6504:	e7c6      	b.n	6494 <grid_port_process_ui+0x394>
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    6506:	f108 0801 	add.w	r8, r8, #1
    650a:	fa5f f888 	uxtb.w	r8, r8
    650e:	6873      	ldr	r3, [r6, #4]
    6510:	7a5b      	ldrb	r3, [r3, #9]
    6512:	4543      	cmp	r3, r8
    6514:	d90b      	bls.n	652e <grid_port_process_ui+0x42e>
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    6516:	6873      	ldr	r3, [r6, #4]
    6518:	2534      	movs	r5, #52	; 0x34
    651a:	fb05 f508 	mul.w	r5, r5, r8
    651e:	68db      	ldr	r3, [r3, #12]
    6520:	442b      	add	r3, r5
    6522:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
    6526:	2400      	movs	r4, #0
    6528:	2b00      	cmp	r3, #0
    652a:	d1be      	bne.n	64aa <grid_port_process_ui+0x3aa>
    652c:	e7eb      	b.n	6506 <grid_port_process_ui+0x406>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    652e:	4b4d      	ldr	r3, [pc, #308]	; (6664 <grid_port_process_ui+0x564>)
    6530:	785b      	ldrb	r3, [r3, #1]
    6532:	2b00      	cmp	r3, #0
    6534:	f000 809e 	beq.w	6674 <grid_port_process_ui+0x574>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    6538:	2300      	movs	r3, #0
    653a:	9304      	str	r3, [sp, #16]
    653c:	f8df 9124 	ldr.w	r9, [pc, #292]	; 6664 <grid_port_process_ui+0x564>
    6540:	e064      	b.n	660c <grid_port_process_ui+0x50c>
						CRITICAL_SECTION_LEAVE()
    6542:	a809      	add	r0, sp, #36	; 0x24
    6544:	4b48      	ldr	r3, [pc, #288]	; (6668 <grid_port_process_ui+0x568>)
    6546:	4798      	blx	r3
				for (uint8_t k=1; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    6548:	3401      	adds	r4, #1
    654a:	b2e4      	uxtb	r4, r4
    654c:	f8d9 3004 	ldr.w	r3, [r9, #4]
    6550:	4433      	add	r3, r6
    6552:	68db      	ldr	r3, [r3, #12]
    6554:	442b      	add	r3, r5
    6556:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
    655a:	42a3      	cmp	r3, r4
    655c:	d933      	bls.n	65c6 <grid_port_process_ui+0x4c6>
					if (offset>GRID_PARAMETER_PACKET_marign){
    655e:	f1bb 0fc8 	cmp.w	fp, #200	; 0xc8
    6562:	d8f1      	bhi.n	6548 <grid_port_process_ui+0x448>
						CRITICAL_SECTION_ENTER()
    6564:	a809      	add	r0, sp, #36	; 0x24
    6566:	47d0      	blx	sl
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    6568:	f8d9 3004 	ldr.w	r3, [r9, #4]
    656c:	f44f 7786 	mov.w	r7, #268	; 0x10c
    6570:	fb07 f704 	mul.w	r7, r7, r4
    6574:	4433      	add	r3, r6
    6576:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6578:	442b      	add	r3, r5
    657a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    657c:	443b      	add	r3, r7
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    657e:	7a5b      	ldrb	r3, [r3, #9]
    6580:	2b05      	cmp	r3, #5
    6582:	d1de      	bne.n	6542 <grid_port_process_ui+0x442>
							packetvalid++;
    6584:	9b02      	ldr	r3, [sp, #8]
    6586:	3301      	adds	r3, #1
    6588:	b2db      	uxtb	r3, r3
    658a:	9302      	str	r3, [sp, #8]
							grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &message[offset]);
    658c:	f8d9 3004 	ldr.w	r3, [r9, #4]
    6590:	aa6d      	add	r2, sp, #436	; 0x1b4
    6592:	445a      	add	r2, fp
    6594:	4433      	add	r3, r6
    6596:	68db      	ldr	r3, [r3, #12]
    6598:	442b      	add	r3, r5
    659a:	6b18      	ldr	r0, [r3, #48]	; 0x30
    659c:	9203      	str	r2, [sp, #12]
    659e:	4611      	mov	r1, r2
    65a0:	4438      	add	r0, r7
    65a2:	4b2f      	ldr	r3, [pc, #188]	; (6660 <grid_port_process_ui+0x560>)
    65a4:	4798      	blx	r3
							offset += strlen(&message[offset]);
    65a6:	9803      	ldr	r0, [sp, #12]
    65a8:	4b2b      	ldr	r3, [pc, #172]	; (6658 <grid_port_process_ui+0x558>)
    65aa:	4798      	blx	r3
    65ac:	4483      	add	fp, r0
    65ae:	fa1f fb8b 	uxth.w	fp, fp
							grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    65b2:	f8d9 3004 	ldr.w	r3, [r9, #4]
    65b6:	4433      	add	r3, r6
    65b8:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    65ba:	442b      	add	r3, r5
    65bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    65be:	441f      	add	r7, r3
    65c0:	2304      	movs	r3, #4
    65c2:	727b      	strb	r3, [r7, #9]
    65c4:	e7bd      	b.n	6542 <grid_port_process_ui+0x442>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    65c6:	f108 0301 	add.w	r3, r8, #1
    65ca:	fa5f f883 	uxtb.w	r8, r3
    65ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
    65d2:	4433      	add	r3, r6
    65d4:	7a5b      	ldrb	r3, [r3, #9]
    65d6:	4543      	cmp	r3, r8
    65d8:	d90e      	bls.n	65f8 <grid_port_process_ui+0x4f8>
				for (uint8_t k=1; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    65da:	f8d9 3004 	ldr.w	r3, [r9, #4]
    65de:	2534      	movs	r5, #52	; 0x34
    65e0:	fb05 f508 	mul.w	r5, r5, r8
    65e4:	4433      	add	r3, r6
    65e6:	68db      	ldr	r3, [r3, #12]
    65e8:	442b      	add	r3, r5
    65ea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
    65ee:	2b01      	cmp	r3, #1
    65f0:	bf88      	it	hi
    65f2:	2401      	movhi	r4, #1
    65f4:	d8b3      	bhi.n	655e <grid_port_process_ui+0x45e>
    65f6:	e7e6      	b.n	65c6 <grid_port_process_ui+0x4c6>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    65f8:	9b04      	ldr	r3, [sp, #16]
    65fa:	3301      	adds	r3, #1
    65fc:	b2db      	uxtb	r3, r3
    65fe:	461a      	mov	r2, r3
    6600:	9304      	str	r3, [sp, #16]
    6602:	f899 3001 	ldrb.w	r3, [r9, #1]
    6606:	b2db      	uxtb	r3, r3
    6608:	4293      	cmp	r3, r2
    660a:	d933      	bls.n	6674 <grid_port_process_ui+0x574>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    660c:	f8d9 3004 	ldr.w	r3, [r9, #4]
    6610:	9a04      	ldr	r2, [sp, #16]
    6612:	0116      	lsls	r6, r2, #4
    6614:	4433      	add	r3, r6
    6616:	7a5b      	ldrb	r3, [r3, #9]
    6618:	2b00      	cmp	r3, #0
    661a:	d0ed      	beq.n	65f8 <grid_port_process_ui+0x4f8>
    661c:	f04f 0800 	mov.w	r8, #0
						CRITICAL_SECTION_ENTER()
    6620:	f8df a04c 	ldr.w	sl, [pc, #76]	; 6670 <grid_port_process_ui+0x570>
    6624:	e7d9      	b.n	65da <grid_port_process_ui+0x4da>
    6626:	bf00      	nop
    6628:	000012b9 	.word	0x000012b9
    662c:	000014a1 	.word	0x000014a1
    6630:	000012a1 	.word	0x000012a1
    6634:	200051cc 	.word	0x200051cc
    6638:	00001ba5 	.word	0x00001ba5
    663c:	00001be9 	.word	0x00001be9
    6640:	00001c09 	.word	0x00001c09
    6644:	0000eb83 	.word	0x0000eb83
    6648:	0001010c 	.word	0x0001010c
    664c:	0000ef71 	.word	0x0000ef71
    6650:	000057d5 	.word	0x000057d5
    6654:	20007158 	.word	0x20007158
    6658:	0000efb9 	.word	0x0000efb9
    665c:	200138a0 	.word	0x200138a0
    6660:	000060b5 	.word	0x000060b5
    6664:	2000714c 	.word	0x2000714c
    6668:	000073a7 	.word	0x000073a7
    666c:	00001463 	.word	0x00001463
    6670:	00007399 	.word	0x00007399
		if (packetvalid){
    6674:	9b02      	ldr	r3, [sp, #8]
    6676:	2b00      	cmp	r3, #0
    6678:	f43f ade9 	beq.w	624e <grid_port_process_ui+0x14e>
			por->cooldown += (10+por->cooldown);
    667c:	9a05      	ldr	r2, [sp, #20]
    667e:	6813      	ldr	r3, [r2, #0]
    6680:	005b      	lsls	r3, r3, #1
    6682:	330a      	adds	r3, #10
    6684:	6013      	str	r3, [r2, #0]
			grid_sys_state.next_broadcast_message_id++;
    6686:	4a25      	ldr	r2, [pc, #148]	; (671c <grid_port_process_ui+0x61c>)
    6688:	f892 30a9 	ldrb.w	r3, [r2, #169]	; 0xa9
    668c:	3301      	adds	r3, #1
    668e:	b2db      	uxtb	r3, r3
    6690:	f882 30a9 	strb.w	r3, [r2, #169]	; 0xa9
			uint8_t error = 0;
    6694:	f10d 031b 	add.w	r3, sp, #27
    6698:	2200      	movs	r2, #0
    669a:	f88d 201b 	strb.w	r2, [sp, #27]
			grid_msg_set_parameter(message, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, offset+1, &error);
    669e:	9300      	str	r3, [sp, #0]
    66a0:	f10b 0301 	add.w	r3, fp, #1
    66a4:	2202      	movs	r2, #2
    66a6:	4611      	mov	r1, r2
    66a8:	a86d      	add	r0, sp, #436	; 0x1b4
    66aa:	4c1d      	ldr	r4, [pc, #116]	; (6720 <grid_port_process_ui+0x620>)
    66ac:	47a0      	blx	r4
			sprintf(&message[offset], "%c..\n", GRID_CONST_EOT);
    66ae:	ab6d      	add	r3, sp, #436	; 0x1b4
    66b0:	eb03 040b 	add.w	r4, r3, fp
    66b4:	2204      	movs	r2, #4
    66b6:	491b      	ldr	r1, [pc, #108]	; (6724 <grid_port_process_ui+0x624>)
    66b8:	4620      	mov	r0, r4
    66ba:	4b1b      	ldr	r3, [pc, #108]	; (6728 <grid_port_process_ui+0x628>)
    66bc:	4798      	blx	r3
			offset += strlen(&message[offset]);
    66be:	4620      	mov	r0, r4
    66c0:	4b1a      	ldr	r3, [pc, #104]	; (672c <grid_port_process_ui+0x62c>)
    66c2:	4798      	blx	r3
    66c4:	4458      	add	r0, fp
    66c6:	b284      	uxth	r4, r0
			uint8_t checksum = grid_msg_calculate_checksum_of_packet_string(message, offset);
    66c8:	4621      	mov	r1, r4
    66ca:	a86d      	add	r0, sp, #436	; 0x1b4
    66cc:	4b18      	ldr	r3, [pc, #96]	; (6730 <grid_port_process_ui+0x630>)
    66ce:	4798      	blx	r3
			grid_msg_checksum_write(message, offset, checksum);
    66d0:	4602      	mov	r2, r0
    66d2:	4621      	mov	r1, r4
    66d4:	a86d      	add	r0, sp, #436	; 0x1b4
    66d6:	4b17      	ldr	r3, [pc, #92]	; (6734 <grid_port_process_ui+0x634>)
    66d8:	4798      	blx	r3
			if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, offset)){
    66da:	4621      	mov	r1, r4
    66dc:	4816      	ldr	r0, [pc, #88]	; (6738 <grid_port_process_ui+0x638>)
    66de:	4b17      	ldr	r3, [pc, #92]	; (673c <grid_port_process_ui+0x63c>)
    66e0:	4798      	blx	r3
    66e2:	2800      	cmp	r0, #0
    66e4:	f43f adb3 	beq.w	624e <grid_port_process_ui+0x14e>
				for(uint16_t i = 0; i<offset; i++){
    66e8:	b16c      	cbz	r4, 6706 <grid_port_process_ui+0x606>
    66ea:	f20d 15b3 	addw	r5, sp, #435	; 0x1b3
    66ee:	3c01      	subs	r4, #1
    66f0:	ab6d      	add	r3, sp, #436	; 0x1b4
    66f2:	fa13 f484 	uxtah	r4, r3, r4
					grid_buffer_write_character(&GRID_PORT_U.rx_buffer, message[i]);
    66f6:	4f10      	ldr	r7, [pc, #64]	; (6738 <grid_port_process_ui+0x638>)
    66f8:	4e11      	ldr	r6, [pc, #68]	; (6740 <grid_port_process_ui+0x640>)
    66fa:	f815 1f01 	ldrb.w	r1, [r5, #1]!
    66fe:	4638      	mov	r0, r7
    6700:	47b0      	blx	r6
				for(uint16_t i = 0; i<offset; i++){
    6702:	42ac      	cmp	r4, r5
    6704:	d1f9      	bne.n	66fa <grid_port_process_ui+0x5fa>
				grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    6706:	480c      	ldr	r0, [pc, #48]	; (6738 <grid_port_process_ui+0x638>)
    6708:	4b0e      	ldr	r3, [pc, #56]	; (6744 <grid_port_process_ui+0x644>)
    670a:	4798      	blx	r3
    670c:	e59f      	b.n	624e <grid_port_process_ui+0x14e>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    670e:	4b0e      	ldr	r3, [pc, #56]	; (6748 <grid_port_process_ui+0x648>)
    6710:	785b      	ldrb	r3, [r3, #1]
    6712:	2b00      	cmp	r3, #0
    6714:	f47f af10 	bne.w	6538 <grid_port_process_ui+0x438>
    6718:	e599      	b.n	624e <grid_port_process_ui+0x14e>
    671a:	bf00      	nop
    671c:	20007158 	.word	0x20007158
    6720:	000057d5 	.word	0x000057d5
    6724:	00010528 	.word	0x00010528
    6728:	0000ef71 	.word	0x0000ef71
    672c:	0000efb9 	.word	0x0000efb9
    6730:	00005771 	.word	0x00005771
    6734:	000057ad 	.word	0x000057ad
    6738:	2000617c 	.word	0x2000617c
    673c:	00001ba5 	.word	0x00001ba5
    6740:	00001be9 	.word	0x00001be9
    6744:	00001c09 	.word	0x00001c09
    6748:	2000714c 	.word	0x2000714c

0000674c <grid_ui_event_template_action>:

uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
	
	if (event_index == 255){
    674c:	29ff      	cmp	r1, #255	; 0xff
    674e:	f000 8107 	beq.w	6960 <grid_ui_event_template_action+0x214>
uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
    6752:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6756:	b085      	sub	sp, #20
    6758:	4606      	mov	r6, r0
		
		return;
	}
	
	// TEMPLATE EVENT
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    675a:	f44f 7786 	mov.w	r7, #268	; 0x10c
    675e:	fb07 f701 	mul.w	r7, r7, r1
    6762:	6b03      	ldr	r3, [r0, #48]	; 0x30
    6764:	443b      	add	r3, r7
    6766:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    676a:	2a00      	cmp	r2, #0
    676c:	d077      	beq.n	685e <grid_ui_event_template_action+0x112>
    676e:	2400      	movs	r4, #0
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
			}
				
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    6770:	f8df 8208 	ldr.w	r8, [pc, #520]	; 697c <grid_ui_event_template_action+0x230>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    6774:	f8df 9208 	ldr.w	r9, [pc, #520]	; 6980 <grid_ui_event_template_action+0x234>
    6778:	f8df a208 	ldr.w	sl, [pc, #520]	; 6984 <grid_ui_event_template_action+0x238>
    677c:	e024      	b.n	67c8 <grid_ui_event_template_action+0x7c>
			if(ele->event_list[event_index].event_parameter_list[i].address > GRID_TEMPLATE_A_PARAMETER_LIST_LENGTH){
    677e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    6782:	4413      	add	r3, r2
    6784:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
    6788:	2b08      	cmp	r3, #8
    678a:	d83d      	bhi.n	6808 <grid_ui_event_template_action+0xbc>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
    678c:	6b30      	ldr	r0, [r6, #48]	; 0x30
    678e:	4438      	add	r0, r7
    6790:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    6794:	4405      	add	r5, r0
    6796:	f895 3031 	ldrb.w	r3, [r5, #49]	; 0x31
    679a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
    679e:	68db      	ldr	r3, [r3, #12]
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    67a0:	f895 1033 	ldrb.w	r1, [r5, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    67a4:	f895 2032 	ldrb.w	r2, [r5, #50]	; 0x32
			uint8_t error = 0;
    67a8:	ad04      	add	r5, sp, #16
    67aa:	f04f 0e00 	mov.w	lr, #0
    67ae:	f805 ed01 	strb.w	lr, [r5, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    67b2:	9500      	str	r5, [sp, #0]
    67b4:	3010      	adds	r0, #16
    67b6:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    67b8:	3401      	adds	r4, #1
    67ba:	b2e4      	uxtb	r4, r4
    67bc:	6b33      	ldr	r3, [r6, #48]	; 0x30
    67be:	443b      	add	r3, r7
    67c0:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
    67c4:	42a2      	cmp	r2, r4
    67c6:	d94a      	bls.n	685e <grid_ui_event_template_action+0x112>
		if (ele->event_list[event_index].event_parameter_list[i].group == 'A'){
    67c8:	4625      	mov	r5, r4
    67ca:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    67ce:	441a      	add	r2, r3
    67d0:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
    67d4:	2a41      	cmp	r2, #65	; 0x41
    67d6:	d0d2      	beq.n	677e <grid_ui_event_template_action+0x32>
		else if (ele->event_list[event_index].event_parameter_list[i].group == 'B'){
    67d8:	2a42      	cmp	r2, #66	; 0x42
    67da:	d1ed      	bne.n	67b8 <grid_ui_event_template_action+0x6c>
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    67dc:	eb04 0584 	add.w	r5, r4, r4, lsl #2
    67e0:	442b      	add	r3, r5
    67e2:	f893 b033 	ldrb.w	fp, [r3, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    67e6:	f893 5032 	ldrb.w	r5, [r3, #50]	; 0x32
			if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_NUMBER_ACTIVE){
    67ea:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
    67ee:	b17b      	cbz	r3, 6810 <grid_ui_event_template_action+0xc4>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_COLOR_RED){
    67f0:	2b01      	cmp	r3, #1
    67f2:	d01d      	beq.n	6830 <grid_ui_event_template_action+0xe4>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_COLOR_GRE){
    67f4:	2b02      	cmp	r3, #2
    67f6:	d020      	beq.n	683a <grid_ui_event_template_action+0xee>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_COLOR_BLU){
    67f8:	2b03      	cmp	r3, #3
    67fa:	d023      	beq.n	6844 <grid_ui_event_template_action+0xf8>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_MAPMODE_STATE){
    67fc:	2b04      	cmp	r3, #4
    67fe:	d026      	beq.n	684e <grid_ui_event_template_action+0x102>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_NEXT){
    6800:	2b05      	cmp	r3, #5
    6802:	d028      	beq.n	6856 <grid_ui_event_template_action+0x10a>
			uint32_t parameter_value = 0;
    6804:	2300      	movs	r3, #0
    6806:	e007      	b.n	6818 <grid_ui_event_template_action+0xcc>
				printf("Error\n");
    6808:	4856      	ldr	r0, [pc, #344]	; (6964 <grid_ui_event_template_action+0x218>)
    680a:	4b57      	ldr	r3, [pc, #348]	; (6968 <grid_ui_event_template_action+0x21c>)
    680c:	4798      	blx	r3
    680e:	e7bd      	b.n	678c <grid_ui_event_template_action+0x40>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    6810:	4648      	mov	r0, r9
    6812:	4b56      	ldr	r3, [pc, #344]	; (696c <grid_ui_event_template_action+0x220>)
    6814:	4798      	blx	r3
    6816:	4603      	mov	r3, r0
			uint8_t error = 0;
    6818:	a904      	add	r1, sp, #16
    681a:	2200      	movs	r2, #0
    681c:	f801 2d01 	strb.w	r2, [r1, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    6820:	6b32      	ldr	r2, [r6, #48]	; 0x30
    6822:	19d0      	adds	r0, r2, r7
    6824:	9100      	str	r1, [sp, #0]
    6826:	462a      	mov	r2, r5
    6828:	4659      	mov	r1, fp
    682a:	3010      	adds	r0, #16
    682c:	47c0      	blx	r8
    682e:	e7c3      	b.n	67b8 <grid_ui_event_template_action+0x6c>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    6830:	4648      	mov	r0, r9
    6832:	4b4f      	ldr	r3, [pc, #316]	; (6970 <grid_ui_event_template_action+0x224>)
    6834:	4798      	blx	r3
    6836:	4603      	mov	r3, r0
    6838:	e7ee      	b.n	6818 <grid_ui_event_template_action+0xcc>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    683a:	4648      	mov	r0, r9
    683c:	4b4d      	ldr	r3, [pc, #308]	; (6974 <grid_ui_event_template_action+0x228>)
    683e:	4798      	blx	r3
    6840:	4603      	mov	r3, r0
    6842:	e7e9      	b.n	6818 <grid_ui_event_template_action+0xcc>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    6844:	4648      	mov	r0, r9
    6846:	4b4c      	ldr	r3, [pc, #304]	; (6978 <grid_ui_event_template_action+0x22c>)
    6848:	4798      	blx	r3
    684a:	4603      	mov	r3, r0
    684c:	e7e4      	b.n	6818 <grid_ui_event_template_action+0xcc>
				parameter_value = grid_sys_state.mapmodestate;
    684e:	f899 300a 	ldrb.w	r3, [r9, #10]
    6852:	b2db      	uxtb	r3, r3
    6854:	e7e0      	b.n	6818 <grid_ui_event_template_action+0xcc>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    6856:	4648      	mov	r0, r9
    6858:	47d0      	blx	sl
    685a:	4603      	mov	r3, r0
    685c:	e7dc      	b.n	6818 <grid_ui_event_template_action+0xcc>
			

			
	}
	// TEMPLATE ACTION
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    685e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    6860:	443b      	add	r3, r7
    6862:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
    6866:	2a00      	cmp	r2, #0
    6868:	d077      	beq.n	695a <grid_ui_event_template_action+0x20e>
    686a:	2400      	movs	r4, #0
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
			}
			
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    686c:	f8df 810c 	ldr.w	r8, [pc, #268]	; 697c <grid_ui_event_template_action+0x230>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    6870:	f8df 910c 	ldr.w	r9, [pc, #268]	; 6980 <grid_ui_event_template_action+0x234>
    6874:	f8df a10c 	ldr.w	sl, [pc, #268]	; 6984 <grid_ui_event_template_action+0x238>
    6878:	e024      	b.n	68c4 <grid_ui_event_template_action+0x178>
			if(ele->event_list[event_index].action_parameter_list[i].address > GRID_TEMPLATE_A_PARAMETER_LIST_LENGTH){
    687a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    687e:	4413      	add	r3, r2
    6880:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
    6884:	2b08      	cmp	r3, #8
    6886:	d83d      	bhi.n	6904 <grid_ui_event_template_action+0x1b8>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
    6888:	6b30      	ldr	r0, [r6, #48]	; 0x30
    688a:	4438      	add	r0, r7
    688c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    6890:	4405      	add	r5, r0
    6892:	f895 30c3 	ldrb.w	r3, [r5, #195]	; 0xc3
    6896:	eb06 0383 	add.w	r3, r6, r3, lsl #2
    689a:	68db      	ldr	r3, [r3, #12]
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    689c:	f895 10c5 	ldrb.w	r1, [r5, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    68a0:	f895 20c4 	ldrb.w	r2, [r5, #196]	; 0xc4
			uint8_t error = 0;
    68a4:	ad04      	add	r5, sp, #16
    68a6:	f04f 0e00 	mov.w	lr, #0
    68aa:	f805 ed01 	strb.w	lr, [r5, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    68ae:	9500      	str	r5, [sp, #0]
    68b0:	3048      	adds	r0, #72	; 0x48
    68b2:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    68b4:	3401      	adds	r4, #1
    68b6:	b2e4      	uxtb	r4, r4
    68b8:	6b33      	ldr	r3, [r6, #48]	; 0x30
    68ba:	443b      	add	r3, r7
    68bc:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
    68c0:	42a2      	cmp	r2, r4
    68c2:	d94a      	bls.n	695a <grid_ui_event_template_action+0x20e>
		if (ele->event_list[event_index].action_parameter_list[i].group == 'A'){
    68c4:	4625      	mov	r5, r4
    68c6:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    68ca:	441a      	add	r2, r3
    68cc:	f892 20c2 	ldrb.w	r2, [r2, #194]	; 0xc2
    68d0:	2a41      	cmp	r2, #65	; 0x41
    68d2:	d0d2      	beq.n	687a <grid_ui_event_template_action+0x12e>
		else if (ele->event_list[event_index].action_parameter_list[i].group == 'B'){
    68d4:	2a42      	cmp	r2, #66	; 0x42
    68d6:	d1ed      	bne.n	68b4 <grid_ui_event_template_action+0x168>
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    68d8:	eb04 0584 	add.w	r5, r4, r4, lsl #2
    68dc:	442b      	add	r3, r5
    68de:	f893 b0c5 	ldrb.w	fp, [r3, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    68e2:	f893 50c4 	ldrb.w	r5, [r3, #196]	; 0xc4
			if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_NUMBER_ACTIVE){
    68e6:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
    68ea:	b17b      	cbz	r3, 690c <grid_ui_event_template_action+0x1c0>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_COLOR_RED){
    68ec:	2b01      	cmp	r3, #1
    68ee:	d01d      	beq.n	692c <grid_ui_event_template_action+0x1e0>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_COLOR_GRE){
    68f0:	2b02      	cmp	r3, #2
    68f2:	d020      	beq.n	6936 <grid_ui_event_template_action+0x1ea>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_COLOR_BLU){
    68f4:	2b03      	cmp	r3, #3
    68f6:	d023      	beq.n	6940 <grid_ui_event_template_action+0x1f4>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_MAPMODE_STATE){
    68f8:	2b04      	cmp	r3, #4
    68fa:	d026      	beq.n	694a <grid_ui_event_template_action+0x1fe>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_B_PARAMETER_BANK_NEXT){
    68fc:	2b05      	cmp	r3, #5
    68fe:	d028      	beq.n	6952 <grid_ui_event_template_action+0x206>
			uint32_t parameter_value = 0;
    6900:	2300      	movs	r3, #0
    6902:	e007      	b.n	6914 <grid_ui_event_template_action+0x1c8>
				printf("Error\n");
    6904:	4817      	ldr	r0, [pc, #92]	; (6964 <grid_ui_event_template_action+0x218>)
    6906:	4b18      	ldr	r3, [pc, #96]	; (6968 <grid_ui_event_template_action+0x21c>)
    6908:	4798      	blx	r3
    690a:	e7bd      	b.n	6888 <grid_ui_event_template_action+0x13c>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    690c:	4648      	mov	r0, r9
    690e:	4b17      	ldr	r3, [pc, #92]	; (696c <grid_ui_event_template_action+0x220>)
    6910:	4798      	blx	r3
    6912:	4603      	mov	r3, r0
			uint8_t error = 0;
    6914:	a904      	add	r1, sp, #16
    6916:	2200      	movs	r2, #0
    6918:	f801 2d01 	strb.w	r2, [r1, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    691c:	6b32      	ldr	r2, [r6, #48]	; 0x30
    691e:	19d0      	adds	r0, r2, r7
    6920:	9100      	str	r1, [sp, #0]
    6922:	462a      	mov	r2, r5
    6924:	4659      	mov	r1, fp
    6926:	3048      	adds	r0, #72	; 0x48
    6928:	47c0      	blx	r8
    692a:	e7c3      	b.n	68b4 <grid_ui_event_template_action+0x168>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    692c:	4648      	mov	r0, r9
    692e:	4b10      	ldr	r3, [pc, #64]	; (6970 <grid_ui_event_template_action+0x224>)
    6930:	4798      	blx	r3
    6932:	4603      	mov	r3, r0
    6934:	e7ee      	b.n	6914 <grid_ui_event_template_action+0x1c8>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    6936:	4648      	mov	r0, r9
    6938:	4b0e      	ldr	r3, [pc, #56]	; (6974 <grid_ui_event_template_action+0x228>)
    693a:	4798      	blx	r3
    693c:	4603      	mov	r3, r0
    693e:	e7e9      	b.n	6914 <grid_ui_event_template_action+0x1c8>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    6940:	4648      	mov	r0, r9
    6942:	4b0d      	ldr	r3, [pc, #52]	; (6978 <grid_ui_event_template_action+0x22c>)
    6944:	4798      	blx	r3
    6946:	4603      	mov	r3, r0
    6948:	e7e4      	b.n	6914 <grid_ui_event_template_action+0x1c8>
				parameter_value = grid_sys_state.mapmodestate;
    694a:	f899 300a 	ldrb.w	r3, [r9, #10]
    694e:	b2db      	uxtb	r3, r3
    6950:	e7e0      	b.n	6914 <grid_ui_event_template_action+0x1c8>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    6952:	4648      	mov	r0, r9
    6954:	47d0      	blx	sl
    6956:	4603      	mov	r3, r0
    6958:	e7dc      	b.n	6914 <grid_ui_event_template_action+0x1c8>
	
	
	
	
	
}
    695a:	b005      	add	sp, #20
    695c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6960:	4770      	bx	lr
    6962:	bf00      	nop
    6964:	00010530 	.word	0x00010530
    6968:	0000edd5 	.word	0x0000edd5
    696c:	0000547f 	.word	0x0000547f
    6970:	00005487 	.word	0x00005487
    6974:	0000548b 	.word	0x0000548b
    6978:	0000548f 	.word	0x0000548f
    697c:	000057d5 	.word	0x000057d5
    6980:	20007158 	.word	0x20007158
    6984:	00005495 	.word	0x00005495

00006988 <grid_ui_smart_trigger>:
void grid_ui_smart_trigger(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    6988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    698c:	4680      	mov	r8, r0
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    698e:	010f      	lsls	r7, r1, #4
    6990:	2434      	movs	r4, #52	; 0x34
    6992:	fb04 f402 	mul.w	r4, r4, r2
    6996:	6842      	ldr	r2, [r0, #4]
    6998:	443a      	add	r2, r7
    699a:	68d5      	ldr	r5, [r2, #12]
    699c:	4425      	add	r5, r4
    699e:	4619      	mov	r1, r3
    69a0:	4628      	mov	r0, r5
    69a2:	4b09      	ldr	r3, [pc, #36]	; (69c8 <grid_ui_smart_trigger+0x40>)
    69a4:	4798      	blx	r3
	if (event_index == 255){
    69a6:	28ff      	cmp	r0, #255	; 0xff
    69a8:	d00c      	beq.n	69c4 <grid_ui_smart_trigger+0x3c>
    69aa:	4606      	mov	r6, r0
	grid_ui_event_template_action(&mod->bank_list[bank].element_list[element], event_index);
    69ac:	4601      	mov	r1, r0
    69ae:	4628      	mov	r0, r5
    69b0:	4b06      	ldr	r3, [pc, #24]	; (69cc <grid_ui_smart_trigger+0x44>)
    69b2:	4798      	blx	r3
	grid_ui_event_trigger(&mod->bank_list[bank].element_list[element], event_index);
    69b4:	f8d8 3004 	ldr.w	r3, [r8, #4]
    69b8:	441f      	add	r7, r3
    69ba:	68f8      	ldr	r0, [r7, #12]
    69bc:	4631      	mov	r1, r6
    69be:	4420      	add	r0, r4
    69c0:	4b03      	ldr	r3, [pc, #12]	; (69d0 <grid_ui_smart_trigger+0x48>)
    69c2:	4798      	blx	r3
    69c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    69c8:	00006075 	.word	0x00006075
    69cc:	0000674d 	.word	0x0000674d
    69d0:	000060a1 	.word	0x000060a1

000069d4 <grid_ui_event_register_eventstring>:
void grid_ui_event_register_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* event_string, uint32_t event_string_length){
    69d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    69d8:	4605      	mov	r5, r0
    69da:	468b      	mov	fp, r1
    69dc:	4617      	mov	r7, r2
    69de:	469a      	mov	sl, r3
	grid_debug_print_text("Register Action");
    69e0:	4871      	ldr	r0, [pc, #452]	; (6ba8 <grid_ui_event_register_eventstring+0x1d4>)
    69e2:	4b72      	ldr	r3, [pc, #456]	; (6bac <grid_ui_event_register_eventstring+0x1d8>)
    69e4:	4798      	blx	r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    69e6:	f895 602c 	ldrb.w	r6, [r5, #44]	; 0x2c
    69ea:	2e00      	cmp	r6, #0
    69ec:	d04c      	beq.n	6a88 <grid_ui_event_register_eventstring+0xb4>
    69ee:	6b2a      	ldr	r2, [r5, #48]	; 0x30
		if (ele->event_list[i].type == event_type){
    69f0:	2300      	movs	r3, #0
    69f2:	21ff      	movs	r1, #255	; 0xff
    69f4:	b2d8      	uxtb	r0, r3
    69f6:	7a94      	ldrb	r4, [r2, #10]
    69f8:	455c      	cmp	r4, fp
    69fa:	bf08      	it	eq
    69fc:	4601      	moveq	r1, r0
    69fe:	3301      	adds	r3, #1
    6a00:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    6a04:	b2d8      	uxtb	r0, r3
    6a06:	4286      	cmp	r6, r0
    6a08:	d8f4      	bhi.n	69f4 <grid_ui_event_register_eventstring+0x20>
	if (event_index == 255){
    6a0a:	29ff      	cmp	r1, #255	; 0xff
    6a0c:	d03c      	beq.n	6a88 <grid_ui_event_register_eventstring+0xb4>
		ele->event_list[event_index].event_string[i] = 0;
    6a0e:	f44f 7686 	mov.w	r6, #268	; 0x10c
    6a12:	fb06 f601 	mul.w	r6, r6, r1
    6a16:	2200      	movs	r2, #0
    6a18:	4611      	mov	r1, r2
    6a1a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a1c:	4433      	add	r3, r6
    6a1e:	4413      	add	r3, r2
    6a20:	7419      	strb	r1, [r3, #16]
	for(uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    6a22:	3201      	adds	r2, #1
    6a24:	2a1e      	cmp	r2, #30
    6a26:	d1f8      	bne.n	6a1a <grid_ui_event_register_eventstring+0x46>
	ele->event_list[event_index].event_string_length = 0;
    6a28:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a2a:	4433      	add	r3, r6
    6a2c:	2100      	movs	r1, #0
    6a2e:	60d9      	str	r1, [r3, #12]
		ele->event_list[event_index].event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    6a30:	4608      	mov	r0, r1
    6a32:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a34:	4433      	add	r3, r6
    6a36:	eb01 0281 	add.w	r2, r1, r1, lsl #2
    6a3a:	4413      	add	r3, r2
    6a3c:	f883 002f 	strb.w	r0, [r3, #47]	; 0x2f
		ele->event_list[event_index].event_parameter_list[i].address = 0;
    6a40:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a42:	4433      	add	r3, r6
    6a44:	4413      	add	r3, r2
    6a46:	f883 0031 	strb.w	r0, [r3, #49]	; 0x31
		ele->event_list[event_index].event_parameter_list[i].group = 0;
    6a4a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a4c:	4433      	add	r3, r6
    6a4e:	4413      	add	r3, r2
    6a50:	f883 0030 	strb.w	r0, [r3, #48]	; 0x30
		ele->event_list[event_index].event_parameter_list[i].length = 0;
    6a54:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a56:	4433      	add	r3, r6
    6a58:	4413      	add	r3, r2
    6a5a:	f883 0032 	strb.w	r0, [r3, #50]	; 0x32
		ele->event_list[event_index].event_parameter_list[i].offset = 0;
    6a5e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a60:	4433      	add	r3, r6
    6a62:	4413      	add	r3, r2
    6a64:	f883 0033 	strb.w	r0, [r3, #51]	; 0x33
    6a68:	3101      	adds	r1, #1
	for(uint8_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    6a6a:	2904      	cmp	r1, #4
    6a6c:	d1e1      	bne.n	6a32 <grid_ui_event_register_eventstring+0x5e>
	ele->event_list[event_index].event_parameter_count = 0;
    6a6e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a70:	4433      	add	r3, r6
    6a72:	2200      	movs	r2, #0
    6a74:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	for (uint32_t i=0; i<event_string_length; i++){
    6a78:	f1ba 0f00 	cmp.w	sl, #0
    6a7c:	f000 8081 	beq.w	6b82 <grid_ui_event_register_eventstring+0x1ae>
    6a80:	3f01      	subs	r7, #1
    6a82:	4614      	mov	r4, r2
    6a84:	4691      	mov	r9, r2
    6a86:	e03c      	b.n	6b02 <grid_ui_event_register_eventstring+0x12e>
		grid_debug_print_text("Event Not Found");
    6a88:	4849      	ldr	r0, [pc, #292]	; (6bb0 <grid_ui_event_register_eventstring+0x1dc>)
    6a8a:	4b48      	ldr	r3, [pc, #288]	; (6bac <grid_ui_event_register_eventstring+0x1d8>)
    6a8c:	4798      	blx	r3
		return; // EVENT NOT FOUND
    6a8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_debug_print_text(" Escaped Char Found ");
    6a92:	4848      	ldr	r0, [pc, #288]	; (6bb4 <grid_ui_event_register_eventstring+0x1e0>)
    6a94:	4b45      	ldr	r3, [pc, #276]	; (6bac <grid_ui_event_register_eventstring+0x1d8>)
    6a96:	4798      	blx	r3
			ele->event_list[event_index].event_string[i] -= 128;
    6a98:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6a9a:	4433      	add	r3, r6
    6a9c:	4423      	add	r3, r4
    6a9e:	7c1a      	ldrb	r2, [r3, #16]
    6aa0:	3a80      	subs	r2, #128	; 0x80
    6aa2:	741a      	strb	r2, [r3, #16]
    6aa4:	e03a      	b.n	6b1c <grid_ui_event_register_eventstring+0x148>
		if (event_string[i-1] == 'A' && (event_string[i]-'0') < GRID_TEMPLATE_A_PARAMETER_LIST_LENGTH){
    6aa6:	783b      	ldrb	r3, [r7, #0]
    6aa8:	3b30      	subs	r3, #48	; 0x30
    6aaa:	2b07      	cmp	r3, #7
    6aac:	dc26      	bgt.n	6afc <grid_ui_event_register_eventstring+0x128>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    6aae:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6ab0:	4433      	add	r3, r6
    6ab2:	eb09 0289 	add.w	r2, r9, r9, lsl #2
    6ab6:	4413      	add	r3, r2
    6ab8:	f04f 0101 	mov.w	r1, #1
    6abc:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    6ac0:	f817 1c01 	ldrb.w	r1, [r7, #-1]
    6ac4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6ac6:	4433      	add	r3, r6
    6ac8:	4413      	add	r3, r2
    6aca:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    6ace:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6ad0:	4433      	add	r3, r6
    6ad2:	4413      	add	r3, r2
    6ad4:	7839      	ldrb	r1, [r7, #0]
    6ad6:	3930      	subs	r1, #48	; 0x30
    6ad8:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    6adc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6ade:	4433      	add	r3, r6
    6ae0:	4413      	add	r3, r2
    6ae2:	1e61      	subs	r1, r4, #1
    6ae4:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    6ae8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6aea:	4433      	add	r3, r6
    6aec:	4413      	add	r3, r2
    6aee:	2202      	movs	r2, #2
    6af0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			parameter_list_length++;
    6af4:	f109 0901 	add.w	r9, r9, #1
    6af8:	fa5f f989 	uxtb.w	r9, r9
	for (uint32_t i=0; i<event_string_length; i++){
    6afc:	3401      	adds	r4, #1
    6afe:	45a2      	cmp	sl, r4
    6b00:	d041      	beq.n	6b86 <grid_ui_event_register_eventstring+0x1b2>
    6b02:	46b8      	mov	r8, r7
		ele->event_list[event_index].event_string[i] = event_string[i];
    6b04:	787a      	ldrb	r2, [r7, #1]
    6b06:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b08:	4433      	add	r3, r6
    6b0a:	4423      	add	r3, r4
    6b0c:	741a      	strb	r2, [r3, #16]
		if (ele->event_list[event_index].event_string[i] > 127){
    6b0e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b10:	4433      	add	r3, r6
    6b12:	4423      	add	r3, r4
    6b14:	f993 3010 	ldrsb.w	r3, [r3, #16]
    6b18:	2b00      	cmp	r3, #0
    6b1a:	dbba      	blt.n	6a92 <grid_ui_event_register_eventstring+0xbe>
		if (event_string[i-1] == 'A' && (event_string[i]-'0') < GRID_TEMPLATE_A_PARAMETER_LIST_LENGTH){
    6b1c:	f898 3000 	ldrb.w	r3, [r8]
    6b20:	3701      	adds	r7, #1
    6b22:	2b41      	cmp	r3, #65	; 0x41
    6b24:	d0bf      	beq.n	6aa6 <grid_ui_event_register_eventstring+0xd2>
		else if (event_string[i-1] == 'B' && (event_string[i]-'0') < GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH){
    6b26:	2b42      	cmp	r3, #66	; 0x42
    6b28:	d1e8      	bne.n	6afc <grid_ui_event_register_eventstring+0x128>
    6b2a:	783b      	ldrb	r3, [r7, #0]
    6b2c:	3b30      	subs	r3, #48	; 0x30
    6b2e:	2b05      	cmp	r3, #5
    6b30:	dce4      	bgt.n	6afc <grid_ui_event_register_eventstring+0x128>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    6b32:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b34:	4433      	add	r3, r6
    6b36:	eb09 0289 	add.w	r2, r9, r9, lsl #2
    6b3a:	4413      	add	r3, r2
    6b3c:	f04f 0101 	mov.w	r1, #1
    6b40:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    6b44:	f817 1c01 	ldrb.w	r1, [r7, #-1]
    6b48:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b4a:	4433      	add	r3, r6
    6b4c:	4413      	add	r3, r2
    6b4e:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    6b52:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b54:	4433      	add	r3, r6
    6b56:	4413      	add	r3, r2
    6b58:	7839      	ldrb	r1, [r7, #0]
    6b5a:	3930      	subs	r1, #48	; 0x30
    6b5c:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    6b60:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b62:	4433      	add	r3, r6
    6b64:	4413      	add	r3, r2
    6b66:	1e61      	subs	r1, r4, #1
    6b68:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    6b6c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b6e:	4433      	add	r3, r6
    6b70:	4413      	add	r3, r2
    6b72:	2202      	movs	r2, #2
    6b74:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			parameter_list_length++;
    6b78:	f109 0901 	add.w	r9, r9, #1
    6b7c:	fa5f f989 	uxtb.w	r9, r9
    6b80:	e7bc      	b.n	6afc <grid_ui_event_register_eventstring+0x128>
	uint8_t parameter_list_length = 0;
    6b82:	f04f 0900 	mov.w	r9, #0
	ele->event_list[event_index].event_string_length = event_string_length;
    6b86:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b88:	4433      	add	r3, r6
    6b8a:	f8c3 a00c 	str.w	sl, [r3, #12]
	ele->event_list[event_index].event_parameter_count = parameter_list_length;
    6b8e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    6b90:	441e      	add	r6, r3
    6b92:	f886 902e 	strb.w	r9, [r6, #46]	; 0x2e
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    6b96:	6868      	ldr	r0, [r5, #4]
    6b98:	465b      	mov	r3, fp
    6b9a:	7a2a      	ldrb	r2, [r5, #8]
    6b9c:	7a01      	ldrb	r1, [r0, #8]
    6b9e:	6840      	ldr	r0, [r0, #4]
    6ba0:	4c05      	ldr	r4, [pc, #20]	; (6bb8 <grid_ui_event_register_eventstring+0x1e4>)
    6ba2:	47a0      	blx	r4
    6ba4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6ba8:	00010538 	.word	0x00010538
    6bac:	00004f7d 	.word	0x00004f7d
    6bb0:	00010548 	.word	0x00010548
    6bb4:	00010558 	.word	0x00010558
    6bb8:	00006989 	.word	0x00006989

00006bbc <grid_ui_event_generate_eventstring>:
void grid_ui_event_generate_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    6bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    6bbe:	b089      	sub	sp, #36	; 0x24
	for(uint8_t i=0; i<ele->event_list_length; i++){
    6bc0:	f890 702c 	ldrb.w	r7, [r0, #44]	; 0x2c
    6bc4:	b1ef      	cbz	r7, 6c02 <grid_ui_event_generate_eventstring+0x46>
    6bc6:	6b02      	ldr	r2, [r0, #48]	; 0x30
		if (ele->event_list[i].type == event_type){
    6bc8:	2300      	movs	r3, #0
    6bca:	24ff      	movs	r4, #255	; 0xff
    6bcc:	b2dd      	uxtb	r5, r3
    6bce:	7a96      	ldrb	r6, [r2, #10]
    6bd0:	428e      	cmp	r6, r1
    6bd2:	bf08      	it	eq
    6bd4:	462c      	moveq	r4, r5
    6bd6:	3301      	adds	r3, #1
    6bd8:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    6bdc:	b2dd      	uxtb	r5, r3
    6bde:	42af      	cmp	r7, r5
    6be0:	d8f4      	bhi.n	6bcc <grid_ui_event_generate_eventstring+0x10>
	if (event_index == 255){
    6be2:	2cff      	cmp	r4, #255	; 0xff
    6be4:	d00d      	beq.n	6c02 <grid_ui_event_generate_eventstring+0x46>
    6be6:	460c      	mov	r4, r1
    6be8:	4605      	mov	r5, r0
	uint8_t event_string[GRID_UI_EVENT_STRING_maxlength] = {0};	
    6bea:	221e      	movs	r2, #30
    6bec:	2100      	movs	r1, #0
    6bee:	4668      	mov	r0, sp
    6bf0:	4b5e      	ldr	r3, [pc, #376]	; (6d6c <grid_ui_event_generate_eventstring+0x1b0>)
    6bf2:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    6bf4:	7a6b      	ldrb	r3, [r5, #9]
    6bf6:	2b02      	cmp	r3, #2
    6bf8:	d005      	beq.n	6c06 <grid_ui_event_generate_eventstring+0x4a>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    6bfa:	2b01      	cmp	r3, #1
    6bfc:	d03e      	beq.n	6c7c <grid_ui_event_generate_eventstring+0xc0>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    6bfe:	2b03      	cmp	r3, #3
    6c00:	d063      	beq.n	6cca <grid_ui_event_generate_eventstring+0x10e>
}
    6c02:	b009      	add	sp, #36	; 0x24
    6c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (event_type == GRID_UI_EVENT_INIT){
    6c06:	b1ac      	cbz	r4, 6c34 <grid_ui_event_generate_eventstring+0x78>
		else if (event_type == GRID_UI_EVENT_DP){
    6c08:	2c04      	cmp	r4, #4
    6c0a:	d025      	beq.n	6c58 <grid_ui_event_generate_eventstring+0x9c>
		else if (event_type == GRID_UI_EVENT_DR){
    6c0c:	2c05      	cmp	r4, #5
    6c0e:	d1f8      	bne.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DR_BUT); // !!
    6c10:	4b57      	ldr	r3, [pc, #348]	; (6d70 <grid_ui_event_generate_eventstring+0x1b4>)
    6c12:	466c      	mov	r4, sp
    6c14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6c16:	c407      	stmia	r4!, {r0, r1, r2}
    6c18:	f824 3b02 	strh.w	r3, [r4], #2
    6c1c:	0c1b      	lsrs	r3, r3, #16
    6c1e:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6c20:	4668      	mov	r0, sp
    6c22:	4b54      	ldr	r3, [pc, #336]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6c24:	4798      	blx	r3
    6c26:	4603      	mov	r3, r0
    6c28:	466a      	mov	r2, sp
    6c2a:	2105      	movs	r1, #5
    6c2c:	4628      	mov	r0, r5
    6c2e:	4c52      	ldr	r4, [pc, #328]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6c30:	47a0      	blx	r4
    6c32:	e7e6      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT); // !!
    6c34:	4b51      	ldr	r3, [pc, #324]	; (6d7c <grid_ui_event_generate_eventstring+0x1c0>)
    6c36:	466c      	mov	r4, sp
    6c38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6c3a:	c407      	stmia	r4!, {r0, r1, r2}
    6c3c:	f824 3b02 	strh.w	r3, [r4], #2
    6c40:	0c1b      	lsrs	r3, r3, #16
    6c42:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6c44:	4668      	mov	r0, sp
    6c46:	4b4b      	ldr	r3, [pc, #300]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6c48:	4798      	blx	r3
    6c4a:	4603      	mov	r3, r0
    6c4c:	466a      	mov	r2, sp
    6c4e:	2100      	movs	r1, #0
    6c50:	4628      	mov	r0, r5
    6c52:	4c49      	ldr	r4, [pc, #292]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6c54:	47a0      	blx	r4
    6c56:	e7d4      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DP_BUT); // !!
    6c58:	4b49      	ldr	r3, [pc, #292]	; (6d80 <grid_ui_event_generate_eventstring+0x1c4>)
    6c5a:	466c      	mov	r4, sp
    6c5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6c5e:	c407      	stmia	r4!, {r0, r1, r2}
    6c60:	f824 3b02 	strh.w	r3, [r4], #2
    6c64:	0c1b      	lsrs	r3, r3, #16
    6c66:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6c68:	4668      	mov	r0, sp
    6c6a:	4b42      	ldr	r3, [pc, #264]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6c6c:	4798      	blx	r3
    6c6e:	4603      	mov	r3, r0
    6c70:	466a      	mov	r2, sp
    6c72:	2104      	movs	r1, #4
    6c74:	4628      	mov	r0, r5
    6c76:	4c40      	ldr	r4, [pc, #256]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6c78:	47a0      	blx	r4
    6c7a:	e7c2      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
		if (event_type == GRID_UI_EVENT_INIT){
    6c7c:	b19c      	cbz	r4, 6ca6 <grid_ui_event_generate_eventstring+0xea>
		else if (event_type == GRID_UI_EVENT_AVC7){
    6c7e:	2c01      	cmp	r4, #1
    6c80:	d1bf      	bne.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_POT); // !!
    6c82:	4b40      	ldr	r3, [pc, #256]	; (6d84 <grid_ui_event_generate_eventstring+0x1c8>)
    6c84:	466c      	mov	r4, sp
    6c86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6c88:	c407      	stmia	r4!, {r0, r1, r2}
    6c8a:	f824 3b02 	strh.w	r3, [r4], #2
    6c8e:	0c1b      	lsrs	r3, r3, #16
    6c90:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6c92:	4668      	mov	r0, sp
    6c94:	4b37      	ldr	r3, [pc, #220]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6c96:	4798      	blx	r3
    6c98:	4603      	mov	r3, r0
    6c9a:	466a      	mov	r2, sp
    6c9c:	2101      	movs	r1, #1
    6c9e:	4628      	mov	r0, r5
    6ca0:	4c35      	ldr	r4, [pc, #212]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6ca2:	47a0      	blx	r4
    6ca4:	e7ad      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT); // !!
    6ca6:	4b35      	ldr	r3, [pc, #212]	; (6d7c <grid_ui_event_generate_eventstring+0x1c0>)
    6ca8:	466c      	mov	r4, sp
    6caa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6cac:	c407      	stmia	r4!, {r0, r1, r2}
    6cae:	f824 3b02 	strh.w	r3, [r4], #2
    6cb2:	0c1b      	lsrs	r3, r3, #16
    6cb4:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6cb6:	4668      	mov	r0, sp
    6cb8:	4b2e      	ldr	r3, [pc, #184]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6cba:	4798      	blx	r3
    6cbc:	4603      	mov	r3, r0
    6cbe:	466a      	mov	r2, sp
    6cc0:	2100      	movs	r1, #0
    6cc2:	4628      	mov	r0, r5
    6cc4:	4c2c      	ldr	r4, [pc, #176]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6cc6:	47a0      	blx	r4
    6cc8:	e79b      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
		if (event_type == GRID_EVENTSTRING_INIT){
    6cca:	4b2c      	ldr	r3, [pc, #176]	; (6d7c <grid_ui_event_generate_eventstring+0x1c0>)
    6ccc:	429c      	cmp	r4, r3
    6cce:	d017      	beq.n	6d00 <grid_ui_event_generate_eventstring+0x144>
		else if (event_type == GRID_UI_EVENT_AVC7){
    6cd0:	2c01      	cmp	r4, #1
    6cd2:	d026      	beq.n	6d22 <grid_ui_event_generate_eventstring+0x166>
		else if (event_type == GRID_UI_EVENT_DP){
    6cd4:	2c04      	cmp	r4, #4
    6cd6:	d036      	beq.n	6d46 <grid_ui_event_generate_eventstring+0x18a>
		else if (event_type == GRID_UI_EVENT_DR){
    6cd8:	2c05      	cmp	r4, #5
    6cda:	d192      	bne.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DR_ENC); // !!
    6cdc:	4b24      	ldr	r3, [pc, #144]	; (6d70 <grid_ui_event_generate_eventstring+0x1b4>)
    6cde:	466c      	mov	r4, sp
    6ce0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6ce2:	c407      	stmia	r4!, {r0, r1, r2}
    6ce4:	f824 3b02 	strh.w	r3, [r4], #2
    6ce8:	0c1b      	lsrs	r3, r3, #16
    6cea:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6cec:	4668      	mov	r0, sp
    6cee:	4b21      	ldr	r3, [pc, #132]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6cf0:	4798      	blx	r3
    6cf2:	4603      	mov	r3, r0
    6cf4:	466a      	mov	r2, sp
    6cf6:	2105      	movs	r1, #5
    6cf8:	4628      	mov	r0, r5
    6cfa:	4c1f      	ldr	r4, [pc, #124]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6cfc:	47a0      	blx	r4
    6cfe:	e780      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT); // !!
    6d00:	466e      	mov	r6, sp
    6d02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6d04:	c607      	stmia	r6!, {r0, r1, r2}
    6d06:	f826 3b02 	strh.w	r3, [r6], #2
    6d0a:	0c1b      	lsrs	r3, r3, #16
    6d0c:	7033      	strb	r3, [r6, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6d0e:	4668      	mov	r0, sp
    6d10:	4b18      	ldr	r3, [pc, #96]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6d12:	4798      	blx	r3
    6d14:	4603      	mov	r3, r0
    6d16:	466a      	mov	r2, sp
    6d18:	4621      	mov	r1, r4
    6d1a:	4628      	mov	r0, r5
    6d1c:	4c16      	ldr	r4, [pc, #88]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6d1e:	47a0      	blx	r4
    6d20:	e76f      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_ENC); // !!
    6d22:	4b19      	ldr	r3, [pc, #100]	; (6d88 <grid_ui_event_generate_eventstring+0x1cc>)
    6d24:	466c      	mov	r4, sp
    6d26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6d28:	c407      	stmia	r4!, {r0, r1, r2}
    6d2a:	f824 3b02 	strh.w	r3, [r4], #2
    6d2e:	0c1b      	lsrs	r3, r3, #16
    6d30:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6d32:	4668      	mov	r0, sp
    6d34:	4b0f      	ldr	r3, [pc, #60]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6d36:	4798      	blx	r3
    6d38:	4603      	mov	r3, r0
    6d3a:	466a      	mov	r2, sp
    6d3c:	2101      	movs	r1, #1
    6d3e:	4628      	mov	r0, r5
    6d40:	4c0d      	ldr	r4, [pc, #52]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6d42:	47a0      	blx	r4
    6d44:	e75d      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DP_ENC); // !!
    6d46:	4b0e      	ldr	r3, [pc, #56]	; (6d80 <grid_ui_event_generate_eventstring+0x1c4>)
    6d48:	466c      	mov	r4, sp
    6d4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6d4c:	c407      	stmia	r4!, {r0, r1, r2}
    6d4e:	f824 3b02 	strh.w	r3, [r4], #2
    6d52:	0c1b      	lsrs	r3, r3, #16
    6d54:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    6d56:	4668      	mov	r0, sp
    6d58:	4b06      	ldr	r3, [pc, #24]	; (6d74 <grid_ui_event_generate_eventstring+0x1b8>)
    6d5a:	4798      	blx	r3
    6d5c:	4603      	mov	r3, r0
    6d5e:	466a      	mov	r2, sp
    6d60:	2104      	movs	r1, #4
    6d62:	4628      	mov	r0, r5
    6d64:	4c04      	ldr	r4, [pc, #16]	; (6d78 <grid_ui_event_generate_eventstring+0x1bc>)
    6d66:	47a0      	blx	r4
    6d68:	e74b      	b.n	6c02 <grid_ui_event_generate_eventstring+0x46>
    6d6a:	bf00      	nop
    6d6c:	0000eb83 	.word	0x0000eb83
    6d70:	00010590 	.word	0x00010590
    6d74:	0000efb9 	.word	0x0000efb9
    6d78:	000069d5 	.word	0x000069d5
    6d7c:	00010570 	.word	0x00010570
    6d80:	00010580 	.word	0x00010580
    6d84:	000105a0 	.word	0x000105a0
    6d88:	000105b0 	.word	0x000105b0

00006d8c <grid_ui_event_init>:
void grid_ui_event_init(struct grid_ui_element* parent, uint8_t index, enum grid_ui_event_t event_type){
    6d8c:	b570      	push	{r4, r5, r6, lr}
    6d8e:	4615      	mov	r5, r2
	struct grid_ui_event* eve = &parent->event_list[index];
    6d90:	f44f 7386 	mov.w	r3, #268	; 0x10c
    6d94:	fb03 f301 	mul.w	r3, r3, r1
    6d98:	6b02      	ldr	r2, [r0, #48]	; 0x30
    6d9a:	18d4      	adds	r4, r2, r3
	eve->parent = parent;
    6d9c:	6060      	str	r0, [r4, #4]
	eve->index = index;
    6d9e:	7221      	strb	r1, [r4, #8]
	eve->cfg_changed_flag = 0;
    6da0:	2100      	movs	r1, #0
    6da2:	f884 1107 	strb.w	r1, [r4, #263]	; 0x107
	eve->type   = event_type;	
    6da6:	72a5      	strb	r5, [r4, #10]
	eve->status = GRID_UI_STATUS_READY;
    6da8:	2104      	movs	r1, #4
    6daa:	54d1      	strb	r1, [r2, r3]
    6dac:	f104 030f 	add.w	r3, r4, #15
    6db0:	f104 012d 	add.w	r1, r4, #45	; 0x2d
		eve->event_string[i] = 0;
    6db4:	2200      	movs	r2, #0
    6db6:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    6dba:	428b      	cmp	r3, r1
    6dbc:	d1fb      	bne.n	6db6 <grid_ui_event_init+0x2a>
	eve->event_string_length = 0;
    6dbe:	2300      	movs	r3, #0
    6dc0:	60e3      	str	r3, [r4, #12]
    6dc2:	f104 0347 	add.w	r3, r4, #71	; 0x47
    6dc6:	f104 01bf 	add.w	r1, r4, #191	; 0xbf
		eve->action_string[i] = 0;
    6dca:	2200      	movs	r2, #0
    6dcc:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    6dd0:	428b      	cmp	r3, r1
    6dd2:	d1fb      	bne.n	6dcc <grid_ui_event_init+0x40>
	eve->action_string_length = 0;
    6dd4:	2300      	movs	r3, #0
    6dd6:	6463      	str	r3, [r4, #68]	; 0x44
	eve->event_parameter_count = 0;
    6dd8:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    6ddc:	4623      	mov	r3, r4
    6dde:	f104 0614 	add.w	r6, r4, #20
    6de2:	4622      	mov	r2, r4
		eve->event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    6de4:	2100      	movs	r1, #0
    6de6:	f882 102f 	strb.w	r1, [r2, #47]	; 0x2f
		eve->event_parameter_list[i].address = 0;
    6dea:	f882 1031 	strb.w	r1, [r2, #49]	; 0x31
		eve->event_parameter_list[i].offset = 0;
    6dee:	f882 1033 	strb.w	r1, [r2, #51]	; 0x33
		eve->event_parameter_list[i].length = 0;
    6df2:	f882 1032 	strb.w	r1, [r2, #50]	; 0x32
    6df6:	3205      	adds	r2, #5
	for (uint32_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    6df8:	42b2      	cmp	r2, r6
    6dfa:	d1f4      	bne.n	6de6 <grid_ui_event_init+0x5a>
	eve->action_parameter_count = 0;
    6dfc:	2200      	movs	r2, #0
    6dfe:	f884 20c0 	strb.w	r2, [r4, #192]	; 0xc0
    6e02:	f104 0146 	add.w	r1, r4, #70	; 0x46
		eve->action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    6e06:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
		eve->action_parameter_list[i].address = 0;
    6e0a:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
		eve->action_parameter_list[i].offset = 0;
    6e0e:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
		eve->action_parameter_list[i].length = 0;
    6e12:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
    6e16:	3305      	adds	r3, #5
	for (uint32_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    6e18:	428b      	cmp	r3, r1
    6e1a:	d1f4      	bne.n	6e06 <grid_ui_event_init+0x7a>
	grid_ui_event_generate_eventstring(eve->parent, event_type);
    6e1c:	4629      	mov	r1, r5
    6e1e:	4b07      	ldr	r3, [pc, #28]	; (6e3c <grid_ui_event_init+0xb0>)
    6e20:	4798      	blx	r3
	grid_ui_event_generate_actionstring(eve->parent, event_type);	
    6e22:	4629      	mov	r1, r5
    6e24:	6860      	ldr	r0, [r4, #4]
    6e26:	4b06      	ldr	r3, [pc, #24]	; (6e40 <grid_ui_event_init+0xb4>)
    6e28:	4798      	blx	r3
	eve->cfg_changed_flag = 0;
    6e2a:	2300      	movs	r3, #0
    6e2c:	f884 3107 	strb.w	r3, [r4, #263]	; 0x107
	eve->cfg_default_flag = 1;
    6e30:	2301      	movs	r3, #1
    6e32:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	eve->cfg_flashempty_flag = 1;
    6e36:	f884 3109 	strb.w	r3, [r4, #265]	; 0x109
    6e3a:	bd70      	pop	{r4, r5, r6, pc}
    6e3c:	00006bbd 	.word	0x00006bbd
    6e40:	00005ea9 	.word	0x00005ea9

00006e44 <grid_ui_element_init>:
void grid_ui_element_init(struct grid_ui_bank* parent, uint8_t index, enum grid_ui_element_t element_type){
    6e44:	b570      	push	{r4, r5, r6, lr}
	struct grid_ui_element* ele = &parent->element_list[index];
    6e46:	2334      	movs	r3, #52	; 0x34
    6e48:	fb03 f301 	mul.w	r3, r3, r1
    6e4c:	68c5      	ldr	r5, [r0, #12]
    6e4e:	18ec      	adds	r4, r5, r3
	ele->parent = parent;
    6e50:	6060      	str	r0, [r4, #4]
	ele->index = index;
    6e52:	7221      	strb	r1, [r4, #8]
	ele->status = GRID_UI_STATUS_INITIALIZED;
    6e54:	2101      	movs	r1, #1
    6e56:	54e9      	strb	r1, [r5, r3]
	ele->type = element_type;
    6e58:	7262      	strb	r2, [r4, #9]
    6e5a:	f104 030c 	add.w	r3, r4, #12
    6e5e:	f104 002c 	add.w	r0, r4, #44	; 0x2c
		ele->template_parameter_list[i] = 0;
    6e62:	2100      	movs	r1, #0
    6e64:	f843 1b04 	str.w	r1, [r3], #4
	for(uint8_t i=0; i<GRID_TEMPLATE_A_PARAMETER_LIST_LENGTH; i++){
    6e68:	4283      	cmp	r3, r0
    6e6a:	d1fb      	bne.n	6e64 <grid_ui_element_init+0x20>
	if (element_type == GRID_UI_ELEMENT_SYSTEM){
    6e6c:	b132      	cbz	r2, 6e7c <grid_ui_element_init+0x38>
	else if (element_type == GRID_UI_ELEMENT_POTENTIOMETER){
    6e6e:	2a01      	cmp	r2, #1
    6e70:	d026      	beq.n	6ec0 <grid_ui_element_init+0x7c>
	else if (element_type == GRID_UI_ELEMENT_BUTTON){
    6e72:	2a02      	cmp	r2, #2
    6e74:	d036      	beq.n	6ee4 <grid_ui_element_init+0xa0>
	else if (element_type == GRID_UI_ELEMENT_ENCODER){
    6e76:	2a03      	cmp	r2, #3
    6e78:	d04a      	beq.n	6f10 <grid_ui_element_init+0xcc>
    6e7a:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 6;
    6e7c:	2306      	movs	r3, #6
    6e7e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    6e82:	f44f 60c9 	mov.w	r0, #1608	; 0x648
    6e86:	4b2f      	ldr	r3, [pc, #188]	; (6f44 <grid_ui_element_init+0x100>)
    6e88:	4798      	blx	r3
    6e8a:	6320      	str	r0, [r4, #48]	; 0x30
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    6e8c:	2200      	movs	r2, #0
    6e8e:	4611      	mov	r1, r2
    6e90:	4620      	mov	r0, r4
    6e92:	4d2d      	ldr	r5, [pc, #180]	; (6f48 <grid_ui_element_init+0x104>)
    6e94:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_HEARTBEAT); // Heartbeat
    6e96:	220c      	movs	r2, #12
    6e98:	2101      	movs	r1, #1
    6e9a:	4620      	mov	r0, r4
    6e9c:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_MAPMODE_PRESS); // Mapmode press
    6e9e:	2207      	movs	r2, #7
    6ea0:	2102      	movs	r1, #2
    6ea2:	4620      	mov	r0, r4
    6ea4:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_MAPMODE_RELEASE); // Mapmode release
    6ea6:	2208      	movs	r2, #8
    6ea8:	2103      	movs	r1, #3
    6eaa:	4620      	mov	r0, r4
    6eac:	47a8      	blx	r5
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_CFG_RESPONSE); //
    6eae:	2209      	movs	r2, #9
    6eb0:	2104      	movs	r1, #4
    6eb2:	4620      	mov	r0, r4
    6eb4:	47a8      	blx	r5
		grid_ui_event_init(ele, 5, GRID_UI_EVENT_CFG_REQUEST); //
    6eb6:	220a      	movs	r2, #10
    6eb8:	2105      	movs	r1, #5
    6eba:	4620      	mov	r0, r4
    6ebc:	47a8      	blx	r5
    6ebe:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 2;
    6ec0:	2302      	movs	r3, #2
    6ec2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    6ec6:	f44f 7006 	mov.w	r0, #536	; 0x218
    6eca:	4b1e      	ldr	r3, [pc, #120]	; (6f44 <grid_ui_element_init+0x100>)
    6ecc:	4798      	blx	r3
    6ece:	6320      	str	r0, [r4, #48]	; 0x30
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    6ed0:	2200      	movs	r2, #0
    6ed2:	4611      	mov	r1, r2
    6ed4:	4620      	mov	r0, r4
    6ed6:	4d1c      	ldr	r5, [pc, #112]	; (6f48 <grid_ui_element_init+0x104>)
    6ed8:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    6eda:	2201      	movs	r2, #1
    6edc:	4611      	mov	r1, r2
    6ede:	4620      	mov	r0, r4
    6ee0:	47a8      	blx	r5
    6ee2:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 3;
    6ee4:	2303      	movs	r3, #3
    6ee6:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    6eea:	f44f 7049 	mov.w	r0, #804	; 0x324
    6eee:	4b15      	ldr	r3, [pc, #84]	; (6f44 <grid_ui_element_init+0x100>)
    6ef0:	4798      	blx	r3
    6ef2:	6320      	str	r0, [r4, #48]	; 0x30
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    6ef4:	2200      	movs	r2, #0
    6ef6:	4611      	mov	r1, r2
    6ef8:	4620      	mov	r0, r4
    6efa:	4d13      	ldr	r5, [pc, #76]	; (6f48 <grid_ui_element_init+0x104>)
    6efc:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    6efe:	2204      	movs	r2, #4
    6f00:	2101      	movs	r1, #1
    6f02:	4620      	mov	r0, r4
    6f04:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    6f06:	2205      	movs	r2, #5
    6f08:	2102      	movs	r1, #2
    6f0a:	4620      	mov	r0, r4
    6f0c:	47a8      	blx	r5
    6f0e:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 4;
    6f10:	2604      	movs	r6, #4
    6f12:	f884 602c 	strb.w	r6, [r4, #44]	; 0x2c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    6f16:	f44f 6086 	mov.w	r0, #1072	; 0x430
    6f1a:	4b0a      	ldr	r3, [pc, #40]	; (6f44 <grid_ui_element_init+0x100>)
    6f1c:	4798      	blx	r3
    6f1e:	6320      	str	r0, [r4, #48]	; 0x30
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    6f20:	2200      	movs	r2, #0
    6f22:	4611      	mov	r1, r2
    6f24:	4620      	mov	r0, r4
    6f26:	4d08      	ldr	r5, [pc, #32]	; (6f48 <grid_ui_element_init+0x104>)
    6f28:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    6f2a:	4632      	mov	r2, r6
    6f2c:	2101      	movs	r1, #1
    6f2e:	4620      	mov	r0, r4
    6f30:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    6f32:	2205      	movs	r2, #5
    6f34:	2102      	movs	r1, #2
    6f36:	4620      	mov	r0, r4
    6f38:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    6f3a:	2201      	movs	r2, #1
    6f3c:	2103      	movs	r1, #3
    6f3e:	4620      	mov	r0, r4
    6f40:	47a8      	blx	r5
}
    6f42:	e79a      	b.n	6e7a <grid_ui_element_init+0x36>
    6f44:	0000eb5d 	.word	0x0000eb5d
    6f48:	00006d8d 	.word	0x00006d8d

00006f4c <grid_usb_serial_bulkout_cb>:
	//grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	
	//cdcdf_acm_write(cdcdf_demo_buf, count); /* Echo data */
	return false;                           /* No error. */
}
    6f4c:	2000      	movs	r0, #0
    6f4e:	4770      	bx	lr

00006f50 <grid_usb_serial_bulkin_cb>:
	
	//grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);

//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS); /* Another read */
	return false;                                                                                 /* No error. */
}
    6f50:	2000      	movs	r0, #0
    6f52:	4770      	bx	lr

00006f54 <grid_usb_serial_statechange_cb>:
static bool grid_usb_serial_statechange_cb(usb_cdc_control_signal_t state)
{
    6f54:	b510      	push	{r4, lr}
    6f56:	b082      	sub	sp, #8
    6f58:	f8ad 0004 	strh.w	r0, [sp, #4]
	
	//grid_sys_alert_set_alert(&grid_sys_state, 0,255,255,2,300);
	
	if (state.rs232.DTR || 1) {
		/* After connection the R/W callbacks can be registered */
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)grid_usb_serial_bulkout_cb);
    6f5c:	4904      	ldr	r1, [pc, #16]	; (6f70 <grid_usb_serial_statechange_cb+0x1c>)
    6f5e:	2000      	movs	r0, #0
    6f60:	4c04      	ldr	r4, [pc, #16]	; (6f74 <grid_usb_serial_statechange_cb+0x20>)
    6f62:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)grid_usb_serial_bulkin_cb);
    6f64:	4904      	ldr	r1, [pc, #16]	; (6f78 <grid_usb_serial_statechange_cb+0x24>)
    6f66:	2001      	movs	r0, #1
    6f68:	47a0      	blx	r4
		/* Start Rx */
		//cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	}
	return false; /* No error. */
}
    6f6a:	2000      	movs	r0, #0
    6f6c:	b002      	add	sp, #8
    6f6e:	bd10      	pop	{r4, pc}
    6f70:	00006f4d 	.word	0x00006f4d
    6f74:	0000d1b1 	.word	0x0000d1b1
    6f78:	00006f51 	.word	0x00006f51

00006f7c <grid_usb_midi_bulkin_cb>:
{
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
	return false;
}
static bool grid_usb_midi_bulkin_cb(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    6f7c:	b510      	push	{r4, lr}
    6f7e:	b082      	sub	sp, #8
	
	grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);
    6f80:	f44f 7396 	mov.w	r3, #300	; 0x12c
    6f84:	9301      	str	r3, [sp, #4]
    6f86:	2302      	movs	r3, #2
    6f88:	9300      	str	r3, [sp, #0]
    6f8a:	23ff      	movs	r3, #255	; 0xff
    6f8c:	2200      	movs	r2, #0
    6f8e:	4619      	mov	r1, r3
    6f90:	4802      	ldr	r0, [pc, #8]	; (6f9c <grid_usb_midi_bulkin_cb+0x20>)
    6f92:	4c03      	ldr	r4, [pc, #12]	; (6fa0 <grid_usb_midi_bulkin_cb+0x24>)
    6f94:	47a0      	blx	r4
	return false;
}
    6f96:	2000      	movs	r0, #0
    6f98:	b002      	add	sp, #8
    6f9a:	bd10      	pop	{r4, pc}
    6f9c:	20007158 	.word	0x20007158
    6fa0:	000055b5 	.word	0x000055b5

00006fa4 <grid_usb_midi_bulkout_cb>:
{
    6fa4:	b510      	push	{r4, lr}
    6fa6:	b082      	sub	sp, #8
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
    6fa8:	f44f 7396 	mov.w	r3, #300	; 0x12c
    6fac:	9301      	str	r3, [sp, #4]
    6fae:	2302      	movs	r3, #2
    6fb0:	9300      	str	r3, [sp, #0]
    6fb2:	2300      	movs	r3, #0
    6fb4:	22ff      	movs	r2, #255	; 0xff
    6fb6:	4611      	mov	r1, r2
    6fb8:	4802      	ldr	r0, [pc, #8]	; (6fc4 <grid_usb_midi_bulkout_cb+0x20>)
    6fba:	4c03      	ldr	r4, [pc, #12]	; (6fc8 <grid_usb_midi_bulkout_cb+0x24>)
    6fbc:	47a0      	blx	r4
}
    6fbe:	2000      	movs	r0, #0
    6fc0:	b002      	add	sp, #8
    6fc2:	bd10      	pop	{r4, pc}
    6fc4:	20007158 	.word	0x20007158
    6fc8:	000055b5 	.word	0x000055b5

00006fcc <grid_usb_serial_init>:
{
    6fcc:	b508      	push	{r3, lr}
	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)grid_usb_serial_statechange_cb);
    6fce:	4902      	ldr	r1, [pc, #8]	; (6fd8 <grid_usb_serial_init+0xc>)
    6fd0:	2003      	movs	r0, #3
    6fd2:	4b02      	ldr	r3, [pc, #8]	; (6fdc <grid_usb_serial_init+0x10>)
    6fd4:	4798      	blx	r3
    6fd6:	bd08      	pop	{r3, pc}
    6fd8:	00006f55 	.word	0x00006f55
    6fdc:	0000d1b1 	.word	0x0000d1b1

00006fe0 <grid_usb_midi_init>:




void grid_usb_midi_init()
{
    6fe0:	b510      	push	{r4, lr}
	
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_READ, (FUNC_PTR)grid_usb_midi_bulkout_cb);
    6fe2:	4904      	ldr	r1, [pc, #16]	; (6ff4 <grid_usb_midi_init+0x14>)
    6fe4:	2000      	movs	r0, #0
    6fe6:	4c04      	ldr	r4, [pc, #16]	; (6ff8 <grid_usb_midi_init+0x18>)
    6fe8:	47a0      	blx	r4
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);
    6fea:	4904      	ldr	r1, [pc, #16]	; (6ffc <grid_usb_midi_init+0x1c>)
    6fec:	2001      	movs	r0, #1
    6fee:	47a0      	blx	r4
    6ff0:	bd10      	pop	{r4, pc}
    6ff2:	bf00      	nop
    6ff4:	00006fa5 	.word	0x00006fa5
    6ff8:	0000d9a1 	.word	0x0000d9a1
    6ffc:	00006f7d 	.word	0x00006f7d

00007000 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    7000:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    7002:	6983      	ldr	r3, [r0, #24]
    7004:	b103      	cbz	r3, 7008 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    7006:	4798      	blx	r3
    7008:	bd08      	pop	{r3, pc}

0000700a <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    700a:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    700c:	69c3      	ldr	r3, [r0, #28]
    700e:	b103      	cbz	r3, 7012 <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    7010:	4798      	blx	r3
    7012:	bd08      	pop	{r3, pc}

00007014 <adc_async_channel_conversion_done>:
{
    7014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7018:	4606      	mov	r6, r0
    701a:	460f      	mov	r7, r1
    701c:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    701e:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    7020:	5c5c      	ldrb	r4, [r3, r1]
    7022:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    7026:	00e4      	lsls	r4, r4, #3
    7028:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    702c:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    7030:	f105 0a04 	add.w	sl, r5, #4
    7034:	b2d1      	uxtb	r1, r2
    7036:	4650      	mov	r0, sl
    7038:	4b0c      	ldr	r3, [pc, #48]	; (706c <adc_async_channel_conversion_done+0x58>)
    703a:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    703c:	4630      	mov	r0, r6
    703e:	4b0c      	ldr	r3, [pc, #48]	; (7070 <adc_async_channel_conversion_done+0x5c>)
    7040:	4798      	blx	r3
    7042:	2801      	cmp	r0, #1
    7044:	d907      	bls.n	7056 <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    7046:	ea4f 2119 	mov.w	r1, r9, lsr #8
    704a:	4650      	mov	r0, sl
    704c:	4b07      	ldr	r3, [pc, #28]	; (706c <adc_async_channel_conversion_done+0x58>)
    704e:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    7050:	8aab      	ldrh	r3, [r5, #20]
    7052:	3301      	adds	r3, #1
    7054:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    7056:	8aab      	ldrh	r3, [r5, #20]
    7058:	3301      	adds	r3, #1
    705a:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    705c:	f858 3004 	ldr.w	r3, [r8, r4]
    7060:	b113      	cbz	r3, 7068 <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    7062:	4639      	mov	r1, r7
    7064:	4630      	mov	r0, r6
    7066:	4798      	blx	r3
    7068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    706c:	00008b09 	.word	0x00008b09
    7070:	00008ea7 	.word	0x00008ea7

00007074 <adc_async_init>:
{
    7074:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7078:	4689      	mov	r9, r1
    707a:	4616      	mov	r6, r2
    707c:	461c      	mov	r4, r3
    707e:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
    7082:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    7084:	4607      	mov	r7, r0
    7086:	b140      	cbz	r0, 709a <adc_async_init+0x26>
    7088:	b149      	cbz	r1, 709e <adc_async_init+0x2a>
    708a:	b152      	cbz	r2, 70a2 <adc_async_init+0x2e>
    708c:	f1b8 0f00 	cmp.w	r8, #0
    7090:	d009      	beq.n	70a6 <adc_async_init+0x32>
    7092:	1c28      	adds	r0, r5, #0
    7094:	bf18      	it	ne
    7096:	2001      	movne	r0, #1
    7098:	e006      	b.n	70a8 <adc_async_init+0x34>
    709a:	2000      	movs	r0, #0
    709c:	e004      	b.n	70a8 <adc_async_init+0x34>
    709e:	2000      	movs	r0, #0
    70a0:	e002      	b.n	70a8 <adc_async_init+0x34>
    70a2:	2000      	movs	r0, #0
    70a4:	e000      	b.n	70a8 <adc_async_init+0x34>
    70a6:	2000      	movs	r0, #0
    70a8:	f8df b064 	ldr.w	fp, [pc, #100]	; 7110 <adc_async_init+0x9c>
    70ac:	223f      	movs	r2, #63	; 0x3f
    70ae:	4659      	mov	r1, fp
    70b0:	f8df a060 	ldr.w	sl, [pc, #96]	; 7114 <adc_async_init+0xa0>
    70b4:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    70b6:	1c60      	adds	r0, r4, #1
    70b8:	2240      	movs	r2, #64	; 0x40
    70ba:	4659      	mov	r1, fp
    70bc:	4580      	cmp	r8, r0
    70be:	bfcc      	ite	gt
    70c0:	2000      	movgt	r0, #0
    70c2:	2001      	movle	r0, #1
    70c4:	47d0      	blx	sl
	device = &descr->device;
    70c6:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    70c8:	21ff      	movs	r1, #255	; 0xff
    70ca:	b2da      	uxtb	r2, r3
    70cc:	54b1      	strb	r1, [r6, r2]
    70ce:	3301      	adds	r3, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    70d0:	b2da      	uxtb	r2, r3
    70d2:	42a2      	cmp	r2, r4
    70d4:	d9f9      	bls.n	70ca <adc_async_init+0x56>
	descr->channel_map    = channel_map;
    70d6:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
    70d8:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
    70dc:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    70e0:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    70e2:	4649      	mov	r1, r9
    70e4:	4638      	mov	r0, r7
    70e6:	4b06      	ldr	r3, [pc, #24]	; (7100 <adc_async_init+0x8c>)
    70e8:	4798      	blx	r3
	if (init_status) {
    70ea:	4603      	mov	r3, r0
    70ec:	b928      	cbnz	r0, 70fa <adc_async_init+0x86>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    70ee:	4a05      	ldr	r2, [pc, #20]	; (7104 <adc_async_init+0x90>)
    70f0:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    70f2:	4a05      	ldr	r2, [pc, #20]	; (7108 <adc_async_init+0x94>)
    70f4:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    70f6:	4a05      	ldr	r2, [pc, #20]	; (710c <adc_async_init+0x98>)
    70f8:	607a      	str	r2, [r7, #4]
}
    70fa:	4618      	mov	r0, r3
    70fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7100:	00008d75 	.word	0x00008d75
    7104:	00007015 	.word	0x00007015
    7108:	00007001 	.word	0x00007001
    710c:	0000700b 	.word	0x0000700b
    7110:	000105c0 	.word	0x000105c0
    7114:	000089cd 	.word	0x000089cd

00007118 <adc_async_register_channel_buffer>:
{
    7118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    711c:	460e      	mov	r6, r1
    711e:	4617      	mov	r7, r2
    7120:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    7122:	4605      	mov	r5, r0
    7124:	2800      	cmp	r0, #0
    7126:	d040      	beq.n	71aa <adc_async_register_channel_buffer+0x92>
    7128:	2a00      	cmp	r2, #0
    712a:	d040      	beq.n	71ae <adc_async_register_channel_buffer+0x96>
    712c:	1c18      	adds	r0, r3, #0
    712e:	bf18      	it	ne
    7130:	2001      	movne	r0, #1
    7132:	f8df 9098 	ldr.w	r9, [pc, #152]	; 71cc <adc_async_register_channel_buffer+0xb4>
    7136:	2266      	movs	r2, #102	; 0x66
    7138:	4649      	mov	r1, r9
    713a:	4c22      	ldr	r4, [pc, #136]	; (71c4 <adc_async_register_channel_buffer+0xac>)
    713c:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
    713e:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    7142:	2267      	movs	r2, #103	; 0x67
    7144:	4649      	mov	r1, r9
    7146:	42b0      	cmp	r0, r6
    7148:	bf34      	ite	cc
    714a:	2000      	movcc	r0, #0
    714c:	2001      	movcs	r0, #1
    714e:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
    7150:	6a29      	ldr	r1, [r5, #32]
    7152:	5d8b      	ldrb	r3, [r1, r6]
    7154:	2bff      	cmp	r3, #255	; 0xff
    7156:	d12c      	bne.n	71b2 <adc_async_register_channel_buffer+0x9a>
	for (i = 0; i <= descr->channel_max; i++) {
    7158:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    715c:	2300      	movs	r3, #0
    715e:	461c      	mov	r4, r3
		if (descr->channel_map[i] != 0xFF) {
    7160:	b2da      	uxtb	r2, r3
    7162:	5c8a      	ldrb	r2, [r1, r2]
    7164:	2aff      	cmp	r2, #255	; 0xff
			index++;
    7166:	bf1c      	itt	ne
    7168:	3401      	addne	r4, #1
    716a:	b2e4      	uxtbne	r4, r4
    716c:	3301      	adds	r3, #1
	for (i = 0; i <= descr->channel_max; i++) {
    716e:	b2da      	uxtb	r2, r3
    7170:	4282      	cmp	r2, r0
    7172:	d9f5      	bls.n	7160 <adc_async_register_channel_buffer+0x48>
	if (index > descr->channel_amount) {
    7174:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    7178:	42a3      	cmp	r3, r4
    717a:	d31d      	bcc.n	71b8 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    717c:	eb04 0944 	add.w	r9, r4, r4, lsl #1
    7180:	ea4f 09c9 	mov.w	r9, r9, lsl #3
    7184:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    7186:	4448      	add	r0, r9
    7188:	4642      	mov	r2, r8
    718a:	4639      	mov	r1, r7
    718c:	3004      	adds	r0, #4
    718e:	4b0e      	ldr	r3, [pc, #56]	; (71c8 <adc_async_register_channel_buffer+0xb0>)
    7190:	4798      	blx	r3
    7192:	4602      	mov	r2, r0
    7194:	b998      	cbnz	r0, 71be <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
    7196:	6a2b      	ldr	r3, [r5, #32]
    7198:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    719a:	6aab      	ldr	r3, [r5, #40]	; 0x28
    719c:	4499      	add	r9, r3
    719e:	2300      	movs	r3, #0
    71a0:	f8a9 3014 	strh.w	r3, [r9, #20]
}
    71a4:	4610      	mov	r0, r2
    71a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    71aa:	2000      	movs	r0, #0
    71ac:	e7c1      	b.n	7132 <adc_async_register_channel_buffer+0x1a>
    71ae:	2000      	movs	r0, #0
    71b0:	e7bf      	b.n	7132 <adc_async_register_channel_buffer+0x1a>
		return ERR_INVALID_ARG;
    71b2:	f06f 020c 	mvn.w	r2, #12
    71b6:	e7f5      	b.n	71a4 <adc_async_register_channel_buffer+0x8c>
		return ERR_NO_RESOURCE;
    71b8:	f06f 021b 	mvn.w	r2, #27
    71bc:	e7f2      	b.n	71a4 <adc_async_register_channel_buffer+0x8c>
		return ERR_INVALID_ARG;
    71be:	f06f 020c 	mvn.w	r2, #12
    71c2:	e7ef      	b.n	71a4 <adc_async_register_channel_buffer+0x8c>
    71c4:	000089cd 	.word	0x000089cd
    71c8:	00008a75 	.word	0x00008a75
    71cc:	000105c0 	.word	0x000105c0

000071d0 <adc_async_enable_channel>:
{
    71d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71d2:	460d      	mov	r5, r1
	ASSERT(descr);
    71d4:	4f0b      	ldr	r7, [pc, #44]	; (7204 <adc_async_enable_channel+0x34>)
    71d6:	4604      	mov	r4, r0
    71d8:	2283      	movs	r2, #131	; 0x83
    71da:	4639      	mov	r1, r7
    71dc:	3000      	adds	r0, #0
    71de:	bf18      	it	ne
    71e0:	2001      	movne	r0, #1
    71e2:	4e09      	ldr	r6, [pc, #36]	; (7208 <adc_async_enable_channel+0x38>)
    71e4:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    71e6:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    71ea:	2284      	movs	r2, #132	; 0x84
    71ec:	4639      	mov	r1, r7
    71ee:	42a8      	cmp	r0, r5
    71f0:	bf34      	ite	cc
    71f2:	2000      	movcc	r0, #0
    71f4:	2001      	movcs	r0, #1
    71f6:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    71f8:	4629      	mov	r1, r5
    71fa:	4620      	mov	r0, r4
    71fc:	4b03      	ldr	r3, [pc, #12]	; (720c <adc_async_enable_channel+0x3c>)
    71fe:	4798      	blx	r3
}
    7200:	2000      	movs	r0, #0
    7202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7204:	000105c0 	.word	0x000105c0
    7208:	000089cd 	.word	0x000089cd
    720c:	00008e91 	.word	0x00008e91

00007210 <adc_async_register_callback>:
{
    7210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7214:	460e      	mov	r6, r1
    7216:	4614      	mov	r4, r2
    7218:	4699      	mov	r9, r3
	ASSERT(descr);
    721a:	f8df 8070 	ldr.w	r8, [pc, #112]	; 728c <adc_async_register_callback+0x7c>
    721e:	4605      	mov	r5, r0
    7220:	229c      	movs	r2, #156	; 0x9c
    7222:	4641      	mov	r1, r8
    7224:	3000      	adds	r0, #0
    7226:	bf18      	it	ne
    7228:	2001      	movne	r0, #1
    722a:	4f16      	ldr	r7, [pc, #88]	; (7284 <adc_async_register_callback+0x74>)
    722c:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
    722e:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    7232:	229d      	movs	r2, #157	; 0x9d
    7234:	4641      	mov	r1, r8
    7236:	42b0      	cmp	r0, r6
    7238:	bf34      	ite	cc
    723a:	2000      	movcc	r0, #0
    723c:	2001      	movcs	r0, #1
    723e:	47b8      	blx	r7
	switch (type) {
    7240:	2c01      	cmp	r4, #1
    7242:	d019      	beq.n	7278 <adc_async_register_callback+0x68>
    7244:	b12c      	cbz	r4, 7252 <adc_async_register_callback+0x42>
    7246:	2c02      	cmp	r4, #2
    7248:	d019      	beq.n	727e <adc_async_register_callback+0x6e>
		return ERR_INVALID_ARG;
    724a:	f06f 000c 	mvn.w	r0, #12
}
    724e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint8_t index = descr->channel_map[channel];
    7252:	6a2b      	ldr	r3, [r5, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    7254:	5d9b      	ldrb	r3, [r3, r6]
    7256:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    7258:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    725c:	f842 9033 	str.w	r9, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    7260:	f119 0300 	adds.w	r3, r9, #0
    7264:	bf18      	it	ne
    7266:	2301      	movne	r3, #1
    7268:	4622      	mov	r2, r4
    726a:	4631      	mov	r1, r6
    726c:	4628      	mov	r0, r5
    726e:	4c06      	ldr	r4, [pc, #24]	; (7288 <adc_async_register_callback+0x78>)
    7270:	47a0      	blx	r4
	return ERR_NONE;
    7272:	2000      	movs	r0, #0
    7274:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		descr->adc_async_cb.monitor = cb;
    7278:	f8c5 9018 	str.w	r9, [r5, #24]
		break;
    727c:	e7f0      	b.n	7260 <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
    727e:	f8c5 901c 	str.w	r9, [r5, #28]
		break;
    7282:	e7ed      	b.n	7260 <adc_async_register_callback+0x50>
    7284:	000089cd 	.word	0x000089cd
    7288:	00008ecf 	.word	0x00008ecf
    728c:	000105c0 	.word	0x000105c0

00007290 <adc_async_read_channel>:
{
    7290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7294:	b083      	sub	sp, #12
    7296:	4688      	mov	r8, r1
    7298:	4691      	mov	r9, r2
    729a:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    729c:	4604      	mov	r4, r0
    729e:	2800      	cmp	r0, #0
    72a0:	d04f      	beq.n	7342 <adc_async_read_channel+0xb2>
    72a2:	2a00      	cmp	r2, #0
    72a4:	d04f      	beq.n	7346 <adc_async_read_channel+0xb6>
    72a6:	1c18      	adds	r0, r3, #0
    72a8:	bf18      	it	ne
    72aa:	2001      	movne	r0, #1
    72ac:	4f29      	ldr	r7, [pc, #164]	; (7354 <adc_async_read_channel+0xc4>)
    72ae:	22bc      	movs	r2, #188	; 0xbc
    72b0:	4639      	mov	r1, r7
    72b2:	4e29      	ldr	r6, [pc, #164]	; (7358 <adc_async_read_channel+0xc8>)
    72b4:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    72b6:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    72ba:	22bd      	movs	r2, #189	; 0xbd
    72bc:	4639      	mov	r1, r7
    72be:	4540      	cmp	r0, r8
    72c0:	bf34      	ite	cc
    72c2:	2000      	movcc	r0, #0
    72c4:	2001      	movcs	r0, #1
    72c6:	47b0      	blx	r6
	data_size = _adc_async_get_data_size(&descr->device);
    72c8:	4620      	mov	r0, r4
    72ca:	4b24      	ldr	r3, [pc, #144]	; (735c <adc_async_read_channel+0xcc>)
    72cc:	4798      	blx	r3
	ASSERT(!(length % data_size));
    72ce:	fb95 f3f0 	sdiv	r3, r5, r0
    72d2:	fb03 5010 	mls	r0, r3, r0, r5
    72d6:	22bf      	movs	r2, #191	; 0xbf
    72d8:	4639      	mov	r1, r7
    72da:	fab0 f080 	clz	r0, r0
    72de:	0940      	lsrs	r0, r0, #5
    72e0:	47b0      	blx	r6
	index                                         = descr->channel_map[channel];
    72e2:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    72e4:	f813 b008 	ldrb.w	fp, [r3, r8]
    72e8:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    72ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    72ee:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    72f2:	a801      	add	r0, sp, #4
    72f4:	4b1a      	ldr	r3, [pc, #104]	; (7360 <adc_async_read_channel+0xd0>)
    72f6:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    72f8:	f10b 0a04 	add.w	sl, fp, #4
    72fc:	4650      	mov	r0, sl
    72fe:	4b19      	ldr	r3, [pc, #100]	; (7364 <adc_async_read_channel+0xd4>)
    7300:	4798      	blx	r3
    7302:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    7304:	a801      	add	r0, sp, #4
    7306:	4b18      	ldr	r3, [pc, #96]	; (7368 <adc_async_read_channel+0xd8>)
    7308:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    730a:	f1b8 0f00 	cmp.w	r8, #0
    730e:	d01c      	beq.n	734a <adc_async_read_channel+0xba>
    7310:	b1ed      	cbz	r5, 734e <adc_async_read_channel+0xbe>
    7312:	3d01      	subs	r5, #1
    7314:	b2ad      	uxth	r5, r5
    7316:	3502      	adds	r5, #2
    7318:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    731a:	4f14      	ldr	r7, [pc, #80]	; (736c <adc_async_read_channel+0xdc>)
    731c:	b2a6      	uxth	r6, r4
    731e:	1e61      	subs	r1, r4, #1
    7320:	4449      	add	r1, r9
    7322:	4650      	mov	r0, sl
    7324:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    7326:	4544      	cmp	r4, r8
    7328:	d002      	beq.n	7330 <adc_async_read_channel+0xa0>
    732a:	3401      	adds	r4, #1
    732c:	42ac      	cmp	r4, r5
    732e:	d1f5      	bne.n	731c <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
    7330:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    7334:	1b9b      	subs	r3, r3, r6
    7336:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    733a:	4630      	mov	r0, r6
    733c:	b003      	add	sp, #12
    733e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ASSERT(descr && buffer && length);
    7342:	2000      	movs	r0, #0
    7344:	e7b2      	b.n	72ac <adc_async_read_channel+0x1c>
    7346:	2000      	movs	r0, #0
    7348:	e7b0      	b.n	72ac <adc_async_read_channel+0x1c>
	uint16_t was_read = 0;
    734a:	2600      	movs	r6, #0
    734c:	e7f0      	b.n	7330 <adc_async_read_channel+0xa0>
    734e:	2600      	movs	r6, #0
    7350:	e7ee      	b.n	7330 <adc_async_read_channel+0xa0>
    7352:	bf00      	nop
    7354:	000105c0 	.word	0x000105c0
    7358:	000089cd 	.word	0x000089cd
    735c:	00008ea7 	.word	0x00008ea7
    7360:	00007399 	.word	0x00007399
    7364:	00008b49 	.word	0x00008b49
    7368:	000073a7 	.word	0x000073a7
    736c:	00008ac5 	.word	0x00008ac5

00007370 <adc_async_start_conversion>:
{
    7370:	b510      	push	{r4, lr}
	ASSERT(descr);
    7372:	4604      	mov	r4, r0
    7374:	22d6      	movs	r2, #214	; 0xd6
    7376:	4905      	ldr	r1, [pc, #20]	; (738c <adc_async_start_conversion+0x1c>)
    7378:	3000      	adds	r0, #0
    737a:	bf18      	it	ne
    737c:	2001      	movne	r0, #1
    737e:	4b04      	ldr	r3, [pc, #16]	; (7390 <adc_async_start_conversion+0x20>)
    7380:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    7382:	4620      	mov	r0, r4
    7384:	4b03      	ldr	r3, [pc, #12]	; (7394 <adc_async_start_conversion+0x24>)
    7386:	4798      	blx	r3
}
    7388:	2000      	movs	r0, #0
    738a:	bd10      	pop	{r4, pc}
    738c:	000105c0 	.word	0x000105c0
    7390:	000089cd 	.word	0x000089cd
    7394:	00008eb9 	.word	0x00008eb9

00007398 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    7398:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    739c:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    739e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    73a0:	f3bf 8f5f 	dmb	sy
    73a4:	4770      	bx	lr

000073a6 <atomic_leave_critical>:
    73a6:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    73aa:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    73ac:	f383 8810 	msr	PRIMASK, r3
    73b0:	4770      	bx	lr
	...

000073b4 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    73b4:	b538      	push	{r3, r4, r5, lr}
    73b6:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    73b8:	4605      	mov	r5, r0
    73ba:	b158      	cbz	r0, 73d4 <crc_sync_init+0x20>
    73bc:	1c08      	adds	r0, r1, #0
    73be:	bf18      	it	ne
    73c0:	2001      	movne	r0, #1
    73c2:	222b      	movs	r2, #43	; 0x2b
    73c4:	4904      	ldr	r1, [pc, #16]	; (73d8 <crc_sync_init+0x24>)
    73c6:	4b05      	ldr	r3, [pc, #20]	; (73dc <crc_sync_init+0x28>)
    73c8:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    73ca:	4621      	mov	r1, r4
    73cc:	4628      	mov	r0, r5
    73ce:	4b04      	ldr	r3, [pc, #16]	; (73e0 <crc_sync_init+0x2c>)
    73d0:	4798      	blx	r3
}
    73d2:	bd38      	pop	{r3, r4, r5, pc}
    73d4:	2000      	movs	r0, #0
    73d6:	e7f4      	b.n	73c2 <crc_sync_init+0xe>
    73d8:	000105dc 	.word	0x000105dc
    73dc:	000089cd 	.word	0x000089cd
    73e0:	000092b9 	.word	0x000092b9

000073e4 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    73e4:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    73e6:	4b02      	ldr	r3, [pc, #8]	; (73f0 <delay_init+0xc>)
    73e8:	6018      	str	r0, [r3, #0]
    73ea:	4b02      	ldr	r3, [pc, #8]	; (73f4 <delay_init+0x10>)
    73ec:	4798      	blx	r3
    73ee:	bd08      	pop	{r3, pc}
    73f0:	200006d0 	.word	0x200006d0
    73f4:	0000aefd 	.word	0x0000aefd

000073f8 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    73f8:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    73fa:	4b04      	ldr	r3, [pc, #16]	; (740c <delay_us+0x14>)
    73fc:	681c      	ldr	r4, [r3, #0]
    73fe:	4b04      	ldr	r3, [pc, #16]	; (7410 <delay_us+0x18>)
    7400:	4798      	blx	r3
    7402:	4601      	mov	r1, r0
    7404:	4620      	mov	r0, r4
    7406:	4b03      	ldr	r3, [pc, #12]	; (7414 <delay_us+0x1c>)
    7408:	4798      	blx	r3
    740a:	bd10      	pop	{r4, pc}
    740c:	200006d0 	.word	0x200006d0
    7410:	00008f7d 	.word	0x00008f7d
    7414:	0000af11 	.word	0x0000af11

00007418 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    7418:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    741a:	4b04      	ldr	r3, [pc, #16]	; (742c <delay_ms+0x14>)
    741c:	681c      	ldr	r4, [r3, #0]
    741e:	4b04      	ldr	r3, [pc, #16]	; (7430 <delay_ms+0x18>)
    7420:	4798      	blx	r3
    7422:	4601      	mov	r1, r0
    7424:	4620      	mov	r0, r4
    7426:	4b03      	ldr	r3, [pc, #12]	; (7434 <delay_ms+0x1c>)
    7428:	4798      	blx	r3
    742a:	bd10      	pop	{r4, pc}
    742c:	200006d0 	.word	0x200006d0
    7430:	00008f85 	.word	0x00008f85
    7434:	0000af11 	.word	0x0000af11

00007438 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    7438:	b508      	push	{r3, lr}
	return _event_system_init();
    743a:	4b01      	ldr	r3, [pc, #4]	; (7440 <event_system_init+0x8>)
    743c:	4798      	blx	r3
}
    743e:	bd08      	pop	{r3, pc}
    7440:	000092c1 	.word	0x000092c1

00007444 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    7444:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    7446:	6943      	ldr	r3, [r0, #20]
    7448:	b103      	cbz	r3, 744c <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    744a:	4798      	blx	r3
    744c:	bd08      	pop	{r3, pc}

0000744e <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    744e:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    7450:	6983      	ldr	r3, [r0, #24]
    7452:	b103      	cbz	r3, 7456 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    7454:	4798      	blx	r3
    7456:	bd08      	pop	{r3, pc}

00007458 <flash_is_address_aligned>:
{
    7458:	b538      	push	{r3, r4, r5, lr}
    745a:	460c      	mov	r4, r1
	ASSERT(flash);
    745c:	4605      	mov	r5, r0
    745e:	f240 1217 	movw	r2, #279	; 0x117
    7462:	4908      	ldr	r1, [pc, #32]	; (7484 <flash_is_address_aligned+0x2c>)
    7464:	3000      	adds	r0, #0
    7466:	bf18      	it	ne
    7468:	2001      	movne	r0, #1
    746a:	4b07      	ldr	r3, [pc, #28]	; (7488 <flash_is_address_aligned+0x30>)
    746c:	4798      	blx	r3
	uint32_t page_size = _flash_get_page_size(&flash->dev);
    746e:	4628      	mov	r0, r5
    7470:	4b06      	ldr	r3, [pc, #24]	; (748c <flash_is_address_aligned+0x34>)
    7472:	4798      	blx	r3
	if (flash_addr & (page_size - 1)) {
    7474:	3801      	subs	r0, #1
    7476:	4020      	ands	r0, r4
	return ERR_NONE;
    7478:	2800      	cmp	r0, #0
}
    747a:	bf14      	ite	ne
    747c:	f06f 000d 	mvnne.w	r0, #13
    7480:	2000      	moveq	r0, #0
    7482:	bd38      	pop	{r3, r4, r5, pc}
    7484:	000105f8 	.word	0x000105f8
    7488:	000089cd 	.word	0x000089cd
    748c:	00009489 	.word	0x00009489

00007490 <flash_init>:
{
    7490:	b538      	push	{r3, r4, r5, lr}
    7492:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    7494:	4604      	mov	r4, r0
    7496:	b190      	cbz	r0, 74be <flash_init+0x2e>
    7498:	1c08      	adds	r0, r1, #0
    749a:	bf18      	it	ne
    749c:	2001      	movne	r0, #1
    749e:	2238      	movs	r2, #56	; 0x38
    74a0:	4908      	ldr	r1, [pc, #32]	; (74c4 <flash_init+0x34>)
    74a2:	4b09      	ldr	r3, [pc, #36]	; (74c8 <flash_init+0x38>)
    74a4:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    74a6:	4629      	mov	r1, r5
    74a8:	4620      	mov	r0, r4
    74aa:	4b08      	ldr	r3, [pc, #32]	; (74cc <flash_init+0x3c>)
    74ac:	4798      	blx	r3
	if (rc) {
    74ae:	4603      	mov	r3, r0
    74b0:	b918      	cbnz	r0, 74ba <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    74b2:	4a07      	ldr	r2, [pc, #28]	; (74d0 <flash_init+0x40>)
    74b4:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    74b6:	4a07      	ldr	r2, [pc, #28]	; (74d4 <flash_init+0x44>)
    74b8:	6062      	str	r2, [r4, #4]
}
    74ba:	4618      	mov	r0, r3
    74bc:	bd38      	pop	{r3, r4, r5, pc}
    74be:	2000      	movs	r0, #0
    74c0:	e7ed      	b.n	749e <flash_init+0xe>
    74c2:	bf00      	nop
    74c4:	000105f8 	.word	0x000105f8
    74c8:	000089cd 	.word	0x000089cd
    74cc:	00009411 	.word	0x00009411
    74d0:	00007445 	.word	0x00007445
    74d4:	0000744f 	.word	0x0000744f

000074d8 <flash_read>:
{
    74d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    74dc:	460d      	mov	r5, r1
    74de:	4690      	mov	r8, r2
    74e0:	461e      	mov	r6, r3
	ASSERT(flash && buffer && length);
    74e2:	4604      	mov	r4, r0
    74e4:	b1f0      	cbz	r0, 7524 <flash_read+0x4c>
    74e6:	b1fa      	cbz	r2, 7528 <flash_read+0x50>
    74e8:	b343      	cbz	r3, 753c <flash_read+0x64>
    74ea:	2001      	movs	r0, #1
    74ec:	2256      	movs	r2, #86	; 0x56
    74ee:	491e      	ldr	r1, [pc, #120]	; (7568 <flash_read+0x90>)
    74f0:	4b1e      	ldr	r3, [pc, #120]	; (756c <flash_read+0x94>)
    74f2:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    74f4:	46a1      	mov	r9, r4
    74f6:	4620      	mov	r0, r4
    74f8:	4b1d      	ldr	r3, [pc, #116]	; (7570 <flash_read+0x98>)
    74fa:	4798      	blx	r3
    74fc:	4607      	mov	r7, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    74fe:	4620      	mov	r0, r4
    7500:	4b1c      	ldr	r3, [pc, #112]	; (7574 <flash_read+0x9c>)
    7502:	4798      	blx	r3
	if ((src_addr > page_size * total_pages) || (src_addr + length > page_size * total_pages)) {
    7504:	fb00 f007 	mul.w	r0, r0, r7
    7508:	42a8      	cmp	r0, r5
    750a:	d30f      	bcc.n	752c <flash_read+0x54>
    750c:	1973      	adds	r3, r6, r5
    750e:	4298      	cmp	r0, r3
    7510:	d310      	bcc.n	7534 <flash_read+0x5c>
	_flash_read(&flash->dev, src_addr, buffer, length);
    7512:	4633      	mov	r3, r6
    7514:	4642      	mov	r2, r8
    7516:	4629      	mov	r1, r5
    7518:	4648      	mov	r0, r9
    751a:	4c17      	ldr	r4, [pc, #92]	; (7578 <flash_read+0xa0>)
    751c:	47a0      	blx	r4
	return ERR_NONE;
    751e:	2000      	movs	r0, #0
    7520:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && buffer && length);
    7524:	2000      	movs	r0, #0
    7526:	e7e1      	b.n	74ec <flash_read+0x14>
    7528:	2000      	movs	r0, #0
    752a:	e7df      	b.n	74ec <flash_read+0x14>
		return ERR_BAD_ADDRESS;
    752c:	f06f 000d 	mvn.w	r0, #13
    7530:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7534:	f06f 000d 	mvn.w	r0, #13
    7538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && buffer && length);
    753c:	2256      	movs	r2, #86	; 0x56
    753e:	490a      	ldr	r1, [pc, #40]	; (7568 <flash_read+0x90>)
    7540:	2000      	movs	r0, #0
    7542:	4b0a      	ldr	r3, [pc, #40]	; (756c <flash_read+0x94>)
    7544:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    7546:	46a1      	mov	r9, r4
    7548:	4620      	mov	r0, r4
    754a:	4b09      	ldr	r3, [pc, #36]	; (7570 <flash_read+0x98>)
    754c:	4798      	blx	r3
    754e:	4607      	mov	r7, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    7550:	4620      	mov	r0, r4
    7552:	4b08      	ldr	r3, [pc, #32]	; (7574 <flash_read+0x9c>)
    7554:	4798      	blx	r3
	if ((src_addr > page_size * total_pages) || (src_addr + length > page_size * total_pages)) {
    7556:	fb00 f007 	mul.w	r0, r0, r7
    755a:	4285      	cmp	r5, r0
    755c:	d9d9      	bls.n	7512 <flash_read+0x3a>
		return ERR_BAD_ADDRESS;
    755e:	f06f 000d 	mvn.w	r0, #13
    7562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7566:	bf00      	nop
    7568:	000105f8 	.word	0x000105f8
    756c:	000089cd 	.word	0x000089cd
    7570:	00009489 	.word	0x00009489
    7574:	0000948f 	.word	0x0000948f
    7578:	00009497 	.word	0x00009497

0000757c <flash_write>:
{
    757c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7580:	460c      	mov	r4, r1
    7582:	4691      	mov	r9, r2
    7584:	461f      	mov	r7, r3
	ASSERT(flash && buffer && length);
    7586:	4605      	mov	r5, r0
    7588:	b318      	cbz	r0, 75d2 <flash_write+0x56>
    758a:	b322      	cbz	r2, 75d6 <flash_write+0x5a>
    758c:	b38b      	cbz	r3, 75f2 <flash_write+0x76>
    758e:	2001      	movs	r0, #1
    7590:	226a      	movs	r2, #106	; 0x6a
    7592:	4922      	ldr	r1, [pc, #136]	; (761c <flash_write+0xa0>)
    7594:	4b22      	ldr	r3, [pc, #136]	; (7620 <flash_write+0xa4>)
    7596:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    7598:	46a8      	mov	r8, r5
    759a:	4628      	mov	r0, r5
    759c:	4b21      	ldr	r3, [pc, #132]	; (7624 <flash_write+0xa8>)
    759e:	4798      	blx	r3
    75a0:	4606      	mov	r6, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    75a2:	4628      	mov	r0, r5
    75a4:	4b20      	ldr	r3, [pc, #128]	; (7628 <flash_write+0xac>)
    75a6:	4798      	blx	r3
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
    75a8:	fb00 f006 	mul.w	r0, r0, r6
    75ac:	42a0      	cmp	r0, r4
    75ae:	d314      	bcc.n	75da <flash_write+0x5e>
    75b0:	193b      	adds	r3, r7, r4
    75b2:	4298      	cmp	r0, r3
    75b4:	d315      	bcc.n	75e2 <flash_write+0x66>
	if (_flash_is_locked(&flash->dev, dst_addr)) {
    75b6:	4621      	mov	r1, r4
    75b8:	4640      	mov	r0, r8
    75ba:	4b1c      	ldr	r3, [pc, #112]	; (762c <flash_write+0xb0>)
    75bc:	4798      	blx	r3
    75be:	b9a0      	cbnz	r0, 75ea <flash_write+0x6e>
	_flash_write(&flash->dev, dst_addr, buffer, length);
    75c0:	463b      	mov	r3, r7
    75c2:	464a      	mov	r2, r9
    75c4:	4621      	mov	r1, r4
    75c6:	4640      	mov	r0, r8
    75c8:	4c19      	ldr	r4, [pc, #100]	; (7630 <flash_write+0xb4>)
    75ca:	47a0      	blx	r4
	return ERR_NONE;
    75cc:	2000      	movs	r0, #0
    75ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && buffer && length);
    75d2:	2000      	movs	r0, #0
    75d4:	e7dc      	b.n	7590 <flash_write+0x14>
    75d6:	2000      	movs	r0, #0
    75d8:	e7da      	b.n	7590 <flash_write+0x14>
		return ERR_BAD_ADDRESS;
    75da:	f06f 000d 	mvn.w	r0, #13
    75de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    75e2:	f06f 000d 	mvn.w	r0, #13
    75e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_DENIED;
    75ea:	f06f 0010 	mvn.w	r0, #16
    75ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && buffer && length);
    75f2:	226a      	movs	r2, #106	; 0x6a
    75f4:	4909      	ldr	r1, [pc, #36]	; (761c <flash_write+0xa0>)
    75f6:	2000      	movs	r0, #0
    75f8:	4b09      	ldr	r3, [pc, #36]	; (7620 <flash_write+0xa4>)
    75fa:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    75fc:	46a8      	mov	r8, r5
    75fe:	4628      	mov	r0, r5
    7600:	4b08      	ldr	r3, [pc, #32]	; (7624 <flash_write+0xa8>)
    7602:	4798      	blx	r3
    7604:	4606      	mov	r6, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    7606:	4628      	mov	r0, r5
    7608:	4b07      	ldr	r3, [pc, #28]	; (7628 <flash_write+0xac>)
    760a:	4798      	blx	r3
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
    760c:	fb00 f006 	mul.w	r0, r0, r6
    7610:	4284      	cmp	r4, r0
    7612:	d9d0      	bls.n	75b6 <flash_write+0x3a>
		return ERR_BAD_ADDRESS;
    7614:	f06f 000d 	mvn.w	r0, #13
    7618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    761c:	000105f8 	.word	0x000105f8
    7620:	000089cd 	.word	0x000089cd
    7624:	00009489 	.word	0x00009489
    7628:	0000948f 	.word	0x0000948f
    762c:	00009671 	.word	0x00009671
    7630:	000094bd 	.word	0x000094bd

00007634 <flash_erase>:
{
    7634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7638:	460f      	mov	r7, r1
    763a:	4616      	mov	r6, r2
	ASSERT(flash && page_nums);
    763c:	4604      	mov	r4, r0
    763e:	b320      	cbz	r0, 768a <flash_erase+0x56>
    7640:	b35a      	cbz	r2, 769a <flash_erase+0x66>
    7642:	2001      	movs	r0, #1
    7644:	229a      	movs	r2, #154	; 0x9a
    7646:	4920      	ldr	r1, [pc, #128]	; (76c8 <flash_erase+0x94>)
    7648:	4b20      	ldr	r3, [pc, #128]	; (76cc <flash_erase+0x98>)
    764a:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    764c:	46a1      	mov	r9, r4
    764e:	4620      	mov	r0, r4
    7650:	4b1f      	ldr	r3, [pc, #124]	; (76d0 <flash_erase+0x9c>)
    7652:	4798      	blx	r3
    7654:	4605      	mov	r5, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    7656:	4620      	mov	r0, r4
    7658:	4b1e      	ldr	r3, [pc, #120]	; (76d4 <flash_erase+0xa0>)
    765a:	4798      	blx	r3
    765c:	4680      	mov	r8, r0
	rc = flash_is_address_aligned(flash, dst_addr);
    765e:	4639      	mov	r1, r7
    7660:	4620      	mov	r0, r4
    7662:	4b1d      	ldr	r3, [pc, #116]	; (76d8 <flash_erase+0xa4>)
    7664:	4798      	blx	r3
	if (rc) {
    7666:	4603      	mov	r3, r0
    7668:	b960      	cbnz	r0, 7684 <flash_erase+0x50>
	if ((page_nums > total_pages) || (dst_addr / page_size + page_nums > total_pages)) {
    766a:	4546      	cmp	r6, r8
    766c:	d80f      	bhi.n	768e <flash_erase+0x5a>
    766e:	fbb7 f5f5 	udiv	r5, r7, r5
    7672:	4435      	add	r5, r6
    7674:	4545      	cmp	r5, r8
    7676:	d80d      	bhi.n	7694 <flash_erase+0x60>
	_flash_erase(&flash->dev, dst_addr, page_nums);
    7678:	4632      	mov	r2, r6
    767a:	4639      	mov	r1, r7
    767c:	4648      	mov	r0, r9
    767e:	4b17      	ldr	r3, [pc, #92]	; (76dc <flash_erase+0xa8>)
    7680:	4798      	blx	r3
	return ERR_NONE;
    7682:	2300      	movs	r3, #0
}
    7684:	4618      	mov	r0, r3
    7686:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && page_nums);
    768a:	2000      	movs	r0, #0
    768c:	e7da      	b.n	7644 <flash_erase+0x10>
		return ERR_INVALID_ARG;
    768e:	f06f 030c 	mvn.w	r3, #12
    7692:	e7f7      	b.n	7684 <flash_erase+0x50>
    7694:	f06f 030c 	mvn.w	r3, #12
    7698:	e7f4      	b.n	7684 <flash_erase+0x50>
	ASSERT(flash && page_nums);
    769a:	229a      	movs	r2, #154	; 0x9a
    769c:	490a      	ldr	r1, [pc, #40]	; (76c8 <flash_erase+0x94>)
    769e:	2000      	movs	r0, #0
    76a0:	4b0a      	ldr	r3, [pc, #40]	; (76cc <flash_erase+0x98>)
    76a2:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    76a4:	46a1      	mov	r9, r4
    76a6:	4620      	mov	r0, r4
    76a8:	4b09      	ldr	r3, [pc, #36]	; (76d0 <flash_erase+0x9c>)
    76aa:	4798      	blx	r3
    76ac:	4605      	mov	r5, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    76ae:	4620      	mov	r0, r4
    76b0:	4b08      	ldr	r3, [pc, #32]	; (76d4 <flash_erase+0xa0>)
    76b2:	4798      	blx	r3
    76b4:	4680      	mov	r8, r0
	rc = flash_is_address_aligned(flash, dst_addr);
    76b6:	4639      	mov	r1, r7
    76b8:	4620      	mov	r0, r4
    76ba:	4b07      	ldr	r3, [pc, #28]	; (76d8 <flash_erase+0xa4>)
    76bc:	4798      	blx	r3
	if (rc) {
    76be:	4603      	mov	r3, r0
    76c0:	2800      	cmp	r0, #0
    76c2:	d0d4      	beq.n	766e <flash_erase+0x3a>
    76c4:	e7de      	b.n	7684 <flash_erase+0x50>
    76c6:	bf00      	nop
    76c8:	000105f8 	.word	0x000105f8
    76cc:	000089cd 	.word	0x000089cd
    76d0:	00009489 	.word	0x00009489
    76d4:	0000948f 	.word	0x0000948f
    76d8:	00007459 	.word	0x00007459
    76dc:	000095ad 	.word	0x000095ad

000076e0 <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    76e0:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    76e2:	8843      	ldrh	r3, [r0, #2]
    76e4:	f413 7f80 	tst.w	r3, #256	; 0x100
    76e8:	d102      	bne.n	76f0 <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    76ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
    76ec:	b103      	cbz	r3, 76f0 <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    76ee:	4798      	blx	r3
    76f0:	bd08      	pop	{r3, pc}

000076f2 <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    76f2:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    76f4:	8843      	ldrh	r3, [r0, #2]
    76f6:	f413 7f80 	tst.w	r3, #256	; 0x100
    76fa:	d102      	bne.n	7702 <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    76fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
    76fe:	b103      	cbz	r3, 7702 <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    7700:	4798      	blx	r3
    7702:	bd08      	pop	{r3, pc}

00007704 <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    7704:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    7706:	8843      	ldrh	r3, [r0, #2]
    7708:	f413 7f80 	tst.w	r3, #256	; 0x100
    770c:	d102      	bne.n	7714 <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    770e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    7710:	b103      	cbz	r3, 7714 <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    7712:	4798      	blx	r3
    7714:	bd08      	pop	{r3, pc}
	...

00007718 <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    7718:	b510      	push	{r4, lr}
    771a:	b084      	sub	sp, #16
    771c:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    771e:	8a83      	ldrh	r3, [r0, #20]
    7720:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    7724:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    7726:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    772a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    772e:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    7730:	a901      	add	r1, sp, #4
    7732:	3828      	subs	r0, #40	; 0x28
    7734:	4b03      	ldr	r3, [pc, #12]	; (7744 <i2c_m_async_write+0x2c>)
    7736:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    7738:	2800      	cmp	r0, #0
    773a:	bf08      	it	eq
    773c:	4620      	moveq	r0, r4
    773e:	b004      	add	sp, #16
    7740:	bd10      	pop	{r4, pc}
    7742:	bf00      	nop
    7744:	0000a44d 	.word	0x0000a44d

00007748 <i2c_m_async_read>:
{
    7748:	b510      	push	{r4, lr}
    774a:	b084      	sub	sp, #16
    774c:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    774e:	8a83      	ldrh	r3, [r0, #20]
    7750:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    7754:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    7756:	f248 0301 	movw	r3, #32769	; 0x8001
    775a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    775e:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    7760:	a901      	add	r1, sp, #4
    7762:	3828      	subs	r0, #40	; 0x28
    7764:	4b03      	ldr	r3, [pc, #12]	; (7774 <i2c_m_async_read+0x2c>)
    7766:	4798      	blx	r3
}
    7768:	2800      	cmp	r0, #0
    776a:	bf08      	it	eq
    776c:	4620      	moveq	r0, r4
    776e:	b004      	add	sp, #16
    7770:	bd10      	pop	{r4, pc}
    7772:	bf00      	nop
    7774:	0000a44d 	.word	0x0000a44d

00007778 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    7778:	b570      	push	{r4, r5, r6, lr}
    777a:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    777c:	4604      	mov	r4, r0
    777e:	2289      	movs	r2, #137	; 0x89
    7780:	490f      	ldr	r1, [pc, #60]	; (77c0 <i2c_m_async_init+0x48>)
    7782:	3000      	adds	r0, #0
    7784:	bf18      	it	ne
    7786:	2001      	movne	r0, #1
    7788:	4b0e      	ldr	r3, [pc, #56]	; (77c4 <i2c_m_async_init+0x4c>)
    778a:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    778c:	4629      	mov	r1, r5
    778e:	4620      	mov	r0, r4
    7790:	4b0d      	ldr	r3, [pc, #52]	; (77c8 <i2c_m_async_init+0x50>)
    7792:	4798      	blx	r3
	if (init_status) {
    7794:	4605      	mov	r5, r0
    7796:	b108      	cbz	r0, 779c <i2c_m_async_init+0x24>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    7798:	4628      	mov	r0, r5
    779a:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    779c:	4b0b      	ldr	r3, [pc, #44]	; (77cc <i2c_m_async_init+0x54>)
    779e:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    77a0:	4b0b      	ldr	r3, [pc, #44]	; (77d0 <i2c_m_async_init+0x58>)
    77a2:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    77a4:	4a0b      	ldr	r2, [pc, #44]	; (77d4 <i2c_m_async_init+0x5c>)
    77a6:	2101      	movs	r1, #1
    77a8:	4620      	mov	r0, r4
    77aa:	4e0b      	ldr	r6, [pc, #44]	; (77d8 <i2c_m_async_init+0x60>)
    77ac:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    77ae:	4a0b      	ldr	r2, [pc, #44]	; (77dc <i2c_m_async_init+0x64>)
    77b0:	2102      	movs	r1, #2
    77b2:	4620      	mov	r0, r4
    77b4:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    77b6:	4a0a      	ldr	r2, [pc, #40]	; (77e0 <i2c_m_async_init+0x68>)
    77b8:	2100      	movs	r1, #0
    77ba:	4620      	mov	r0, r4
    77bc:	47b0      	blx	r6
	return ERR_NONE;
    77be:	e7eb      	b.n	7798 <i2c_m_async_init+0x20>
    77c0:	00010610 	.word	0x00010610
    77c4:	000089cd 	.word	0x000089cd
    77c8:	0000a3cd 	.word	0x0000a3cd
    77cc:	00007749 	.word	0x00007749
    77d0:	00007719 	.word	0x00007719
    77d4:	000076e1 	.word	0x000076e1
    77d8:	0000a57d 	.word	0x0000a57d
    77dc:	000076f3 	.word	0x000076f3
    77e0:	00007705 	.word	0x00007705

000077e4 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    77e4:	b570      	push	{r4, r5, r6, lr}
    77e6:	460d      	mov	r5, r1
    77e8:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    77ea:	4604      	mov	r4, r0
    77ec:	b160      	cbz	r0, 7808 <io_write+0x24>
    77ee:	1c08      	adds	r0, r1, #0
    77f0:	bf18      	it	ne
    77f2:	2001      	movne	r0, #1
    77f4:	2234      	movs	r2, #52	; 0x34
    77f6:	4905      	ldr	r1, [pc, #20]	; (780c <io_write+0x28>)
    77f8:	4b05      	ldr	r3, [pc, #20]	; (7810 <io_write+0x2c>)
    77fa:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    77fc:	6823      	ldr	r3, [r4, #0]
    77fe:	4632      	mov	r2, r6
    7800:	4629      	mov	r1, r5
    7802:	4620      	mov	r0, r4
    7804:	4798      	blx	r3
}
    7806:	bd70      	pop	{r4, r5, r6, pc}
    7808:	2000      	movs	r0, #0
    780a:	e7f3      	b.n	77f4 <io_write+0x10>
    780c:	00010630 	.word	0x00010630
    7810:	000089cd 	.word	0x000089cd

00007814 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    7814:	b570      	push	{r4, r5, r6, lr}
    7816:	460d      	mov	r5, r1
    7818:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    781a:	4604      	mov	r4, r0
    781c:	b160      	cbz	r0, 7838 <io_read+0x24>
    781e:	1c08      	adds	r0, r1, #0
    7820:	bf18      	it	ne
    7822:	2001      	movne	r0, #1
    7824:	223d      	movs	r2, #61	; 0x3d
    7826:	4905      	ldr	r1, [pc, #20]	; (783c <io_read+0x28>)
    7828:	4b05      	ldr	r3, [pc, #20]	; (7840 <io_read+0x2c>)
    782a:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    782c:	6863      	ldr	r3, [r4, #4]
    782e:	4632      	mov	r2, r6
    7830:	4629      	mov	r1, r5
    7832:	4620      	mov	r0, r4
    7834:	4798      	blx	r3
}
    7836:	bd70      	pop	{r4, r5, r6, pc}
    7838:	2000      	movs	r0, #0
    783a:	e7f3      	b.n	7824 <io_read+0x10>
    783c:	00010630 	.word	0x00010630
    7840:	000089cd 	.word	0x000089cd

00007844 <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
    7844:	b538      	push	{r3, r4, r5, lr}
    7846:	460c      	mov	r4, r1
	ASSERT(qspi && hw);
    7848:	4605      	mov	r5, r0
    784a:	b158      	cbz	r0, 7864 <qspi_dma_init+0x20>
    784c:	1c08      	adds	r0, r1, #0
    784e:	bf18      	it	ne
    7850:	2001      	movne	r0, #1
    7852:	2231      	movs	r2, #49	; 0x31
    7854:	4904      	ldr	r1, [pc, #16]	; (7868 <qspi_dma_init+0x24>)
    7856:	4b05      	ldr	r3, [pc, #20]	; (786c <qspi_dma_init+0x28>)
    7858:	4798      	blx	r3

	return _qspi_dma_init(&qspi->dev, hw);
    785a:	4621      	mov	r1, r4
    785c:	4628      	mov	r0, r5
    785e:	4b04      	ldr	r3, [pc, #16]	; (7870 <qspi_dma_init+0x2c>)
    7860:	4798      	blx	r3
}
    7862:	bd38      	pop	{r3, r4, r5, pc}
    7864:	2000      	movs	r0, #0
    7866:	e7f4      	b.n	7852 <qspi_dma_init+0xe>
    7868:	00010644 	.word	0x00010644
    786c:	000089cd 	.word	0x000089cd
    7870:	00009831 	.word	0x00009831

00007874 <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    7874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7876:	460f      	mov	r7, r1
    7878:	4616      	mov	r6, r2
	ASSERT(io);
    787a:	4604      	mov	r4, r0
    787c:	f240 1227 	movw	r2, #295	; 0x127
    7880:	4909      	ldr	r1, [pc, #36]	; (78a8 <_spi_m_async_io_write+0x34>)
    7882:	3000      	adds	r0, #0
    7884:	bf18      	it	ne
    7886:	2001      	movne	r0, #1
    7888:	4b08      	ldr	r3, [pc, #32]	; (78ac <_spi_m_async_io_write+0x38>)
    788a:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    788c:	2500      	movs	r5, #0
    788e:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    7890:	6167      	str	r7, [r4, #20]
	spi->xfer.size  = length;
    7892:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    7894:	6225      	str	r5, [r4, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    7896:	2310      	movs	r3, #16
    7898:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    789a:	2101      	movs	r1, #1
    789c:	f1a4 0020 	sub.w	r0, r4, #32
    78a0:	4b03      	ldr	r3, [pc, #12]	; (78b0 <_spi_m_async_io_write+0x3c>)
    78a2:	4798      	blx	r3

	return ERR_NONE;
}
    78a4:	4628      	mov	r0, r5
    78a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    78a8:	00010660 	.word	0x00010660
    78ac:	000089cd 	.word	0x000089cd
    78b0:	0000aa11 	.word	0x0000aa11

000078b4 <_spi_m_async_io_read>:
{
    78b4:	b570      	push	{r4, r5, r6, lr}
    78b6:	460d      	mov	r5, r1
    78b8:	4616      	mov	r6, r2
	ASSERT(io);
    78ba:	4604      	mov	r4, r0
    78bc:	f240 1205 	movw	r2, #261	; 0x105
    78c0:	490c      	ldr	r1, [pc, #48]	; (78f4 <_spi_m_async_io_read+0x40>)
    78c2:	3000      	adds	r0, #0
    78c4:	bf18      	it	ne
    78c6:	2001      	movne	r0, #1
    78c8:	4b0b      	ldr	r3, [pc, #44]	; (78f8 <_spi_m_async_io_read+0x44>)
    78ca:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    78cc:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = NULL;
    78ce:	2500      	movs	r5, #0
    78d0:	6165      	str	r5, [r4, #20]
	spi->xfer.size  = length;
    78d2:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    78d4:	6225      	str	r5, [r4, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    78d6:	2310      	movs	r3, #16
    78d8:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    78da:	3c20      	subs	r4, #32
    78dc:	2101      	movs	r1, #1
    78de:	4620      	mov	r0, r4
    78e0:	4b06      	ldr	r3, [pc, #24]	; (78fc <_spi_m_async_io_read+0x48>)
    78e2:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    78e4:	f240 11ff 	movw	r1, #511	; 0x1ff
    78e8:	4620      	mov	r0, r4
    78ea:	4b05      	ldr	r3, [pc, #20]	; (7900 <_spi_m_async_io_read+0x4c>)
    78ec:	4798      	blx	r3
}
    78ee:	4628      	mov	r0, r5
    78f0:	bd70      	pop	{r4, r5, r6, pc}
    78f2:	bf00      	nop
    78f4:	00010660 	.word	0x00010660
    78f8:	000089cd 	.word	0x000089cd
    78fc:	0000aa45 	.word	0x0000aa45
    7900:	0000aac1 	.word	0x0000aac1

00007904 <_spi_dev_error>:
{
    7904:	b570      	push	{r4, r5, r6, lr}
    7906:	4604      	mov	r4, r0
    7908:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    790a:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    790c:	2100      	movs	r1, #0
    790e:	4b09      	ldr	r3, [pc, #36]	; (7934 <_spi_dev_error+0x30>)
    7910:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    7912:	2100      	movs	r1, #0
    7914:	4620      	mov	r0, r4
    7916:	4b08      	ldr	r3, [pc, #32]	; (7938 <_spi_dev_error+0x34>)
    7918:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    791a:	2100      	movs	r1, #0
    791c:	4620      	mov	r0, r4
    791e:	4b07      	ldr	r3, [pc, #28]	; (793c <_spi_dev_error+0x38>)
    7920:	4798      	blx	r3
	spi->stat = 0;
    7922:	2300      	movs	r3, #0
    7924:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    7928:	6b23      	ldr	r3, [r4, #48]	; 0x30
    792a:	b113      	cbz	r3, 7932 <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    792c:	4631      	mov	r1, r6
    792e:	4628      	mov	r0, r5
    7930:	4798      	blx	r3
    7932:	bd70      	pop	{r4, r5, r6, pc}
    7934:	0000aa11 	.word	0x0000aa11
    7938:	0000aa45 	.word	0x0000aa45
    793c:	0000aa85 	.word	0x0000aa85

00007940 <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    7940:	6c02      	ldr	r2, [r0, #64]	; 0x40
    7942:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    7944:	429a      	cmp	r2, r3
    7946:	d200      	bcs.n	794a <_spi_dev_complete+0xa>
    7948:	4770      	bx	lr
{
    794a:	b510      	push	{r4, lr}
    794c:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    794e:	2100      	movs	r1, #0
    7950:	4b04      	ldr	r3, [pc, #16]	; (7964 <_spi_dev_complete+0x24>)
    7952:	4798      	blx	r3
		spi->stat = 0;
    7954:	2300      	movs	r3, #0
    7956:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    795a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    795c:	b10b      	cbz	r3, 7962 <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    795e:	1f20      	subs	r0, r4, #4
    7960:	4798      	blx	r3
    7962:	bd10      	pop	{r4, pc}
    7964:	0000aa85 	.word	0x0000aa85

00007968 <_spi_dev_tx>:
{
    7968:	b510      	push	{r4, lr}
    796a:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    796c:	7903      	ldrb	r3, [r0, #4]
    796e:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    7970:	6b42      	ldr	r2, [r0, #52]	; 0x34
    7972:	6c03      	ldr	r3, [r0, #64]	; 0x40
    7974:	f103 0101 	add.w	r1, r3, #1
    7978:	6401      	str	r1, [r0, #64]	; 0x40
    797a:	bf94      	ite	ls
    797c:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    797e:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    7982:	4b08      	ldr	r3, [pc, #32]	; (79a4 <_spi_dev_tx+0x3c>)
    7984:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    7986:	6c22      	ldr	r2, [r4, #64]	; 0x40
    7988:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    798a:	429a      	cmp	r2, r3
    798c:	d000      	beq.n	7990 <_spi_dev_tx+0x28>
    798e:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    7990:	2100      	movs	r1, #0
    7992:	4620      	mov	r0, r4
    7994:	4b04      	ldr	r3, [pc, #16]	; (79a8 <_spi_dev_tx+0x40>)
    7996:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    7998:	2101      	movs	r1, #1
    799a:	4620      	mov	r0, r4
    799c:	4b03      	ldr	r3, [pc, #12]	; (79ac <_spi_dev_tx+0x44>)
    799e:	4798      	blx	r3
}
    79a0:	e7f5      	b.n	798e <_spi_dev_tx+0x26>
    79a2:	bf00      	nop
    79a4:	0000aac1 	.word	0x0000aac1
    79a8:	0000aa11 	.word	0x0000aa11
    79ac:	0000aa85 	.word	0x0000aa85

000079b0 <_spi_dev_rx>:
{
    79b0:	b570      	push	{r4, r5, r6, lr}
    79b2:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    79b4:	6b85      	ldr	r5, [r0, #56]	; 0x38
    79b6:	b305      	cbz	r5, 79fa <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    79b8:	7903      	ldrb	r3, [r0, #4]
    79ba:	2b01      	cmp	r3, #1
    79bc:	d916      	bls.n	79ec <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    79be:	6c06      	ldr	r6, [r0, #64]	; 0x40
    79c0:	1c73      	adds	r3, r6, #1
    79c2:	6403      	str	r3, [r0, #64]	; 0x40
    79c4:	4b18      	ldr	r3, [pc, #96]	; (7a28 <_spi_dev_rx+0x78>)
    79c6:	4798      	blx	r3
    79c8:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    79cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
    79ce:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    79d0:	4293      	cmp	r3, r2
    79d2:	d21d      	bcs.n	7a10 <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    79d4:	6b62      	ldr	r2, [r4, #52]	; 0x34
    79d6:	b1b2      	cbz	r2, 7a06 <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    79d8:	7921      	ldrb	r1, [r4, #4]
    79da:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    79dc:	bf94      	ite	ls
    79de:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    79e0:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    79e4:	4620      	mov	r0, r4
    79e6:	4b11      	ldr	r3, [pc, #68]	; (7a2c <_spi_dev_rx+0x7c>)
    79e8:	4798      	blx	r3
    79ea:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    79ec:	6c06      	ldr	r6, [r0, #64]	; 0x40
    79ee:	1c73      	adds	r3, r6, #1
    79f0:	6403      	str	r3, [r0, #64]	; 0x40
    79f2:	4b0d      	ldr	r3, [pc, #52]	; (7a28 <_spi_dev_rx+0x78>)
    79f4:	4798      	blx	r3
    79f6:	55a8      	strb	r0, [r5, r6]
    79f8:	e7e8      	b.n	79cc <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    79fa:	4b0b      	ldr	r3, [pc, #44]	; (7a28 <_spi_dev_rx+0x78>)
    79fc:	4798      	blx	r3
		spi->xfercnt++;
    79fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
    7a00:	3301      	adds	r3, #1
    7a02:	6423      	str	r3, [r4, #64]	; 0x40
    7a04:	e7e2      	b.n	79cc <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    7a06:	88e1      	ldrh	r1, [r4, #6]
    7a08:	4620      	mov	r0, r4
    7a0a:	4b08      	ldr	r3, [pc, #32]	; (7a2c <_spi_dev_rx+0x7c>)
    7a0c:	4798      	blx	r3
    7a0e:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    7a10:	2100      	movs	r1, #0
    7a12:	4620      	mov	r0, r4
    7a14:	4b06      	ldr	r3, [pc, #24]	; (7a30 <_spi_dev_rx+0x80>)
    7a16:	4798      	blx	r3
		spi->stat = 0;
    7a18:	2300      	movs	r3, #0
    7a1a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    7a1e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    7a20:	b10b      	cbz	r3, 7a26 <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    7a22:	1f20      	subs	r0, r4, #4
    7a24:	4798      	blx	r3
    7a26:	bd70      	pop	{r4, r5, r6, pc}
    7a28:	0000aaf1 	.word	0x0000aaf1
    7a2c:	0000aac1 	.word	0x0000aac1
    7a30:	0000aa45 	.word	0x0000aa45

00007a34 <spi_m_async_init>:
{
    7a34:	b570      	push	{r4, r5, r6, lr}
    7a36:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    7a38:	4606      	mov	r6, r0
    7a3a:	b330      	cbz	r0, 7a8a <spi_m_async_init+0x56>
    7a3c:	1c08      	adds	r0, r1, #0
    7a3e:	bf18      	it	ne
    7a40:	2001      	movne	r0, #1
    7a42:	22a5      	movs	r2, #165	; 0xa5
    7a44:	4912      	ldr	r1, [pc, #72]	; (7a90 <spi_m_async_init+0x5c>)
    7a46:	4b13      	ldr	r3, [pc, #76]	; (7a94 <spi_m_async_init+0x60>)
    7a48:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    7a4a:	4634      	mov	r4, r6
    7a4c:	f844 5f04 	str.w	r5, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    7a50:	4629      	mov	r1, r5
    7a52:	4620      	mov	r0, r4
    7a54:	4b10      	ldr	r3, [pc, #64]	; (7a98 <spi_m_async_init+0x64>)
    7a56:	4798      	blx	r3
	if (rc >= 0) {
    7a58:	2800      	cmp	r0, #0
    7a5a:	db15      	blt.n	7a88 <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    7a5c:	4a0f      	ldr	r2, [pc, #60]	; (7a9c <spi_m_async_init+0x68>)
    7a5e:	2100      	movs	r1, #0
    7a60:	4620      	mov	r0, r4
    7a62:	4d0f      	ldr	r5, [pc, #60]	; (7aa0 <spi_m_async_init+0x6c>)
    7a64:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    7a66:	4a0f      	ldr	r2, [pc, #60]	; (7aa4 <spi_m_async_init+0x70>)
    7a68:	2101      	movs	r1, #1
    7a6a:	4620      	mov	r0, r4
    7a6c:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    7a6e:	4a0e      	ldr	r2, [pc, #56]	; (7aa8 <spi_m_async_init+0x74>)
    7a70:	2102      	movs	r1, #2
    7a72:	4620      	mov	r0, r4
    7a74:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    7a76:	4a0d      	ldr	r2, [pc, #52]	; (7aac <spi_m_async_init+0x78>)
    7a78:	2103      	movs	r1, #3
    7a7a:	4620      	mov	r0, r4
    7a7c:	47a8      	blx	r5
	spi->io.read  = _spi_m_async_io_read;
    7a7e:	4b0c      	ldr	r3, [pc, #48]	; (7ab0 <spi_m_async_init+0x7c>)
    7a80:	62b3      	str	r3, [r6, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    7a82:	4b0c      	ldr	r3, [pc, #48]	; (7ab4 <spi_m_async_init+0x80>)
    7a84:	6273      	str	r3, [r6, #36]	; 0x24
	return ERR_NONE;
    7a86:	2000      	movs	r0, #0
}
    7a88:	bd70      	pop	{r4, r5, r6, pc}
    7a8a:	2000      	movs	r0, #0
    7a8c:	e7d9      	b.n	7a42 <spi_m_async_init+0xe>
    7a8e:	bf00      	nop
    7a90:	00010660 	.word	0x00010660
    7a94:	000089cd 	.word	0x000089cd
    7a98:	0000a909 	.word	0x0000a909
    7a9c:	00007969 	.word	0x00007969
    7aa0:	0000ab1d 	.word	0x0000ab1d
    7aa4:	000079b1 	.word	0x000079b1
    7aa8:	00007941 	.word	0x00007941
    7aac:	00007905 	.word	0x00007905
    7ab0:	000078b5 	.word	0x000078b5
    7ab4:	00007875 	.word	0x00007875

00007ab8 <spi_m_async_enable>:
{
    7ab8:	b510      	push	{r4, lr}
	ASSERT(spi);
    7aba:	4604      	mov	r4, r0
    7abc:	22c1      	movs	r2, #193	; 0xc1
    7abe:	4905      	ldr	r1, [pc, #20]	; (7ad4 <spi_m_async_enable+0x1c>)
    7ac0:	3000      	adds	r0, #0
    7ac2:	bf18      	it	ne
    7ac4:	2001      	movne	r0, #1
    7ac6:	4b04      	ldr	r3, [pc, #16]	; (7ad8 <spi_m_async_enable+0x20>)
    7ac8:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    7aca:	1d20      	adds	r0, r4, #4
    7acc:	4b03      	ldr	r3, [pc, #12]	; (7adc <spi_m_async_enable+0x24>)
    7ace:	4798      	blx	r3
    7ad0:	bd10      	pop	{r4, pc}
    7ad2:	bf00      	nop
    7ad4:	00010660 	.word	0x00010660
    7ad8:	000089cd 	.word	0x000089cd
    7adc:	0000a971 	.word	0x0000a971

00007ae0 <spi_m_async_set_baudrate>:
{
    7ae0:	b538      	push	{r3, r4, r5, lr}
    7ae2:	460d      	mov	r5, r1
	ASSERT(spi);
    7ae4:	4604      	mov	r4, r0
    7ae6:	22cf      	movs	r2, #207	; 0xcf
    7ae8:	4909      	ldr	r1, [pc, #36]	; (7b10 <spi_m_async_set_baudrate+0x30>)
    7aea:	3000      	adds	r0, #0
    7aec:	bf18      	it	ne
    7aee:	2001      	movne	r0, #1
    7af0:	4b08      	ldr	r3, [pc, #32]	; (7b14 <spi_m_async_set_baudrate+0x34>)
    7af2:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    7af4:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    7af8:	f013 0f10 	tst.w	r3, #16
    7afc:	d104      	bne.n	7b08 <spi_m_async_set_baudrate+0x28>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    7afe:	4629      	mov	r1, r5
    7b00:	1d20      	adds	r0, r4, #4
    7b02:	4b05      	ldr	r3, [pc, #20]	; (7b18 <spi_m_async_set_baudrate+0x38>)
    7b04:	4798      	blx	r3
    7b06:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    7b08:	f06f 0003 	mvn.w	r0, #3
}
    7b0c:	bd38      	pop	{r3, r4, r5, pc}
    7b0e:	bf00      	nop
    7b10:	00010660 	.word	0x00010660
    7b14:	000089cd 	.word	0x000089cd
    7b18:	0000a9d5 	.word	0x0000a9d5

00007b1c <spi_m_async_set_mode>:
{
    7b1c:	b538      	push	{r3, r4, r5, lr}
    7b1e:	460d      	mov	r5, r1
	ASSERT(spi);
    7b20:	4604      	mov	r4, r0
    7b22:	22d9      	movs	r2, #217	; 0xd9
    7b24:	4909      	ldr	r1, [pc, #36]	; (7b4c <spi_m_async_set_mode+0x30>)
    7b26:	3000      	adds	r0, #0
    7b28:	bf18      	it	ne
    7b2a:	2001      	movne	r0, #1
    7b2c:	4b08      	ldr	r3, [pc, #32]	; (7b50 <spi_m_async_set_mode+0x34>)
    7b2e:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    7b30:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    7b34:	f013 0f10 	tst.w	r3, #16
    7b38:	d104      	bne.n	7b44 <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    7b3a:	4629      	mov	r1, r5
    7b3c:	1d20      	adds	r0, r4, #4
    7b3e:	4b05      	ldr	r3, [pc, #20]	; (7b54 <spi_m_async_set_mode+0x38>)
    7b40:	4798      	blx	r3
    7b42:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    7b44:	f06f 0003 	mvn.w	r0, #3
}
    7b48:	bd38      	pop	{r3, r4, r5, pc}
    7b4a:	bf00      	nop
    7b4c:	00010660 	.word	0x00010660
    7b50:	000089cd 	.word	0x000089cd
    7b54:	0000a9a1 	.word	0x0000a9a1

00007b58 <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    7b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7b5a:	460d      	mov	r5, r1
    7b5c:	4617      	mov	r7, r2
    7b5e:	461e      	mov	r6, r3
	ASSERT(spi);
    7b60:	4604      	mov	r4, r0
    7b62:	f44f 729c 	mov.w	r2, #312	; 0x138
    7b66:	4912      	ldr	r1, [pc, #72]	; (7bb0 <spi_m_async_transfer+0x58>)
    7b68:	3000      	adds	r0, #0
    7b6a:	bf18      	it	ne
    7b6c:	2001      	movne	r0, #1
    7b6e:	4b11      	ldr	r3, [pc, #68]	; (7bb4 <spi_m_async_transfer+0x5c>)
    7b70:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    7b72:	63e7      	str	r7, [r4, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    7b74:	63a5      	str	r5, [r4, #56]	; 0x38
	spi->xfer.size  = length;
    7b76:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    7b78:	2300      	movs	r3, #0
    7b7a:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    7b7c:	2310      	movs	r3, #16
    7b7e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    7b82:	1d26      	adds	r6, r4, #4
    7b84:	2101      	movs	r1, #1
    7b86:	4630      	mov	r0, r6
    7b88:	4b0b      	ldr	r3, [pc, #44]	; (7bb8 <spi_m_async_transfer+0x60>)
    7b8a:	4798      	blx	r3
	if (txbuf) {
    7b8c:	b15d      	cbz	r5, 7ba6 <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    7b8e:	7a23      	ldrb	r3, [r4, #8]
    7b90:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    7b92:	6c63      	ldr	r3, [r4, #68]	; 0x44
    7b94:	bf94      	ite	ls
    7b96:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    7b98:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    7b9c:	4630      	mov	r0, r6
    7b9e:	4b07      	ldr	r3, [pc, #28]	; (7bbc <spi_m_async_transfer+0x64>)
    7ba0:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    7ba2:	2000      	movs	r0, #0
    7ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    7ba6:	8961      	ldrh	r1, [r4, #10]
    7ba8:	4630      	mov	r0, r6
    7baa:	4b04      	ldr	r3, [pc, #16]	; (7bbc <spi_m_async_transfer+0x64>)
    7bac:	4798      	blx	r3
    7bae:	e7f8      	b.n	7ba2 <spi_m_async_transfer+0x4a>
    7bb0:	00010660 	.word	0x00010660
    7bb4:	000089cd 	.word	0x000089cd
    7bb8:	0000aa45 	.word	0x0000aa45
    7bbc:	0000aac1 	.word	0x0000aac1

00007bc0 <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    7bc0:	b570      	push	{r4, r5, r6, lr}
    7bc2:	460c      	mov	r4, r1
    7bc4:	4616      	mov	r6, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    7bc6:	4605      	mov	r5, r0
    7bc8:	b158      	cbz	r0, 7be2 <spi_m_async_register_callback+0x22>
    7bca:	2901      	cmp	r1, #1
    7bcc:	bf8c      	ite	hi
    7bce:	2000      	movhi	r0, #0
    7bd0:	2001      	movls	r0, #1
    7bd2:	f240 1263 	movw	r2, #355	; 0x163
    7bd6:	4908      	ldr	r1, [pc, #32]	; (7bf8 <spi_m_async_register_callback+0x38>)
    7bd8:	4b08      	ldr	r3, [pc, #32]	; (7bfc <spi_m_async_register_callback+0x3c>)
    7bda:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    7bdc:	b91c      	cbnz	r4, 7be6 <spi_m_async_register_callback+0x26>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    7bde:	632e      	str	r6, [r5, #48]	; 0x30
    7be0:	bd70      	pop	{r4, r5, r6, pc}
    7be2:	2000      	movs	r0, #0
    7be4:	e7f5      	b.n	7bd2 <spi_m_async_register_callback+0x12>
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    7be6:	636e      	str	r6, [r5, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    7be8:	1c32      	adds	r2, r6, #0
    7bea:	bf18      	it	ne
    7bec:	2201      	movne	r2, #1
    7bee:	2103      	movs	r1, #3
    7bf0:	1d28      	adds	r0, r5, #4
    7bf2:	4b03      	ldr	r3, [pc, #12]	; (7c00 <spi_m_async_register_callback+0x40>)
    7bf4:	4798      	blx	r3
    7bf6:	bd70      	pop	{r4, r5, r6, pc}
    7bf8:	00010660 	.word	0x00010660
    7bfc:	000089cd 	.word	0x000089cd
    7c00:	0000ab51 	.word	0x0000ab51

00007c04 <spi_m_async_get_io_descriptor>:
	}
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    7c04:	b538      	push	{r3, r4, r5, lr}
    7c06:	460d      	mov	r5, r1
	ASSERT(spi && io);
    7c08:	4604      	mov	r4, r0
    7c0a:	b158      	cbz	r0, 7c24 <spi_m_async_get_io_descriptor+0x20>
    7c0c:	1c08      	adds	r0, r1, #0
    7c0e:	bf18      	it	ne
    7c10:	2001      	movne	r0, #1
    7c12:	f240 126f 	movw	r2, #367	; 0x16f
    7c16:	4904      	ldr	r1, [pc, #16]	; (7c28 <spi_m_async_get_io_descriptor+0x24>)
    7c18:	4b04      	ldr	r3, [pc, #16]	; (7c2c <spi_m_async_get_io_descriptor+0x28>)
    7c1a:	4798      	blx	r3
	*io = &spi->io;
    7c1c:	3424      	adds	r4, #36	; 0x24
    7c1e:	602c      	str	r4, [r5, #0]
	return 0;
}
    7c20:	2000      	movs	r0, #0
    7c22:	bd38      	pop	{r3, r4, r5, pc}
    7c24:	2000      	movs	r0, #0
    7c26:	e7f4      	b.n	7c12 <spi_m_async_get_io_descriptor+0xe>
    7c28:	00010660 	.word	0x00010660
    7c2c:	000089cd 	.word	0x000089cd

00007c30 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    7c30:	b570      	push	{r4, r5, r6, lr}
    7c32:	460d      	mov	r5, r1
    7c34:	4616      	mov	r6, r2
	ASSERT(io);
    7c36:	4604      	mov	r4, r0
    7c38:	2298      	movs	r2, #152	; 0x98
    7c3a:	4907      	ldr	r1, [pc, #28]	; (7c58 <_spi_m_dma_io_write+0x28>)
    7c3c:	3000      	adds	r0, #0
    7c3e:	bf18      	it	ne
    7c40:	2001      	movne	r0, #1
    7c42:	4b06      	ldr	r3, [pc, #24]	; (7c5c <_spi_m_dma_io_write+0x2c>)
    7c44:	4798      	blx	r3

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    7c46:	4633      	mov	r3, r6
    7c48:	2200      	movs	r2, #0
    7c4a:	4629      	mov	r1, r5
    7c4c:	f1a4 001c 	sub.w	r0, r4, #28
    7c50:	4c03      	ldr	r4, [pc, #12]	; (7c60 <_spi_m_dma_io_write+0x30>)
    7c52:	47a0      	blx	r4
}
    7c54:	bd70      	pop	{r4, r5, r6, pc}
    7c56:	bf00      	nop
    7c58:	00010680 	.word	0x00010680
    7c5c:	000089cd 	.word	0x000089cd
    7c60:	0000ada5 	.word	0x0000ada5

00007c64 <_spi_m_dma_io_read>:
{
    7c64:	b570      	push	{r4, r5, r6, lr}
    7c66:	460d      	mov	r5, r1
    7c68:	4616      	mov	r6, r2
	ASSERT(io);
    7c6a:	4604      	mov	r4, r0
    7c6c:	2281      	movs	r2, #129	; 0x81
    7c6e:	4907      	ldr	r1, [pc, #28]	; (7c8c <_spi_m_dma_io_read+0x28>)
    7c70:	3000      	adds	r0, #0
    7c72:	bf18      	it	ne
    7c74:	2001      	movne	r0, #1
    7c76:	4b06      	ldr	r3, [pc, #24]	; (7c90 <_spi_m_dma_io_read+0x2c>)
    7c78:	4798      	blx	r3
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    7c7a:	4633      	mov	r3, r6
    7c7c:	462a      	mov	r2, r5
    7c7e:	2100      	movs	r1, #0
    7c80:	f1a4 001c 	sub.w	r0, r4, #28
    7c84:	4c03      	ldr	r4, [pc, #12]	; (7c94 <_spi_m_dma_io_read+0x30>)
    7c86:	47a0      	blx	r4
}
    7c88:	bd70      	pop	{r4, r5, r6, pc}
    7c8a:	bf00      	nop
    7c8c:	00010680 	.word	0x00010680
    7c90:	000089cd 	.word	0x000089cd
    7c94:	0000ada5 	.word	0x0000ada5

00007c98 <spi_m_dma_init>:
{
    7c98:	b538      	push	{r3, r4, r5, lr}
    7c9a:	460c      	mov	r4, r1
	ASSERT(spi && hw);
    7c9c:	4605      	mov	r5, r0
    7c9e:	b1a0      	cbz	r0, 7cca <spi_m_dma_init+0x32>
    7ca0:	1c08      	adds	r0, r1, #0
    7ca2:	bf18      	it	ne
    7ca4:	2001      	movne	r0, #1
    7ca6:	223b      	movs	r2, #59	; 0x3b
    7ca8:	4909      	ldr	r1, [pc, #36]	; (7cd0 <spi_m_dma_init+0x38>)
    7caa:	4b0a      	ldr	r3, [pc, #40]	; (7cd4 <spi_m_dma_init+0x3c>)
    7cac:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    7cae:	4628      	mov	r0, r5
    7cb0:	f840 4f04 	str.w	r4, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    7cb4:	4621      	mov	r1, r4
    7cb6:	4b08      	ldr	r3, [pc, #32]	; (7cd8 <spi_m_dma_init+0x40>)
    7cb8:	4798      	blx	r3
	if (rc) {
    7cba:	4603      	mov	r3, r0
    7cbc:	b918      	cbnz	r0, 7cc6 <spi_m_dma_init+0x2e>
	spi->io.read  = _spi_m_dma_io_read;
    7cbe:	4a07      	ldr	r2, [pc, #28]	; (7cdc <spi_m_dma_init+0x44>)
    7cc0:	626a      	str	r2, [r5, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    7cc2:	4a07      	ldr	r2, [pc, #28]	; (7ce0 <spi_m_dma_init+0x48>)
    7cc4:	622a      	str	r2, [r5, #32]
}
    7cc6:	4618      	mov	r0, r3
    7cc8:	bd38      	pop	{r3, r4, r5, pc}
    7cca:	2000      	movs	r0, #0
    7ccc:	e7eb      	b.n	7ca6 <spi_m_dma_init+0xe>
    7cce:	bf00      	nop
    7cd0:	00010680 	.word	0x00010680
    7cd4:	000089cd 	.word	0x000089cd
    7cd8:	0000ab89 	.word	0x0000ab89
    7cdc:	00007c65 	.word	0x00007c65
    7ce0:	00007c31 	.word	0x00007c31

00007ce4 <spi_m_dma_enable>:
{
    7ce4:	b510      	push	{r4, lr}
	ASSERT(spi);
    7ce6:	4604      	mov	r4, r0
    7ce8:	2251      	movs	r2, #81	; 0x51
    7cea:	4905      	ldr	r1, [pc, #20]	; (7d00 <spi_m_dma_enable+0x1c>)
    7cec:	3000      	adds	r0, #0
    7cee:	bf18      	it	ne
    7cf0:	2001      	movne	r0, #1
    7cf2:	4b04      	ldr	r3, [pc, #16]	; (7d04 <spi_m_dma_enable+0x20>)
    7cf4:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    7cf6:	1d20      	adds	r0, r4, #4
    7cf8:	4b03      	ldr	r3, [pc, #12]	; (7d08 <spi_m_dma_enable+0x24>)
    7cfa:	4798      	blx	r3
    7cfc:	bd10      	pop	{r4, pc}
    7cfe:	bf00      	nop
    7d00:	00010680 	.word	0x00010680
    7d04:	000089cd 	.word	0x000089cd
    7d08:	0000ad05 	.word	0x0000ad05

00007d0c <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    7d0c:	b570      	push	{r4, r5, r6, lr}
    7d0e:	460d      	mov	r5, r1
    7d10:	4616      	mov	r6, r2
	ASSERT(spi);
    7d12:	4604      	mov	r4, r0
    7d14:	22a8      	movs	r2, #168	; 0xa8
    7d16:	4906      	ldr	r1, [pc, #24]	; (7d30 <spi_m_dma_register_callback+0x24>)
    7d18:	3000      	adds	r0, #0
    7d1a:	bf18      	it	ne
    7d1c:	2001      	movne	r0, #1
    7d1e:	4b05      	ldr	r3, [pc, #20]	; (7d34 <spi_m_dma_register_callback+0x28>)
    7d20:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    7d22:	4632      	mov	r2, r6
    7d24:	4629      	mov	r1, r5
    7d26:	1d20      	adds	r0, r4, #4
    7d28:	4b03      	ldr	r3, [pc, #12]	; (7d38 <spi_m_dma_register_callback+0x2c>)
    7d2a:	4798      	blx	r3
    7d2c:	bd70      	pop	{r4, r5, r6, pc}
    7d2e:	bf00      	nop
    7d30:	00010680 	.word	0x00010680
    7d34:	000089cd 	.word	0x000089cd
    7d38:	0000ad35 	.word	0x0000ad35

00007d3c <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    7d3c:	b538      	push	{r3, r4, r5, lr}
    7d3e:	460d      	mov	r5, r1
	ASSERT(spi && io);
    7d40:	4604      	mov	r4, r0
    7d42:	b150      	cbz	r0, 7d5a <spi_m_dma_get_io_descriptor+0x1e>
    7d44:	1c08      	adds	r0, r1, #0
    7d46:	bf18      	it	ne
    7d48:	2001      	movne	r0, #1
    7d4a:	22ae      	movs	r2, #174	; 0xae
    7d4c:	4904      	ldr	r1, [pc, #16]	; (7d60 <spi_m_dma_get_io_descriptor+0x24>)
    7d4e:	4b05      	ldr	r3, [pc, #20]	; (7d64 <spi_m_dma_get_io_descriptor+0x28>)
    7d50:	4798      	blx	r3
	*io = &spi->io;
    7d52:	3420      	adds	r4, #32
    7d54:	602c      	str	r4, [r5, #0]

	return 0;
}
    7d56:	2000      	movs	r0, #0
    7d58:	bd38      	pop	{r3, r4, r5, pc}
    7d5a:	2000      	movs	r0, #0
    7d5c:	e7f5      	b.n	7d4a <spi_m_dma_get_io_descriptor+0xe>
    7d5e:	bf00      	nop
    7d60:	00010680 	.word	0x00010680
    7d64:	000089cd 	.word	0x000089cd

00007d68 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    7d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7d6a:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    7d6c:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    7d6e:	b12f      	cbz	r7, 7d7c <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    7d70:	688d      	ldr	r5, [r1, #8]
    7d72:	463c      	mov	r4, r7
    7d74:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    7d76:	f1c2 0e01 	rsb	lr, r2, #1
    7d7a:	e00b      	b.n	7d94 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    7d7c:	4b0e      	ldr	r3, [pc, #56]	; (7db8 <timer_add_timer_task+0x50>)
    7d7e:	4798      	blx	r3
		return;
    7d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    7d82:	4473      	add	r3, lr
    7d84:	68a0      	ldr	r0, [r4, #8]
    7d86:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    7d88:	42ab      	cmp	r3, r5
    7d8a:	d20a      	bcs.n	7da2 <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    7d8c:	6823      	ldr	r3, [r4, #0]
    7d8e:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    7d90:	b153      	cbz	r3, 7da8 <timer_add_timer_task+0x40>
    7d92:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    7d94:	6863      	ldr	r3, [r4, #4]
    7d96:	4293      	cmp	r3, r2
    7d98:	d8f3      	bhi.n	7d82 <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    7d9a:	68a0      	ldr	r0, [r4, #8]
    7d9c:	4403      	add	r3, r0
    7d9e:	1a9b      	subs	r3, r3, r2
    7da0:	e7f2      	b.n	7d88 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    7da2:	42a7      	cmp	r7, r4
    7da4:	d004      	beq.n	7db0 <timer_add_timer_task+0x48>
    7da6:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    7da8:	4620      	mov	r0, r4
    7daa:	4b04      	ldr	r3, [pc, #16]	; (7dbc <timer_add_timer_task+0x54>)
    7dac:	4798      	blx	r3
    7dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    7db0:	4660      	mov	r0, ip
    7db2:	4b01      	ldr	r3, [pc, #4]	; (7db8 <timer_add_timer_task+0x50>)
    7db4:	4798      	blx	r3
    7db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7db8:	000089f5 	.word	0x000089f5
    7dbc:	00008a21 	.word	0x00008a21

00007dc0 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    7dc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    7dc4:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    7dc6:	6907      	ldr	r7, [r0, #16]
    7dc8:	3701      	adds	r7, #1
    7dca:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    7dcc:	7e03      	ldrb	r3, [r0, #24]
    7dce:	f013 0f01 	tst.w	r3, #1
    7dd2:	d113      	bne.n	7dfc <timer_process_counted+0x3c>
    7dd4:	7e03      	ldrb	r3, [r0, #24]
    7dd6:	f013 0f02 	tst.w	r3, #2
    7dda:	d10f      	bne.n	7dfc <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    7ddc:	b354      	cbz	r4, 7e34 <timer_process_counted+0x74>
    7dde:	6863      	ldr	r3, [r4, #4]
    7de0:	1afb      	subs	r3, r7, r3
    7de2:	68a2      	ldr	r2, [r4, #8]
    7de4:	4293      	cmp	r3, r2
    7de6:	d307      	bcc.n	7df8 <timer_process_counted+0x38>
    7de8:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    7dea:	f100 0814 	add.w	r8, r0, #20
    7dee:	f8df 9048 	ldr.w	r9, [pc, #72]	; 7e38 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    7df2:	f8df a048 	ldr.w	sl, [pc, #72]	; 7e3c <timer_process_counted+0x7c>
    7df6:	e012      	b.n	7e1e <timer_process_counted+0x5e>
    7df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    7dfc:	7e03      	ldrb	r3, [r0, #24]
    7dfe:	f043 0302 	orr.w	r3, r3, #2
    7e02:	7603      	strb	r3, [r0, #24]
		return;
    7e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7e08:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    7e0a:	68e3      	ldr	r3, [r4, #12]
    7e0c:	4620      	mov	r0, r4
    7e0e:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    7e10:	b185      	cbz	r5, 7e34 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    7e12:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    7e14:	686b      	ldr	r3, [r5, #4]
    7e16:	1afb      	subs	r3, r7, r3
    7e18:	68aa      	ldr	r2, [r5, #8]
    7e1a:	4293      	cmp	r3, r2
    7e1c:	d30a      	bcc.n	7e34 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    7e1e:	4640      	mov	r0, r8
    7e20:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    7e22:	7c23      	ldrb	r3, [r4, #16]
    7e24:	2b01      	cmp	r3, #1
    7e26:	d1ef      	bne.n	7e08 <timer_process_counted+0x48>
			tmp->time_label = time;
    7e28:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    7e2a:	463a      	mov	r2, r7
    7e2c:	4621      	mov	r1, r4
    7e2e:	4640      	mov	r0, r8
    7e30:	47d0      	blx	sl
    7e32:	e7e9      	b.n	7e08 <timer_process_counted+0x48>
    7e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7e38:	00008a69 	.word	0x00008a69
    7e3c:	00007d69 	.word	0x00007d69

00007e40 <timer_init>:
{
    7e40:	b570      	push	{r4, r5, r6, lr}
    7e42:	460e      	mov	r6, r1
    7e44:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    7e46:	4604      	mov	r4, r0
    7e48:	b190      	cbz	r0, 7e70 <timer_init+0x30>
    7e4a:	b199      	cbz	r1, 7e74 <timer_init+0x34>
    7e4c:	1c10      	adds	r0, r2, #0
    7e4e:	bf18      	it	ne
    7e50:	2001      	movne	r0, #1
    7e52:	223b      	movs	r2, #59	; 0x3b
    7e54:	4908      	ldr	r1, [pc, #32]	; (7e78 <timer_init+0x38>)
    7e56:	4b09      	ldr	r3, [pc, #36]	; (7e7c <timer_init+0x3c>)
    7e58:	4798      	blx	r3
	descr->func = func;
    7e5a:	4620      	mov	r0, r4
    7e5c:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    7e60:	682b      	ldr	r3, [r5, #0]
    7e62:	4631      	mov	r1, r6
    7e64:	4798      	blx	r3
	descr->time                           = 0;
    7e66:	2000      	movs	r0, #0
    7e68:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    7e6a:	4b05      	ldr	r3, [pc, #20]	; (7e80 <timer_init+0x40>)
    7e6c:	6063      	str	r3, [r4, #4]
}
    7e6e:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    7e70:	2000      	movs	r0, #0
    7e72:	e7ee      	b.n	7e52 <timer_init+0x12>
    7e74:	2000      	movs	r0, #0
    7e76:	e7ec      	b.n	7e52 <timer_init+0x12>
    7e78:	0001069c 	.word	0x0001069c
    7e7c:	000089cd 	.word	0x000089cd
    7e80:	00007dc1 	.word	0x00007dc1

00007e84 <timer_start>:
{
    7e84:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && descr->func);
    7e86:	4604      	mov	r4, r0
    7e88:	b198      	cbz	r0, 7eb2 <timer_start+0x2e>
    7e8a:	6800      	ldr	r0, [r0, #0]
    7e8c:	3000      	adds	r0, #0
    7e8e:	bf18      	it	ne
    7e90:	2001      	movne	r0, #1
    7e92:	2254      	movs	r2, #84	; 0x54
    7e94:	4909      	ldr	r1, [pc, #36]	; (7ebc <timer_start+0x38>)
    7e96:	4b0a      	ldr	r3, [pc, #40]	; (7ec0 <timer_start+0x3c>)
    7e98:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    7e9a:	1d25      	adds	r5, r4, #4
    7e9c:	6823      	ldr	r3, [r4, #0]
    7e9e:	699b      	ldr	r3, [r3, #24]
    7ea0:	4628      	mov	r0, r5
    7ea2:	4798      	blx	r3
    7ea4:	b938      	cbnz	r0, 7eb6 <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    7ea6:	6823      	ldr	r3, [r4, #0]
    7ea8:	689b      	ldr	r3, [r3, #8]
    7eaa:	4628      	mov	r0, r5
    7eac:	4798      	blx	r3
	return ERR_NONE;
    7eae:	2000      	movs	r0, #0
    7eb0:	bd38      	pop	{r3, r4, r5, pc}
    7eb2:	2000      	movs	r0, #0
    7eb4:	e7ed      	b.n	7e92 <timer_start+0xe>
		return ERR_DENIED;
    7eb6:	f06f 0010 	mvn.w	r0, #16
}
    7eba:	bd38      	pop	{r3, r4, r5, pc}
    7ebc:	0001069c 	.word	0x0001069c
    7ec0:	000089cd 	.word	0x000089cd

00007ec4 <timer_add_task>:
{
    7ec4:	b570      	push	{r4, r5, r6, lr}
    7ec6:	b082      	sub	sp, #8
    7ec8:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    7eca:	4604      	mov	r4, r0
    7ecc:	b328      	cbz	r0, 7f1a <timer_add_task+0x56>
    7ece:	b331      	cbz	r1, 7f1e <timer_add_task+0x5a>
    7ed0:	6800      	ldr	r0, [r0, #0]
    7ed2:	3000      	adds	r0, #0
    7ed4:	bf18      	it	ne
    7ed6:	2001      	movne	r0, #1
    7ed8:	227b      	movs	r2, #123	; 0x7b
    7eda:	4920      	ldr	r1, [pc, #128]	; (7f5c <timer_add_task+0x98>)
    7edc:	4b20      	ldr	r3, [pc, #128]	; (7f60 <timer_add_task+0x9c>)
    7ede:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    7ee0:	7f23      	ldrb	r3, [r4, #28]
    7ee2:	f043 0301 	orr.w	r3, r3, #1
    7ee6:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    7ee8:	f104 0618 	add.w	r6, r4, #24
    7eec:	4629      	mov	r1, r5
    7eee:	4630      	mov	r0, r6
    7ef0:	4b1c      	ldr	r3, [pc, #112]	; (7f64 <timer_add_task+0xa0>)
    7ef2:	4798      	blx	r3
    7ef4:	b9a8      	cbnz	r0, 7f22 <timer_add_task+0x5e>
	task->time_label = descr->time;
    7ef6:	6963      	ldr	r3, [r4, #20]
    7ef8:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    7efa:	6962      	ldr	r2, [r4, #20]
    7efc:	4629      	mov	r1, r5
    7efe:	4630      	mov	r0, r6
    7f00:	4b19      	ldr	r3, [pc, #100]	; (7f68 <timer_add_task+0xa4>)
    7f02:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    7f04:	7f23      	ldrb	r3, [r4, #28]
    7f06:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    7f0a:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    7f0c:	7f23      	ldrb	r3, [r4, #28]
    7f0e:	f013 0f02 	tst.w	r3, #2
    7f12:	d112      	bne.n	7f3a <timer_add_task+0x76>
	return ERR_NONE;
    7f14:	2000      	movs	r0, #0
}
    7f16:	b002      	add	sp, #8
    7f18:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task && descr->func);
    7f1a:	2000      	movs	r0, #0
    7f1c:	e7dc      	b.n	7ed8 <timer_add_task+0x14>
    7f1e:	2000      	movs	r0, #0
    7f20:	e7da      	b.n	7ed8 <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    7f22:	7f23      	ldrb	r3, [r4, #28]
    7f24:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    7f28:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    7f2a:	2280      	movs	r2, #128	; 0x80
    7f2c:	490b      	ldr	r1, [pc, #44]	; (7f5c <timer_add_task+0x98>)
    7f2e:	2000      	movs	r0, #0
    7f30:	4b0b      	ldr	r3, [pc, #44]	; (7f60 <timer_add_task+0x9c>)
    7f32:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    7f34:	f06f 0011 	mvn.w	r0, #17
    7f38:	e7ed      	b.n	7f16 <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
    7f3a:	a801      	add	r0, sp, #4
    7f3c:	4b0b      	ldr	r3, [pc, #44]	; (7f6c <timer_add_task+0xa8>)
    7f3e:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    7f40:	7f23      	ldrb	r3, [r4, #28]
    7f42:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    7f46:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    7f48:	6823      	ldr	r3, [r4, #0]
    7f4a:	69db      	ldr	r3, [r3, #28]
    7f4c:	1d20      	adds	r0, r4, #4
    7f4e:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    7f50:	a801      	add	r0, sp, #4
    7f52:	4b07      	ldr	r3, [pc, #28]	; (7f70 <timer_add_task+0xac>)
    7f54:	4798      	blx	r3
	return ERR_NONE;
    7f56:	2000      	movs	r0, #0
    7f58:	e7dd      	b.n	7f16 <timer_add_task+0x52>
    7f5a:	bf00      	nop
    7f5c:	0001069c 	.word	0x0001069c
    7f60:	000089cd 	.word	0x000089cd
    7f64:	000089d3 	.word	0x000089d3
    7f68:	00007d69 	.word	0x00007d69
    7f6c:	00007399 	.word	0x00007399
    7f70:	000073a7 	.word	0x000073a7

00007f74 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    7f74:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    7f76:	2300      	movs	r3, #0
    7f78:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    7f7a:	69c3      	ldr	r3, [r0, #28]
    7f7c:	b11b      	cbz	r3, 7f86 <usart_transmission_complete+0x12>
    7f7e:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    7f82:	4610      	mov	r0, r2
    7f84:	4798      	blx	r3
    7f86:	bd08      	pop	{r3, pc}

00007f88 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    7f88:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    7f8a:	2300      	movs	r3, #0
    7f8c:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    7f8e:	6a43      	ldr	r3, [r0, #36]	; 0x24
    7f90:	b11b      	cbz	r3, 7f9a <usart_error+0x12>
    7f92:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    7f96:	4610      	mov	r0, r2
    7f98:	4798      	blx	r3
    7f9a:	bd08      	pop	{r3, pc}

00007f9c <usart_fill_rx_buffer>:
{
    7f9c:	b538      	push	{r3, r4, r5, lr}
    7f9e:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    7fa0:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    7fa4:	302c      	adds	r0, #44	; 0x2c
    7fa6:	4b03      	ldr	r3, [pc, #12]	; (7fb4 <usart_fill_rx_buffer+0x18>)
    7fa8:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    7faa:	6a23      	ldr	r3, [r4, #32]
    7fac:	b10b      	cbz	r3, 7fb2 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    7fae:	4628      	mov	r0, r5
    7fb0:	4798      	blx	r3
    7fb2:	bd38      	pop	{r3, r4, r5, pc}
    7fb4:	00008b09 	.word	0x00008b09

00007fb8 <usart_async_write>:
{
    7fb8:	b570      	push	{r4, r5, r6, lr}
    7fba:	460e      	mov	r6, r1
    7fbc:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    7fbe:	4604      	mov	r4, r0
    7fc0:	b1e0      	cbz	r0, 7ffc <usart_async_write+0x44>
    7fc2:	b1e9      	cbz	r1, 8000 <usart_async_write+0x48>
    7fc4:	1c10      	adds	r0, r2, #0
    7fc6:	bf18      	it	ne
    7fc8:	2001      	movne	r0, #1
    7fca:	f240 123b 	movw	r2, #315	; 0x13b
    7fce:	490f      	ldr	r1, [pc, #60]	; (800c <usart_async_write+0x54>)
    7fd0:	4b0f      	ldr	r3, [pc, #60]	; (8010 <usart_async_write+0x58>)
    7fd2:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    7fd4:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    7fd8:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    7fdc:	429a      	cmp	r2, r3
    7fde:	d111      	bne.n	8004 <usart_async_write+0x4c>
	descr->tx_buffer        = (uint8_t *)buf;
    7fe0:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    7fe2:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    7fe6:	2300      	movs	r3, #0
    7fe8:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    7fec:	2301      	movs	r3, #1
    7fee:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    7ff0:	f104 0008 	add.w	r0, r4, #8
    7ff4:	4b07      	ldr	r3, [pc, #28]	; (8014 <usart_async_write+0x5c>)
    7ff6:	4798      	blx	r3
	return (int32_t)length;
    7ff8:	4628      	mov	r0, r5
    7ffa:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    7ffc:	2000      	movs	r0, #0
    7ffe:	e7e4      	b.n	7fca <usart_async_write+0x12>
    8000:	2000      	movs	r0, #0
    8002:	e7e2      	b.n	7fca <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    8004:	f06f 001b 	mvn.w	r0, #27
}
    8008:	bd70      	pop	{r4, r5, r6, pc}
    800a:	bf00      	nop
    800c:	000106b4 	.word	0x000106b4
    8010:	000089cd 	.word	0x000089cd
    8014:	0000a34f 	.word	0x0000a34f

00008018 <usart_process_byte_sent>:
{
    8018:	b510      	push	{r4, lr}
    801a:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    801c:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    801e:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    8022:	429a      	cmp	r2, r3
    8024:	d009      	beq.n	803a <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    8026:	6c02      	ldr	r2, [r0, #64]	; 0x40
    8028:	1c59      	adds	r1, r3, #1
    802a:	8781      	strh	r1, [r0, #60]	; 0x3c
    802c:	5cd1      	ldrb	r1, [r2, r3]
    802e:	4b04      	ldr	r3, [pc, #16]	; (8040 <usart_process_byte_sent+0x28>)
    8030:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    8032:	4620      	mov	r0, r4
    8034:	4b03      	ldr	r3, [pc, #12]	; (8044 <usart_process_byte_sent+0x2c>)
    8036:	4798      	blx	r3
    8038:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    803a:	4b03      	ldr	r3, [pc, #12]	; (8048 <usart_process_byte_sent+0x30>)
    803c:	4798      	blx	r3
    803e:	bd10      	pop	{r4, pc}
    8040:	0000a323 	.word	0x0000a323
    8044:	0000a34f 	.word	0x0000a34f
    8048:	0000a357 	.word	0x0000a357

0000804c <usart_async_read>:
{
    804c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8050:	b082      	sub	sp, #8
    8052:	460f      	mov	r7, r1
    8054:	4690      	mov	r8, r2
	ASSERT(descr && buf && length);
    8056:	4606      	mov	r6, r0
    8058:	b1a0      	cbz	r0, 8084 <usart_async_read+0x38>
    805a:	b199      	cbz	r1, 8084 <usart_async_read+0x38>
    805c:	2a00      	cmp	r2, #0
    805e:	d12d      	bne.n	80bc <usart_async_read+0x70>
    8060:	f44f 72ac 	mov.w	r2, #344	; 0x158
    8064:	4929      	ldr	r1, [pc, #164]	; (810c <usart_async_read+0xc0>)
    8066:	2000      	movs	r0, #0
    8068:	4b29      	ldr	r3, [pc, #164]	; (8110 <usart_async_read+0xc4>)
    806a:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    806c:	a801      	add	r0, sp, #4
    806e:	4b29      	ldr	r3, [pc, #164]	; (8114 <usart_async_read+0xc8>)
    8070:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    8072:	f106 0034 	add.w	r0, r6, #52	; 0x34
    8076:	4b28      	ldr	r3, [pc, #160]	; (8118 <usart_async_read+0xcc>)
    8078:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    807a:	a801      	add	r0, sp, #4
    807c:	4b27      	ldr	r3, [pc, #156]	; (811c <usart_async_read+0xd0>)
    807e:	4798      	blx	r3
	uint16_t                       was_read = 0;
    8080:	2500      	movs	r5, #0
	return (int32_t)was_read;
    8082:	e03e      	b.n	8102 <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    8084:	f44f 72ac 	mov.w	r2, #344	; 0x158
    8088:	4920      	ldr	r1, [pc, #128]	; (810c <usart_async_read+0xc0>)
    808a:	2000      	movs	r0, #0
    808c:	4b20      	ldr	r3, [pc, #128]	; (8110 <usart_async_read+0xc4>)
    808e:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    8090:	a801      	add	r0, sp, #4
    8092:	4b20      	ldr	r3, [pc, #128]	; (8114 <usart_async_read+0xc8>)
    8094:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    8096:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    809a:	4650      	mov	r0, sl
    809c:	4b1e      	ldr	r3, [pc, #120]	; (8118 <usart_async_read+0xcc>)
    809e:	4798      	blx	r3
    80a0:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    80a2:	a801      	add	r0, sp, #4
    80a4:	4b1d      	ldr	r3, [pc, #116]	; (811c <usart_async_read+0xd0>)
    80a6:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    80a8:	f1b9 0f00 	cmp.w	r9, #0
    80ac:	d004      	beq.n	80b8 <usart_async_read+0x6c>
    80ae:	f1b8 0f00 	cmp.w	r8, #0
    80b2:	d119      	bne.n	80e8 <usart_async_read+0x9c>
	uint16_t                       was_read = 0;
    80b4:	2500      	movs	r5, #0
    80b6:	e024      	b.n	8102 <usart_async_read+0xb6>
    80b8:	2500      	movs	r5, #0
    80ba:	e022      	b.n	8102 <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    80bc:	f44f 72ac 	mov.w	r2, #344	; 0x158
    80c0:	4912      	ldr	r1, [pc, #72]	; (810c <usart_async_read+0xc0>)
    80c2:	2001      	movs	r0, #1
    80c4:	4b12      	ldr	r3, [pc, #72]	; (8110 <usart_async_read+0xc4>)
    80c6:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    80c8:	a801      	add	r0, sp, #4
    80ca:	4b12      	ldr	r3, [pc, #72]	; (8114 <usart_async_read+0xc8>)
    80cc:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    80ce:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    80d2:	4650      	mov	r0, sl
    80d4:	4b10      	ldr	r3, [pc, #64]	; (8118 <usart_async_read+0xcc>)
    80d6:	4798      	blx	r3
    80d8:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    80da:	a801      	add	r0, sp, #4
    80dc:	4b0f      	ldr	r3, [pc, #60]	; (811c <usart_async_read+0xd0>)
    80de:	4798      	blx	r3
	uint16_t                       was_read = 0;
    80e0:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    80e2:	f1b9 0f00 	cmp.w	r9, #0
    80e6:	d00c      	beq.n	8102 <usart_async_read+0xb6>
{
    80e8:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    80ea:	4e0d      	ldr	r6, [pc, #52]	; (8120 <usart_async_read+0xd4>)
    80ec:	1c60      	adds	r0, r4, #1
    80ee:	b285      	uxth	r5, r0
    80f0:	1939      	adds	r1, r7, r4
    80f2:	4650      	mov	r0, sl
    80f4:	47b0      	blx	r6
    80f6:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
    80f8:	454c      	cmp	r4, r9
    80fa:	d202      	bcs.n	8102 <usart_async_read+0xb6>
    80fc:	b2a3      	uxth	r3, r4
    80fe:	4598      	cmp	r8, r3
    8100:	d8f4      	bhi.n	80ec <usart_async_read+0xa0>
}
    8102:	4628      	mov	r0, r5
    8104:	b002      	add	sp, #8
    8106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    810a:	bf00      	nop
    810c:	000106b4 	.word	0x000106b4
    8110:	000089cd 	.word	0x000089cd
    8114:	00007399 	.word	0x00007399
    8118:	00008b49 	.word	0x00008b49
    811c:	000073a7 	.word	0x000073a7
    8120:	00008ac5 	.word	0x00008ac5

00008124 <usart_async_init>:
{
    8124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8126:	460d      	mov	r5, r1
    8128:	4616      	mov	r6, r2
    812a:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    812c:	4604      	mov	r4, r0
    812e:	b320      	cbz	r0, 817a <usart_async_init+0x56>
    8130:	b329      	cbz	r1, 817e <usart_async_init+0x5a>
    8132:	b332      	cbz	r2, 8182 <usart_async_init+0x5e>
    8134:	1c18      	adds	r0, r3, #0
    8136:	bf18      	it	ne
    8138:	2001      	movne	r0, #1
    813a:	223a      	movs	r2, #58	; 0x3a
    813c:	4913      	ldr	r1, [pc, #76]	; (818c <usart_async_init+0x68>)
    813e:	4b14      	ldr	r3, [pc, #80]	; (8190 <usart_async_init+0x6c>)
    8140:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    8142:	463a      	mov	r2, r7
    8144:	4631      	mov	r1, r6
    8146:	f104 0034 	add.w	r0, r4, #52	; 0x34
    814a:	4b12      	ldr	r3, [pc, #72]	; (8194 <usart_async_init+0x70>)
    814c:	4798      	blx	r3
    814e:	b9d0      	cbnz	r0, 8186 <usart_async_init+0x62>
	init_status = _usart_async_init(&descr->device, hw);
    8150:	4629      	mov	r1, r5
    8152:	f104 0008 	add.w	r0, r4, #8
    8156:	4b10      	ldr	r3, [pc, #64]	; (8198 <usart_async_init+0x74>)
    8158:	4798      	blx	r3
	if (init_status) {
    815a:	4603      	mov	r3, r0
    815c:	b958      	cbnz	r0, 8176 <usart_async_init+0x52>
	descr->io.read  = usart_async_read;
    815e:	4a0f      	ldr	r2, [pc, #60]	; (819c <usart_async_init+0x78>)
    8160:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    8162:	4a0f      	ldr	r2, [pc, #60]	; (81a0 <usart_async_init+0x7c>)
    8164:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    8166:	4a0f      	ldr	r2, [pc, #60]	; (81a4 <usart_async_init+0x80>)
    8168:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    816a:	4a0f      	ldr	r2, [pc, #60]	; (81a8 <usart_async_init+0x84>)
    816c:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    816e:	4a0f      	ldr	r2, [pc, #60]	; (81ac <usart_async_init+0x88>)
    8170:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    8172:	4a0f      	ldr	r2, [pc, #60]	; (81b0 <usart_async_init+0x8c>)
    8174:	6162      	str	r2, [r4, #20]
}
    8176:	4618      	mov	r0, r3
    8178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    817a:	2000      	movs	r0, #0
    817c:	e7dd      	b.n	813a <usart_async_init+0x16>
    817e:	2000      	movs	r0, #0
    8180:	e7db      	b.n	813a <usart_async_init+0x16>
    8182:	2000      	movs	r0, #0
    8184:	e7d9      	b.n	813a <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    8186:	f06f 030c 	mvn.w	r3, #12
    818a:	e7f4      	b.n	8176 <usart_async_init+0x52>
    818c:	000106b4 	.word	0x000106b4
    8190:	000089cd 	.word	0x000089cd
    8194:	00008a75 	.word	0x00008a75
    8198:	0000a255 	.word	0x0000a255
    819c:	0000804d 	.word	0x0000804d
    81a0:	00007fb9 	.word	0x00007fb9
    81a4:	00008019 	.word	0x00008019
    81a8:	00007f9d 	.word	0x00007f9d
    81ac:	00007f75 	.word	0x00007f75
    81b0:	00007f89 	.word	0x00007f89

000081b4 <usart_async_enable>:
{
    81b4:	b510      	push	{r4, lr}
	ASSERT(descr);
    81b6:	4604      	mov	r4, r0
    81b8:	2261      	movs	r2, #97	; 0x61
    81ba:	4906      	ldr	r1, [pc, #24]	; (81d4 <usart_async_enable+0x20>)
    81bc:	3000      	adds	r0, #0
    81be:	bf18      	it	ne
    81c0:	2001      	movne	r0, #1
    81c2:	4b05      	ldr	r3, [pc, #20]	; (81d8 <usart_async_enable+0x24>)
    81c4:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    81c6:	f104 0008 	add.w	r0, r4, #8
    81ca:	4b04      	ldr	r3, [pc, #16]	; (81dc <usart_async_enable+0x28>)
    81cc:	4798      	blx	r3
}
    81ce:	2000      	movs	r0, #0
    81d0:	bd10      	pop	{r4, pc}
    81d2:	bf00      	nop
    81d4:	000106b4 	.word	0x000106b4
    81d8:	000089cd 	.word	0x000089cd
    81dc:	0000a2e5 	.word	0x0000a2e5

000081e0 <usart_async_disable>:
{
    81e0:	b510      	push	{r4, lr}
	ASSERT(descr);
    81e2:	4604      	mov	r4, r0
    81e4:	226c      	movs	r2, #108	; 0x6c
    81e6:	4906      	ldr	r1, [pc, #24]	; (8200 <usart_async_disable+0x20>)
    81e8:	3000      	adds	r0, #0
    81ea:	bf18      	it	ne
    81ec:	2001      	movne	r0, #1
    81ee:	4b05      	ldr	r3, [pc, #20]	; (8204 <usart_async_disable+0x24>)
    81f0:	4798      	blx	r3
	_usart_async_disable(&descr->device);
    81f2:	f104 0008 	add.w	r0, r4, #8
    81f6:	4b04      	ldr	r3, [pc, #16]	; (8208 <usart_async_disable+0x28>)
    81f8:	4798      	blx	r3
}
    81fa:	2000      	movs	r0, #0
    81fc:	bd10      	pop	{r4, pc}
    81fe:	bf00      	nop
    8200:	000106b4 	.word	0x000106b4
    8204:	000089cd 	.word	0x000089cd
    8208:	0000a2f9 	.word	0x0000a2f9

0000820c <usart_async_get_io_descriptor>:
{
    820c:	b538      	push	{r3, r4, r5, lr}
    820e:	460c      	mov	r4, r1
	ASSERT(descr && io);
    8210:	4605      	mov	r5, r0
    8212:	b148      	cbz	r0, 8228 <usart_async_get_io_descriptor+0x1c>
    8214:	1c08      	adds	r0, r1, #0
    8216:	bf18      	it	ne
    8218:	2001      	movne	r0, #1
    821a:	2277      	movs	r2, #119	; 0x77
    821c:	4903      	ldr	r1, [pc, #12]	; (822c <usart_async_get_io_descriptor+0x20>)
    821e:	4b04      	ldr	r3, [pc, #16]	; (8230 <usart_async_get_io_descriptor+0x24>)
    8220:	4798      	blx	r3
	*io = &descr->io;
    8222:	6025      	str	r5, [r4, #0]
}
    8224:	2000      	movs	r0, #0
    8226:	bd38      	pop	{r3, r4, r5, pc}
    8228:	2000      	movs	r0, #0
    822a:	e7f6      	b.n	821a <usart_async_get_io_descriptor+0xe>
    822c:	000106b4 	.word	0x000106b4
    8230:	000089cd 	.word	0x000089cd

00008234 <usart_async_register_callback>:
{
    8234:	b570      	push	{r4, r5, r6, lr}
    8236:	460c      	mov	r4, r1
    8238:	4616      	mov	r6, r2
	ASSERT(descr);
    823a:	4605      	mov	r5, r0
    823c:	2283      	movs	r2, #131	; 0x83
    823e:	4917      	ldr	r1, [pc, #92]	; (829c <usart_async_register_callback+0x68>)
    8240:	3000      	adds	r0, #0
    8242:	bf18      	it	ne
    8244:	2001      	movne	r0, #1
    8246:	4b16      	ldr	r3, [pc, #88]	; (82a0 <usart_async_register_callback+0x6c>)
    8248:	4798      	blx	r3
	switch (type) {
    824a:	2c01      	cmp	r4, #1
    824c:	d010      	beq.n	8270 <usart_async_register_callback+0x3c>
    824e:	b124      	cbz	r4, 825a <usart_async_register_callback+0x26>
    8250:	2c02      	cmp	r4, #2
    8252:	d018      	beq.n	8286 <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    8254:	f06f 000c 	mvn.w	r0, #12
}
    8258:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    825a:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    825c:	1c32      	adds	r2, r6, #0
    825e:	bf18      	it	ne
    8260:	2201      	movne	r2, #1
    8262:	2101      	movs	r1, #1
    8264:	f105 0008 	add.w	r0, r5, #8
    8268:	4b0e      	ldr	r3, [pc, #56]	; (82a4 <usart_async_register_callback+0x70>)
    826a:	4798      	blx	r3
	return ERR_NONE;
    826c:	2000      	movs	r0, #0
		break;
    826e:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    8270:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    8272:	1c32      	adds	r2, r6, #0
    8274:	bf18      	it	ne
    8276:	2201      	movne	r2, #1
    8278:	2102      	movs	r1, #2
    827a:	f105 0008 	add.w	r0, r5, #8
    827e:	4b09      	ldr	r3, [pc, #36]	; (82a4 <usart_async_register_callback+0x70>)
    8280:	4798      	blx	r3
	return ERR_NONE;
    8282:	2000      	movs	r0, #0
		break;
    8284:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    8286:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    8288:	1c32      	adds	r2, r6, #0
    828a:	bf18      	it	ne
    828c:	2201      	movne	r2, #1
    828e:	2103      	movs	r1, #3
    8290:	f105 0008 	add.w	r0, r5, #8
    8294:	4b03      	ldr	r3, [pc, #12]	; (82a4 <usart_async_register_callback+0x70>)
    8296:	4798      	blx	r3
	return ERR_NONE;
    8298:	2000      	movs	r0, #0
		break;
    829a:	bd70      	pop	{r4, r5, r6, pc}
    829c:	000106b4 	.word	0x000106b4
    82a0:	000089cd 	.word	0x000089cd
    82a4:	0000a361 	.word	0x0000a361

000082a8 <usart_async_set_parity>:
{
    82a8:	b538      	push	{r3, r4, r5, lr}
    82aa:	460d      	mov	r5, r1
	ASSERT(descr);
    82ac:	4604      	mov	r4, r0
    82ae:	22cb      	movs	r2, #203	; 0xcb
    82b0:	4906      	ldr	r1, [pc, #24]	; (82cc <usart_async_set_parity+0x24>)
    82b2:	3000      	adds	r0, #0
    82b4:	bf18      	it	ne
    82b6:	2001      	movne	r0, #1
    82b8:	4b05      	ldr	r3, [pc, #20]	; (82d0 <usart_async_set_parity+0x28>)
    82ba:	4798      	blx	r3
	_usart_async_set_parity(&descr->device, parity);
    82bc:	4629      	mov	r1, r5
    82be:	f104 0008 	add.w	r0, r4, #8
    82c2:	4b04      	ldr	r3, [pc, #16]	; (82d4 <usart_async_set_parity+0x2c>)
    82c4:	4798      	blx	r3
}
    82c6:	2000      	movs	r0, #0
    82c8:	bd38      	pop	{r3, r4, r5, pc}
    82ca:	bf00      	nop
    82cc:	000106b4 	.word	0x000106b4
    82d0:	000089cd 	.word	0x000089cd
    82d4:	0000a30d 	.word	0x0000a30d

000082d8 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    82d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    82dc:	460f      	mov	r7, r1
    82de:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    82e0:	4604      	mov	r4, r0
    82e2:	b328      	cbz	r0, 8330 <usart_sync_write+0x58>
    82e4:	b331      	cbz	r1, 8334 <usart_sync_write+0x5c>
    82e6:	1c10      	adds	r0, r2, #0
    82e8:	bf18      	it	ne
    82ea:	2001      	movne	r0, #1
    82ec:	22f1      	movs	r2, #241	; 0xf1
    82ee:	4912      	ldr	r1, [pc, #72]	; (8338 <usart_sync_write+0x60>)
    82f0:	4b12      	ldr	r3, [pc, #72]	; (833c <usart_sync_write+0x64>)
    82f2:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    82f4:	3408      	adds	r4, #8
    82f6:	4d12      	ldr	r5, [pc, #72]	; (8340 <usart_sync_write+0x68>)
    82f8:	4620      	mov	r0, r4
    82fa:	47a8      	blx	r5
    82fc:	2800      	cmp	r0, #0
    82fe:	d0fb      	beq.n	82f8 <usart_sync_write+0x20>
    8300:	3f01      	subs	r7, #1
    8302:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    8304:	f8df 9040 	ldr.w	r9, [pc, #64]	; 8348 <usart_sync_write+0x70>
		while (!_usart_sync_is_ready_to_send(&descr->device))
    8308:	4d0d      	ldr	r5, [pc, #52]	; (8340 <usart_sync_write+0x68>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
    830a:	f817 1f01 	ldrb.w	r1, [r7, #1]!
    830e:	4620      	mov	r0, r4
    8310:	47c8      	blx	r9
		while (!_usart_sync_is_ready_to_send(&descr->device))
    8312:	4620      	mov	r0, r4
    8314:	47a8      	blx	r5
    8316:	2800      	cmp	r0, #0
    8318:	d0fb      	beq.n	8312 <usart_sync_write+0x3a>
			;
	} while (++offset < length);
    831a:	3601      	adds	r6, #1
    831c:	4546      	cmp	r6, r8
    831e:	d3f4      	bcc.n	830a <usart_sync_write+0x32>
	while (!_usart_sync_is_transmit_done(&descr->device))
    8320:	4d08      	ldr	r5, [pc, #32]	; (8344 <usart_sync_write+0x6c>)
    8322:	4620      	mov	r0, r4
    8324:	47a8      	blx	r5
    8326:	2800      	cmp	r0, #0
    8328:	d0fb      	beq.n	8322 <usart_sync_write+0x4a>
		;
	return (int32_t)offset;
}
    832a:	4630      	mov	r0, r6
    832c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    8330:	2000      	movs	r0, #0
    8332:	e7db      	b.n	82ec <usart_sync_write+0x14>
    8334:	2000      	movs	r0, #0
    8336:	e7d9      	b.n	82ec <usart_sync_write+0x14>
    8338:	000106d4 	.word	0x000106d4
    833c:	000089cd 	.word	0x000089cd
    8340:	0000a331 	.word	0x0000a331
    8344:	0000a33b 	.word	0x0000a33b
    8348:	0000a31d 	.word	0x0000a31d

0000834c <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    834c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8350:	460f      	mov	r7, r1
    8352:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    8354:	4604      	mov	r4, r0
    8356:	b1e0      	cbz	r0, 8392 <usart_sync_read+0x46>
    8358:	b1e9      	cbz	r1, 8396 <usart_sync_read+0x4a>
    835a:	1c10      	adds	r0, r2, #0
    835c:	bf18      	it	ne
    835e:	2001      	movne	r0, #1
    8360:	f44f 7286 	mov.w	r2, #268	; 0x10c
    8364:	490d      	ldr	r1, [pc, #52]	; (839c <usart_sync_read+0x50>)
    8366:	4b0e      	ldr	r3, [pc, #56]	; (83a0 <usart_sync_read+0x54>)
    8368:	4798      	blx	r3
    836a:	3f01      	subs	r7, #1
	uint32_t                      offset = 0;
    836c:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    836e:	3408      	adds	r4, #8
    8370:	4d0c      	ldr	r5, [pc, #48]	; (83a4 <usart_sync_read+0x58>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    8372:	f8df 9034 	ldr.w	r9, [pc, #52]	; 83a8 <usart_sync_read+0x5c>
		while (!_usart_sync_is_byte_received(&descr->device))
    8376:	4620      	mov	r0, r4
    8378:	47a8      	blx	r5
    837a:	2800      	cmp	r0, #0
    837c:	d0fb      	beq.n	8376 <usart_sync_read+0x2a>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    837e:	4620      	mov	r0, r4
    8380:	47c8      	blx	r9
    8382:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
    8386:	3601      	adds	r6, #1
    8388:	4546      	cmp	r6, r8
    838a:	d3f4      	bcc.n	8376 <usart_sync_read+0x2a>

	return (int32_t)offset;
}
    838c:	4630      	mov	r0, r6
    838e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    8392:	2000      	movs	r0, #0
    8394:	e7e4      	b.n	8360 <usart_sync_read+0x14>
    8396:	2000      	movs	r0, #0
    8398:	e7e2      	b.n	8360 <usart_sync_read+0x14>
    839a:	bf00      	nop
    839c:	000106d4 	.word	0x000106d4
    83a0:	000089cd 	.word	0x000089cd
    83a4:	0000a345 	.word	0x0000a345
    83a8:	0000a329 	.word	0x0000a329

000083ac <usart_sync_init>:
{
    83ac:	b538      	push	{r3, r4, r5, lr}
    83ae:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    83b0:	4604      	mov	r4, r0
    83b2:	b198      	cbz	r0, 83dc <usart_sync_init+0x30>
    83b4:	1c08      	adds	r0, r1, #0
    83b6:	bf18      	it	ne
    83b8:	2001      	movne	r0, #1
    83ba:	2234      	movs	r2, #52	; 0x34
    83bc:	4908      	ldr	r1, [pc, #32]	; (83e0 <usart_sync_init+0x34>)
    83be:	4b09      	ldr	r3, [pc, #36]	; (83e4 <usart_sync_init+0x38>)
    83c0:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    83c2:	4629      	mov	r1, r5
    83c4:	f104 0008 	add.w	r0, r4, #8
    83c8:	4b07      	ldr	r3, [pc, #28]	; (83e8 <usart_sync_init+0x3c>)
    83ca:	4798      	blx	r3
	if (init_status) {
    83cc:	4603      	mov	r3, r0
    83ce:	b918      	cbnz	r0, 83d8 <usart_sync_init+0x2c>
	descr->io.read  = usart_sync_read;
    83d0:	4a06      	ldr	r2, [pc, #24]	; (83ec <usart_sync_init+0x40>)
    83d2:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
    83d4:	4a06      	ldr	r2, [pc, #24]	; (83f0 <usart_sync_init+0x44>)
    83d6:	6022      	str	r2, [r4, #0]
}
    83d8:	4618      	mov	r0, r3
    83da:	bd38      	pop	{r3, r4, r5, pc}
    83dc:	2000      	movs	r0, #0
    83de:	e7ec      	b.n	83ba <usart_sync_init+0xe>
    83e0:	000106d4 	.word	0x000106d4
    83e4:	000089cd 	.word	0x000089cd
    83e8:	0000a229 	.word	0x0000a229
    83ec:	0000834d 	.word	0x0000834d
    83f0:	000082d9 	.word	0x000082d9

000083f4 <usart_sync_enable>:
{
    83f4:	b510      	push	{r4, lr}
	ASSERT(descr);
    83f6:	4604      	mov	r4, r0
    83f8:	2253      	movs	r2, #83	; 0x53
    83fa:	4906      	ldr	r1, [pc, #24]	; (8414 <usart_sync_enable+0x20>)
    83fc:	3000      	adds	r0, #0
    83fe:	bf18      	it	ne
    8400:	2001      	movne	r0, #1
    8402:	4b05      	ldr	r3, [pc, #20]	; (8418 <usart_sync_enable+0x24>)
    8404:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    8406:	f104 0008 	add.w	r0, r4, #8
    840a:	4b04      	ldr	r3, [pc, #16]	; (841c <usart_sync_enable+0x28>)
    840c:	4798      	blx	r3
}
    840e:	2000      	movs	r0, #0
    8410:	bd10      	pop	{r4, pc}
    8412:	bf00      	nop
    8414:	000106d4 	.word	0x000106d4
    8418:	000089cd 	.word	0x000089cd
    841c:	0000a2d1 	.word	0x0000a2d1

00008420 <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    8420:	4b0f      	ldr	r3, [pc, #60]	; (8460 <_usb_d_find_ep+0x40>)
    8422:	7859      	ldrb	r1, [r3, #1]
    8424:	4288      	cmp	r0, r1
    8426:	d018      	beq.n	845a <_usb_d_find_ep+0x3a>
{
    8428:	b430      	push	{r4, r5}
    842a:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    842c:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    842e:	f000 050f 	and.w	r5, r0, #15
    8432:	e007      	b.n	8444 <_usb_d_find_ep+0x24>
    8434:	3301      	adds	r3, #1
    8436:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    8438:	2b0d      	cmp	r3, #13
    843a:	d009      	beq.n	8450 <_usb_d_find_ep+0x30>
    843c:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    843e:	7851      	ldrb	r1, [r2, #1]
    8440:	4281      	cmp	r1, r0
    8442:	d007      	beq.n	8454 <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    8444:	7814      	ldrb	r4, [r2, #0]
    8446:	2c00      	cmp	r4, #0
    8448:	d1f4      	bne.n	8434 <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    844a:	428d      	cmp	r5, r1
    844c:	d1f2      	bne.n	8434 <_usb_d_find_ep+0x14>
    844e:	e001      	b.n	8454 <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    8450:	f04f 33ff 	mov.w	r3, #4294967295
}
    8454:	4618      	mov	r0, r3
    8456:	bc30      	pop	{r4, r5}
    8458:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    845a:	2300      	movs	r3, #0
}
    845c:	4618      	mov	r0, r3
    845e:	4770      	bx	lr
    8460:	200006d4 	.word	0x200006d4

00008464 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    8464:	2000      	movs	r0, #0
    8466:	4770      	bx	lr

00008468 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    8468:	b538      	push	{r3, r4, r5, lr}
    846a:	4604      	mov	r4, r0
    846c:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    846e:	4b09      	ldr	r3, [pc, #36]	; (8494 <usb_d_cb_trans_more+0x2c>)
    8470:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    8472:	4b09      	ldr	r3, [pc, #36]	; (8498 <usb_d_cb_trans_more+0x30>)
    8474:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    8478:	789b      	ldrb	r3, [r3, #2]
    847a:	2b03      	cmp	r3, #3
    847c:	d001      	beq.n	8482 <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    847e:	2000      	movs	r0, #0
}
    8480:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    8482:	4b05      	ldr	r3, [pc, #20]	; (8498 <usb_d_cb_trans_more+0x30>)
    8484:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    8488:	6983      	ldr	r3, [r0, #24]
    848a:	4629      	mov	r1, r5
    848c:	4620      	mov	r0, r4
    848e:	4798      	blx	r3
    8490:	bd38      	pop	{r3, r4, r5, pc}
    8492:	bf00      	nop
    8494:	00008421 	.word	0x00008421
    8498:	200006d4 	.word	0x200006d4

0000849c <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    849c:	b5f0      	push	{r4, r5, r6, r7, lr}
    849e:	b085      	sub	sp, #20
    84a0:	4606      	mov	r6, r0
    84a2:	460d      	mov	r5, r1
    84a4:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    84a6:	4b4d      	ldr	r3, [pc, #308]	; (85dc <_usb_d_cb_trans_done+0x140>)
    84a8:	4798      	blx	r3
    84aa:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    84ac:	2d00      	cmp	r5, #0
    84ae:	d15b      	bne.n	8568 <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    84b0:	4a4b      	ldr	r2, [pc, #300]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    84b2:	0143      	lsls	r3, r0, #5
    84b4:	18d1      	adds	r1, r2, r3
    84b6:	2000      	movs	r0, #0
    84b8:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    84ba:	5cd3      	ldrb	r3, [r2, r3]
    84bc:	b173      	cbz	r3, 84dc <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    84be:	4b48      	ldr	r3, [pc, #288]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    84c0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    84c4:	2201      	movs	r2, #1
    84c6:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    84c8:	4845      	ldr	r0, [pc, #276]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    84ca:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    84ce:	69c3      	ldr	r3, [r0, #28]
    84d0:	463a      	mov	r2, r7
    84d2:	78c1      	ldrb	r1, [r0, #3]
    84d4:	4630      	mov	r0, r6
    84d6:	4798      	blx	r3
}
    84d8:	b005      	add	sp, #20
    84da:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    84dc:	788b      	ldrb	r3, [r1, #2]
    84de:	2b03      	cmp	r3, #3
    84e0:	d00b      	beq.n	84fa <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    84e2:	483f      	ldr	r0, [pc, #252]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    84e4:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    84e8:	4614      	mov	r4, r2
    84ea:	69d3      	ldr	r3, [r2, #28]
    84ec:	320c      	adds	r2, #12
    84ee:	2100      	movs	r1, #0
    84f0:	7860      	ldrb	r0, [r4, #1]
    84f2:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    84f4:	2302      	movs	r3, #2
    84f6:	70a3      	strb	r3, [r4, #2]
    84f8:	e7ee      	b.n	84d8 <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    84fa:	460b      	mov	r3, r1
    84fc:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    8500:	460a      	mov	r2, r1
    8502:	69ce      	ldr	r6, [r1, #28]
    8504:	320c      	adds	r2, #12
    8506:	2101      	movs	r1, #1
    8508:	7858      	ldrb	r0, [r3, #1]
    850a:	47b0      	blx	r6
		if (err) {
    850c:	b1a0      	cbz	r0, 8538 <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    850e:	4b34      	ldr	r3, [pc, #208]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    8510:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8514:	2205      	movs	r2, #5
    8516:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    8518:	2202      	movs	r2, #2
    851a:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    851c:	2d00      	cmp	r5, #0
    851e:	db09      	blt.n	8534 <_usb_d_cb_trans_done+0x98>
    8520:	482f      	ldr	r0, [pc, #188]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    8522:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    8526:	7840      	ldrb	r0, [r0, #1]
    8528:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    852c:	2101      	movs	r1, #1
    852e:	4b2d      	ldr	r3, [pc, #180]	; (85e4 <_usb_d_cb_trans_done+0x148>)
    8530:	4798      	blx	r3
    8532:	e7d1      	b.n	84d8 <_usb_d_cb_trans_done+0x3c>
    8534:	7858      	ldrb	r0, [r3, #1]
    8536:	e7f9      	b.n	852c <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    8538:	4829      	ldr	r0, [pc, #164]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    853a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    853e:	2304      	movs	r3, #4
    8540:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    8542:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    8544:	2200      	movs	r2, #0
    8546:	9201      	str	r2, [sp, #4]
    8548:	9202      	str	r2, [sp, #8]
    854a:	4295      	cmp	r5, r2
    854c:	bfac      	ite	ge
    854e:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    8552:	f003 030f 	andlt.w	r3, r3, #15
    8556:	f88d 300c 	strb.w	r3, [sp, #12]
    855a:	2301      	movs	r3, #1
    855c:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    8560:	a801      	add	r0, sp, #4
    8562:	4b21      	ldr	r3, [pc, #132]	; (85e8 <_usb_d_cb_trans_done+0x14c>)
    8564:	4798      	blx	r3
    8566:	e7b7      	b.n	84d8 <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    8568:	2d01      	cmp	r5, #1
    856a:	d00a      	beq.n	8582 <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    856c:	2d02      	cmp	r5, #2
    856e:	d01c      	beq.n	85aa <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    8570:	2d03      	cmp	r5, #3
    8572:	d02a      	beq.n	85ca <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    8574:	4b1a      	ldr	r3, [pc, #104]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    8576:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    857a:	2206      	movs	r2, #6
    857c:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    857e:	70da      	strb	r2, [r3, #3]
    8580:	e7a2      	b.n	84c8 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    8582:	4a17      	ldr	r2, [pc, #92]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    8584:	0143      	lsls	r3, r0, #5
    8586:	18d1      	adds	r1, r2, r3
    8588:	2002      	movs	r0, #2
    858a:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    858c:	5cd3      	ldrb	r3, [r2, r3]
    858e:	b12b      	cbz	r3, 859c <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    8590:	4b13      	ldr	r3, [pc, #76]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    8592:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8596:	2205      	movs	r2, #5
    8598:	709a      	strb	r2, [r3, #2]
    859a:	e795      	b.n	84c8 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    859c:	460b      	mov	r3, r1
    859e:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    85a0:	2100      	movs	r1, #0
    85a2:	4630      	mov	r0, r6
    85a4:	4b0f      	ldr	r3, [pc, #60]	; (85e4 <_usb_d_cb_trans_done+0x148>)
    85a6:	4798      	blx	r3
    85a8:	e78e      	b.n	84c8 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    85aa:	4a0d      	ldr	r2, [pc, #52]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    85ac:	0143      	lsls	r3, r0, #5
    85ae:	18d1      	adds	r1, r2, r3
    85b0:	2004      	movs	r0, #4
    85b2:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    85b4:	5cd3      	ldrb	r3, [r2, r3]
    85b6:	b12b      	cbz	r3, 85c4 <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    85b8:	4b09      	ldr	r3, [pc, #36]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    85ba:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    85be:	2201      	movs	r2, #1
    85c0:	709a      	strb	r2, [r3, #2]
    85c2:	e781      	b.n	84c8 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    85c4:	2302      	movs	r3, #2
    85c6:	708b      	strb	r3, [r1, #2]
			return;
    85c8:	e786      	b.n	84d8 <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    85ca:	4b05      	ldr	r3, [pc, #20]	; (85e0 <_usb_d_cb_trans_done+0x144>)
    85cc:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    85d0:	2200      	movs	r2, #0
    85d2:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    85d4:	2205      	movs	r2, #5
    85d6:	70da      	strb	r2, [r3, #3]
    85d8:	e776      	b.n	84c8 <_usb_d_cb_trans_done+0x2c>
    85da:	bf00      	nop
    85dc:	00008421 	.word	0x00008421
    85e0:	200006d4 	.word	0x200006d4
    85e4:	0000c29d 	.word	0x0000c29d
    85e8:	0000c445 	.word	0x0000c445

000085ec <usb_d_cb_trans_setup>:
{
    85ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    85f0:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    85f2:	4b1c      	ldr	r3, [pc, #112]	; (8664 <usb_d_cb_trans_setup+0x78>)
    85f4:	4798      	blx	r3
    85f6:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    85f8:	4c1b      	ldr	r4, [pc, #108]	; (8668 <usb_d_cb_trans_setup+0x7c>)
    85fa:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    85fe:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    8600:	4621      	mov	r1, r4
    8602:	4628      	mov	r0, r5
    8604:	4b19      	ldr	r3, [pc, #100]	; (866c <usb_d_cb_trans_setup+0x80>)
    8606:	4798      	blx	r3
	if (n != 8) {
    8608:	b2c0      	uxtb	r0, r0
    860a:	2808      	cmp	r0, #8
    860c:	d009      	beq.n	8622 <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    860e:	2101      	movs	r1, #1
    8610:	4628      	mov	r0, r5
    8612:	4c17      	ldr	r4, [pc, #92]	; (8670 <usb_d_cb_trans_setup+0x84>)
    8614:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    8616:	2101      	movs	r1, #1
    8618:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    861c:	47a0      	blx	r4
		return;
    861e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    8622:	2100      	movs	r1, #0
    8624:	4628      	mov	r0, r5
    8626:	4f12      	ldr	r7, [pc, #72]	; (8670 <usb_d_cb_trans_setup+0x84>)
    8628:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    862a:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    862e:	2100      	movs	r1, #0
    8630:	4640      	mov	r0, r8
    8632:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    8634:	4b0c      	ldr	r3, [pc, #48]	; (8668 <usb_d_cb_trans_setup+0x7c>)
    8636:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    863a:	2201      	movs	r2, #1
    863c:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    863e:	695b      	ldr	r3, [r3, #20]
    8640:	4621      	mov	r1, r4
    8642:	4628      	mov	r0, r5
    8644:	4798      	blx	r3
    8646:	b108      	cbz	r0, 864c <usb_d_cb_trans_setup+0x60>
    8648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    864c:	4b06      	ldr	r3, [pc, #24]	; (8668 <usb_d_cb_trans_setup+0x7c>)
    864e:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    8652:	2305      	movs	r3, #5
    8654:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    8656:	2101      	movs	r1, #1
    8658:	4628      	mov	r0, r5
    865a:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    865c:	2101      	movs	r1, #1
    865e:	4640      	mov	r0, r8
    8660:	47b8      	blx	r7
    8662:	e7f1      	b.n	8648 <usb_d_cb_trans_setup+0x5c>
    8664:	00008421 	.word	0x00008421
    8668:	200006d4 	.word	0x200006d4
    866c:	0000c3e5 	.word	0x0000c3e5
    8670:	0000c29d 	.word	0x0000c29d

00008674 <usb_d_init>:

int32_t usb_d_init(void)
{
    8674:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    8676:	4b11      	ldr	r3, [pc, #68]	; (86bc <usb_d_init+0x48>)
    8678:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    867a:	2800      	cmp	r0, #0
    867c:	db1d      	blt.n	86ba <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    867e:	4c10      	ldr	r4, [pc, #64]	; (86c0 <usb_d_init+0x4c>)
    8680:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    8684:	2100      	movs	r1, #0
    8686:	4620      	mov	r0, r4
    8688:	4b0e      	ldr	r3, [pc, #56]	; (86c4 <usb_d_init+0x50>)
    868a:	4798      	blx	r3
    868c:	4623      	mov	r3, r4
    868e:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    8692:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    8694:	4a0c      	ldr	r2, [pc, #48]	; (86c8 <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    8696:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    8698:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    869a:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    869c:	61da      	str	r2, [r3, #28]
    869e:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    86a0:	4283      	cmp	r3, r0
    86a2:	d1f8      	bne.n	8696 <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    86a4:	4909      	ldr	r1, [pc, #36]	; (86cc <usb_d_init+0x58>)
    86a6:	2000      	movs	r0, #0
    86a8:	4c09      	ldr	r4, [pc, #36]	; (86d0 <usb_d_init+0x5c>)
    86aa:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    86ac:	4909      	ldr	r1, [pc, #36]	; (86d4 <usb_d_init+0x60>)
    86ae:	2001      	movs	r0, #1
    86b0:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    86b2:	4909      	ldr	r1, [pc, #36]	; (86d8 <usb_d_init+0x64>)
    86b4:	2002      	movs	r0, #2
    86b6:	47a0      	blx	r4
	return ERR_NONE;
    86b8:	2000      	movs	r0, #0
}
    86ba:	bd10      	pop	{r4, pc}
    86bc:	0000bc69 	.word	0x0000bc69
    86c0:	200006d4 	.word	0x200006d4
    86c4:	0000eb83 	.word	0x0000eb83
    86c8:	00008465 	.word	0x00008465
    86cc:	000085ed 	.word	0x000085ed
    86d0:	0000c64d 	.word	0x0000c64d
    86d4:	00008469 	.word	0x00008469
    86d8:	0000849d 	.word	0x0000849d

000086dc <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    86dc:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    86de:	4b01      	ldr	r3, [pc, #4]	; (86e4 <usb_d_register_callback+0x8>)
    86e0:	4798      	blx	r3
    86e2:	bd08      	pop	{r3, pc}
    86e4:	0000c625 	.word	0x0000c625

000086e8 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    86e8:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    86ea:	4b01      	ldr	r3, [pc, #4]	; (86f0 <usb_d_enable+0x8>)
    86ec:	4798      	blx	r3
}
    86ee:	bd08      	pop	{r3, pc}
    86f0:	0000bd71 	.word	0x0000bd71

000086f4 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    86f4:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    86f6:	4b01      	ldr	r3, [pc, #4]	; (86fc <usb_d_attach+0x8>)
    86f8:	4798      	blx	r3
    86fa:	bd08      	pop	{r3, pc}
    86fc:	0000bddd 	.word	0x0000bddd

00008700 <usb_d_get_frame_num>:
{
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
    8700:	b508      	push	{r3, lr}
	return _usb_d_dev_get_frame_n();
    8702:	4b01      	ldr	r3, [pc, #4]	; (8708 <usb_d_get_frame_num+0x8>)
    8704:	4798      	blx	r3
}
    8706:	bd08      	pop	{r3, pc}
    8708:	0000bdfb 	.word	0x0000bdfb

0000870c <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    870c:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    870e:	4b01      	ldr	r3, [pc, #4]	; (8714 <usb_d_set_address+0x8>)
    8710:	4798      	blx	r3
    8712:	bd08      	pop	{r3, pc}
    8714:	0000bdef 	.word	0x0000bdef

00008718 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    8718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    871a:	4606      	mov	r6, r0
    871c:	460c      	mov	r4, r1
    871e:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    8720:	4b0f      	ldr	r3, [pc, #60]	; (8760 <usb_d_ep_init+0x48>)
    8722:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    8724:	2800      	cmp	r0, #0
    8726:	da14      	bge.n	8752 <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    8728:	20ff      	movs	r0, #255	; 0xff
    872a:	4b0d      	ldr	r3, [pc, #52]	; (8760 <usb_d_ep_init+0x48>)
    872c:	4798      	blx	r3
		if (ep_index < 0) {
    872e:	1e05      	subs	r5, r0, #0
    8730:	db12      	blt.n	8758 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    8732:	463a      	mov	r2, r7
    8734:	4621      	mov	r1, r4
    8736:	4630      	mov	r0, r6
    8738:	4b0a      	ldr	r3, [pc, #40]	; (8764 <usb_d_ep_init+0x4c>)
    873a:	4798      	blx	r3
	if (rc < 0) {
    873c:	2800      	cmp	r0, #0
    873e:	db0d      	blt.n	875c <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    8740:	4b09      	ldr	r3, [pc, #36]	; (8768 <usb_d_ep_init+0x50>)
    8742:	0168      	lsls	r0, r5, #5
    8744:	181a      	adds	r2, r3, r0
    8746:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    8748:	f004 0403 	and.w	r4, r4, #3
    874c:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    874e:	2000      	movs	r0, #0
    8750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    8752:	f06f 0013 	mvn.w	r0, #19
    8756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    8758:	f06f 0014 	mvn.w	r0, #20
}
    875c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    875e:	bf00      	nop
    8760:	00008421 	.word	0x00008421
    8764:	0000be09 	.word	0x0000be09
    8768:	200006d4 	.word	0x200006d4

0000876c <usb_d_ep0_init>:
{
    876c:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    876e:	4602      	mov	r2, r0
    8770:	2100      	movs	r1, #0
    8772:	4608      	mov	r0, r1
    8774:	4b01      	ldr	r3, [pc, #4]	; (877c <usb_d_ep0_init+0x10>)
    8776:	4798      	blx	r3
}
    8778:	bd08      	pop	{r3, pc}
    877a:	bf00      	nop
    877c:	00008719 	.word	0x00008719

00008780 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    8780:	b538      	push	{r3, r4, r5, lr}
    8782:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    8784:	4b06      	ldr	r3, [pc, #24]	; (87a0 <usb_d_ep_deinit+0x20>)
    8786:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    8788:	1e04      	subs	r4, r0, #0
    878a:	db07      	blt.n	879c <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    878c:	4628      	mov	r0, r5
    878e:	4b05      	ldr	r3, [pc, #20]	; (87a4 <usb_d_ep_deinit+0x24>)
    8790:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    8792:	4805      	ldr	r0, [pc, #20]	; (87a8 <usb_d_ep_deinit+0x28>)
    8794:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    8798:	23ff      	movs	r3, #255	; 0xff
    879a:	7043      	strb	r3, [r0, #1]
    879c:	bd38      	pop	{r3, r4, r5, pc}
    879e:	bf00      	nop
    87a0:	00008421 	.word	0x00008421
    87a4:	0000bf21 	.word	0x0000bf21
    87a8:	200006d4 	.word	0x200006d4

000087ac <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    87ac:	b538      	push	{r3, r4, r5, lr}
    87ae:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    87b0:	4b0e      	ldr	r3, [pc, #56]	; (87ec <usb_d_ep_enable+0x40>)
    87b2:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    87b4:	1e04      	subs	r4, r0, #0
    87b6:	db16      	blt.n	87e6 <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    87b8:	0163      	lsls	r3, r4, #5
    87ba:	4a0d      	ldr	r2, [pc, #52]	; (87f0 <usb_d_ep_enable+0x44>)
    87bc:	5cd3      	ldrb	r3, [r2, r3]
    87be:	2b00      	cmp	r3, #0
    87c0:	bf0c      	ite	eq
    87c2:	2202      	moveq	r2, #2
    87c4:	2201      	movne	r2, #1
    87c6:	4b0a      	ldr	r3, [pc, #40]	; (87f0 <usb_d_ep_enable+0x44>)
    87c8:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    87cc:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    87ce:	4628      	mov	r0, r5
    87d0:	4b08      	ldr	r3, [pc, #32]	; (87f4 <usb_d_ep_enable+0x48>)
    87d2:	4798      	blx	r3
	if (rc < 0) {
    87d4:	2800      	cmp	r0, #0
    87d6:	db00      	blt.n	87da <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    87d8:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    87da:	4b05      	ldr	r3, [pc, #20]	; (87f0 <usb_d_ep_enable+0x44>)
    87dc:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    87e0:	2300      	movs	r3, #0
    87e2:	70a3      	strb	r3, [r4, #2]
    87e4:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    87e6:	f06f 0011 	mvn.w	r0, #17
    87ea:	e7f5      	b.n	87d8 <usb_d_ep_enable+0x2c>
    87ec:	00008421 	.word	0x00008421
    87f0:	200006d4 	.word	0x200006d4
    87f4:	0000bfe5 	.word	0x0000bfe5

000087f8 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    87f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    87fc:	b086      	sub	sp, #24
    87fe:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    8800:	7a07      	ldrb	r7, [r0, #8]
    8802:	4638      	mov	r0, r7
    8804:	4b3f      	ldr	r3, [pc, #252]	; (8904 <usb_d_ep_transfer+0x10c>)
    8806:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    8808:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    880a:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    880e:	1e06      	subs	r6, r0, #0
    8810:	db72      	blt.n	88f8 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    8812:	a804      	add	r0, sp, #16
    8814:	4b3c      	ldr	r3, [pc, #240]	; (8908 <usb_d_ep_transfer+0x110>)
    8816:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    8818:	4b3c      	ldr	r3, [pc, #240]	; (890c <usb_d_ep_transfer+0x114>)
    881a:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    881e:	789b      	ldrb	r3, [r3, #2]
    8820:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    8824:	f89d 3017 	ldrb.w	r3, [sp, #23]
    8828:	b2db      	uxtb	r3, r3
    882a:	2b01      	cmp	r3, #1
    882c:	d011      	beq.n	8852 <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    882e:	a804      	add	r0, sp, #16
    8830:	4b37      	ldr	r3, [pc, #220]	; (8910 <usb_d_ep_transfer+0x118>)
    8832:	4798      	blx	r3
		switch (state) {
    8834:	f89d 3017 	ldrb.w	r3, [sp, #23]
    8838:	b2db      	uxtb	r3, r3
    883a:	2b05      	cmp	r3, #5
    883c:	d05f      	beq.n	88fe <usb_d_ep_transfer+0x106>
    883e:	2b06      	cmp	r3, #6
    8840:	d023      	beq.n	888a <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    8842:	2b00      	cmp	r3, #0
    8844:	bf0c      	ite	eq
    8846:	f06f 0012 	mvneq.w	r0, #18
    884a:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    884c:	b006      	add	sp, #24
    884e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    8852:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 890c <usb_d_ep_transfer+0x114>
    8856:	ea4f 1946 	mov.w	r9, r6, lsl #5
    885a:	eb0a 0309 	add.w	r3, sl, r9
    885e:	2203      	movs	r2, #3
    8860:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    8862:	a804      	add	r0, sp, #16
    8864:	4b2a      	ldr	r3, [pc, #168]	; (8910 <usb_d_ep_transfer+0x118>)
    8866:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    8868:	f81a 3009 	ldrb.w	r3, [sl, r9]
    886c:	b183      	cbz	r3, 8890 <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    886e:	7a22      	ldrb	r2, [r4, #8]
    8870:	3500      	adds	r5, #0
    8872:	bf18      	it	ne
    8874:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    8876:	6823      	ldr	r3, [r4, #0]
    8878:	9301      	str	r3, [sp, #4]
    887a:	f8cd 8008 	str.w	r8, [sp, #8]
    887e:	f017 0f80 	tst.w	r7, #128	; 0x80
    8882:	d119      	bne.n	88b8 <usb_d_ep_transfer+0xc0>
    8884:	f002 030f 	and.w	r3, r2, #15
    8888:	e018      	b.n	88bc <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    888a:	f06f 000f 	mvn.w	r0, #15
    888e:	e7dd      	b.n	884c <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    8890:	4b1e      	ldr	r3, [pc, #120]	; (890c <usb_d_ep_transfer+0x114>)
    8892:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    8896:	7cda      	ldrb	r2, [r3, #19]
    8898:	7c9d      	ldrb	r5, [r3, #18]
    889a:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    889e:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    88a0:	b9a5      	cbnz	r5, 88cc <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    88a2:	4b1a      	ldr	r3, [pc, #104]	; (890c <usb_d_ep_transfer+0x114>)
    88a4:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    88a8:	2304      	movs	r3, #4
    88aa:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    88ac:	2300      	movs	r3, #0
			zlp                 = true;
    88ae:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    88b0:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    88b2:	6821      	ldr	r1, [r4, #0]
    88b4:	9101      	str	r1, [sp, #4]
    88b6:	9302      	str	r3, [sp, #8]
    88b8:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    88bc:	f88d 300c 	strb.w	r3, [sp, #12]
    88c0:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    88c4:	a801      	add	r0, sp, #4
    88c6:	4b13      	ldr	r3, [pc, #76]	; (8914 <usb_d_ep_transfer+0x11c>)
    88c8:	4798      	blx	r3
	return rc;
    88ca:	e7bf      	b.n	884c <usb_d_ep_transfer+0x54>
    88cc:	4643      	mov	r3, r8
    88ce:	45a8      	cmp	r8, r5
    88d0:	bf28      	it	cs
    88d2:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    88d4:	4a0d      	ldr	r2, [pc, #52]	; (890c <usb_d_ep_transfer+0x114>)
    88d6:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    88da:	f996 200c 	ldrsb.w	r2, [r6, #12]
    88de:	2a00      	cmp	r2, #0
    88e0:	db05      	blt.n	88ee <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    88e2:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    88e4:	6821      	ldr	r1, [r4, #0]
    88e6:	9101      	str	r1, [sp, #4]
    88e8:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    88ea:	2500      	movs	r5, #0
    88ec:	e7ca      	b.n	8884 <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    88ee:	429d      	cmp	r5, r3
    88f0:	bf94      	ite	ls
    88f2:	2500      	movls	r5, #0
    88f4:	2501      	movhi	r5, #1
    88f6:	e7db      	b.n	88b0 <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    88f8:	f06f 0011 	mvn.w	r0, #17
    88fc:	e7a6      	b.n	884c <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    88fe:	2002      	movs	r0, #2
    8900:	e7a4      	b.n	884c <usb_d_ep_transfer+0x54>
    8902:	bf00      	nop
    8904:	00008421 	.word	0x00008421
    8908:	00007399 	.word	0x00007399
    890c:	200006d4 	.word	0x200006d4
    8910:	000073a7 	.word	0x000073a7
    8914:	0000c445 	.word	0x0000c445

00008918 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    8918:	b538      	push	{r3, r4, r5, lr}
    891a:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    891c:	b141      	cbz	r1, 8930 <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    891e:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    8920:	bf0c      	ite	eq
    8922:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    8924:	2102      	movne	r1, #2
    8926:	4b13      	ldr	r3, [pc, #76]	; (8974 <usb_d_ep_halt+0x5c>)
    8928:	4798      	blx	r3
    892a:	4603      	mov	r3, r0
	}
}
    892c:	4618      	mov	r0, r3
    892e:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    8930:	4b11      	ldr	r3, [pc, #68]	; (8978 <usb_d_ep_halt+0x60>)
    8932:	4798      	blx	r3
	if (ep_index < 0) {
    8934:	1e05      	subs	r5, r0, #0
    8936:	db19      	blt.n	896c <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    8938:	2102      	movs	r1, #2
    893a:	4620      	mov	r0, r4
    893c:	4b0d      	ldr	r3, [pc, #52]	; (8974 <usb_d_ep_halt+0x5c>)
    893e:	4798      	blx	r3
    8940:	4603      	mov	r3, r0
    8942:	2800      	cmp	r0, #0
    8944:	d0f2      	beq.n	892c <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    8946:	2100      	movs	r1, #0
    8948:	4620      	mov	r0, r4
    894a:	4b0a      	ldr	r3, [pc, #40]	; (8974 <usb_d_ep_halt+0x5c>)
    894c:	4798      	blx	r3
		if (rc < 0) {
    894e:	1e03      	subs	r3, r0, #0
    8950:	dbec      	blt.n	892c <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    8952:	4b0a      	ldr	r3, [pc, #40]	; (897c <usb_d_ep_halt+0x64>)
    8954:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    8958:	2201      	movs	r2, #1
    895a:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    895c:	2103      	movs	r1, #3
    895e:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    8960:	69db      	ldr	r3, [r3, #28]
    8962:	2200      	movs	r2, #0
    8964:	4620      	mov	r0, r4
    8966:	4798      	blx	r3
	return ERR_NONE;
    8968:	2300      	movs	r3, #0
    896a:	e7df      	b.n	892c <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    896c:	f06f 0311 	mvn.w	r3, #17
    8970:	e7dc      	b.n	892c <usb_d_ep_halt+0x14>
    8972:	bf00      	nop
    8974:	0000c29d 	.word	0x0000c29d
    8978:	00008421 	.word	0x00008421
    897c:	200006d4 	.word	0x200006d4

00008980 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    8980:	b538      	push	{r3, r4, r5, lr}
    8982:	460d      	mov	r5, r1
    8984:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    8986:	4b0e      	ldr	r3, [pc, #56]	; (89c0 <usb_d_ep_register_callback+0x40>)
    8988:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    898a:	4b0e      	ldr	r3, [pc, #56]	; (89c4 <usb_d_ep_register_callback+0x44>)
    898c:	2c00      	cmp	r4, #0
    898e:	bf08      	it	eq
    8990:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    8992:	2800      	cmp	r0, #0
    8994:	db13      	blt.n	89be <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    8996:	2d01      	cmp	r5, #1
    8998:	d008      	beq.n	89ac <usb_d_ep_register_callback+0x2c>
    899a:	b115      	cbz	r5, 89a2 <usb_d_ep_register_callback+0x22>
    899c:	2d02      	cmp	r5, #2
    899e:	d00a      	beq.n	89b6 <usb_d_ep_register_callback+0x36>
    89a0:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    89a2:	4b09      	ldr	r3, [pc, #36]	; (89c8 <usb_d_ep_register_callback+0x48>)
    89a4:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    89a8:	6144      	str	r4, [r0, #20]
		break;
    89aa:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    89ac:	4b06      	ldr	r3, [pc, #24]	; (89c8 <usb_d_ep_register_callback+0x48>)
    89ae:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    89b2:	6184      	str	r4, [r0, #24]
		break;
    89b4:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    89b6:	4b04      	ldr	r3, [pc, #16]	; (89c8 <usb_d_ep_register_callback+0x48>)
    89b8:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    89bc:	61c4      	str	r4, [r0, #28]
    89be:	bd38      	pop	{r3, r4, r5, pc}
    89c0:	00008421 	.word	0x00008421
    89c4:	00008465 	.word	0x00008465
    89c8:	200006d4 	.word	0x200006d4

000089cc <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    89cc:	b900      	cbnz	r0, 89d0 <assert+0x4>
		__asm("BKPT #0");
    89ce:	be00      	bkpt	0x0000
    89d0:	4770      	bx	lr

000089d2 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    89d2:	6803      	ldr	r3, [r0, #0]
    89d4:	b14b      	cbz	r3, 89ea <is_list_element+0x18>
		if (it == element) {
    89d6:	428b      	cmp	r3, r1
    89d8:	d009      	beq.n	89ee <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    89da:	681b      	ldr	r3, [r3, #0]
    89dc:	b11b      	cbz	r3, 89e6 <is_list_element+0x14>
		if (it == element) {
    89de:	4299      	cmp	r1, r3
    89e0:	d1fb      	bne.n	89da <is_list_element+0x8>
			return true;
    89e2:	2001      	movs	r0, #1
		}
	}

	return false;
}
    89e4:	4770      	bx	lr
	return false;
    89e6:	2000      	movs	r0, #0
    89e8:	4770      	bx	lr
    89ea:	2000      	movs	r0, #0
    89ec:	4770      	bx	lr
			return true;
    89ee:	2001      	movs	r0, #1
    89f0:	4770      	bx	lr
	...

000089f4 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    89f4:	b538      	push	{r3, r4, r5, lr}
    89f6:	4604      	mov	r4, r0
    89f8:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    89fa:	4b06      	ldr	r3, [pc, #24]	; (8a14 <list_insert_as_head+0x20>)
    89fc:	4798      	blx	r3
    89fe:	f080 0001 	eor.w	r0, r0, #1
    8a02:	2239      	movs	r2, #57	; 0x39
    8a04:	4904      	ldr	r1, [pc, #16]	; (8a18 <list_insert_as_head+0x24>)
    8a06:	b2c0      	uxtb	r0, r0
    8a08:	4b04      	ldr	r3, [pc, #16]	; (8a1c <list_insert_as_head+0x28>)
    8a0a:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    8a0c:	6823      	ldr	r3, [r4, #0]
    8a0e:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    8a10:	6025      	str	r5, [r4, #0]
    8a12:	bd38      	pop	{r3, r4, r5, pc}
    8a14:	000089d3 	.word	0x000089d3
    8a18:	000106f0 	.word	0x000106f0
    8a1c:	000089cd 	.word	0x000089cd

00008a20 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    8a20:	6803      	ldr	r3, [r0, #0]
    8a22:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    8a24:	6001      	str	r1, [r0, #0]
    8a26:	4770      	bx	lr

00008a28 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    8a28:	b570      	push	{r4, r5, r6, lr}
    8a2a:	4605      	mov	r5, r0
    8a2c:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    8a2e:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    8a30:	4b0a      	ldr	r3, [pc, #40]	; (8a5c <list_insert_at_end+0x34>)
    8a32:	4798      	blx	r3
    8a34:	f080 0001 	eor.w	r0, r0, #1
    8a38:	224f      	movs	r2, #79	; 0x4f
    8a3a:	4909      	ldr	r1, [pc, #36]	; (8a60 <list_insert_at_end+0x38>)
    8a3c:	b2c0      	uxtb	r0, r0
    8a3e:	4b09      	ldr	r3, [pc, #36]	; (8a64 <list_insert_at_end+0x3c>)
    8a40:	4798      	blx	r3

	if (!list->head) {
    8a42:	682b      	ldr	r3, [r5, #0]
    8a44:	b91b      	cbnz	r3, 8a4e <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    8a46:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    8a48:	6033      	str	r3, [r6, #0]
		return;
    8a4a:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    8a4c:	461c      	mov	r4, r3
	while (it->next) {
    8a4e:	6823      	ldr	r3, [r4, #0]
    8a50:	2b00      	cmp	r3, #0
    8a52:	d1fb      	bne.n	8a4c <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    8a54:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    8a56:	6033      	str	r3, [r6, #0]
    8a58:	bd70      	pop	{r4, r5, r6, pc}
    8a5a:	bf00      	nop
    8a5c:	000089d3 	.word	0x000089d3
    8a60:	000106f0 	.word	0x000106f0
    8a64:	000089cd 	.word	0x000089cd

00008a68 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    8a68:	6803      	ldr	r3, [r0, #0]
    8a6a:	b10b      	cbz	r3, 8a70 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    8a6c:	681a      	ldr	r2, [r3, #0]
    8a6e:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    8a70:	4618      	mov	r0, r3
    8a72:	4770      	bx	lr

00008a74 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    8a74:	b570      	push	{r4, r5, r6, lr}
    8a76:	460e      	mov	r6, r1
    8a78:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    8a7a:	4604      	mov	r4, r0
    8a7c:	b178      	cbz	r0, 8a9e <ringbuffer_init+0x2a>
    8a7e:	b181      	cbz	r1, 8aa2 <ringbuffer_init+0x2e>
    8a80:	b1a2      	cbz	r2, 8aac <ringbuffer_init+0x38>
    8a82:	2001      	movs	r0, #1
    8a84:	2228      	movs	r2, #40	; 0x28
    8a86:	490d      	ldr	r1, [pc, #52]	; (8abc <ringbuffer_init+0x48>)
    8a88:	4b0d      	ldr	r3, [pc, #52]	; (8ac0 <ringbuffer_init+0x4c>)
    8a8a:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    8a8c:	1e6b      	subs	r3, r5, #1
    8a8e:	421d      	tst	r5, r3
    8a90:	d109      	bne.n	8aa6 <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    8a92:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    8a94:	2000      	movs	r0, #0
    8a96:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    8a98:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    8a9a:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    8a9c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    8a9e:	2000      	movs	r0, #0
    8aa0:	e7f0      	b.n	8a84 <ringbuffer_init+0x10>
    8aa2:	2000      	movs	r0, #0
    8aa4:	e7ee      	b.n	8a84 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    8aa6:	f06f 000c 	mvn.w	r0, #12
    8aaa:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    8aac:	2228      	movs	r2, #40	; 0x28
    8aae:	4903      	ldr	r1, [pc, #12]	; (8abc <ringbuffer_init+0x48>)
    8ab0:	2000      	movs	r0, #0
    8ab2:	4b03      	ldr	r3, [pc, #12]	; (8ac0 <ringbuffer_init+0x4c>)
    8ab4:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    8ab6:	1e6b      	subs	r3, r5, #1
    8ab8:	e7eb      	b.n	8a92 <ringbuffer_init+0x1e>
    8aba:	bf00      	nop
    8abc:	00010710 	.word	0x00010710
    8ac0:	000089cd 	.word	0x000089cd

00008ac4 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    8ac4:	b538      	push	{r3, r4, r5, lr}
    8ac6:	460d      	mov	r5, r1
	ASSERT(rb && data);
    8ac8:	4604      	mov	r4, r0
    8aca:	b1a0      	cbz	r0, 8af6 <ringbuffer_get+0x32>
    8acc:	1c08      	adds	r0, r1, #0
    8ace:	bf18      	it	ne
    8ad0:	2001      	movne	r0, #1
    8ad2:	2240      	movs	r2, #64	; 0x40
    8ad4:	490a      	ldr	r1, [pc, #40]	; (8b00 <ringbuffer_get+0x3c>)
    8ad6:	4b0b      	ldr	r3, [pc, #44]	; (8b04 <ringbuffer_get+0x40>)
    8ad8:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    8ada:	68a3      	ldr	r3, [r4, #8]
    8adc:	68e2      	ldr	r2, [r4, #12]
    8ade:	429a      	cmp	r2, r3
    8ae0:	d00b      	beq.n	8afa <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    8ae2:	6862      	ldr	r2, [r4, #4]
    8ae4:	4013      	ands	r3, r2
    8ae6:	6822      	ldr	r2, [r4, #0]
    8ae8:	5cd3      	ldrb	r3, [r2, r3]
    8aea:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    8aec:	68a3      	ldr	r3, [r4, #8]
    8aee:	3301      	adds	r3, #1
    8af0:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    8af2:	2000      	movs	r0, #0
    8af4:	bd38      	pop	{r3, r4, r5, pc}
    8af6:	2000      	movs	r0, #0
    8af8:	e7eb      	b.n	8ad2 <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    8afa:	f06f 0009 	mvn.w	r0, #9
}
    8afe:	bd38      	pop	{r3, r4, r5, pc}
    8b00:	00010710 	.word	0x00010710
    8b04:	000089cd 	.word	0x000089cd

00008b08 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    8b08:	b538      	push	{r3, r4, r5, lr}
    8b0a:	460d      	mov	r5, r1
	ASSERT(rb);
    8b0c:	4604      	mov	r4, r0
    8b0e:	2251      	movs	r2, #81	; 0x51
    8b10:	490b      	ldr	r1, [pc, #44]	; (8b40 <ringbuffer_put+0x38>)
    8b12:	3000      	adds	r0, #0
    8b14:	bf18      	it	ne
    8b16:	2001      	movne	r0, #1
    8b18:	4b0a      	ldr	r3, [pc, #40]	; (8b44 <ringbuffer_put+0x3c>)
    8b1a:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    8b1c:	68e3      	ldr	r3, [r4, #12]
    8b1e:	6862      	ldr	r2, [r4, #4]
    8b20:	4013      	ands	r3, r2
    8b22:	6822      	ldr	r2, [r4, #0]
    8b24:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    8b26:	68e3      	ldr	r3, [r4, #12]
    8b28:	6861      	ldr	r1, [r4, #4]
    8b2a:	68a2      	ldr	r2, [r4, #8]
    8b2c:	1a9a      	subs	r2, r3, r2
    8b2e:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    8b30:	bf84      	itt	hi
    8b32:	1a59      	subhi	r1, r3, r1
    8b34:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    8b36:	3301      	adds	r3, #1
    8b38:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    8b3a:	2000      	movs	r0, #0
    8b3c:	bd38      	pop	{r3, r4, r5, pc}
    8b3e:	bf00      	nop
    8b40:	00010710 	.word	0x00010710
    8b44:	000089cd 	.word	0x000089cd

00008b48 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    8b48:	b510      	push	{r4, lr}
	ASSERT(rb);
    8b4a:	4604      	mov	r4, r0
    8b4c:	2267      	movs	r2, #103	; 0x67
    8b4e:	4905      	ldr	r1, [pc, #20]	; (8b64 <ringbuffer_num+0x1c>)
    8b50:	3000      	adds	r0, #0
    8b52:	bf18      	it	ne
    8b54:	2001      	movne	r0, #1
    8b56:	4b04      	ldr	r3, [pc, #16]	; (8b68 <ringbuffer_num+0x20>)
    8b58:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    8b5a:	68e0      	ldr	r0, [r4, #12]
    8b5c:	68a3      	ldr	r3, [r4, #8]
}
    8b5e:	1ac0      	subs	r0, r0, r3
    8b60:	bd10      	pop	{r4, pc}
    8b62:	bf00      	nop
    8b64:	00010710 	.word	0x00010710
    8b68:	000089cd 	.word	0x000089cd

00008b6c <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    8b6c:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    8b6e:	4a06      	ldr	r2, [pc, #24]	; (8b88 <_sbrk+0x1c>)
    8b70:	6812      	ldr	r2, [r2, #0]
    8b72:	b122      	cbz	r2, 8b7e <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    8b74:	4a04      	ldr	r2, [pc, #16]	; (8b88 <_sbrk+0x1c>)
    8b76:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    8b78:	4403      	add	r3, r0
    8b7a:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    8b7c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    8b7e:	4903      	ldr	r1, [pc, #12]	; (8b8c <_sbrk+0x20>)
    8b80:	4a01      	ldr	r2, [pc, #4]	; (8b88 <_sbrk+0x1c>)
    8b82:	6011      	str	r1, [r2, #0]
    8b84:	e7f6      	b.n	8b74 <_sbrk+0x8>
    8b86:	bf00      	nop
    8b88:	20000874 	.word	0x20000874
    8b8c:	20023d60 	.word	0x20023d60

00008b90 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    8b90:	f04f 30ff 	mov.w	r0, #4294967295
    8b94:	4770      	bx	lr

00008b96 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    8b96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    8b9a:	604b      	str	r3, [r1, #4]

	return 0;
}
    8b9c:	2000      	movs	r0, #0
    8b9e:	4770      	bx	lr

00008ba0 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    8ba0:	2001      	movs	r0, #1
    8ba2:	4770      	bx	lr

00008ba4 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    8ba4:	2000      	movs	r0, #0
    8ba6:	4770      	bx	lr

00008ba8 <_adc_get_irq_num>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    8ba8:	6940      	ldr	r0, [r0, #20]
    8baa:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    8bae:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    8bb2:	0a80      	lsrs	r0, r0, #10
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _adc_get_irq_num(const struct _adc_async_device *const device)
{

	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    8bb4:	0040      	lsls	r0, r0, #1
    8bb6:	3076      	adds	r0, #118	; 0x76
}
    8bb8:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    8bbc:	4770      	bx	lr
	...

00008bc0 <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    8bc0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    8bc2:	f013 0f01 	tst.w	r3, #1
    8bc6:	d11b      	bne.n	8c00 <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8bc8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8bca:	f013 0f03 	tst.w	r3, #3
    8bce:	d1fb      	bne.n	8bc8 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    8bd0:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    8bd2:	f013 0f02 	tst.w	r3, #2
    8bd6:	d00d      	beq.n	8bf4 <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    8bd8:	8803      	ldrh	r3, [r0, #0]
    8bda:	f023 0302 	bic.w	r3, r3, #2
    8bde:	041b      	lsls	r3, r3, #16
    8be0:	0c1b      	lsrs	r3, r3, #16
    8be2:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8be4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8be6:	f013 0f03 	tst.w	r3, #3
    8bea:	d1fb      	bne.n	8be4 <_adc_init+0x24>
    8bec:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8bee:	f013 0f02 	tst.w	r3, #2
    8bf2:	d1fb      	bne.n	8bec <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    8bf4:	2301      	movs	r3, #1
    8bf6:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8bf8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8bfa:	f013 0f03 	tst.w	r3, #3
    8bfe:	d1fb      	bne.n	8bf8 <_adc_init+0x38>
    8c00:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8c02:	f013 0f01 	tst.w	r3, #1
    8c06:	d1fb      	bne.n	8c00 <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    8c08:	2316      	movs	r3, #22
    8c0a:	4a37      	ldr	r2, [pc, #220]	; (8ce8 <_adc_init+0x128>)
    8c0c:	fb03 2301 	mla	r3, r3, r1, r2
    8c10:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    8c12:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8c14:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8c16:	f3c3 030b 	ubfx	r3, r3, #0, #12
    8c1a:	2b00      	cmp	r3, #0
    8c1c:	d1fa      	bne.n	8c14 <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    8c1e:	2316      	movs	r3, #22
    8c20:	4a31      	ldr	r2, [pc, #196]	; (8ce8 <_adc_init+0x128>)
    8c22:	fb03 2301 	mla	r3, r3, r1, r2
    8c26:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    8c28:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8c2a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    8c30:	2b00      	cmp	r3, #0
    8c32:	d1fa      	bne.n	8c2a <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    8c34:	2316      	movs	r3, #22
    8c36:	4a2c      	ldr	r2, [pc, #176]	; (8ce8 <_adc_init+0x128>)
    8c38:	fb03 2301 	mla	r3, r3, r1, r2
    8c3c:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    8c3e:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    8c40:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    8c42:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8c44:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8c46:	f3c3 030b 	ubfx	r3, r3, #0, #12
    8c4a:	2b00      	cmp	r3, #0
    8c4c:	d1fa      	bne.n	8c44 <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    8c4e:	2316      	movs	r3, #22
    8c50:	4a25      	ldr	r2, [pc, #148]	; (8ce8 <_adc_init+0x128>)
    8c52:	fb03 2301 	mla	r3, r3, r1, r2
    8c56:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    8c58:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8c5a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8c5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    8c60:	2b00      	cmp	r3, #0
    8c62:	d1fa      	bne.n	8c5a <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    8c64:	2316      	movs	r3, #22
    8c66:	4a20      	ldr	r2, [pc, #128]	; (8ce8 <_adc_init+0x128>)
    8c68:	fb03 2301 	mla	r3, r3, r1, r2
    8c6c:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    8c6e:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8c70:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8c72:	f3c3 030b 	ubfx	r3, r3, #0, #12
    8c76:	2b00      	cmp	r3, #0
    8c78:	d1fa      	bne.n	8c70 <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    8c7a:	2316      	movs	r3, #22
    8c7c:	4a1a      	ldr	r2, [pc, #104]	; (8ce8 <_adc_init+0x128>)
    8c7e:	fb03 2301 	mla	r3, r3, r1, r2
    8c82:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    8c84:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8c86:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8c88:	f013 0f80 	tst.w	r3, #128	; 0x80
    8c8c:	d1fb      	bne.n	8c86 <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    8c8e:	2316      	movs	r3, #22
    8c90:	4a15      	ldr	r2, [pc, #84]	; (8ce8 <_adc_init+0x128>)
    8c92:	fb03 2301 	mla	r3, r3, r1, r2
    8c96:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    8c98:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8c9a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8c9c:	f413 7f80 	tst.w	r3, #256	; 0x100
    8ca0:	d1fb      	bne.n	8c9a <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    8ca2:	2316      	movs	r3, #22
    8ca4:	4a10      	ldr	r2, [pc, #64]	; (8ce8 <_adc_init+0x128>)
    8ca6:	fb03 2301 	mla	r3, r3, r1, r2
    8caa:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    8cac:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8cae:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8cb0:	f413 7f00 	tst.w	r3, #512	; 0x200
    8cb4:	d1fb      	bne.n	8cae <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    8cb6:	2316      	movs	r3, #22
    8cb8:	4a0b      	ldr	r2, [pc, #44]	; (8ce8 <_adc_init+0x128>)
    8cba:	fb03 2301 	mla	r3, r3, r1, r2
    8cbe:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    8cc0:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8cc2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8cc4:	f413 6f80 	tst.w	r3, #1024	; 0x400
    8cc8:	d1fb      	bne.n	8cc2 <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    8cca:	2216      	movs	r2, #22
    8ccc:	4b06      	ldr	r3, [pc, #24]	; (8ce8 <_adc_init+0x128>)
    8cce:	fb02 3101 	mla	r1, r2, r1, r3
    8cd2:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    8cd4:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    8cd6:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    8cd8:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8cda:	6b03      	ldr	r3, [r0, #48]	; 0x30
    8cdc:	f013 0f03 	tst.w	r3, #3
    8ce0:	d1fb      	bne.n	8cda <_adc_init+0x11a>

	return ERR_NONE;
}
    8ce2:	2000      	movs	r0, #0
    8ce4:	4770      	bx	lr
    8ce6:	bf00      	nop
    8ce8:	00010734 	.word	0x00010734

00008cec <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    8cec:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    8cee:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    8cf0:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    8cf4:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    8cf8:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    8cfa:	f013 0f01 	tst.w	r3, #1
    8cfe:	d106      	bne.n	8d0e <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    8d00:	f013 0f02 	tst.w	r3, #2
    8d04:	d10d      	bne.n	8d22 <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    8d06:	f013 0f04 	tst.w	r3, #4
    8d0a:	d111      	bne.n	8d30 <_adc_interrupt_handler+0x44>
    8d0c:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    8d0e:	2301      	movs	r3, #1
    8d10:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    8d14:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    8d18:	6883      	ldr	r3, [r0, #8]
    8d1a:	b292      	uxth	r2, r2
    8d1c:	2100      	movs	r1, #0
    8d1e:	4798      	blx	r3
    8d20:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    8d22:	2302      	movs	r3, #2
    8d24:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    8d28:	6843      	ldr	r3, [r0, #4]
    8d2a:	2100      	movs	r1, #0
    8d2c:	4798      	blx	r3
    8d2e:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    8d30:	2304      	movs	r3, #4
    8d32:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    8d36:	6803      	ldr	r3, [r0, #0]
    8d38:	2100      	movs	r1, #0
    8d3a:	4798      	blx	r3
	}
}
    8d3c:	e7e6      	b.n	8d0c <_adc_interrupt_handler+0x20>
	...

00008d40 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    8d40:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    8d44:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    8d48:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    8d4c:	b148      	cbz	r0, 8d62 <_adc_get_regs+0x22>
    8d4e:	2801      	cmp	r0, #1
    8d50:	d009      	beq.n	8d66 <_adc_get_regs+0x26>
{
    8d52:	b508      	push	{r3, lr}
	ASSERT(false);
    8d54:	228c      	movs	r2, #140	; 0x8c
    8d56:	4905      	ldr	r1, [pc, #20]	; (8d6c <_adc_get_regs+0x2c>)
    8d58:	2000      	movs	r0, #0
    8d5a:	4b05      	ldr	r3, [pc, #20]	; (8d70 <_adc_get_regs+0x30>)
    8d5c:	4798      	blx	r3
	return 0;
    8d5e:	2000      	movs	r0, #0
    8d60:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    8d62:	2000      	movs	r0, #0
    8d64:	4770      	bx	lr
    8d66:	2001      	movs	r0, #1
    8d68:	4770      	bx	lr
    8d6a:	bf00      	nop
    8d6c:	00010760 	.word	0x00010760
    8d70:	000089cd 	.word	0x000089cd

00008d74 <_adc_async_init>:
{
    8d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8d78:	460c      	mov	r4, r1
	ASSERT(device);
    8d7a:	4605      	mov	r5, r0
    8d7c:	22e6      	movs	r2, #230	; 0xe6
    8d7e:	493b      	ldr	r1, [pc, #236]	; (8e6c <_adc_async_init+0xf8>)
    8d80:	3000      	adds	r0, #0
    8d82:	bf18      	it	ne
    8d84:	2001      	movne	r0, #1
    8d86:	4b3a      	ldr	r3, [pc, #232]	; (8e70 <_adc_async_init+0xfc>)
    8d88:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    8d8a:	4620      	mov	r0, r4
    8d8c:	4b39      	ldr	r3, [pc, #228]	; (8e74 <_adc_async_init+0x100>)
    8d8e:	4798      	blx	r3
    8d90:	4601      	mov	r1, r0
    8d92:	4620      	mov	r0, r4
    8d94:	4b38      	ldr	r3, [pc, #224]	; (8e78 <_adc_async_init+0x104>)
    8d96:	4798      	blx	r3
	if (init_status) {
    8d98:	4606      	mov	r6, r0
    8d9a:	b110      	cbz	r0, 8da2 <_adc_async_init+0x2e>
}
    8d9c:	4630      	mov	r0, r6
    8d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    8da2:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    8da4:	4b35      	ldr	r3, [pc, #212]	; (8e7c <_adc_async_init+0x108>)
    8da6:	429c      	cmp	r4, r3
    8da8:	d05c      	beq.n	8e64 <_adc_async_init+0xf0>
	if (hw == ADC1) {
    8daa:	4b35      	ldr	r3, [pc, #212]	; (8e80 <_adc_async_init+0x10c>)
    8dac:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    8dae:	bf04      	itt	eq
    8db0:	4b34      	ldreq	r3, [pc, #208]	; (8e84 <_adc_async_init+0x110>)
    8db2:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    8db4:	4628      	mov	r0, r5
    8db6:	4f34      	ldr	r7, [pc, #208]	; (8e88 <_adc_async_init+0x114>)
    8db8:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8dba:	0943      	lsrs	r3, r0, #5
    8dbc:	f000 001f 	and.w	r0, r0, #31
    8dc0:	2401      	movs	r4, #1
    8dc2:	fa04 f000 	lsl.w	r0, r4, r0
    8dc6:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8e8c <_adc_async_init+0x118>
    8dca:	3320      	adds	r3, #32
    8dcc:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    8dd0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    8dd4:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    8dd8:	4628      	mov	r0, r5
    8dda:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8ddc:	0943      	lsrs	r3, r0, #5
    8dde:	f000 001f 	and.w	r0, r0, #31
    8de2:	fa04 f000 	lsl.w	r0, r4, r0
    8de6:	3360      	adds	r3, #96	; 0x60
    8de8:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    8dec:	4628      	mov	r0, r5
    8dee:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8df0:	0943      	lsrs	r3, r0, #5
    8df2:	f000 001f 	and.w	r0, r0, #31
    8df6:	4084      	lsls	r4, r0
    8df8:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    8dfc:	4628      	mov	r0, r5
    8dfe:	47b8      	blx	r7
    8e00:	3001      	adds	r0, #1
    8e02:	b280      	uxth	r0, r0
    8e04:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    8e06:	2b00      	cmp	r3, #0
    8e08:	dbc8      	blt.n	8d9c <_adc_async_init+0x28>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8e0a:	095b      	lsrs	r3, r3, #5
    8e0c:	f000 001f 	and.w	r0, r0, #31
    8e10:	2201      	movs	r2, #1
    8e12:	fa02 f000 	lsl.w	r0, r2, r0
    8e16:	3320      	adds	r3, #32
    8e18:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    8e1c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    8e20:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    8e24:	4628      	mov	r0, r5
    8e26:	47b8      	blx	r7
    8e28:	3001      	adds	r0, #1
    8e2a:	b280      	uxth	r0, r0
    8e2c:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    8e2e:	2b00      	cmp	r3, #0
    8e30:	dbb4      	blt.n	8d9c <_adc_async_init+0x28>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8e32:	095b      	lsrs	r3, r3, #5
    8e34:	f000 001f 	and.w	r0, r0, #31
    8e38:	2201      	movs	r2, #1
    8e3a:	fa02 f000 	lsl.w	r0, r2, r0
    8e3e:	3360      	adds	r3, #96	; 0x60
    8e40:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    8e44:	4628      	mov	r0, r5
    8e46:	47b8      	blx	r7
    8e48:	3001      	adds	r0, #1
    8e4a:	b280      	uxth	r0, r0
    8e4c:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    8e4e:	2b00      	cmp	r3, #0
    8e50:	dba4      	blt.n	8d9c <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8e52:	095b      	lsrs	r3, r3, #5
    8e54:	f000 001f 	and.w	r0, r0, #31
    8e58:	2201      	movs	r2, #1
    8e5a:	fa02 f000 	lsl.w	r0, r2, r0
    8e5e:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    8e62:	e79b      	b.n	8d9c <_adc_async_init+0x28>
		_adc0_dev = dev;
    8e64:	4b07      	ldr	r3, [pc, #28]	; (8e84 <_adc_async_init+0x110>)
    8e66:	601d      	str	r5, [r3, #0]
    8e68:	e7a4      	b.n	8db4 <_adc_async_init+0x40>
    8e6a:	bf00      	nop
    8e6c:	00010760 	.word	0x00010760
    8e70:	000089cd 	.word	0x000089cd
    8e74:	00008d41 	.word	0x00008d41
    8e78:	00008bc1 	.word	0x00008bc1
    8e7c:	43001c00 	.word	0x43001c00
    8e80:	43002000 	.word	0x43002000
    8e84:	20000878 	.word	0x20000878
    8e88:	00008ba9 	.word	0x00008ba9
    8e8c:	e000e100 	.word	0xe000e100

00008e90 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    8e90:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    8e92:	8813      	ldrh	r3, [r2, #0]
    8e94:	b29b      	uxth	r3, r3
    8e96:	f043 0302 	orr.w	r3, r3, #2
    8e9a:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8e9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    8e9e:	f013 0f03 	tst.w	r3, #3
    8ea2:	d1fb      	bne.n	8e9c <_adc_async_enable_channel+0xc>
}
    8ea4:	4770      	bx	lr

00008ea6 <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    8ea6:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    8ea8:	88db      	ldrh	r3, [r3, #6]
    8eaa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    8eae:	2b03      	cmp	r3, #3
}
    8eb0:	bf0c      	ite	eq
    8eb2:	2001      	moveq	r0, #1
    8eb4:	2002      	movne	r0, #2
    8eb6:	4770      	bx	lr

00008eb8 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    8eb8:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    8eba:	7d13      	ldrb	r3, [r2, #20]
    8ebc:	f043 0302 	orr.w	r3, r3, #2
    8ec0:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    8ec2:	6b13      	ldr	r3, [r2, #48]	; 0x30
    8ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
    8ec8:	2b00      	cmp	r3, #0
    8eca:	d1fa      	bne.n	8ec2 <_adc_async_convert+0xa>
}
    8ecc:	4770      	bx	lr

00008ece <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    8ece:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    8ed0:	2a01      	cmp	r2, #1
    8ed2:	d007      	beq.n	8ee4 <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    8ed4:	2a02      	cmp	r2, #2
    8ed6:	d00e      	beq.n	8ef6 <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    8ed8:	b91a      	cbnz	r2, 8ee2 <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    8eda:	b1ab      	cbz	r3, 8f08 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    8edc:	2301      	movs	r3, #1
    8ede:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    8ee2:	4770      	bx	lr
	if (value == 0x0) {
    8ee4:	b91b      	cbnz	r3, 8eee <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    8ee6:	2304      	movs	r3, #4
    8ee8:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    8eec:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    8eee:	2304      	movs	r3, #4
    8ef0:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    8ef4:	4770      	bx	lr
	if (value == 0x0) {
    8ef6:	b91b      	cbnz	r3, 8f00 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    8ef8:	2302      	movs	r3, #2
    8efa:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    8efe:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    8f00:	2302      	movs	r3, #2
    8f02:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    8f06:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    8f08:	2301      	movs	r3, #1
    8f0a:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    8f0e:	4770      	bx	lr

00008f10 <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    8f10:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    8f12:	4b02      	ldr	r3, [pc, #8]	; (8f1c <ADC0_0_Handler+0xc>)
    8f14:	6818      	ldr	r0, [r3, #0]
    8f16:	4b02      	ldr	r3, [pc, #8]	; (8f20 <ADC0_0_Handler+0x10>)
    8f18:	4798      	blx	r3
    8f1a:	bd08      	pop	{r3, pc}
    8f1c:	20000878 	.word	0x20000878
    8f20:	00008ced 	.word	0x00008ced

00008f24 <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    8f24:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    8f26:	4b02      	ldr	r3, [pc, #8]	; (8f30 <ADC0_1_Handler+0xc>)
    8f28:	6818      	ldr	r0, [r3, #0]
    8f2a:	4b02      	ldr	r3, [pc, #8]	; (8f34 <ADC0_1_Handler+0x10>)
    8f2c:	4798      	blx	r3
    8f2e:	bd08      	pop	{r3, pc}
    8f30:	20000878 	.word	0x20000878
    8f34:	00008ced 	.word	0x00008ced

00008f38 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    8f38:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    8f3a:	4b02      	ldr	r3, [pc, #8]	; (8f44 <ADC1_0_Handler+0xc>)
    8f3c:	6858      	ldr	r0, [r3, #4]
    8f3e:	4b02      	ldr	r3, [pc, #8]	; (8f48 <ADC1_0_Handler+0x10>)
    8f40:	4798      	blx	r3
    8f42:	bd08      	pop	{r3, pc}
    8f44:	20000878 	.word	0x20000878
    8f48:	00008ced 	.word	0x00008ced

00008f4c <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    8f4c:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    8f4e:	4b02      	ldr	r3, [pc, #8]	; (8f58 <ADC1_1_Handler+0xc>)
    8f50:	6858      	ldr	r0, [r3, #4]
    8f52:	4b02      	ldr	r3, [pc, #8]	; (8f5c <ADC1_1_Handler+0x10>)
    8f54:	4798      	blx	r3
    8f56:	bd08      	pop	{r3, pc}
    8f58:	20000878 	.word	0x20000878
    8f5c:	00008ced 	.word	0x00008ced

00008f60 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8f60:	0943      	lsrs	r3, r0, #5
    8f62:	f000 001f 	and.w	r0, r0, #31
    8f66:	2201      	movs	r2, #1
    8f68:	fa02 f000 	lsl.w	r0, r2, r0
    8f6c:	3340      	adds	r3, #64	; 0x40
    8f6e:	4a02      	ldr	r2, [pc, #8]	; (8f78 <_irq_set+0x18>)
    8f70:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    8f74:	4770      	bx	lr
    8f76:	bf00      	nop
    8f78:	e000e100 	.word	0xe000e100

00008f7c <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    8f7c:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    8f80:	00c0      	lsls	r0, r0, #3
    8f82:	4770      	bx	lr

00008f84 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    8f84:	4b01      	ldr	r3, [pc, #4]	; (8f8c <_get_cycles_for_ms+0x8>)
    8f86:	fb03 f000 	mul.w	r0, r3, r0
    8f8a:	4770      	bx	lr
    8f8c:	0001d4c0 	.word	0x0001d4c0

00008f90 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    8f90:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    8f92:	4a0e      	ldr	r2, [pc, #56]	; (8fcc <_init_chip+0x3c>)
    8f94:	8813      	ldrh	r3, [r2, #0]
    8f96:	b29b      	uxth	r3, r3
    8f98:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    8f9c:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    8f9e:	4b0c      	ldr	r3, [pc, #48]	; (8fd0 <_init_chip+0x40>)
    8fa0:	4798      	blx	r3
	_oscctrl_init_sources();
    8fa2:	4b0c      	ldr	r3, [pc, #48]	; (8fd4 <_init_chip+0x44>)
    8fa4:	4798      	blx	r3
	_mclk_init();
    8fa6:	4b0c      	ldr	r3, [pc, #48]	; (8fd8 <_init_chip+0x48>)
    8fa8:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    8faa:	2004      	movs	r0, #4
    8fac:	4c0b      	ldr	r4, [pc, #44]	; (8fdc <_init_chip+0x4c>)
    8fae:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    8fb0:	4b0b      	ldr	r3, [pc, #44]	; (8fe0 <_init_chip+0x50>)
    8fb2:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    8fb4:	f640 70fb 	movw	r0, #4091	; 0xffb
    8fb8:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    8fba:	4a0a      	ldr	r2, [pc, #40]	; (8fe4 <_init_chip+0x54>)
    8fbc:	6913      	ldr	r3, [r2, #16]
    8fbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    8fc2:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    8fc4:	4b08      	ldr	r3, [pc, #32]	; (8fe8 <_init_chip+0x58>)
    8fc6:	4798      	blx	r3
    8fc8:	bd10      	pop	{r4, pc}
    8fca:	bf00      	nop
    8fcc:	41004000 	.word	0x41004000
    8fd0:	000096b1 	.word	0x000096b1
    8fd4:	000096c5 	.word	0x000096c5
    8fd8:	00009395 	.word	0x00009395
    8fdc:	0000931d 	.word	0x0000931d
    8fe0:	000096c9 	.word	0x000096c9
    8fe4:	40000800 	.word	0x40000800
    8fe8:	00009061 	.word	0x00009061

00008fec <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    8fec:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    8fee:	4a1a      	ldr	r2, [pc, #104]	; (9058 <_dmac_handler+0x6c>)
    8ff0:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    8ff2:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    8ff6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    8ffa:	4818      	ldr	r0, [pc, #96]	; (905c <_dmac_handler+0x70>)
    8ffc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    9000:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    9004:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    9008:	f012 0f01 	tst.w	r2, #1
    900c:	d10a      	bne.n	9024 <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    900e:	011a      	lsls	r2, r3, #4
    9010:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9014:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    9018:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    901c:	f012 0f02 	tst.w	r2, #2
    9020:	d10b      	bne.n	903a <_dmac_handler+0x4e>
    9022:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    9024:	011a      	lsls	r2, r3, #4
    9026:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    902a:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    902e:	2101      	movs	r1, #1
    9030:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    9034:	6843      	ldr	r3, [r0, #4]
    9036:	4798      	blx	r3
    9038:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    903a:	011a      	lsls	r2, r3, #4
    903c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9040:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    9044:	2102      	movs	r1, #2
    9046:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    904a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    904e:	4a03      	ldr	r2, [pc, #12]	; (905c <_dmac_handler+0x70>)
    9050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9054:	4798      	blx	r3
	}
}
    9056:	e7e4      	b.n	9022 <_dmac_handler+0x36>
    9058:	4100a000 	.word	0x4100a000
    905c:	20000880 	.word	0x20000880

00009060 <_dma_init>:
{
    9060:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    9062:	4a32      	ldr	r2, [pc, #200]	; (912c <_dma_init+0xcc>)
    9064:	8813      	ldrh	r3, [r2, #0]
    9066:	f023 0302 	bic.w	r3, r3, #2
    906a:	041b      	lsls	r3, r3, #16
    906c:	0c1b      	lsrs	r3, r3, #16
    906e:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    9070:	8853      	ldrh	r3, [r2, #2]
    9072:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    9076:	041b      	lsls	r3, r3, #16
    9078:	0c1b      	lsrs	r3, r3, #16
    907a:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    907c:	8813      	ldrh	r3, [r2, #0]
    907e:	b29b      	uxth	r3, r3
    9080:	f043 0301 	orr.w	r3, r3, #1
    9084:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    9086:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    9088:	f013 0f01 	tst.w	r3, #1
    908c:	d1fb      	bne.n	9086 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    908e:	4b27      	ldr	r3, [pc, #156]	; (912c <_dma_init+0xcc>)
    9090:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    9094:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    9096:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    9098:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    909c:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    90a0:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    90a2:	2100      	movs	r1, #0
    90a4:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    90a6:	4a22      	ldr	r2, [pc, #136]	; (9130 <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    90a8:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    90aa:	4a22      	ldr	r2, [pc, #136]	; (9134 <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    90ac:	639a      	str	r2, [r3, #56]	; 0x38
    90ae:	4b22      	ldr	r3, [pc, #136]	; (9138 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    90b0:	4c1f      	ldr	r4, [pc, #124]	; (9130 <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    90b2:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    90b4:	681d      	ldr	r5, [r3, #0]
    90b6:	0108      	lsls	r0, r1, #4
    90b8:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    90bc:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    90c0:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    90c2:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    90c4:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    90c8:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    90ca:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    90ce:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    90d0:	1822      	adds	r2, r4, r0
    90d2:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    90d4:	60d6      	str	r6, [r2, #12]
    90d6:	3101      	adds	r1, #1
    90d8:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    90da:	2920      	cmp	r1, #32
    90dc:	d1ea      	bne.n	90b4 <_dma_init+0x54>
    90de:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    90e0:	2001      	movs	r0, #1
    90e2:	4916      	ldr	r1, [pc, #88]	; (913c <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    90e4:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    90e6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    90ea:	d00b      	beq.n	9104 <_dma_init+0xa4>
    90ec:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    90ee:	2b24      	cmp	r3, #36	; 0x24
    90f0:	d1f8      	bne.n	90e4 <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    90f2:	4a0e      	ldr	r2, [pc, #56]	; (912c <_dma_init+0xcc>)
    90f4:	8813      	ldrh	r3, [r2, #0]
    90f6:	b29b      	uxth	r3, r3
    90f8:	f043 0302 	orr.w	r3, r3, #2
    90fc:	8013      	strh	r3, [r2, #0]
}
    90fe:	2000      	movs	r0, #0
    9100:	bc70      	pop	{r4, r5, r6}
    9102:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9104:	095c      	lsrs	r4, r3, #5
    9106:	f002 021f 	and.w	r2, r2, #31
    910a:	fa00 f202 	lsl.w	r2, r0, r2
    910e:	f104 0520 	add.w	r5, r4, #32
    9112:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    9116:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    911a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    911e:	f104 0560 	add.w	r5, r4, #96	; 0x60
    9122:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9126:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    912a:	e7df      	b.n	90ec <_dma_init+0x8c>
    912c:	4100a000 	.word	0x4100a000
    9130:	20013940 	.word	0x20013940
    9134:	20013b40 	.word	0x20013b40
    9138:	00010778 	.word	0x00010778
    913c:	e000e100 	.word	0xe000e100

00009140 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    9140:	b991      	cbnz	r1, 9168 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    9142:	b942      	cbnz	r2, 9156 <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    9144:	0100      	lsls	r0, r0, #4
    9146:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    914a:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    914e:	2302      	movs	r3, #2
    9150:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    9154:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    9156:	0100      	lsls	r0, r0, #4
    9158:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    915c:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    9160:	2302      	movs	r3, #2
    9162:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    9166:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    9168:	2901      	cmp	r1, #1
    916a:	d000      	beq.n	916e <_dma_set_irq_state+0x2e>
    916c:	4770      	bx	lr
	if (value == 0x0) {
    916e:	b142      	cbz	r2, 9182 <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    9170:	0100      	lsls	r0, r0, #4
    9172:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    9176:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    917a:	2301      	movs	r3, #1
    917c:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    9180:	e7f4      	b.n	916c <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    9182:	0100      	lsls	r0, r0, #4
    9184:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    9188:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    918c:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    9190:	4770      	bx	lr
	...

00009194 <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    9194:	4b02      	ldr	r3, [pc, #8]	; (91a0 <_dma_set_destination_address+0xc>)
    9196:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    919a:	6081      	str	r1, [r0, #8]
}
    919c:	2000      	movs	r0, #0
    919e:	4770      	bx	lr
    91a0:	20013940 	.word	0x20013940

000091a4 <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    91a4:	4b02      	ldr	r3, [pc, #8]	; (91b0 <_dma_set_source_address+0xc>)
    91a6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    91aa:	6041      	str	r1, [r0, #4]
}
    91ac:	2000      	movs	r0, #0
    91ae:	4770      	bx	lr
    91b0:	20013940 	.word	0x20013940

000091b4 <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    91b4:	4a05      	ldr	r2, [pc, #20]	; (91cc <_dma_srcinc_enable+0x18>)
    91b6:	0100      	lsls	r0, r0, #4
    91b8:	5a13      	ldrh	r3, [r2, r0]
    91ba:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    91bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    91c0:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    91c4:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    91c6:	5211      	strh	r1, [r2, r0]
}
    91c8:	2000      	movs	r0, #0
    91ca:	4770      	bx	lr
    91cc:	20013940 	.word	0x20013940

000091d0 <_dma_set_data_amount>:
{
    91d0:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    91d2:	4c14      	ldr	r4, [pc, #80]	; (9224 <_dma_set_data_amount+0x54>)
    91d4:	0102      	lsls	r2, r0, #4
    91d6:	18a3      	adds	r3, r4, r2
    91d8:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    91da:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    91dc:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    91e0:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    91e2:	f412 6f00 	tst.w	r2, #2048	; 0x800
    91e6:	d006      	beq.n	91f6 <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    91e8:	fa01 f403 	lsl.w	r4, r1, r3
    91ec:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    91ee:	4a0d      	ldr	r2, [pc, #52]	; (9224 <_dma_set_data_amount+0x54>)
    91f0:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    91f4:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    91f6:	4c0b      	ldr	r4, [pc, #44]	; (9224 <_dma_set_data_amount+0x54>)
    91f8:	0102      	lsls	r2, r0, #4
    91fa:	18a5      	adds	r5, r4, r2
    91fc:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    91fe:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    9200:	f412 6f80 	tst.w	r2, #1024	; 0x400
    9204:	d005      	beq.n	9212 <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    9206:	fa01 f303 	lsl.w	r3, r1, r3
    920a:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    920c:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    9210:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    9212:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    9214:	4b03      	ldr	r3, [pc, #12]	; (9224 <_dma_set_data_amount+0x54>)
    9216:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    921a:	8041      	strh	r1, [r0, #2]
}
    921c:	2000      	movs	r0, #0
    921e:	bc30      	pop	{r4, r5}
    9220:	4770      	bx	lr
    9222:	bf00      	nop
    9224:	20013940 	.word	0x20013940

00009228 <_dma_enable_transaction>:
{
    9228:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    922a:	4c0d      	ldr	r4, [pc, #52]	; (9260 <_dma_enable_transaction+0x38>)
    922c:	0103      	lsls	r3, r0, #4
    922e:	5ae2      	ldrh	r2, [r4, r3]
    9230:	b292      	uxth	r2, r2
    9232:	f042 0201 	orr.w	r2, r2, #1
    9236:	52e2      	strh	r2, [r4, r3]
    9238:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    923c:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    9240:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    9242:	f042 0202 	orr.w	r2, r2, #2
    9246:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    9248:	b131      	cbz	r1, 9258 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    924a:	4a06      	ldr	r2, [pc, #24]	; (9264 <_dma_enable_transaction+0x3c>)
    924c:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    924e:	2301      	movs	r3, #1
    9250:	fa03 f000 	lsl.w	r0, r3, r0
    9254:	4308      	orrs	r0, r1
    9256:	6110      	str	r0, [r2, #16]
}
    9258:	2000      	movs	r0, #0
    925a:	f85d 4b04 	ldr.w	r4, [sp], #4
    925e:	4770      	bx	lr
    9260:	20013940 	.word	0x20013940
    9264:	4100a000 	.word	0x4100a000

00009268 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    9268:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    926c:	4b02      	ldr	r3, [pc, #8]	; (9278 <_dma_get_channel_resource+0x10>)
    926e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    9272:	6001      	str	r1, [r0, #0]
}
    9274:	2000      	movs	r0, #0
    9276:	4770      	bx	lr
    9278:	20000880 	.word	0x20000880

0000927c <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    927c:	b508      	push	{r3, lr}
	_dmac_handler();
    927e:	4b01      	ldr	r3, [pc, #4]	; (9284 <DMAC_0_Handler+0x8>)
    9280:	4798      	blx	r3
    9282:	bd08      	pop	{r3, pc}
    9284:	00008fed 	.word	0x00008fed

00009288 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    9288:	b508      	push	{r3, lr}
	_dmac_handler();
    928a:	4b01      	ldr	r3, [pc, #4]	; (9290 <DMAC_1_Handler+0x8>)
    928c:	4798      	blx	r3
    928e:	bd08      	pop	{r3, pc}
    9290:	00008fed 	.word	0x00008fed

00009294 <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    9294:	b508      	push	{r3, lr}
	_dmac_handler();
    9296:	4b01      	ldr	r3, [pc, #4]	; (929c <DMAC_2_Handler+0x8>)
    9298:	4798      	blx	r3
    929a:	bd08      	pop	{r3, pc}
    929c:	00008fed 	.word	0x00008fed

000092a0 <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    92a0:	b508      	push	{r3, lr}
	_dmac_handler();
    92a2:	4b01      	ldr	r3, [pc, #4]	; (92a8 <DMAC_3_Handler+0x8>)
    92a4:	4798      	blx	r3
    92a6:	bd08      	pop	{r3, pc}
    92a8:	00008fed 	.word	0x00008fed

000092ac <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    92ac:	b508      	push	{r3, lr}
	_dmac_handler();
    92ae:	4b01      	ldr	r3, [pc, #4]	; (92b4 <DMAC_4_Handler+0x8>)
    92b0:	4798      	blx	r3
    92b2:	bd08      	pop	{r3, pc}
    92b4:	00008fed 	.word	0x00008fed

000092b8 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    92b8:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    92ba:	2000      	movs	r0, #0
    92bc:	4770      	bx	lr
	...

000092c0 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    92c0:	b430      	push	{r4, r5}
    92c2:	4814      	ldr	r0, [pc, #80]	; (9314 <_event_system_init+0x54>)
    92c4:	f100 0543 	add.w	r5, r0, #67	; 0x43
    92c8:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    92ca:	4c13      	ldr	r4, [pc, #76]	; (9318 <_event_system_init+0x58>)
    92cc:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    92ce:	f813 1b01 	ldrb.w	r1, [r3], #1
    92d2:	3248      	adds	r2, #72	; 0x48
    92d4:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    92d8:	42ab      	cmp	r3, r5
    92da:	d1f7      	bne.n	92cc <_event_system_init+0xc>
    92dc:	480d      	ldr	r0, [pc, #52]	; (9314 <_event_system_init+0x54>)
    92de:	f100 0442 	add.w	r4, r0, #66	; 0x42
    92e2:	3080      	adds	r0, #128	; 0x80
    92e4:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    92e6:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    92ea:	00ca      	lsls	r2, r1, #3
    92ec:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    92f0:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    92f4:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    92f6:	f850 3f04 	ldr.w	r3, [r0, #4]!
    92fa:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    92fc:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    9300:	43db      	mvns	r3, r3
    9302:	b2db      	uxtb	r3, r3
    9304:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    9308:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    930a:	2920      	cmp	r1, #32
    930c:	d1eb      	bne.n	92e6 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    930e:	2000      	movs	r0, #0
    9310:	bc30      	pop	{r4, r5}
    9312:	4770      	bx	lr
    9314:	00010878 	.word	0x00010878
    9318:	4100e000 	.word	0x4100e000

0000931c <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    931c:	f010 0f01 	tst.w	r0, #1
    9320:	d008      	beq.n	9334 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    9322:	4a17      	ldr	r2, [pc, #92]	; (9380 <_gclk_init_generators_by_fref+0x64>)
    9324:	4b17      	ldr	r3, [pc, #92]	; (9384 <_gclk_init_generators_by_fref+0x68>)
    9326:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    9328:	4619      	mov	r1, r3
    932a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    932e:	684b      	ldr	r3, [r1, #4]
    9330:	4213      	tst	r3, r2
    9332:	d1fc      	bne.n	932e <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    9334:	f010 0f02 	tst.w	r0, #2
    9338:	d008      	beq.n	934c <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    933a:	4a13      	ldr	r2, [pc, #76]	; (9388 <_gclk_init_generators_by_fref+0x6c>)
    933c:	4b11      	ldr	r3, [pc, #68]	; (9384 <_gclk_init_generators_by_fref+0x68>)
    933e:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    9340:	4619      	mov	r1, r3
    9342:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    9346:	684b      	ldr	r3, [r1, #4]
    9348:	4213      	tst	r3, r2
    934a:	d1fc      	bne.n	9346 <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    934c:	f010 0f04 	tst.w	r0, #4
    9350:	d008      	beq.n	9364 <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    9352:	4a0e      	ldr	r2, [pc, #56]	; (938c <_gclk_init_generators_by_fref+0x70>)
    9354:	4b0b      	ldr	r3, [pc, #44]	; (9384 <_gclk_init_generators_by_fref+0x68>)
    9356:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    9358:	4619      	mov	r1, r3
    935a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    935e:	684b      	ldr	r3, [r1, #4]
    9360:	4213      	tst	r3, r2
    9362:	d1fc      	bne.n	935e <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    9364:	f010 0f08 	tst.w	r0, #8
    9368:	d008      	beq.n	937c <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    936a:	4a09      	ldr	r2, [pc, #36]	; (9390 <_gclk_init_generators_by_fref+0x74>)
    936c:	4b05      	ldr	r3, [pc, #20]	; (9384 <_gclk_init_generators_by_fref+0x68>)
    936e:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    9370:	4619      	mov	r1, r3
    9372:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    9376:	684b      	ldr	r3, [r1, #4]
    9378:	4213      	tst	r3, r2
    937a:	d1fc      	bne.n	9376 <_gclk_init_generators_by_fref+0x5a>
    937c:	4770      	bx	lr
    937e:	bf00      	nop
    9380:	00010108 	.word	0x00010108
    9384:	40001c00 	.word	0x40001c00
    9388:	00010106 	.word	0x00010106
    938c:	00100106 	.word	0x00100106
    9390:	00010104 	.word	0x00010104

00009394 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    9394:	2201      	movs	r2, #1
    9396:	4b01      	ldr	r3, [pc, #4]	; (939c <_mclk_init+0x8>)
    9398:	715a      	strb	r2, [r3, #5]
    939a:	4770      	bx	lr
    939c:	40000800 	.word	0x40000800

000093a0 <_flash_program>:
 * \param[in]  buffer        Pointer to buffer where the data to
 *                           write is stored
 * \param[in] size           The size of data to write to a page
 */
static void _flash_program(void *const hw, const uint32_t dst_addr, const uint8_t *buffer, const uint16_t size)
{
    93a0:	b470      	push	{r4, r5, r6}
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    93a2:	8a44      	ldrh	r4, [r0, #18]
	uint32_t *ptr_read    = (uint32_t *)buffer;
	uint32_t  nvm_address = dst_addr / 4;
	uint16_t  i;

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    93a4:	f014 0f01 	tst.w	r4, #1
    93a8:	d0fb      	beq.n	93a2 <_flash_program+0x2>
}

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    93aa:	f24a 5415 	movw	r4, #42261	; 0xa515
    93ae:	8084      	strh	r4, [r0, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    93b0:	8a44      	ldrh	r4, [r0, #18]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_PBC | NVMCTRL_CTRLB_CMDEX_KEY);

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    93b2:	f014 0f01 	tst.w	r4, #1
    93b6:	d0fb      	beq.n	93b0 <_flash_program+0x10>
		/* Wait until this module isn't busy */
	}

	/* Writes to the page buffer must be 32 bits, perform manual copy
	 * to ensure alignment */
	for (i = 0; i < size; i += 4) {
    93b8:	b153      	cbz	r3, 93d0 <_flash_program+0x30>
    93ba:	f021 0603 	bic.w	r6, r1, #3
    93be:	1ab6      	subs	r6, r6, r2
    93c0:	4614      	mov	r4, r2
		NVM_MEMORY[nvm_address++] = *ptr_read;
    93c2:	6825      	ldr	r5, [r4, #0]
    93c4:	51a5      	str	r5, [r4, r6]
		ptr_read++;
    93c6:	3404      	adds	r4, #4
	for (i = 0; i < size; i += 4) {
    93c8:	1aa5      	subs	r5, r4, r2
    93ca:	b2ad      	uxth	r5, r5
    93cc:	42ab      	cmp	r3, r5
    93ce:	d8f8      	bhi.n	93c2 <_flash_program+0x22>
    93d0:	8a43      	ldrh	r3, [r0, #18]
	}

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    93d2:	f013 0f01 	tst.w	r3, #1
    93d6:	d0fb      	beq.n	93d0 <_flash_program+0x30>
	((Nvmctrl *)hw)->ADDR.reg = data;
    93d8:	6141      	str	r1, [r0, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    93da:	f24a 5303 	movw	r3, #42243	; 0xa503
    93de:	8083      	strh	r3, [r0, #4]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_ADDR_reg(hw, dst_addr);
	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_WP | NVMCTRL_CTRLB_CMDEX_KEY);
}
    93e0:	bc70      	pop	{r4, r5, r6}
    93e2:	4770      	bx	lr

000093e4 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    93e4:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    93e6:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    93e8:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    93ea:	f012 0f01 	tst.w	r2, #1
    93ee:	d005      	beq.n	93fc <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    93f0:	2201      	movs	r2, #1
    93f2:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    93f4:	6803      	ldr	r3, [r0, #0]
    93f6:	b153      	cbz	r3, 940e <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    93f8:	4798      	blx	r3
    93fa:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    93fc:	8a1a      	ldrh	r2, [r3, #16]
    93fe:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    9400:	b12a      	cbz	r2, 940e <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    9402:	f240 225e 	movw	r2, #606	; 0x25e
    9406:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    9408:	6843      	ldr	r3, [r0, #4]
    940a:	b103      	cbz	r3, 940e <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    940c:	4798      	blx	r3
    940e:	bd08      	pop	{r3, pc}

00009410 <_flash_init>:
{
    9410:	b538      	push	{r3, r4, r5, lr}
    9412:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    9414:	4605      	mov	r5, r0
    9416:	b350      	cbz	r0, 946e <_flash_init+0x5e>
    9418:	4816      	ldr	r0, [pc, #88]	; (9474 <_flash_init+0x64>)
    941a:	4281      	cmp	r1, r0
    941c:	bf14      	ite	ne
    941e:	2000      	movne	r0, #0
    9420:	2001      	moveq	r0, #1
    9422:	224b      	movs	r2, #75	; 0x4b
    9424:	4914      	ldr	r1, [pc, #80]	; (9478 <_flash_init+0x68>)
    9426:	4b15      	ldr	r3, [pc, #84]	; (947c <_flash_init+0x6c>)
    9428:	4798      	blx	r3
	device->hw = hw;
    942a:	612c      	str	r4, [r5, #16]
	return ((Nvmctrl *)hw)->CTRLA.reg;
    942c:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    942e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    9432:	049b      	lsls	r3, r3, #18
    9434:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    9436:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    9438:	4b11      	ldr	r3, [pc, #68]	; (9480 <_flash_init+0x70>)
    943a:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    943c:	4b11      	ldr	r3, [pc, #68]	; (9484 <_flash_init+0x74>)
    943e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    9442:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    9446:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    944a:	f3bf 8f6f 	isb	sy
    944e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    9452:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    9456:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    945a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    945e:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    9462:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9466:	6019      	str	r1, [r3, #0]
    9468:	601a      	str	r2, [r3, #0]
}
    946a:	2000      	movs	r0, #0
    946c:	bd38      	pop	{r3, r4, r5, pc}
    946e:	2000      	movs	r0, #0
    9470:	e7d7      	b.n	9422 <_flash_init+0x12>
    9472:	bf00      	nop
    9474:	41004000 	.word	0x41004000
    9478:	0001097c 	.word	0x0001097c
    947c:	000089cd 	.word	0x000089cd
    9480:	20000a00 	.word	0x20000a00
    9484:	e000e100 	.word	0xe000e100

00009488 <_flash_get_page_size>:
}
    9488:	f44f 7000 	mov.w	r0, #512	; 0x200
    948c:	4770      	bx	lr

0000948e <_flash_get_total_pages>:
	return (uint32_t)hri_nvmctrl_read_PARAM_NVMP_bf(device->hw);
    948e:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->PARAM.reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;
    9490:	6898      	ldr	r0, [r3, #8]
}
    9492:	b280      	uxth	r0, r0
    9494:	4770      	bx	lr

00009496 <_flash_read>:
{
    9496:	b410      	push	{r4}
	while (!hri_nvmctrl_get_STATUS_READY_bit(device->hw)) {
    9498:	6904      	ldr	r4, [r0, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    949a:	8a60      	ldrh	r0, [r4, #18]
    949c:	f010 0f01 	tst.w	r0, #1
    94a0:	d0fb      	beq.n	949a <_flash_read+0x4>
	for (i = 0; i < length; i++) {
    94a2:	b143      	cbz	r3, 94b6 <_flash_read+0x20>
    94a4:	3901      	subs	r1, #1
    94a6:	4610      	mov	r0, r2
    94a8:	4413      	add	r3, r2
		buffer[i] = nvm_addr[src_addr + i];
    94aa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    94ae:	f800 4b01 	strb.w	r4, [r0], #1
	for (i = 0; i < length; i++) {
    94b2:	4298      	cmp	r0, r3
    94b4:	d1f9      	bne.n	94aa <_flash_read+0x14>
}
    94b6:	f85d 4b04 	ldr.w	r4, [sp], #4
    94ba:	4770      	bx	lr

000094bc <_flash_write>:
{
    94bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    94c0:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
    94c4:	b085      	sub	sp, #20
    94c6:	4682      	mov	sl, r0
    94c8:	9203      	str	r2, [sp, #12]
    94ca:	4698      	mov	r8, r3
	uint32_t wr_start_addr = dst_addr;
    94cc:	460e      	mov	r6, r1
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    94ce:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 95a8 <_flash_write+0xec>
    94d2:	e034      	b.n	953e <_flash_write+0x82>
			wr_start_addr++;
    94d4:	3601      	adds	r6, #1
			length--;
    94d6:	3801      	subs	r0, #1
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    94d8:	45b0      	cmp	r8, r6
    94da:	d312      	bcc.n	9502 <_flash_write+0x46>
    94dc:	b170      	cbz	r0, 94fc <_flash_write+0x40>
			tmp_buffer[j][k] = *buffer;
    94de:	f812 cb01 	ldrb.w	ip, [r2], #1
    94e2:	f10d 0e10 	add.w	lr, sp, #16
    94e6:	eb0e 2e41 	add.w	lr, lr, r1, lsl #9
    94ea:	f80e c003 	strb.w	ip, [lr, r3]
			k                = (k + 1) % NVMCTRL_PAGE_SIZE;
    94ee:	3301      	adds	r3, #1
    94f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
			if (0 == k) {
    94f4:	2b00      	cmp	r3, #0
    94f6:	d1ed      	bne.n	94d4 <_flash_write+0x18>
				j++;
    94f8:	3101      	adds	r1, #1
    94fa:	e7eb      	b.n	94d4 <_flash_write+0x18>
    94fc:	9203      	str	r2, [sp, #12]
    94fe:	4680      	mov	r8, r0
    9500:	e001      	b.n	9506 <_flash_write+0x4a>
    9502:	9203      	str	r2, [sp, #12]
    9504:	4680      	mov	r8, r0
		_flash_erase_block(device->hw, block_start_addr);
    9506:	f8da 2010 	ldr.w	r2, [sl, #16]
    950a:	8a53      	ldrh	r3, [r2, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    950c:	f013 0f01 	tst.w	r3, #1
    9510:	d0fb      	beq.n	950a <_flash_write+0x4e>
	((Nvmctrl *)hw)->ADDR.reg = data;
    9512:	9b01      	ldr	r3, [sp, #4]
    9514:	6153      	str	r3, [r2, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    9516:	f24a 5301 	movw	r3, #42241	; 0xa501
    951a:	8093      	strh	r3, [r2, #4]
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    951c:	f44f 7300 	mov.w	r3, #512	; 0x200
    9520:	462a      	mov	r2, r5
    9522:	19e9      	adds	r1, r5, r7
    9524:	f8da 0010 	ldr.w	r0, [sl, #16]
    9528:	47d8      	blx	fp
    952a:	f505 7500 	add.w	r5, r5, #512	; 0x200
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    952e:	42a5      	cmp	r5, r4
    9530:	d1f4      	bne.n	951c <_flash_write+0x60>
	} while (block_end_addr < (wr_start_addr + length - 1));
    9532:	eb08 0306 	add.w	r3, r8, r6
    9536:	3b01      	subs	r3, #1
    9538:	9a00      	ldr	r2, [sp, #0]
    953a:	429a      	cmp	r2, r3
    953c:	d22c      	bcs.n	9598 <_flash_write+0xdc>
		block_start_addr = wr_start_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    953e:	f426 53ff 	bic.w	r3, r6, #8160	; 0x1fe0
    9542:	f023 031f 	bic.w	r3, r3, #31
    9546:	9301      	str	r3, [sp, #4]
		block_end_addr   = block_start_addr + NVMCTRL_BLOCK_SIZE - 1;
    9548:	f503 52ff 	add.w	r2, r3, #8160	; 0x1fe0
    954c:	321f      	adds	r2, #31
    954e:	9200      	str	r2, [sp, #0]
    9550:	ad04      	add	r5, sp, #16
    9552:	f50d 5900 	add.w	r9, sp, #8192	; 0x2000
    9556:	f109 0910 	add.w	r9, r9, #16
    955a:	462c      	mov	r4, r5
    955c:	1b5f      	subs	r7, r3, r5
    955e:	9502      	str	r5, [sp, #8]
			_flash_read(device, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    9560:	f44f 7300 	mov.w	r3, #512	; 0x200
    9564:	4622      	mov	r2, r4
    9566:	19e1      	adds	r1, r4, r7
    9568:	4650      	mov	r0, sl
    956a:	4d0e      	ldr	r5, [pc, #56]	; (95a4 <_flash_write+0xe8>)
    956c:	47a8      	blx	r5
    956e:	f504 7400 	add.w	r4, r4, #512	; 0x200
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    9572:	454c      	cmp	r4, r9
    9574:	d1f4      	bne.n	9560 <_flash_write+0xa4>
    9576:	9d02      	ldr	r5, [sp, #8]
		j = (wr_start_addr - block_start_addr) / NVMCTRL_PAGE_SIZE;
    9578:	9b01      	ldr	r3, [sp, #4]
    957a:	1af3      	subs	r3, r6, r3
    957c:	0a59      	lsrs	r1, r3, #9
    957e:	f3c3 0308 	ubfx	r3, r3, #0, #9
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    9582:	9a00      	ldr	r2, [sp, #0]
    9584:	4296      	cmp	r6, r2
    9586:	d8be      	bhi.n	9506 <_flash_write+0x4a>
    9588:	f1b8 0f00 	cmp.w	r8, #0
    958c:	d0bb      	beq.n	9506 <_flash_write+0x4a>
    958e:	9a03      	ldr	r2, [sp, #12]
			tmp_buffer[j][k] = *buffer;
    9590:	4640      	mov	r0, r8
    9592:	f8dd 8000 	ldr.w	r8, [sp]
    9596:	e7a2      	b.n	94de <_flash_write+0x22>
}
    9598:	f50d 5d00 	add.w	sp, sp, #8192	; 0x2000
    959c:	b005      	add	sp, #20
    959e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    95a2:	bf00      	nop
    95a4:	00009497 	.word	0x00009497
    95a8:	000093a1 	.word	0x000093a1

000095ac <_flash_erase>:
{
    95ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    95b0:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
    95b4:	4607      	mov	r7, r0
    95b6:	460c      	mov	r4, r1
    95b8:	4616      	mov	r6, r2
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    95ba:	f421 55ff 	bic.w	r5, r1, #8160	; 0x1fe0
    95be:	f025 051f 	bic.w	r5, r5, #31
	memset(tmp_buffer, 0xFF, NVMCTRL_PAGE_SIZE);
    95c2:	f44f 7200 	mov.w	r2, #512	; 0x200
    95c6:	21ff      	movs	r1, #255	; 0xff
    95c8:	4668      	mov	r0, sp
    95ca:	4b27      	ldr	r3, [pc, #156]	; (9668 <_flash_erase+0xbc>)
    95cc:	4798      	blx	r3
	if (dst_addr != block_start_addr) {
    95ce:	42ac      	cmp	r4, r5
    95d0:	d043      	beq.n	965a <_flash_erase+0xae>
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    95d2:	f505 5500 	add.w	r5, r5, #8192	; 0x2000
    95d6:	f504 5af0 	add.w	sl, r4, #7680	; 0x1e00
			_flash_write(device, dst_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    95da:	f44f 7900 	mov.w	r9, #512	; 0x200
    95de:	f8df 808c 	ldr.w	r8, [pc, #140]	; 966c <_flash_erase+0xc0>
    95e2:	464b      	mov	r3, r9
    95e4:	466a      	mov	r2, sp
    95e6:	4621      	mov	r1, r4
    95e8:	4638      	mov	r0, r7
    95ea:	47c0      	blx	r8
			if (--page_nums == 0) {
    95ec:	3e01      	subs	r6, #1
    95ee:	d030      	beq.n	9652 <_flash_erase+0xa6>
			dst_addr += NVMCTRL_PAGE_SIZE;
    95f0:	f504 7400 	add.w	r4, r4, #512	; 0x200
			if (dst_addr == block_start_addr) {
    95f4:	42a5      	cmp	r5, r4
    95f6:	d001      	beq.n	95fc <_flash_erase+0x50>
		for (i = 0; i < NVMCTRL_BLOCK_PAGES - 1; i++) {
    95f8:	4554      	cmp	r4, sl
    95fa:	d1f2      	bne.n	95e2 <_flash_erase+0x36>
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    95fc:	2e0f      	cmp	r6, #15
    95fe:	d919      	bls.n	9634 <_flash_erase+0x88>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    9600:	4628      	mov	r0, r5
    9602:	4631      	mov	r1, r6
    9604:	f24a 5401 	movw	r4, #42241	; 0xa501
		_flash_erase_block(device->hw, block_start_addr);
    9608:	693a      	ldr	r2, [r7, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    960a:	8a53      	ldrh	r3, [r2, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    960c:	f013 0f01 	tst.w	r3, #1
    9610:	d0fb      	beq.n	960a <_flash_erase+0x5e>
	((Nvmctrl *)hw)->ADDR.reg = data;
    9612:	6150      	str	r0, [r2, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    9614:	8094      	strh	r4, [r2, #4]
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    9616:	f500 5000 	add.w	r0, r0, #8192	; 0x2000
		page_nums -= NVMCTRL_BLOCK_PAGES;
    961a:	3910      	subs	r1, #16
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    961c:	290f      	cmp	r1, #15
    961e:	d8f3      	bhi.n	9608 <_flash_erase+0x5c>
    9620:	f505 5500 	add.w	r5, r5, #8192	; 0x2000
    9624:	f1a6 0310 	sub.w	r3, r6, #16
    9628:	091b      	lsrs	r3, r3, #4
    962a:	eb05 3543 	add.w	r5, r5, r3, lsl #13
    962e:	f006 060f 	and.w	r6, r6, #15
	if (page_nums != 0) {
    9632:	b176      	cbz	r6, 9652 <_flash_erase+0xa6>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    9634:	2400      	movs	r4, #0
			_flash_write(device, block_start_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    9636:	f44f 7900 	mov.w	r9, #512	; 0x200
    963a:	f8df 8030 	ldr.w	r8, [pc, #48]	; 966c <_flash_erase+0xc0>
    963e:	464b      	mov	r3, r9
    9640:	466a      	mov	r2, sp
    9642:	4629      	mov	r1, r5
    9644:	4638      	mov	r0, r7
    9646:	47c0      	blx	r8
			block_start_addr += NVMCTRL_PAGE_SIZE;
    9648:	f505 7500 	add.w	r5, r5, #512	; 0x200
		for (i = 0; i < page_nums; i++) {
    964c:	3401      	adds	r4, #1
    964e:	42a6      	cmp	r6, r4
    9650:	d8f5      	bhi.n	963e <_flash_erase+0x92>
}
    9652:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
    9656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    965a:	2e0f      	cmp	r6, #15
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    965c:	bf98      	it	ls
    965e:	4625      	movls	r5, r4
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    9660:	d9e7      	bls.n	9632 <_flash_erase+0x86>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    9662:	4625      	mov	r5, r4
    9664:	e7cc      	b.n	9600 <_flash_erase+0x54>
    9666:	bf00      	nop
    9668:	0000eb83 	.word	0x0000eb83
    966c:	000094bd 	.word	0x000094bd

00009670 <_flash_is_locked>:
	return !(hri_nvmctrl_get_RUNLOCK_reg(device->hw, 1 << region_id));
    9670:	6903      	ldr	r3, [r0, #16]
	tmp = ((Nvmctrl *)hw)->RUNLOCK.reg;
    9672:	699a      	ldr	r2, [r3, #24]
    9674:	f3c1 31cf 	ubfx	r1, r1, #15, #16
    9678:	2301      	movs	r3, #1
    967a:	fa03 f101 	lsl.w	r1, r3, r1
    967e:	4211      	tst	r1, r2
}
    9680:	bf0c      	ite	eq
    9682:	4618      	moveq	r0, r3
    9684:	2000      	movne	r0, #0
    9686:	4770      	bx	lr

00009688 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    9688:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    968a:	4b02      	ldr	r3, [pc, #8]	; (9694 <NVMCTRL_0_Handler+0xc>)
    968c:	6818      	ldr	r0, [r3, #0]
    968e:	4b02      	ldr	r3, [pc, #8]	; (9698 <NVMCTRL_0_Handler+0x10>)
    9690:	4798      	blx	r3
    9692:	bd08      	pop	{r3, pc}
    9694:	20000a00 	.word	0x20000a00
    9698:	000093e5 	.word	0x000093e5

0000969c <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    969c:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    969e:	4b02      	ldr	r3, [pc, #8]	; (96a8 <NVMCTRL_1_Handler+0xc>)
    96a0:	6818      	ldr	r0, [r3, #0]
    96a2:	4b02      	ldr	r3, [pc, #8]	; (96ac <NVMCTRL_1_Handler+0x10>)
    96a4:	4798      	blx	r3
    96a6:	bd08      	pop	{r3, pc}
    96a8:	20000a00 	.word	0x20000a00
    96ac:	000093e5 	.word	0x000093e5

000096b0 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    96b0:	4b03      	ldr	r3, [pc, #12]	; (96c0 <_osc32kctrl_init_sources+0x10>)
    96b2:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    96b4:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    96b8:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    96ba:	2201      	movs	r2, #1
    96bc:	741a      	strb	r2, [r3, #16]
    96be:	4770      	bx	lr
    96c0:	40001400 	.word	0x40001400

000096c4 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    96c4:	4770      	bx	lr
	...

000096c8 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    96c8:	4a47      	ldr	r2, [pc, #284]	; (97e8 <_oscctrl_init_referenced_generators+0x120>)
    96ca:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    96cc:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    96d0:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    96d4:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    96d6:	4611      	mov	r1, r2
    96d8:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    96dc:	684b      	ldr	r3, [r1, #4]
    96de:	4213      	tst	r3, r2
    96e0:	d1fc      	bne.n	96dc <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    96e2:	4a41      	ldr	r2, [pc, #260]	; (97e8 <_oscctrl_init_referenced_generators+0x120>)
    96e4:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    96e6:	f013 0f04 	tst.w	r3, #4
    96ea:	d1fb      	bne.n	96e4 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    96ec:	4b3f      	ldr	r3, [pc, #252]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    96ee:	2200      	movs	r2, #0
    96f0:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    96f2:	4a3f      	ldr	r2, [pc, #252]	; (97f0 <_oscctrl_init_referenced_generators+0x128>)
    96f4:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    96f6:	461a      	mov	r2, r3
    96f8:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    96fc:	f013 0f10 	tst.w	r3, #16
    9700:	d1fa      	bne.n	96f8 <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    9702:	2200      	movs	r2, #0
    9704:	4b39      	ldr	r3, [pc, #228]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    9706:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    970a:	461a      	mov	r2, r3
    970c:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    9710:	f013 0f04 	tst.w	r3, #4
    9714:	d1fa      	bne.n	970c <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    9716:	2202      	movs	r2, #2
    9718:	4b34      	ldr	r3, [pc, #208]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    971a:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    971c:	461a      	mov	r2, r3
    971e:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    9722:	f013 0f02 	tst.w	r3, #2
    9726:	d1fa      	bne.n	971e <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    9728:	4b30      	ldr	r3, [pc, #192]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    972a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    972c:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    972e:	461a      	mov	r2, r3
    9730:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    9734:	f013 0f08 	tst.w	r3, #8
    9738:	d1fa      	bne.n	9730 <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    973a:	2288      	movs	r2, #136	; 0x88
    973c:	4b2b      	ldr	r3, [pc, #172]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    973e:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    9742:	461a      	mov	r2, r3
    9744:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    9748:	f013 0f04 	tst.w	r3, #4
    974c:	d1fa      	bne.n	9744 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    974e:	2242      	movs	r2, #66	; 0x42
    9750:	4b25      	ldr	r3, [pc, #148]	; (97e8 <_oscctrl_init_referenced_generators+0x120>)
    9752:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    9756:	2227      	movs	r2, #39	; 0x27
    9758:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    975c:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    975e:	461a      	mov	r2, r3
    9760:	6d13      	ldr	r3, [r2, #80]	; 0x50
    9762:	f013 0f06 	tst.w	r3, #6
    9766:	d1fb      	bne.n	9760 <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    9768:	4b20      	ldr	r3, [pc, #128]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    976a:	f44f 6200 	mov.w	r2, #2048	; 0x800
    976e:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    9770:	2202      	movs	r2, #2
    9772:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    9776:	461a      	mov	r2, r3
    9778:	6d13      	ldr	r3, [r2, #80]	; 0x50
    977a:	f013 0f02 	tst.w	r3, #2
    977e:	d1fb      	bne.n	9778 <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    9780:	4b1a      	ldr	r3, [pc, #104]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    9782:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    9786:	f013 0f01 	tst.w	r3, #1
    978a:	d026      	beq.n	97da <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    978c:	4a17      	ldr	r2, [pc, #92]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    978e:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    9790:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    9794:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    9798:	d1f9      	bne.n	978e <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    979a:	4b14      	ldr	r3, [pc, #80]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    979c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    979e:	f012 0f01 	tst.w	r2, #1
    97a2:	d103      	bne.n	97ac <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    97a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    97a6:	f012 0f02 	tst.w	r2, #2
    97aa:	d0f7      	beq.n	979c <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    97ac:	4a0e      	ldr	r2, [pc, #56]	; (97e8 <_oscctrl_init_referenced_generators+0x120>)
    97ae:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    97b0:	2b00      	cmp	r3, #0
    97b2:	d1fc      	bne.n	97ae <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    97b4:	4a0c      	ldr	r2, [pc, #48]	; (97e8 <_oscctrl_init_referenced_generators+0x120>)
    97b6:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    97b8:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    97bc:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    97c0:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    97c2:	4611      	mov	r1, r2
    97c4:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    97c8:	684b      	ldr	r3, [r1, #4]
    97ca:	4213      	tst	r3, r2
    97cc:	d1fc      	bne.n	97c8 <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    97ce:	4a06      	ldr	r2, [pc, #24]	; (97e8 <_oscctrl_init_referenced_generators+0x120>)
    97d0:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    97d2:	f013 0f04 	tst.w	r3, #4
    97d6:	d1fb      	bne.n	97d0 <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    97d8:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    97da:	4a04      	ldr	r2, [pc, #16]	; (97ec <_oscctrl_init_referenced_generators+0x124>)
    97dc:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    97de:	f413 7f80 	tst.w	r3, #256	; 0x100
    97e2:	d0fb      	beq.n	97dc <_oscctrl_init_referenced_generators+0x114>
    97e4:	e7d9      	b.n	979a <_oscctrl_init_referenced_generators+0xd2>
    97e6:	bf00      	nop
    97e8:	40001c00 	.word	0x40001c00
    97ec:	40001000 	.word	0x40001000
    97f0:	04010000 	.word	0x04010000

000097f4 <_qspi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
    97f4:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    97f6:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    97f8:	681a      	ldr	r2, [r3, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    97fa:	4903      	ldr	r1, [pc, #12]	; (9808 <_qspi_dma_rx_complete+0x14>)
    97fc:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    97fe:	685b      	ldr	r3, [r3, #4]
    9800:	b103      	cbz	r3, 9804 <_qspi_dma_rx_complete+0x10>
		dev->cb.xfer_done(resource);
    9802:	4798      	blx	r3
    9804:	bd08      	pop	{r3, pc}
    9806:	bf00      	nop
    9808:	01000002 	.word	0x01000002

0000980c <_qspi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_tx_complete(struct _dma_resource *resource)
{
    980c:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    980e:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    9810:	681a      	ldr	r2, [r3, #0]
    9812:	4903      	ldr	r1, [pc, #12]	; (9820 <_qspi_dma_tx_complete+0x14>)
    9814:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    9816:	685b      	ldr	r3, [r3, #4]
    9818:	b103      	cbz	r3, 981c <_qspi_dma_tx_complete+0x10>
		dev->cb.xfer_done(resource);
    981a:	4798      	blx	r3
    981c:	bd08      	pop	{r3, pc}
    981e:	bf00      	nop
    9820:	01000002 	.word	0x01000002

00009824 <_qspi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
    9824:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    9826:	6883      	ldr	r3, [r0, #8]
    9828:	689b      	ldr	r3, [r3, #8]
    982a:	b103      	cbz	r3, 982e <_qspi_dma_error_occured+0xa>
		dev->cb.error(resource);
    982c:	4798      	blx	r3
    982e:	bd08      	pop	{r3, pc}

00009830 <_qspi_dma_init>:
	}
}

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    9830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9832:	460d      	mov	r5, r1
	ASSERT(dev && hw);
    9834:	4604      	mov	r4, r0
    9836:	2800      	cmp	r0, #0
    9838:	d027      	beq.n	988a <_qspi_dma_init+0x5a>
    983a:	1c08      	adds	r0, r1, #0
    983c:	bf18      	it	ne
    983e:	2001      	movne	r0, #1
    9840:	22cb      	movs	r2, #203	; 0xcb
    9842:	4913      	ldr	r1, [pc, #76]	; (9890 <_qspi_dma_init+0x60>)
    9844:	4b13      	ldr	r3, [pc, #76]	; (9894 <_qspi_dma_init+0x64>)
    9846:	4798      	blx	r3
	dev->prvt = hw;
    9848:	4626      	mov	r6, r4
    984a:	f846 5b0c 	str.w	r5, [r6], #12
    984e:	2301      	movs	r3, #1
    9850:	602b      	str	r3, [r5, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    9852:	4b11      	ldr	r3, [pc, #68]	; (9898 <_qspi_dma_init+0x68>)
    9854:	606b      	str	r3, [r5, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    9856:	4b11      	ldr	r3, [pc, #68]	; (989c <_qspi_dma_init+0x6c>)
    9858:	60ab      	str	r3, [r5, #8]
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    985a:	211f      	movs	r1, #31
    985c:	4630      	mov	r0, r6
    985e:	4f10      	ldr	r7, [pc, #64]	; (98a0 <_qspi_dma_init+0x70>)
    9860:	47b8      	blx	r7
	dev->resource->back                 = dev;
    9862:	68e3      	ldr	r3, [r4, #12]
    9864:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    9866:	68e3      	ldr	r3, [r4, #12]
    9868:	4a0e      	ldr	r2, [pc, #56]	; (98a4 <_qspi_dma_init+0x74>)
    986a:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    986c:	68e3      	ldr	r3, [r4, #12]
    986e:	4d0e      	ldr	r5, [pc, #56]	; (98a8 <_qspi_dma_init+0x78>)
    9870:	605d      	str	r5, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    9872:	211e      	movs	r1, #30
    9874:	4630      	mov	r0, r6
    9876:	47b8      	blx	r7
	dev->resource->back                 = dev;
    9878:	68e3      	ldr	r3, [r4, #12]
    987a:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    987c:	68e3      	ldr	r3, [r4, #12]
    987e:	4a0b      	ldr	r2, [pc, #44]	; (98ac <_qspi_dma_init+0x7c>)
    9880:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    9882:	68e3      	ldr	r3, [r4, #12]
    9884:	605d      	str	r5, [r3, #4]

	return ERR_NONE;
}
    9886:	2000      	movs	r0, #0
    9888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    988a:	2000      	movs	r0, #0
    988c:	e7d8      	b.n	9840 <_qspi_dma_init+0x10>
    988e:	bf00      	nop
    9890:	0001099c 	.word	0x0001099c
    9894:	000089cd 	.word	0x000089cd
    9898:	06000011 	.word	0x06000011
    989c:	00243b00 	.word	0x00243b00
    98a0:	00009269 	.word	0x00009269
    98a4:	000097f5 	.word	0x000097f5
    98a8:	00009825 	.word	0x00009825
    98ac:	0000980d 	.word	0x0000980d

000098b0 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    98b0:	b500      	push	{lr}
    98b2:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    98b4:	4b0d      	ldr	r3, [pc, #52]	; (98ec <RAMECC_Handler+0x3c>)
    98b6:	789b      	ldrb	r3, [r3, #2]
    98b8:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    98ba:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    98bc:	9b01      	ldr	r3, [sp, #4]
    98be:	f013 0f02 	tst.w	r3, #2
    98c2:	d006      	beq.n	98d2 <RAMECC_Handler+0x22>
    98c4:	4b0a      	ldr	r3, [pc, #40]	; (98f0 <RAMECC_Handler+0x40>)
    98c6:	681b      	ldr	r3, [r3, #0]
    98c8:	b11b      	cbz	r3, 98d2 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    98ca:	4a08      	ldr	r2, [pc, #32]	; (98ec <RAMECC_Handler+0x3c>)
    98cc:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    98ce:	4798      	blx	r3
    98d0:	e009      	b.n	98e6 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    98d2:	9b01      	ldr	r3, [sp, #4]
    98d4:	f013 0f01 	tst.w	r3, #1
    98d8:	d005      	beq.n	98e6 <RAMECC_Handler+0x36>
    98da:	4b05      	ldr	r3, [pc, #20]	; (98f0 <RAMECC_Handler+0x40>)
    98dc:	685b      	ldr	r3, [r3, #4]
    98de:	b113      	cbz	r3, 98e6 <RAMECC_Handler+0x36>
    98e0:	4a02      	ldr	r2, [pc, #8]	; (98ec <RAMECC_Handler+0x3c>)
    98e2:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    98e4:	4798      	blx	r3
	} else {
		return;
	}
}
    98e6:	b003      	add	sp, #12
    98e8:	f85d fb04 	ldr.w	pc, [sp], #4
    98ec:	41020000 	.word	0x41020000
    98f0:	20013d40 	.word	0x20013d40

000098f4 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    98f4:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    98f6:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    98f8:	6913      	ldr	r3, [r2, #16]
    98fa:	f013 0f60 	tst.w	r3, #96	; 0x60
    98fe:	d1fb      	bne.n	98f8 <_rtc_timer_set_period+0x4>
}
    9900:	4770      	bx	lr

00009902 <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    9902:	68c2      	ldr	r2, [r0, #12]
    9904:	6913      	ldr	r3, [r2, #16]
    9906:	f013 0f60 	tst.w	r3, #96	; 0x60
    990a:	d1fb      	bne.n	9904 <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    990c:	6a10      	ldr	r0, [r2, #32]
}
    990e:	4770      	bx	lr

00009910 <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    9910:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    9912:	f248 0103 	movw	r1, #32771	; 0x8003
    9916:	6913      	ldr	r3, [r2, #16]
    9918:	420b      	tst	r3, r1
    991a:	d1fc      	bne.n	9916 <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    991c:	8810      	ldrh	r0, [r2, #0]
}
    991e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    9922:	4770      	bx	lr

00009924 <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    9924:	4770      	bx	lr
	...

00009928 <_rtc_timer_init>:
{
    9928:	b538      	push	{r3, r4, r5, lr}
    992a:	460c      	mov	r4, r1
	ASSERT(dev);
    992c:	4605      	mov	r5, r0
    992e:	2230      	movs	r2, #48	; 0x30
    9930:	4914      	ldr	r1, [pc, #80]	; (9984 <_rtc_timer_init+0x5c>)
    9932:	3000      	adds	r0, #0
    9934:	bf18      	it	ne
    9936:	2001      	movne	r0, #1
    9938:	4b13      	ldr	r3, [pc, #76]	; (9988 <_rtc_timer_init+0x60>)
    993a:	4798      	blx	r3
	dev->hw = hw;
    993c:	60ec      	str	r4, [r5, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    993e:	2301      	movs	r3, #1
    9940:	8023      	strh	r3, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    9942:	f248 0203 	movw	r2, #32771	; 0x8003
    9946:	6923      	ldr	r3, [r4, #16]
    9948:	4213      	tst	r3, r2
    994a:	d1fc      	bne.n	9946 <_rtc_timer_init+0x1e>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    994c:	68eb      	ldr	r3, [r5, #12]
    994e:	691a      	ldr	r2, [r3, #16]
    9950:	f012 0f01 	tst.w	r2, #1
    9954:	d1fb      	bne.n	994e <_rtc_timer_init+0x26>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    9956:	f248 0280 	movw	r2, #32896	; 0x8080
    995a:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    995c:	f248 0103 	movw	r1, #32771	; 0x8003
    9960:	691a      	ldr	r2, [r3, #16]
    9962:	420a      	tst	r2, r1
    9964:	d1fc      	bne.n	9960 <_rtc_timer_init+0x38>
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    9966:	68ea      	ldr	r2, [r5, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    9968:	2301      	movs	r3, #1
    996a:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    996c:	6913      	ldr	r3, [r2, #16]
    996e:	f013 0f60 	tst.w	r3, #96	; 0x60
    9972:	d1fb      	bne.n	996c <_rtc_timer_init+0x44>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    9974:	68eb      	ldr	r3, [r5, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    9976:	f44f 7280 	mov.w	r2, #256	; 0x100
    997a:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    997c:	4b03      	ldr	r3, [pc, #12]	; (998c <_rtc_timer_init+0x64>)
    997e:	601d      	str	r5, [r3, #0]
}
    9980:	2000      	movs	r0, #0
    9982:	bd38      	pop	{r3, r4, r5, pc}
    9984:	000109b4 	.word	0x000109b4
    9988:	000089cd 	.word	0x000089cd
    998c:	20000a04 	.word	0x20000a04

00009990 <_rtc_timer_deinit>:
{
    9990:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    9992:	4604      	mov	r4, r0
    9994:	b1c8      	cbz	r0, 99ca <_rtc_timer_deinit+0x3a>
    9996:	68c0      	ldr	r0, [r0, #12]
    9998:	3000      	adds	r0, #0
    999a:	bf18      	it	ne
    999c:	2001      	movne	r0, #1
    999e:	2252      	movs	r2, #82	; 0x52
    99a0:	490b      	ldr	r1, [pc, #44]	; (99d0 <_rtc_timer_deinit+0x40>)
    99a2:	4b0c      	ldr	r3, [pc, #48]	; (99d4 <_rtc_timer_deinit+0x44>)
    99a4:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    99a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    99aa:	4b0b      	ldr	r3, [pc, #44]	; (99d8 <_rtc_timer_deinit+0x48>)
    99ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    99b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    99b4:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    99b8:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    99ba:	2301      	movs	r3, #1
    99bc:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    99be:	f248 0103 	movw	r1, #32771	; 0x8003
    99c2:	6913      	ldr	r3, [r2, #16]
    99c4:	420b      	tst	r3, r1
    99c6:	d1fc      	bne.n	99c2 <_rtc_timer_deinit+0x32>
}
    99c8:	bd10      	pop	{r4, pc}
    99ca:	2000      	movs	r0, #0
    99cc:	e7e7      	b.n	999e <_rtc_timer_deinit+0xe>
    99ce:	bf00      	nop
    99d0:	000109b4 	.word	0x000109b4
    99d4:	000089cd 	.word	0x000089cd
    99d8:	e000e100 	.word	0xe000e100

000099dc <_rtc_timer_start>:
{
    99dc:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    99de:	4604      	mov	r4, r0
    99e0:	b310      	cbz	r0, 9a28 <_rtc_timer_start+0x4c>
    99e2:	68c0      	ldr	r0, [r0, #12]
    99e4:	3000      	adds	r0, #0
    99e6:	bf18      	it	ne
    99e8:	2001      	movne	r0, #1
    99ea:	225e      	movs	r2, #94	; 0x5e
    99ec:	490f      	ldr	r1, [pc, #60]	; (9a2c <_rtc_timer_start+0x50>)
    99ee:	4b10      	ldr	r3, [pc, #64]	; (9a30 <_rtc_timer_start+0x54>)
    99f0:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    99f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
    99f6:	4b0f      	ldr	r3, [pc, #60]	; (9a34 <_rtc_timer_start+0x58>)
    99f8:	601a      	str	r2, [r3, #0]
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    99fa:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    99fc:	2300      	movs	r3, #0
    99fe:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    9a00:	6913      	ldr	r3, [r2, #16]
    9a02:	f013 0f08 	tst.w	r3, #8
    9a06:	d1fb      	bne.n	9a00 <_rtc_timer_start+0x24>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    9a08:	68e3      	ldr	r3, [r4, #12]
    9a0a:	691a      	ldr	r2, [r3, #16]
    9a0c:	f012 0f08 	tst.w	r2, #8
    9a10:	d1fb      	bne.n	9a0a <_rtc_timer_start+0x2e>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    9a12:	881a      	ldrh	r2, [r3, #0]
    9a14:	b292      	uxth	r2, r2
    9a16:	f042 0202 	orr.w	r2, r2, #2
    9a1a:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    9a1c:	f248 0103 	movw	r1, #32771	; 0x8003
    9a20:	691a      	ldr	r2, [r3, #16]
    9a22:	420a      	tst	r2, r1
    9a24:	d1fc      	bne.n	9a20 <_rtc_timer_start+0x44>
}
    9a26:	bd10      	pop	{r4, pc}
    9a28:	2000      	movs	r0, #0
    9a2a:	e7de      	b.n	99ea <_rtc_timer_start+0xe>
    9a2c:	000109b4 	.word	0x000109b4
    9a30:	000089cd 	.word	0x000089cd
    9a34:	e000e100 	.word	0xe000e100

00009a38 <_rtc_timer_stop>:
{
    9a38:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    9a3a:	4604      	mov	r4, r0
    9a3c:	b1a0      	cbz	r0, 9a68 <_rtc_timer_stop+0x30>
    9a3e:	68c0      	ldr	r0, [r0, #12]
    9a40:	3000      	adds	r0, #0
    9a42:	bf18      	it	ne
    9a44:	2001      	movne	r0, #1
    9a46:	226b      	movs	r2, #107	; 0x6b
    9a48:	4908      	ldr	r1, [pc, #32]	; (9a6c <_rtc_timer_stop+0x34>)
    9a4a:	4b09      	ldr	r3, [pc, #36]	; (9a70 <_rtc_timer_stop+0x38>)
    9a4c:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    9a4e:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    9a50:	8813      	ldrh	r3, [r2, #0]
    9a52:	f023 0302 	bic.w	r3, r3, #2
    9a56:	041b      	lsls	r3, r3, #16
    9a58:	0c1b      	lsrs	r3, r3, #16
    9a5a:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    9a5c:	f248 0103 	movw	r1, #32771	; 0x8003
    9a60:	6913      	ldr	r3, [r2, #16]
    9a62:	420b      	tst	r3, r1
    9a64:	d1fc      	bne.n	9a60 <_rtc_timer_stop+0x28>
}
    9a66:	bd10      	pop	{r4, pc}
    9a68:	2000      	movs	r0, #0
    9a6a:	e7ec      	b.n	9a46 <_rtc_timer_stop+0xe>
    9a6c:	000109b4 	.word	0x000109b4
    9a70:	000089cd 	.word	0x000089cd

00009a74 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    9a74:	4800      	ldr	r0, [pc, #0]	; (9a78 <_rtc_get_timer+0x4>)
    9a76:	4770      	bx	lr
    9a78:	20000348 	.word	0x20000348

00009a7c <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    9a7c:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    9a7e:	4b08      	ldr	r3, [pc, #32]	; (9aa0 <RTC_Handler+0x24>)
    9a80:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    9a82:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    9a84:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    9a86:	f413 7f80 	tst.w	r3, #256	; 0x100
    9a8a:	d007      	beq.n	9a9c <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    9a8c:	6823      	ldr	r3, [r4, #0]
    9a8e:	b10b      	cbz	r3, 9a94 <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    9a90:	4620      	mov	r0, r4
    9a92:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    9a94:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    9a96:	f44f 7280 	mov.w	r2, #256	; 0x100
    9a9a:	819a      	strh	r2, [r3, #12]
    9a9c:	bd10      	pop	{r4, pc}
    9a9e:	bf00      	nop
    9aa0:	20000a04 	.word	0x20000a04

00009aa4 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    9aa4:	b470      	push	{r4, r5, r6}
    9aa6:	b089      	sub	sp, #36	; 0x24
    9aa8:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    9aaa:	466c      	mov	r4, sp
    9aac:	4d0d      	ldr	r5, [pc, #52]	; (9ae4 <_sercom_get_hardware_index+0x40>)
    9aae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9ab0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9ab2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    9ab6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    9aba:	9b00      	ldr	r3, [sp, #0]
    9abc:	42b3      	cmp	r3, r6
    9abe:	d00d      	beq.n	9adc <_sercom_get_hardware_index+0x38>
    9ac0:	4631      	mov	r1, r6
    9ac2:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    9ac4:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    9ac6:	f853 2b04 	ldr.w	r2, [r3], #4
    9aca:	428a      	cmp	r2, r1
    9acc:	d007      	beq.n	9ade <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    9ace:	3001      	adds	r0, #1
    9ad0:	2808      	cmp	r0, #8
    9ad2:	d1f8      	bne.n	9ac6 <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    9ad4:	2000      	movs	r0, #0
}
    9ad6:	b009      	add	sp, #36	; 0x24
    9ad8:	bc70      	pop	{r4, r5, r6}
    9ada:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    9adc:	2000      	movs	r0, #0
			return i;
    9ade:	b2c0      	uxtb	r0, r0
    9ae0:	e7f9      	b.n	9ad6 <_sercom_get_hardware_index+0x32>
    9ae2:	bf00      	nop
    9ae4:	000109cc 	.word	0x000109cc

00009ae8 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    9ae8:	b510      	push	{r4, lr}
	void *hw = device->hw;
    9aea:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    9aec:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    9aee:	f013 0f01 	tst.w	r3, #1
    9af2:	d003      	beq.n	9afc <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    9af4:	7da3      	ldrb	r3, [r4, #22]
    9af6:	f013 0f01 	tst.w	r3, #1
    9afa:	d112      	bne.n	9b22 <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    9afc:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    9afe:	f013 0f02 	tst.w	r3, #2
    9b02:	d003      	beq.n	9b0c <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    9b04:	7da3      	ldrb	r3, [r4, #22]
    9b06:	f013 0f02 	tst.w	r3, #2
    9b0a:	d10f      	bne.n	9b2c <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    9b0c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    9b0e:	f013 0f04 	tst.w	r3, #4
    9b12:	d015      	beq.n	9b40 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    9b14:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    9b16:	f003 0337 	and.w	r3, r3, #55	; 0x37
    9b1a:	b163      	cbz	r3, 9b36 <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    9b1c:	23ff      	movs	r3, #255	; 0xff
    9b1e:	8363      	strh	r3, [r4, #26]
    9b20:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    9b22:	2301      	movs	r3, #1
    9b24:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    9b26:	6803      	ldr	r3, [r0, #0]
    9b28:	4798      	blx	r3
    9b2a:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    9b2c:	2302      	movs	r3, #2
    9b2e:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    9b30:	6883      	ldr	r3, [r0, #8]
    9b32:	4798      	blx	r3
    9b34:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    9b36:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    9b38:	6843      	ldr	r3, [r0, #4]
    9b3a:	b2c9      	uxtb	r1, r1
    9b3c:	4798      	blx	r3
    9b3e:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    9b40:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    9b42:	09db      	lsrs	r3, r3, #7
    9b44:	d100      	bne.n	9b48 <_sercom_usart_interrupt_handler+0x60>
    9b46:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    9b48:	2380      	movs	r3, #128	; 0x80
    9b4a:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    9b4c:	68c3      	ldr	r3, [r0, #12]
    9b4e:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    9b50:	8b63      	ldrh	r3, [r4, #26]
    9b52:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    9b54:	8363      	strh	r3, [r4, #26]
    9b56:	e7f6      	b.n	9b46 <_sercom_usart_interrupt_handler+0x5e>

00009b58 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    9b58:	4b11      	ldr	r3, [pc, #68]	; (9ba0 <_sercom_init_irq_param+0x48>)
    9b5a:	4298      	cmp	r0, r3
    9b5c:	d011      	beq.n	9b82 <_sercom_init_irq_param+0x2a>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    9b5e:	4b11      	ldr	r3, [pc, #68]	; (9ba4 <_sercom_init_irq_param+0x4c>)
    9b60:	4298      	cmp	r0, r3
    9b62:	d011      	beq.n	9b88 <_sercom_init_irq_param+0x30>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    9b64:	4b10      	ldr	r3, [pc, #64]	; (9ba8 <_sercom_init_irq_param+0x50>)
    9b66:	4298      	cmp	r0, r3
    9b68:	d011      	beq.n	9b8e <_sercom_init_irq_param+0x36>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    9b6a:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    9b6e:	d011      	beq.n	9b94 <_sercom_init_irq_param+0x3c>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    9b70:	4b0e      	ldr	r3, [pc, #56]	; (9bac <_sercom_init_irq_param+0x54>)
    9b72:	4298      	cmp	r0, r3
    9b74:	d011      	beq.n	9b9a <_sercom_init_irq_param+0x42>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    9b76:	4b0e      	ldr	r3, [pc, #56]	; (9bb0 <_sercom_init_irq_param+0x58>)
    9b78:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    9b7a:	bf04      	itt	eq
    9b7c:	4b0d      	ldreq	r3, [pc, #52]	; (9bb4 <_sercom_init_irq_param+0x5c>)
    9b7e:	6159      	streq	r1, [r3, #20]
    9b80:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    9b82:	4b0c      	ldr	r3, [pc, #48]	; (9bb4 <_sercom_init_irq_param+0x5c>)
    9b84:	6019      	str	r1, [r3, #0]
    9b86:	e7f0      	b.n	9b6a <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    9b88:	4b0a      	ldr	r3, [pc, #40]	; (9bb4 <_sercom_init_irq_param+0x5c>)
    9b8a:	6059      	str	r1, [r3, #4]
    9b8c:	e7f0      	b.n	9b70 <_sercom_init_irq_param+0x18>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    9b8e:	4b09      	ldr	r3, [pc, #36]	; (9bb4 <_sercom_init_irq_param+0x5c>)
    9b90:	6099      	str	r1, [r3, #8]
    9b92:	e7f0      	b.n	9b76 <_sercom_init_irq_param+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    9b94:	4b07      	ldr	r3, [pc, #28]	; (9bb4 <_sercom_init_irq_param+0x5c>)
    9b96:	60d9      	str	r1, [r3, #12]
    9b98:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    9b9a:	4b06      	ldr	r3, [pc, #24]	; (9bb4 <_sercom_init_irq_param+0x5c>)
    9b9c:	6119      	str	r1, [r3, #16]
    9b9e:	4770      	bx	lr
    9ba0:	40003000 	.word	0x40003000
    9ba4:	40003400 	.word	0x40003400
    9ba8:	41014000 	.word	0x41014000
    9bac:	43000400 	.word	0x43000400
    9bb0:	43000800 	.word	0x43000800
    9bb4:	20000a08 	.word	0x20000a08

00009bb8 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    9bb8:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    9bba:	4b03      	ldr	r3, [pc, #12]	; (9bc8 <_sercom_get_irq_num+0x10>)
    9bbc:	4798      	blx	r3
    9bbe:	0080      	lsls	r0, r0, #2
    9bc0:	302e      	adds	r0, #46	; 0x2e
}
    9bc2:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    9bc6:	bd08      	pop	{r3, pc}
    9bc8:	00009aa5 	.word	0x00009aa5

00009bcc <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    9bcc:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    9bce:	f013 0f01 	tst.w	r3, #1
    9bd2:	d109      	bne.n	9be8 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    9bd4:	6803      	ldr	r3, [r0, #0]
    9bd6:	f043 0302 	orr.w	r3, r3, #2
    9bda:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    9bdc:	69c3      	ldr	r3, [r0, #28]
    9bde:	f013 0f03 	tst.w	r3, #3
    9be2:	d1fb      	bne.n	9bdc <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    9be4:	2000      	movs	r0, #0
    9be6:	4770      	bx	lr
		return ERR_BUSY;
    9be8:	f06f 0003 	mvn.w	r0, #3
}
    9bec:	4770      	bx	lr
	...

00009bf0 <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    9bf0:	b538      	push	{r3, r4, r5, lr}
    9bf2:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    9bf4:	4b0b      	ldr	r3, [pc, #44]	; (9c24 <_spi_async_enable+0x34>)
    9bf6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    9bf8:	4620      	mov	r0, r4
    9bfa:	4b0b      	ldr	r3, [pc, #44]	; (9c28 <_spi_async_enable+0x38>)
    9bfc:	4798      	blx	r3
    9bfe:	1d01      	adds	r1, r0, #4
    9c00:	b2c9      	uxtb	r1, r1
    9c02:	2501      	movs	r5, #1
    9c04:	4c09      	ldr	r4, [pc, #36]	; (9c2c <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    9c06:	1c43      	adds	r3, r0, #1
    9c08:	b2db      	uxtb	r3, r3
    9c0a:	0942      	lsrs	r2, r0, #5
    9c0c:	f000 001f 	and.w	r0, r0, #31
    9c10:	fa05 f000 	lsl.w	r0, r5, r0
    9c14:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    9c18:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    9c1a:	4299      	cmp	r1, r3
    9c1c:	d1f3      	bne.n	9c06 <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    9c1e:	2000      	movs	r0, #0
    9c20:	bd38      	pop	{r3, r4, r5, pc}
    9c22:	bf00      	nop
    9c24:	00009bcd 	.word	0x00009bcd
    9c28:	00009bb9 	.word	0x00009bb9
    9c2c:	e000e100 	.word	0xe000e100

00009c30 <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    9c30:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    9c32:	f013 0f03 	tst.w	r3, #3
    9c36:	d111      	bne.n	9c5c <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    9c38:	69c3      	ldr	r3, [r0, #28]
    9c3a:	f013 0f03 	tst.w	r3, #3
    9c3e:	d1fb      	bne.n	9c38 <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    9c40:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    9c42:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    9c46:	0709      	lsls	r1, r1, #28
    9c48:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    9c4c:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    9c4e:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    9c50:	69c3      	ldr	r3, [r0, #28]
    9c52:	f013 0f03 	tst.w	r3, #3
    9c56:	d1fb      	bne.n	9c50 <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    9c58:	2000      	movs	r0, #0
    9c5a:	4770      	bx	lr
		return ERR_BUSY;
    9c5c:	f06f 0003 	mvn.w	r0, #3
}
    9c60:	4770      	bx	lr

00009c62 <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    9c62:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    9c64:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    9c66:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    9c68:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    9c6a:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    9c6c:	f013 0f01 	tst.w	r3, #1
    9c70:	d109      	bne.n	9c86 <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    9c72:	f013 0f04 	tst.w	r3, #4
    9c76:	d109      	bne.n	9c8c <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    9c78:	f013 0f02 	tst.w	r3, #2
    9c7c:	d109      	bne.n	9c92 <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    9c7e:	f013 0f80 	tst.w	r3, #128	; 0x80
    9c82:	d10b      	bne.n	9c9c <_spi_handler+0x3a>
    9c84:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    9c86:	6883      	ldr	r3, [r0, #8]
    9c88:	4798      	blx	r3
    9c8a:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    9c8c:	68c3      	ldr	r3, [r0, #12]
    9c8e:	4798      	blx	r3
    9c90:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    9c92:	2302      	movs	r3, #2
    9c94:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    9c96:	6903      	ldr	r3, [r0, #16]
    9c98:	4798      	blx	r3
    9c9a:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    9c9c:	2304      	movs	r3, #4
    9c9e:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    9ca0:	2380      	movs	r3, #128	; 0x80
    9ca2:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    9ca4:	6943      	ldr	r3, [r0, #20]
    9ca6:	f06f 0112 	mvn.w	r1, #18
    9caa:	4798      	blx	r3
	}
}
    9cac:	e7ea      	b.n	9c84 <_spi_handler+0x22>
	...

00009cb0 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    9cb0:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    9cb2:	4b03      	ldr	r3, [pc, #12]	; (9cc0 <_spi_get_tx_dma_channel+0x10>)
    9cb4:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    9cb6:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    9cb8:	bf0c      	ite	eq
    9cba:	2008      	moveq	r0, #8
    9cbc:	2000      	movne	r0, #0
    9cbe:	bd08      	pop	{r3, pc}
    9cc0:	00009aa5 	.word	0x00009aa5

00009cc4 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    9cc4:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    9cc6:	4b03      	ldr	r3, [pc, #12]	; (9cd4 <_spi_get_rx_dma_channel+0x10>)
    9cc8:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    9cca:	2807      	cmp	r0, #7
    9ccc:	bf8c      	ite	hi
    9cce:	2000      	movhi	r0, #0
    9cd0:	2001      	movls	r0, #1
    9cd2:	bd08      	pop	{r3, pc}
    9cd4:	00009aa5 	.word	0x00009aa5

00009cd8 <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    9cd8:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    9cda:	6883      	ldr	r3, [r0, #8]
    9cdc:	689b      	ldr	r3, [r3, #8]
    9cde:	b103      	cbz	r3, 9ce2 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    9ce0:	4798      	blx	r3
    9ce2:	bd08      	pop	{r3, pc}

00009ce4 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    9ce4:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    9ce6:	6883      	ldr	r3, [r0, #8]
    9ce8:	685b      	ldr	r3, [r3, #4]
    9cea:	b103      	cbz	r3, 9cee <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    9cec:	4798      	blx	r3
    9cee:	bd08      	pop	{r3, pc}

00009cf0 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    9cf0:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    9cf2:	6883      	ldr	r3, [r0, #8]
    9cf4:	68db      	ldr	r3, [r3, #12]
    9cf6:	b103      	cbz	r3, 9cfa <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    9cf8:	4798      	blx	r3
    9cfa:	bd08      	pop	{r3, pc}

00009cfc <_usart_init>:
{
    9cfc:	b510      	push	{r4, lr}
    9cfe:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    9d00:	4b48      	ldr	r3, [pc, #288]	; (9e24 <_usart_init+0x128>)
    9d02:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    9d04:	2800      	cmp	r0, #0
    9d06:	d06a      	beq.n	9dde <_usart_init+0xe2>
    9d08:	2801      	cmp	r0, #1
    9d0a:	d062      	beq.n	9dd2 <_usart_init+0xd6>
    9d0c:	2802      	cmp	r0, #2
    9d0e:	d062      	beq.n	9dd6 <_usart_init+0xda>
    9d10:	2804      	cmp	r0, #4
    9d12:	d062      	beq.n	9dda <_usart_init+0xde>
    9d14:	2806      	cmp	r0, #6
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    9d16:	bf08      	it	eq
    9d18:	2104      	moveq	r1, #4
		if (_usarts[i].number == sercom_offset) {
    9d1a:	d006      	beq.n	9d2a <_usart_init+0x2e>
	ASSERT(false);
    9d1c:	f240 2276 	movw	r2, #630	; 0x276
    9d20:	4941      	ldr	r1, [pc, #260]	; (9e28 <_usart_init+0x12c>)
    9d22:	2000      	movs	r0, #0
    9d24:	4b41      	ldr	r3, [pc, #260]	; (9e2c <_usart_init+0x130>)
    9d26:	4798      	blx	r3
	return 0;
    9d28:	2100      	movs	r1, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    9d2a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    9d2c:	f013 0f01 	tst.w	r3, #1
    9d30:	d122      	bne.n	9d78 <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    9d32:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    9d36:	4a3e      	ldr	r2, [pc, #248]	; (9e30 <_usart_init+0x134>)
    9d38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    9d3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    9d3e:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    9d42:	69e3      	ldr	r3, [r4, #28]
    9d44:	f013 0f03 	tst.w	r3, #3
    9d48:	d1fb      	bne.n	9d42 <_usart_init+0x46>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    9d4a:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    9d4c:	f013 0f02 	tst.w	r3, #2
    9d50:	d00b      	beq.n	9d6a <_usart_init+0x6e>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    9d52:	6823      	ldr	r3, [r4, #0]
    9d54:	f023 0302 	bic.w	r3, r3, #2
    9d58:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    9d5a:	69e3      	ldr	r3, [r4, #28]
    9d5c:	f013 0f03 	tst.w	r3, #3
    9d60:	d1fb      	bne.n	9d5a <_usart_init+0x5e>
    9d62:	69e3      	ldr	r3, [r4, #28]
    9d64:	f013 0f02 	tst.w	r3, #2
    9d68:	d1fb      	bne.n	9d62 <_usart_init+0x66>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    9d6a:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    9d6e:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    9d70:	69e3      	ldr	r3, [r4, #28]
    9d72:	f013 0f03 	tst.w	r3, #3
    9d76:	d1fb      	bne.n	9d70 <_usart_init+0x74>
    9d78:	69e3      	ldr	r3, [r4, #28]
    9d7a:	f013 0f01 	tst.w	r3, #1
    9d7e:	d1fb      	bne.n	9d78 <_usart_init+0x7c>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    9d80:	460a      	mov	r2, r1
    9d82:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    9d86:	4b2a      	ldr	r3, [pc, #168]	; (9e30 <_usart_init+0x134>)
    9d88:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    9d8c:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    9d8e:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    9d90:	69e3      	ldr	r3, [r4, #28]
    9d92:	f013 0f03 	tst.w	r3, #3
    9d96:	d1fb      	bne.n	9d90 <_usart_init+0x94>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    9d98:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    9d9c:	4924      	ldr	r1, [pc, #144]	; (9e30 <_usart_init+0x134>)
    9d9e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    9da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    9da4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    9da6:	69e3      	ldr	r3, [r4, #28]
    9da8:	f013 0f1f 	tst.w	r3, #31
    9dac:	d1fb      	bne.n	9da6 <_usart_init+0xaa>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    9dae:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    9db2:	491f      	ldr	r1, [pc, #124]	; (9e30 <_usart_init+0x134>)
    9db4:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    9db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    9dba:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    9dbc:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    9dc0:	d10f      	bne.n	9de2 <_usart_init+0xe6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    9dc2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    9dc6:	491a      	ldr	r1, [pc, #104]	; (9e30 <_usart_init+0x134>)
    9dc8:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    9dcc:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    9dce:	81a3      	strh	r3, [r4, #12]
    9dd0:	e016      	b.n	9e00 <_usart_init+0x104>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    9dd2:	2101      	movs	r1, #1
    9dd4:	e7a9      	b.n	9d2a <_usart_init+0x2e>
    9dd6:	2102      	movs	r1, #2
    9dd8:	e7a7      	b.n	9d2a <_usart_init+0x2e>
    9dda:	2103      	movs	r1, #3
    9ddc:	e7a5      	b.n	9d2a <_usart_init+0x2e>
    9dde:	2100      	movs	r1, #0
    9de0:	e7a3      	b.n	9d2a <_usart_init+0x2e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    9de2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    9de6:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    9dea:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    9dec:	89a1      	ldrh	r1, [r4, #12]
    9dee:	f360 010c 	bfi	r1, r0, #0, #13
    9df2:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    9df4:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    9df8:	89a3      	ldrh	r3, [r4, #12]
    9dfa:	f361 334f 	bfi	r3, r1, #13, #3
    9dfe:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    9e00:	4b0b      	ldr	r3, [pc, #44]	; (9e30 <_usart_init+0x134>)
    9e02:	0051      	lsls	r1, r2, #1
    9e04:	1888      	adds	r0, r1, r2
    9e06:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    9e0a:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    9e0e:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    9e10:	440a      	add	r2, r1
    9e12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    9e16:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    9e1a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    9e1e:	2000      	movs	r0, #0
    9e20:	bd10      	pop	{r4, pc}
    9e22:	bf00      	nop
    9e24:	00009aa5 	.word	0x00009aa5
    9e28:	00010aa0 	.word	0x00010aa0
    9e2c:	000089cd 	.word	0x000089cd
    9e30:	000109cc 	.word	0x000109cc

00009e34 <_get_i2cm_index>:
{
    9e34:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    9e36:	4b07      	ldr	r3, [pc, #28]	; (9e54 <_get_i2cm_index+0x20>)
    9e38:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
    9e3a:	2805      	cmp	r0, #5
    9e3c:	d008      	beq.n	9e50 <_get_i2cm_index+0x1c>
	ASSERT(false);
    9e3e:	f240 32ed 	movw	r2, #1005	; 0x3ed
    9e42:	4905      	ldr	r1, [pc, #20]	; (9e58 <_get_i2cm_index+0x24>)
    9e44:	2000      	movs	r0, #0
    9e46:	4b05      	ldr	r3, [pc, #20]	; (9e5c <_get_i2cm_index+0x28>)
    9e48:	4798      	blx	r3
	return -1;
    9e4a:	f04f 30ff 	mov.w	r0, #4294967295
}
    9e4e:	bd08      	pop	{r3, pc}
			return i;
    9e50:	2000      	movs	r0, #0
    9e52:	bd08      	pop	{r3, pc}
    9e54:	00009aa5 	.word	0x00009aa5
    9e58:	00010aa0 	.word	0x00010aa0
    9e5c:	000089cd 	.word	0x000089cd

00009e60 <_i2c_m_sync_init_impl>:
{
    9e60:	b538      	push	{r3, r4, r5, lr}
    9e62:	4605      	mov	r5, r0
    9e64:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    9e66:	4608      	mov	r0, r1
    9e68:	4b34      	ldr	r3, [pc, #208]	; (9f3c <_i2c_m_sync_init_impl+0xdc>)
    9e6a:	4798      	blx	r3
    9e6c:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    9e6e:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    9e70:	f013 0f01 	tst.w	r3, #1
    9e74:	d123      	bne.n	9ebe <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    9e76:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    9e7a:	4a31      	ldr	r2, [pc, #196]	; (9f40 <_i2c_m_sync_init_impl+0xe0>)
    9e7c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    9e80:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    9e84:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    9e88:	69e3      	ldr	r3, [r4, #28]
    9e8a:	f013 0f03 	tst.w	r3, #3
    9e8e:	d1fb      	bne.n	9e88 <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    9e90:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    9e92:	f013 0f02 	tst.w	r3, #2
    9e96:	d00b      	beq.n	9eb0 <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    9e98:	6823      	ldr	r3, [r4, #0]
    9e9a:	f023 0302 	bic.w	r3, r3, #2
    9e9e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    9ea0:	69e3      	ldr	r3, [r4, #28]
    9ea2:	f013 0f03 	tst.w	r3, #3
    9ea6:	d1fb      	bne.n	9ea0 <_i2c_m_sync_init_impl+0x40>
    9ea8:	69e3      	ldr	r3, [r4, #28]
    9eaa:	f013 0f02 	tst.w	r3, #2
    9eae:	d1fb      	bne.n	9ea8 <_i2c_m_sync_init_impl+0x48>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    9eb0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    9eb4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    9eb6:	69e3      	ldr	r3, [r4, #28]
    9eb8:	f013 0f03 	tst.w	r3, #3
    9ebc:	d1fb      	bne.n	9eb6 <_i2c_m_sync_init_impl+0x56>
    9ebe:	69e3      	ldr	r3, [r4, #28]
    9ec0:	f013 0f01 	tst.w	r3, #1
    9ec4:	d1fb      	bne.n	9ebe <_i2c_m_sync_init_impl+0x5e>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    9ec6:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    9eca:	4a1d      	ldr	r2, [pc, #116]	; (9f40 <_i2c_m_sync_init_impl+0xe0>)
    9ecc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    9ed0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    9ed4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    9ed6:	69e3      	ldr	r3, [r4, #28]
    9ed8:	f013 0f03 	tst.w	r3, #3
    9edc:	d1fb      	bne.n	9ed6 <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    9ede:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    9ee2:	4917      	ldr	r1, [pc, #92]	; (9f40 <_i2c_m_sync_init_impl+0xe0>)
    9ee4:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    9ee8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    9eec:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    9eee:	69e3      	ldr	r3, [r4, #28]
    9ef0:	f013 0f04 	tst.w	r3, #4
    9ef4:	d1fb      	bne.n	9eee <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    9ef6:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    9efa:	4911      	ldr	r1, [pc, #68]	; (9f40 <_i2c_m_sync_init_impl+0xe0>)
    9efc:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    9f00:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    9f04:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    9f06:	f3c2 6301 	ubfx	r3, r2, #24, #2
    9f0a:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    9f0c:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    9f0e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    9f12:	2b01      	cmp	r3, #1
    9f14:	bf94      	ite	ls
    9f16:	2300      	movls	r3, #0
    9f18:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    9f1a:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    9f1e:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    9f20:	69e3      	ldr	r3, [r4, #28]
    9f22:	f013 0f04 	tst.w	r3, #4
    9f26:	d1fb      	bne.n	9f20 <_i2c_m_sync_init_impl+0xc0>
	service->trise = _i2cms[i].trise;
    9f28:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    9f2c:	4b04      	ldr	r3, [pc, #16]	; (9f40 <_i2c_m_sync_init_impl+0xe0>)
    9f2e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    9f32:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    9f36:	81eb      	strh	r3, [r5, #14]
}
    9f38:	2000      	movs	r0, #0
    9f3a:	bd38      	pop	{r3, r4, r5, pc}
    9f3c:	00009e35 	.word	0x00009e35
    9f40:	000109cc 	.word	0x000109cc

00009f44 <_sercom_i2c_m_irq_handler>:
{
    9f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9f48:	4605      	mov	r5, r0
	void *   hw    = i2c_dev->hw;
    9f4a:	6904      	ldr	r4, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    9f4c:	7e26      	ldrb	r6, [r4, #24]
    9f4e:	b2f6      	uxtb	r6, r6
	ASSERT(i2c_dev);
    9f50:	f8df 8234 	ldr.w	r8, [pc, #564]	; a188 <_sercom_i2c_m_irq_handler+0x244>
    9f54:	f240 425f 	movw	r2, #1119	; 0x45f
    9f58:	4641      	mov	r1, r8
    9f5a:	3000      	adds	r0, #0
    9f5c:	bf18      	it	ne
    9f5e:	2001      	movne	r0, #1
    9f60:	4f88      	ldr	r7, [pc, #544]	; (a184 <_sercom_i2c_m_irq_handler+0x240>)
    9f62:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    9f64:	6928      	ldr	r0, [r5, #16]
    9f66:	f44f 628c 	mov.w	r2, #1120	; 0x460
    9f6a:	4641      	mov	r1, r8
    9f6c:	3000      	adds	r0, #0
    9f6e:	bf18      	it	ne
    9f70:	2001      	movne	r0, #1
    9f72:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
    9f74:	f016 0f80 	tst.w	r6, #128	; 0x80
    9f78:	f040 80f4 	bne.w	a164 <_sercom_i2c_m_irq_handler+0x220>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    9f7c:	6821      	ldr	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    9f7e:	69e3      	ldr	r3, [r4, #28]
    9f80:	f013 0f04 	tst.w	r3, #4
    9f84:	d1fb      	bne.n	9f7e <_sercom_i2c_m_irq_handler+0x3a>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    9f86:	8b63      	ldrh	r3, [r4, #26]
    9f88:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    9f8a:	f016 0f01 	tst.w	r6, #1
    9f8e:	f000 8090 	beq.w	a0b2 <_sercom_i2c_m_irq_handler+0x16e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    9f92:	f013 0f02 	tst.w	r3, #2
    9f96:	d022      	beq.n	9fde <_sercom_i2c_m_irq_handler+0x9a>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    9f98:	2201      	movs	r2, #1
    9f9a:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    9f9c:	886a      	ldrh	r2, [r5, #2]
    9f9e:	b292      	uxth	r2, r2
    9fa0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    9fa4:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    9fa6:	886a      	ldrh	r2, [r5, #2]
    9fa8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    9fac:	0412      	lsls	r2, r2, #16
    9fae:	0c12      	lsrs	r2, r2, #16
    9fb0:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    9fb2:	f003 0301 	and.w	r3, r3, #1
			return I2C_ERR_BAD_ADDRESS;
    9fb6:	2b00      	cmp	r3, #0
    9fb8:	bf14      	ite	ne
    9fba:	f06f 0104 	mvnne.w	r1, #4
    9fbe:	f06f 0103 	mvneq.w	r1, #3
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    9fc2:	886b      	ldrh	r3, [r5, #2]
    9fc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    9fc8:	041b      	lsls	r3, r3, #16
    9fca:	0c1b      	lsrs	r3, r3, #16
    9fcc:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    9fce:	696b      	ldr	r3, [r5, #20]
    9fd0:	2b00      	cmp	r3, #0
    9fd2:	f000 80c5 	beq.w	a160 <_sercom_i2c_m_irq_handler+0x21c>
			i2c_dev->cb.error(i2c_dev, ret);
    9fd6:	4628      	mov	r0, r5
    9fd8:	4798      	blx	r3
    9fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    9fde:	f013 0f04 	tst.w	r3, #4
    9fe2:	d124      	bne.n	a02e <_sercom_i2c_m_irq_handler+0xea>
			if (msg->flags & I2C_M_TEN) {
    9fe4:	886b      	ldrh	r3, [r5, #2]
    9fe6:	f413 6f80 	tst.w	r3, #1024	; 0x400
    9fea:	d03e      	beq.n	a06a <_sercom_i2c_m_irq_handler+0x126>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    9fec:	882b      	ldrh	r3, [r5, #0]
    9fee:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    9ff0:	f003 0206 	and.w	r2, r3, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    9ff4:	69e3      	ldr	r3, [r4, #28]
    9ff6:	f013 0f04 	tst.w	r3, #4
    9ffa:	d1fb      	bne.n	9ff4 <_sercom_i2c_m_irq_handler+0xb0>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    9ffc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    a002:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    a006:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    a008:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a00a:	69e3      	ldr	r3, [r4, #28]
    a00c:	f013 0f04 	tst.w	r3, #4
    a010:	d1fb      	bne.n	a00a <_sercom_i2c_m_irq_handler+0xc6>
				msg->flags &= ~I2C_M_TEN;
    a012:	886b      	ldrh	r3, [r5, #2]
    a014:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    a018:	041b      	lsls	r3, r3, #16
    a01a:	0c1b      	lsrs	r3, r3, #16
    a01c:	806b      	strh	r3, [r5, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    a01e:	69ab      	ldr	r3, [r5, #24]
    a020:	2b00      	cmp	r3, #0
    a022:	f000 8088 	beq.w	a136 <_sercom_i2c_m_irq_handler+0x1f2>
			i2c_dev->cb.tx_complete(i2c_dev);
    a026:	4628      	mov	r0, r5
    a028:	4798      	blx	r3
    a02a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (msg->len > 0) {
    a02e:	686b      	ldr	r3, [r5, #4]
    a030:	2b00      	cmp	r3, #0
    a032:	dd04      	ble.n	a03e <_sercom_i2c_m_irq_handler+0xfa>
					msg->flags |= I2C_M_FAIL;
    a034:	886b      	ldrh	r3, [r5, #2]
    a036:	b29b      	uxth	r3, r3
    a038:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    a03c:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    a03e:	886b      	ldrh	r3, [r5, #2]
    a040:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    a044:	d108      	bne.n	a058 <_sercom_i2c_m_irq_handler+0x114>
				msg->flags &= ~I2C_M_BUSY;
    a046:	886b      	ldrh	r3, [r5, #2]
    a048:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    a04c:	041b      	lsls	r3, r3, #16
    a04e:	0c1b      	lsrs	r3, r3, #16
    a050:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    a052:	f06f 0101 	mvn.w	r1, #1
    a056:	e7b4      	b.n	9fc2 <_sercom_i2c_m_irq_handler+0x7e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    a058:	6863      	ldr	r3, [r4, #4]
    a05a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    a05e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a060:	69e3      	ldr	r3, [r4, #28]
    a062:	f013 0f04 	tst.w	r3, #4
    a066:	d1fb      	bne.n	a060 <_sercom_i2c_m_irq_handler+0x11c>
    a068:	e7ed      	b.n	a046 <_sercom_i2c_m_irq_handler+0x102>
			if (msg->len == 0) {
    a06a:	686b      	ldr	r3, [r5, #4]
    a06c:	b99b      	cbnz	r3, a096 <_sercom_i2c_m_irq_handler+0x152>
				if (msg->flags & I2C_M_STOP) {
    a06e:	886b      	ldrh	r3, [r5, #2]
    a070:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    a074:	d106      	bne.n	a084 <_sercom_i2c_m_irq_handler+0x140>
				msg->flags &= ~I2C_M_BUSY;
    a076:	886b      	ldrh	r3, [r5, #2]
    a078:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    a07c:	041b      	lsls	r3, r3, #16
    a07e:	0c1b      	lsrs	r3, r3, #16
    a080:	806b      	strh	r3, [r5, #2]
    a082:	e7cc      	b.n	a01e <_sercom_i2c_m_irq_handler+0xda>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    a084:	6863      	ldr	r3, [r4, #4]
    a086:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    a08a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a08c:	69e3      	ldr	r3, [r4, #28]
    a08e:	f013 0f04 	tst.w	r3, #4
    a092:	d1fb      	bne.n	a08c <_sercom_i2c_m_irq_handler+0x148>
    a094:	e7ef      	b.n	a076 <_sercom_i2c_m_irq_handler+0x132>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    a096:	68ab      	ldr	r3, [r5, #8]
    a098:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    a09a:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a09c:	69e3      	ldr	r3, [r4, #28]
    a09e:	f013 0f04 	tst.w	r3, #4
    a0a2:	d1fb      	bne.n	a09c <_sercom_i2c_m_irq_handler+0x158>
				msg->buffer++;
    a0a4:	68ab      	ldr	r3, [r5, #8]
    a0a6:	3301      	adds	r3, #1
    a0a8:	60ab      	str	r3, [r5, #8]
				msg->len--;
    a0aa:	686b      	ldr	r3, [r5, #4]
    a0ac:	3b01      	subs	r3, #1
    a0ae:	606b      	str	r3, [r5, #4]
    a0b0:	e7b5      	b.n	a01e <_sercom_i2c_m_irq_handler+0xda>
	} else if (flags & SB_FLAG) {
    a0b2:	f016 0f02 	tst.w	r6, #2
    a0b6:	d041      	beq.n	a13c <_sercom_i2c_m_irq_handler+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    a0b8:	686a      	ldr	r2, [r5, #4]
    a0ba:	2a00      	cmp	r2, #0
    a0bc:	d036      	beq.n	a12c <_sercom_i2c_m_irq_handler+0x1e8>
    a0be:	f013 0f04 	tst.w	r3, #4
    a0c2:	d133      	bne.n	a12c <_sercom_i2c_m_irq_handler+0x1e8>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    a0c4:	f3c1 61c0 	ubfx	r1, r1, #27, #1
			msg->len--;
    a0c8:	3a01      	subs	r2, #1
    a0ca:	606a      	str	r2, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    a0cc:	2a00      	cmp	r2, #0
    a0ce:	d137      	bne.n	a140 <_sercom_i2c_m_irq_handler+0x1fc>
    a0d0:	2900      	cmp	r1, #0
    a0d2:	d039      	beq.n	a148 <_sercom_i2c_m_irq_handler+0x204>
				if (msg->flags & I2C_M_STOP) {
    a0d4:	886b      	ldrh	r3, [r5, #2]
    a0d6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    a0da:	d116      	bne.n	a10a <_sercom_i2c_m_irq_handler+0x1c6>
				msg->flags &= ~I2C_M_BUSY;
    a0dc:	886b      	ldrh	r3, [r5, #2]
    a0de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    a0e2:	041b      	lsls	r3, r3, #16
    a0e4:	0c1b      	lsrs	r3, r3, #16
    a0e6:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    a0e8:	68aa      	ldr	r2, [r5, #8]
    a0ea:	1c53      	adds	r3, r2, #1
    a0ec:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a0ee:	69e3      	ldr	r3, [r4, #28]
    a0f0:	f013 0f04 	tst.w	r3, #4
    a0f4:	d1fb      	bne.n	a0ee <_sercom_i2c_m_irq_handler+0x1aa>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    a0f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    a0f8:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    a0fa:	2302      	movs	r3, #2
    a0fc:	7623      	strb	r3, [r4, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    a0fe:	69eb      	ldr	r3, [r5, #28]
    a100:	b1e3      	cbz	r3, a13c <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.rx_complete(i2c_dev);
    a102:	4628      	mov	r0, r5
    a104:	4798      	blx	r3
    a106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    a10a:	6863      	ldr	r3, [r4, #4]
    a10c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    a110:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a112:	69e3      	ldr	r3, [r4, #28]
    a114:	f013 0f04 	tst.w	r3, #4
    a118:	d1fb      	bne.n	a112 <_sercom_i2c_m_irq_handler+0x1ce>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    a11a:	6863      	ldr	r3, [r4, #4]
    a11c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    a120:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a122:	69e3      	ldr	r3, [r4, #28]
    a124:	f013 0f04 	tst.w	r3, #4
    a128:	d1fb      	bne.n	a122 <_sercom_i2c_m_irq_handler+0x1de>
    a12a:	e7d7      	b.n	a0dc <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    a12c:	2302      	movs	r3, #2
    a12e:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    a130:	f06f 0101 	mvn.w	r1, #1
    a134:	e745      	b.n	9fc2 <_sercom_i2c_m_irq_handler+0x7e>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    a136:	f016 0f02 	tst.w	r6, #2
    a13a:	d1e0      	bne.n	a0fe <_sercom_i2c_m_irq_handler+0x1ba>
    a13c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    a140:	2a01      	cmp	r2, #1
    a142:	d1d1      	bne.n	a0e8 <_sercom_i2c_m_irq_handler+0x1a4>
    a144:	2900      	cmp	r1, #0
    a146:	d0cf      	beq.n	a0e8 <_sercom_i2c_m_irq_handler+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    a148:	6863      	ldr	r3, [r4, #4]
    a14a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    a14e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a150:	69e3      	ldr	r3, [r4, #28]
    a152:	f013 0f04 	tst.w	r3, #4
    a156:	d1fb      	bne.n	a150 <_sercom_i2c_m_irq_handler+0x20c>
			if (msg->len == 0) {
    a158:	686b      	ldr	r3, [r5, #4]
    a15a:	2b00      	cmp	r3, #0
    a15c:	d0ba      	beq.n	a0d4 <_sercom_i2c_m_irq_handler+0x190>
    a15e:	e7c3      	b.n	a0e8 <_sercom_i2c_m_irq_handler+0x1a4>
    a160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    a164:	886b      	ldrh	r3, [r5, #2]
    a166:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    a16a:	041b      	lsls	r3, r3, #16
    a16c:	0c1b      	lsrs	r3, r3, #16
    a16e:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    a170:	696b      	ldr	r3, [r5, #20]
    a172:	2b00      	cmp	r3, #0
    a174:	d0e2      	beq.n	a13c <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    a176:	f06f 0104 	mvn.w	r1, #4
    a17a:	4628      	mov	r0, r5
    a17c:	4798      	blx	r3
    a17e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a182:	bf00      	nop
    a184:	000089cd 	.word	0x000089cd
    a188:	00010aa0 	.word	0x00010aa0

0000a18c <_usart_set_parity>:
{
    a18c:	b570      	push	{r4, r5, r6, lr}
    a18e:	b082      	sub	sp, #8
    a190:	4604      	mov	r4, r0
    a192:	460e      	mov	r6, r1
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a194:	69e3      	ldr	r3, [r4, #28]
    a196:	f013 0f03 	tst.w	r3, #3
    a19a:	d1fb      	bne.n	a194 <_usart_set_parity+0x8>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    a19c:	6825      	ldr	r5, [r4, #0]
	return (bool)tmp;
    a19e:	f3c5 0540 	ubfx	r5, r5, #1, #1
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    a1a2:	6823      	ldr	r3, [r4, #0]
    a1a4:	f023 0302 	bic.w	r3, r3, #2
    a1a8:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a1aa:	69e3      	ldr	r3, [r4, #28]
    a1ac:	f013 0f03 	tst.w	r3, #3
    a1b0:	d1fb      	bne.n	a1aa <_usart_set_parity+0x1e>
	CRITICAL_SECTION_ENTER()
    a1b2:	a801      	add	r0, sp, #4
    a1b4:	4b1a      	ldr	r3, [pc, #104]	; (a220 <_usart_set_parity+0x94>)
    a1b6:	4798      	blx	r3
    a1b8:	69e3      	ldr	r3, [r4, #28]
    a1ba:	f013 0f02 	tst.w	r3, #2
    a1be:	d1fb      	bne.n	a1b8 <_usart_set_parity+0x2c>
	if (USART_PARITY_NONE != parity) {
    a1c0:	2e02      	cmp	r6, #2
    a1c2:	d023      	beq.n	a20c <_usart_set_parity+0x80>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_FORM(mask);
    a1c4:	6823      	ldr	r3, [r4, #0]
    a1c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    a1ca:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a1cc:	69e3      	ldr	r3, [r4, #28]
    a1ce:	f013 0f1f 	tst.w	r3, #31
    a1d2:	d1fb      	bne.n	a1cc <_usart_set_parity+0x40>
	tmp = ((Sercom *)hw)->USART.CTRLB.reg;
    a1d4:	6863      	ldr	r3, [r4, #4]
	tmp &= ~SERCOM_USART_CTRLB_PMODE;
    a1d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
	hri_sercomusart_write_CTRLB_PMODE_bit(hw, parity);
    a1da:	3600      	adds	r6, #0
    a1dc:	bf18      	it	ne
    a1de:	2601      	movne	r6, #1
	tmp |= value << SERCOM_USART_CTRLB_PMODE_Pos;
    a1e0:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
	((Sercom *)hw)->USART.CTRLB.reg = tmp;
    a1e4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a1e6:	69e3      	ldr	r3, [r4, #28]
    a1e8:	f013 0f1f 	tst.w	r3, #31
    a1ec:	d1fb      	bne.n	a1e6 <_usart_set_parity+0x5a>
	CRITICAL_SECTION_LEAVE()
    a1ee:	a801      	add	r0, sp, #4
    a1f0:	4b0c      	ldr	r3, [pc, #48]	; (a224 <_usart_set_parity+0x98>)
    a1f2:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    a1f4:	6823      	ldr	r3, [r4, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    a1f6:	f023 0302 	bic.w	r3, r3, #2
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    a1fa:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    a1fe:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a200:	69e3      	ldr	r3, [r4, #28]
    a202:	f013 0f03 	tst.w	r3, #3
    a206:	d1fb      	bne.n	a200 <_usart_set_parity+0x74>
}
    a208:	b002      	add	sp, #8
    a20a:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_FORM(mask);
    a20c:	6823      	ldr	r3, [r4, #0]
    a20e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    a212:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a214:	69e3      	ldr	r3, [r4, #28]
    a216:	f013 0f1f 	tst.w	r3, #31
    a21a:	d1fb      	bne.n	a214 <_usart_set_parity+0x88>
    a21c:	e7da      	b.n	a1d4 <_usart_set_parity+0x48>
    a21e:	bf00      	nop
    a220:	00007399 	.word	0x00007399
    a224:	000073a7 	.word	0x000073a7

0000a228 <_usart_sync_init>:
{
    a228:	b538      	push	{r3, r4, r5, lr}
    a22a:	460c      	mov	r4, r1
	ASSERT(device);
    a22c:	4605      	mov	r5, r0
    a22e:	22c8      	movs	r2, #200	; 0xc8
    a230:	4905      	ldr	r1, [pc, #20]	; (a248 <_usart_sync_init+0x20>)
    a232:	3000      	adds	r0, #0
    a234:	bf18      	it	ne
    a236:	2001      	movne	r0, #1
    a238:	4b04      	ldr	r3, [pc, #16]	; (a24c <_usart_sync_init+0x24>)
    a23a:	4798      	blx	r3
	device->hw = hw;
    a23c:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    a23e:	4620      	mov	r0, r4
    a240:	4b03      	ldr	r3, [pc, #12]	; (a250 <_usart_sync_init+0x28>)
    a242:	4798      	blx	r3
}
    a244:	bd38      	pop	{r3, r4, r5, pc}
    a246:	bf00      	nop
    a248:	00010aa0 	.word	0x00010aa0
    a24c:	000089cd 	.word	0x000089cd
    a250:	00009cfd 	.word	0x00009cfd

0000a254 <_usart_async_init>:
{
    a254:	b570      	push	{r4, r5, r6, lr}
    a256:	460d      	mov	r5, r1
	ASSERT(device);
    a258:	4606      	mov	r6, r0
    a25a:	22d6      	movs	r2, #214	; 0xd6
    a25c:	4917      	ldr	r1, [pc, #92]	; (a2bc <_usart_async_init+0x68>)
    a25e:	3000      	adds	r0, #0
    a260:	bf18      	it	ne
    a262:	2001      	movne	r0, #1
    a264:	4b16      	ldr	r3, [pc, #88]	; (a2c0 <_usart_async_init+0x6c>)
    a266:	4798      	blx	r3
	init_status = _usart_init(hw);
    a268:	4628      	mov	r0, r5
    a26a:	4b16      	ldr	r3, [pc, #88]	; (a2c4 <_usart_async_init+0x70>)
    a26c:	4798      	blx	r3
	if (init_status) {
    a26e:	4604      	mov	r4, r0
    a270:	b108      	cbz	r0, a276 <_usart_async_init+0x22>
}
    a272:	4620      	mov	r0, r4
    a274:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    a276:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    a278:	4631      	mov	r1, r6
    a27a:	4628      	mov	r0, r5
    a27c:	4b12      	ldr	r3, [pc, #72]	; (a2c8 <_usart_async_init+0x74>)
    a27e:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    a280:	4628      	mov	r0, r5
    a282:	4b12      	ldr	r3, [pc, #72]	; (a2cc <_usart_async_init+0x78>)
    a284:	4798      	blx	r3
    a286:	1d01      	adds	r1, r0, #4
    a288:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a28a:	2501      	movs	r5, #1
    a28c:	f000 021f 	and.w	r2, r0, #31
    a290:	fa05 f202 	lsl.w	r2, r5, r2
    a294:	0943      	lsrs	r3, r0, #5
    a296:	009b      	lsls	r3, r3, #2
    a298:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    a29c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    a2a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    a2a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    a2a8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a2ac:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a2b0:	601a      	str	r2, [r3, #0]
		irq++;
    a2b2:	3001      	adds	r0, #1
    a2b4:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    a2b6:	4281      	cmp	r1, r0
    a2b8:	d1e8      	bne.n	a28c <_usart_async_init+0x38>
    a2ba:	e7da      	b.n	a272 <_usart_async_init+0x1e>
    a2bc:	00010aa0 	.word	0x00010aa0
    a2c0:	000089cd 	.word	0x000089cd
    a2c4:	00009cfd 	.word	0x00009cfd
    a2c8:	00009b59 	.word	0x00009b59
    a2cc:	00009bb9 	.word	0x00009bb9

0000a2d0 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    a2d0:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    a2d2:	6813      	ldr	r3, [r2, #0]
    a2d4:	f043 0302 	orr.w	r3, r3, #2
    a2d8:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a2da:	69d3      	ldr	r3, [r2, #28]
    a2dc:	f013 0f03 	tst.w	r3, #3
    a2e0:	d1fb      	bne.n	a2da <_usart_sync_enable+0xa>
}
    a2e2:	4770      	bx	lr

0000a2e4 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    a2e4:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    a2e6:	6813      	ldr	r3, [r2, #0]
    a2e8:	f043 0302 	orr.w	r3, r3, #2
    a2ec:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a2ee:	69d3      	ldr	r3, [r2, #28]
    a2f0:	f013 0f03 	tst.w	r3, #3
    a2f4:	d1fb      	bne.n	a2ee <_usart_async_enable+0xa>
}
    a2f6:	4770      	bx	lr

0000a2f8 <_usart_async_disable>:
	hri_sercomusart_clear_CTRLA_ENABLE_bit(device->hw);
    a2f8:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    a2fa:	6813      	ldr	r3, [r2, #0]
    a2fc:	f023 0302 	bic.w	r3, r3, #2
    a300:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a302:	69d3      	ldr	r3, [r2, #28]
    a304:	f013 0f03 	tst.w	r3, #3
    a308:	d1fb      	bne.n	a302 <_usart_async_disable+0xa>
}
    a30a:	4770      	bx	lr

0000a30c <_usart_async_set_parity>:
{
    a30c:	b508      	push	{r3, lr}
	_usart_set_parity(device->hw, parity);
    a30e:	6980      	ldr	r0, [r0, #24]
    a310:	4b01      	ldr	r3, [pc, #4]	; (a318 <_usart_async_set_parity+0xc>)
    a312:	4798      	blx	r3
    a314:	bd08      	pop	{r3, pc}
    a316:	bf00      	nop
    a318:	0000a18d 	.word	0x0000a18d

0000a31c <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    a31c:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
    a31e:	6299      	str	r1, [r3, #40]	; 0x28
    a320:	4770      	bx	lr

0000a322 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    a322:	6983      	ldr	r3, [r0, #24]
    a324:	6299      	str	r1, [r3, #40]	; 0x28
    a326:	4770      	bx	lr

0000a328 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    a328:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    a32a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    a32c:	b2c0      	uxtb	r0, r0
    a32e:	4770      	bx	lr

0000a330 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    a330:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    a332:	7e18      	ldrb	r0, [r3, #24]
}
    a334:	f000 0001 	and.w	r0, r0, #1
    a338:	4770      	bx	lr

0000a33a <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    a33a:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    a33c:	7e18      	ldrb	r0, [r3, #24]
}
    a33e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    a342:	4770      	bx	lr

0000a344 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    a344:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    a346:	7e18      	ldrb	r0, [r3, #24]
}
    a348:	f3c0 0080 	ubfx	r0, r0, #2, #1
    a34c:	4770      	bx	lr

0000a34e <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    a34e:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    a350:	2201      	movs	r2, #1
    a352:	759a      	strb	r2, [r3, #22]
    a354:	4770      	bx	lr

0000a356 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    a356:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    a358:	2202      	movs	r2, #2
    a35a:	759a      	strb	r2, [r3, #22]
    a35c:	4770      	bx	lr
	...

0000a360 <_usart_async_set_irq_state>:
{
    a360:	b570      	push	{r4, r5, r6, lr}
    a362:	460c      	mov	r4, r1
    a364:	4616      	mov	r6, r2
	ASSERT(device);
    a366:	4605      	mov	r5, r0
    a368:	f240 2236 	movw	r2, #566	; 0x236
    a36c:	4915      	ldr	r1, [pc, #84]	; (a3c4 <_usart_async_set_irq_state+0x64>)
    a36e:	3000      	adds	r0, #0
    a370:	bf18      	it	ne
    a372:	2001      	movne	r0, #1
    a374:	4b14      	ldr	r3, [pc, #80]	; (a3c8 <_usart_async_set_irq_state+0x68>)
    a376:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    a378:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    a37c:	d10d      	bne.n	a39a <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    a37e:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    a380:	b92e      	cbnz	r6, a38e <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    a382:	2201      	movs	r2, #1
    a384:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    a386:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    a388:	2202      	movs	r2, #2
    a38a:	751a      	strb	r2, [r3, #20]
    a38c:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    a38e:	2201      	movs	r2, #1
    a390:	759a      	strb	r2, [r3, #22]
    a392:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    a394:	2202      	movs	r2, #2
    a396:	759a      	strb	r2, [r3, #22]
    a398:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    a39a:	2c01      	cmp	r4, #1
    a39c:	d002      	beq.n	a3a4 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    a39e:	2c03      	cmp	r4, #3
    a3a0:	d008      	beq.n	a3b4 <_usart_async_set_irq_state+0x54>
    a3a2:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    a3a4:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    a3a6:	b916      	cbnz	r6, a3ae <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    a3a8:	2204      	movs	r2, #4
    a3aa:	751a      	strb	r2, [r3, #20]
    a3ac:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    a3ae:	2204      	movs	r2, #4
    a3b0:	759a      	strb	r2, [r3, #22]
    a3b2:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    a3b4:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    a3b6:	b116      	cbz	r6, a3be <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    a3b8:	2280      	movs	r2, #128	; 0x80
    a3ba:	759a      	strb	r2, [r3, #22]
}
    a3bc:	e7f1      	b.n	a3a2 <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    a3be:	2280      	movs	r2, #128	; 0x80
    a3c0:	751a      	strb	r2, [r3, #20]
    a3c2:	bd70      	pop	{r4, r5, r6, pc}
    a3c4:	00010aa0 	.word	0x00010aa0
    a3c8:	000089cd 	.word	0x000089cd

0000a3cc <_i2c_m_async_init>:
{
    a3cc:	b570      	push	{r4, r5, r6, lr}
    a3ce:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    a3d0:	4606      	mov	r6, r0
    a3d2:	f240 42d2 	movw	r2, #1234	; 0x4d2
    a3d6:	4918      	ldr	r1, [pc, #96]	; (a438 <_i2c_m_async_init+0x6c>)
    a3d8:	3000      	adds	r0, #0
    a3da:	bf18      	it	ne
    a3dc:	2001      	movne	r0, #1
    a3de:	4b17      	ldr	r3, [pc, #92]	; (a43c <_i2c_m_async_init+0x70>)
    a3e0:	4798      	blx	r3
	i2c_dev->hw = hw;
    a3e2:	6135      	str	r5, [r6, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    a3e4:	4629      	mov	r1, r5
    a3e6:	4630      	mov	r0, r6
    a3e8:	4b15      	ldr	r3, [pc, #84]	; (a440 <_i2c_m_async_init+0x74>)
    a3ea:	4798      	blx	r3
	if (init_status) {
    a3ec:	4604      	mov	r4, r0
    a3ee:	b108      	cbz	r0, a3f4 <_i2c_m_async_init+0x28>
}
    a3f0:	4620      	mov	r0, r4
    a3f2:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    a3f4:	4631      	mov	r1, r6
    a3f6:	4628      	mov	r0, r5
    a3f8:	4b12      	ldr	r3, [pc, #72]	; (a444 <_i2c_m_async_init+0x78>)
    a3fa:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    a3fc:	4628      	mov	r0, r5
    a3fe:	4b12      	ldr	r3, [pc, #72]	; (a448 <_i2c_m_async_init+0x7c>)
    a400:	4798      	blx	r3
    a402:	1d01      	adds	r1, r0, #4
    a404:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a406:	2501      	movs	r5, #1
    a408:	f000 021f 	and.w	r2, r0, #31
    a40c:	fa05 f202 	lsl.w	r2, r5, r2
    a410:	0943      	lsrs	r3, r0, #5
    a412:	009b      	lsls	r3, r3, #2
    a414:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    a418:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    a41c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    a420:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    a424:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a428:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a42c:	601a      	str	r2, [r3, #0]
		irq++;
    a42e:	3001      	adds	r0, #1
    a430:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    a432:	4281      	cmp	r1, r0
    a434:	d1e8      	bne.n	a408 <_i2c_m_async_init+0x3c>
    a436:	e7db      	b.n	a3f0 <_i2c_m_async_init+0x24>
    a438:	00010aa0 	.word	0x00010aa0
    a43c:	000089cd 	.word	0x000089cd
    a440:	00009e61 	.word	0x00009e61
    a444:	00009b59 	.word	0x00009b59
    a448:	00009bb9 	.word	0x00009bb9

0000a44c <_i2c_m_async_transfer>:
{
    a44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a450:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
    a452:	4605      	mov	r5, r0
    a454:	f110 0800 	adds.w	r8, r0, #0
    a458:	bf18      	it	ne
    a45a:	f04f 0801 	movne.w	r8, #1
    a45e:	4f45      	ldr	r7, [pc, #276]	; (a574 <_i2c_m_async_transfer+0x128>)
    a460:	f44f 62a5 	mov.w	r2, #1320	; 0x528
    a464:	4639      	mov	r1, r7
    a466:	4640      	mov	r0, r8
    a468:	4e43      	ldr	r6, [pc, #268]	; (a578 <_i2c_m_async_transfer+0x12c>)
    a46a:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
    a46c:	6928      	ldr	r0, [r5, #16]
    a46e:	f240 5229 	movw	r2, #1321	; 0x529
    a472:	4639      	mov	r1, r7
    a474:	3000      	adds	r0, #0
    a476:	bf18      	it	ne
    a478:	2001      	movne	r0, #1
    a47a:	47b0      	blx	r6
	ASSERT(msg);
    a47c:	f240 522a 	movw	r2, #1322	; 0x52a
    a480:	4639      	mov	r1, r7
    a482:	1c20      	adds	r0, r4, #0
    a484:	bf18      	it	ne
    a486:	2001      	movne	r0, #1
    a488:	47b0      	blx	r6
	if (msg->len == 0) {
    a48a:	6860      	ldr	r0, [r4, #4]
    a48c:	2800      	cmp	r0, #0
    a48e:	d06f      	beq.n	a570 <_i2c_m_async_transfer+0x124>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    a490:	886b      	ldrh	r3, [r5, #2]
    a492:	f413 7f80 	tst.w	r3, #256	; 0x100
    a496:	d169      	bne.n	a56c <_i2c_m_async_transfer+0x120>
	msg->flags |= I2C_M_BUSY;
    a498:	8863      	ldrh	r3, [r4, #2]
    a49a:	b29b      	uxth	r3, r3
    a49c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    a4a0:	8063      	strh	r3, [r4, #2]
	i2c_dev->service.msg = *msg;
    a4a2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    a4a6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    a4aa:	692a      	ldr	r2, [r5, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    a4ac:	6853      	ldr	r3, [r2, #4]
    a4ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    a4b2:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a4b4:	69d3      	ldr	r3, [r2, #28]
    a4b6:	f013 0f04 	tst.w	r3, #4
    a4ba:	d1fb      	bne.n	a4b4 <_i2c_m_async_transfer+0x68>
	void *             hw    = i2c_dev->hw;
    a4bc:	692c      	ldr	r4, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    a4be:	6826      	ldr	r6, [r4, #0]
	ASSERT(i2c_dev);
    a4c0:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    a4c4:	492b      	ldr	r1, [pc, #172]	; (a574 <_i2c_m_async_transfer+0x128>)
    a4c6:	4640      	mov	r0, r8
    a4c8:	4b2b      	ldr	r3, [pc, #172]	; (a578 <_i2c_m_async_transfer+0x12c>)
    a4ca:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    a4cc:	686b      	ldr	r3, [r5, #4]
    a4ce:	2b01      	cmp	r3, #1
    a4d0:	d02a      	beq.n	a528 <_i2c_m_async_transfer+0xdc>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    a4d2:	6863      	ldr	r3, [r4, #4]
    a4d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    a4d8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a4da:	69e3      	ldr	r3, [r4, #28]
    a4dc:	f013 0f04 	tst.w	r3, #4
    a4e0:	d1fb      	bne.n	a4da <_i2c_m_async_transfer+0x8e>
	if (msg->addr & I2C_M_TEN) {
    a4e2:	882b      	ldrh	r3, [r5, #0]
    a4e4:	f413 6f80 	tst.w	r3, #1024	; 0x400
    a4e8:	d02a      	beq.n	a540 <_i2c_m_async_transfer+0xf4>
		if (msg->flags & I2C_M_RD) {
    a4ea:	886a      	ldrh	r2, [r5, #2]
    a4ec:	f012 0f01 	tst.w	r2, #1
    a4f0:	d004      	beq.n	a4fc <_i2c_m_async_transfer+0xb0>
			msg->flags |= I2C_M_TEN;
    a4f2:	886a      	ldrh	r2, [r5, #2]
    a4f4:	b292      	uxth	r2, r2
    a4f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    a4fa:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    a4fc:	f240 72fe 	movw	r2, #2046	; 0x7fe
    a500:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    a504:	69e3      	ldr	r3, [r4, #28]
    a506:	f013 0f04 	tst.w	r3, #4
    a50a:	d1fb      	bne.n	a504 <_i2c_m_async_transfer+0xb8>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    a50c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a50e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    a512:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    a516:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    a518:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a51a:	69e3      	ldr	r3, [r4, #28]
    a51c:	f013 0f04 	tst.w	r3, #4
    a520:	d1fb      	bne.n	a51a <_i2c_m_async_transfer+0xce>
	return ERR_NONE;
    a522:	2000      	movs	r0, #0
    a524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (msg->len == 1 && sclsm) {
    a528:	f016 6f00 	tst.w	r6, #134217728	; 0x8000000
    a52c:	d0d1      	beq.n	a4d2 <_i2c_m_async_transfer+0x86>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    a52e:	6863      	ldr	r3, [r4, #4]
    a530:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    a534:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a536:	69e3      	ldr	r3, [r4, #28]
    a538:	f013 0f04 	tst.w	r3, #4
    a53c:	d1fb      	bne.n	a536 <_i2c_m_async_transfer+0xea>
    a53e:	e7d0      	b.n	a4e2 <_i2c_m_async_transfer+0x96>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    a540:	8869      	ldrh	r1, [r5, #2]
    a542:	005a      	lsls	r2, r3, #1
    a544:	b2d2      	uxtb	r2, r2
    a546:	f001 0301 	and.w	r3, r1, #1
    a54a:	431a      	orrs	r2, r3
    a54c:	69e3      	ldr	r3, [r4, #28]
    a54e:	f013 0f04 	tst.w	r3, #4
    a552:	d1fb      	bne.n	a54c <_i2c_m_async_transfer+0x100>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    a554:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    a556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    a55a:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    a55c:	6262      	str	r2, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a55e:	69e3      	ldr	r3, [r4, #28]
    a560:	f013 0f04 	tst.w	r3, #4
    a564:	d1fb      	bne.n	a55e <_i2c_m_async_transfer+0x112>
	return ERR_NONE;
    a566:	2000      	movs	r0, #0
    a568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BUSY;
    a56c:	f06f 0003 	mvn.w	r0, #3
}
    a570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a574:	00010aa0 	.word	0x00010aa0
    a578:	000089cd 	.word	0x000089cd

0000a57c <_i2c_m_async_register_callback>:
	switch (type) {
    a57c:	2901      	cmp	r1, #1
    a57e:	d006      	beq.n	a58e <_i2c_m_async_register_callback+0x12>
    a580:	b119      	cbz	r1, a58a <_i2c_m_async_register_callback+0xe>
    a582:	2902      	cmp	r1, #2
    a584:	d005      	beq.n	a592 <_i2c_m_async_register_callback+0x16>
}
    a586:	2000      	movs	r0, #0
    a588:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    a58a:	6142      	str	r2, [r0, #20]
		break;
    a58c:	e7fb      	b.n	a586 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    a58e:	6182      	str	r2, [r0, #24]
		break;
    a590:	e7f9      	b.n	a586 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    a592:	61c2      	str	r2, [r0, #28]
		break;
    a594:	e7f7      	b.n	a586 <_i2c_m_async_register_callback+0xa>
	...

0000a598 <SERCOM0_0_Handler>:
{
    a598:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    a59a:	4b02      	ldr	r3, [pc, #8]	; (a5a4 <SERCOM0_0_Handler+0xc>)
    a59c:	6818      	ldr	r0, [r3, #0]
    a59e:	4b02      	ldr	r3, [pc, #8]	; (a5a8 <SERCOM0_0_Handler+0x10>)
    a5a0:	4798      	blx	r3
    a5a2:	bd08      	pop	{r3, pc}
    a5a4:	20000a08 	.word	0x20000a08
    a5a8:	00009ae9 	.word	0x00009ae9

0000a5ac <SERCOM0_1_Handler>:
{
    a5ac:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    a5ae:	4b02      	ldr	r3, [pc, #8]	; (a5b8 <SERCOM0_1_Handler+0xc>)
    a5b0:	6818      	ldr	r0, [r3, #0]
    a5b2:	4b02      	ldr	r3, [pc, #8]	; (a5bc <SERCOM0_1_Handler+0x10>)
    a5b4:	4798      	blx	r3
    a5b6:	bd08      	pop	{r3, pc}
    a5b8:	20000a08 	.word	0x20000a08
    a5bc:	00009ae9 	.word	0x00009ae9

0000a5c0 <SERCOM0_2_Handler>:
{
    a5c0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    a5c2:	4b02      	ldr	r3, [pc, #8]	; (a5cc <SERCOM0_2_Handler+0xc>)
    a5c4:	6818      	ldr	r0, [r3, #0]
    a5c6:	4b02      	ldr	r3, [pc, #8]	; (a5d0 <SERCOM0_2_Handler+0x10>)
    a5c8:	4798      	blx	r3
    a5ca:	bd08      	pop	{r3, pc}
    a5cc:	20000a08 	.word	0x20000a08
    a5d0:	00009ae9 	.word	0x00009ae9

0000a5d4 <SERCOM0_3_Handler>:
{
    a5d4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    a5d6:	4b02      	ldr	r3, [pc, #8]	; (a5e0 <SERCOM0_3_Handler+0xc>)
    a5d8:	6818      	ldr	r0, [r3, #0]
    a5da:	4b02      	ldr	r3, [pc, #8]	; (a5e4 <SERCOM0_3_Handler+0x10>)
    a5dc:	4798      	blx	r3
    a5de:	bd08      	pop	{r3, pc}
    a5e0:	20000a08 	.word	0x20000a08
    a5e4:	00009ae9 	.word	0x00009ae9

0000a5e8 <SERCOM1_0_Handler>:
{
    a5e8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    a5ea:	4b02      	ldr	r3, [pc, #8]	; (a5f4 <SERCOM1_0_Handler+0xc>)
    a5ec:	6858      	ldr	r0, [r3, #4]
    a5ee:	4b02      	ldr	r3, [pc, #8]	; (a5f8 <SERCOM1_0_Handler+0x10>)
    a5f0:	4798      	blx	r3
    a5f2:	bd08      	pop	{r3, pc}
    a5f4:	20000a08 	.word	0x20000a08
    a5f8:	00009ae9 	.word	0x00009ae9

0000a5fc <SERCOM1_1_Handler>:
{
    a5fc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    a5fe:	4b02      	ldr	r3, [pc, #8]	; (a608 <SERCOM1_1_Handler+0xc>)
    a600:	6858      	ldr	r0, [r3, #4]
    a602:	4b02      	ldr	r3, [pc, #8]	; (a60c <SERCOM1_1_Handler+0x10>)
    a604:	4798      	blx	r3
    a606:	bd08      	pop	{r3, pc}
    a608:	20000a08 	.word	0x20000a08
    a60c:	00009ae9 	.word	0x00009ae9

0000a610 <SERCOM1_2_Handler>:
{
    a610:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    a612:	4b02      	ldr	r3, [pc, #8]	; (a61c <SERCOM1_2_Handler+0xc>)
    a614:	6858      	ldr	r0, [r3, #4]
    a616:	4b02      	ldr	r3, [pc, #8]	; (a620 <SERCOM1_2_Handler+0x10>)
    a618:	4798      	blx	r3
    a61a:	bd08      	pop	{r3, pc}
    a61c:	20000a08 	.word	0x20000a08
    a620:	00009ae9 	.word	0x00009ae9

0000a624 <SERCOM1_3_Handler>:
{
    a624:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    a626:	4b02      	ldr	r3, [pc, #8]	; (a630 <SERCOM1_3_Handler+0xc>)
    a628:	6858      	ldr	r0, [r3, #4]
    a62a:	4b02      	ldr	r3, [pc, #8]	; (a634 <SERCOM1_3_Handler+0x10>)
    a62c:	4798      	blx	r3
    a62e:	bd08      	pop	{r3, pc}
    a630:	20000a08 	.word	0x20000a08
    a634:	00009ae9 	.word	0x00009ae9

0000a638 <SERCOM3_0_Handler>:
{
    a638:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    a63a:	4b02      	ldr	r3, [pc, #8]	; (a644 <SERCOM3_0_Handler+0xc>)
    a63c:	6898      	ldr	r0, [r3, #8]
    a63e:	4b02      	ldr	r3, [pc, #8]	; (a648 <SERCOM3_0_Handler+0x10>)
    a640:	4798      	blx	r3
    a642:	bd08      	pop	{r3, pc}
    a644:	20000a08 	.word	0x20000a08
    a648:	00009c63 	.word	0x00009c63

0000a64c <SERCOM3_1_Handler>:
{
    a64c:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    a64e:	4b02      	ldr	r3, [pc, #8]	; (a658 <SERCOM3_1_Handler+0xc>)
    a650:	6898      	ldr	r0, [r3, #8]
    a652:	4b02      	ldr	r3, [pc, #8]	; (a65c <SERCOM3_1_Handler+0x10>)
    a654:	4798      	blx	r3
    a656:	bd08      	pop	{r3, pc}
    a658:	20000a08 	.word	0x20000a08
    a65c:	00009c63 	.word	0x00009c63

0000a660 <SERCOM3_2_Handler>:
{
    a660:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    a662:	4b02      	ldr	r3, [pc, #8]	; (a66c <SERCOM3_2_Handler+0xc>)
    a664:	6898      	ldr	r0, [r3, #8]
    a666:	4b02      	ldr	r3, [pc, #8]	; (a670 <SERCOM3_2_Handler+0x10>)
    a668:	4798      	blx	r3
    a66a:	bd08      	pop	{r3, pc}
    a66c:	20000a08 	.word	0x20000a08
    a670:	00009c63 	.word	0x00009c63

0000a674 <SERCOM3_3_Handler>:
{
    a674:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    a676:	4b02      	ldr	r3, [pc, #8]	; (a680 <SERCOM3_3_Handler+0xc>)
    a678:	6898      	ldr	r0, [r3, #8]
    a67a:	4b02      	ldr	r3, [pc, #8]	; (a684 <SERCOM3_3_Handler+0x10>)
    a67c:	4798      	blx	r3
    a67e:	bd08      	pop	{r3, pc}
    a680:	20000a08 	.word	0x20000a08
    a684:	00009c63 	.word	0x00009c63

0000a688 <SERCOM4_0_Handler>:
{
    a688:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    a68a:	4b02      	ldr	r3, [pc, #8]	; (a694 <SERCOM4_0_Handler+0xc>)
    a68c:	68d8      	ldr	r0, [r3, #12]
    a68e:	4b02      	ldr	r3, [pc, #8]	; (a698 <SERCOM4_0_Handler+0x10>)
    a690:	4798      	blx	r3
    a692:	bd08      	pop	{r3, pc}
    a694:	20000a08 	.word	0x20000a08
    a698:	00009ae9 	.word	0x00009ae9

0000a69c <SERCOM4_1_Handler>:
{
    a69c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    a69e:	4b02      	ldr	r3, [pc, #8]	; (a6a8 <SERCOM4_1_Handler+0xc>)
    a6a0:	68d8      	ldr	r0, [r3, #12]
    a6a2:	4b02      	ldr	r3, [pc, #8]	; (a6ac <SERCOM4_1_Handler+0x10>)
    a6a4:	4798      	blx	r3
    a6a6:	bd08      	pop	{r3, pc}
    a6a8:	20000a08 	.word	0x20000a08
    a6ac:	00009ae9 	.word	0x00009ae9

0000a6b0 <SERCOM4_2_Handler>:
{
    a6b0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    a6b2:	4b02      	ldr	r3, [pc, #8]	; (a6bc <SERCOM4_2_Handler+0xc>)
    a6b4:	68d8      	ldr	r0, [r3, #12]
    a6b6:	4b02      	ldr	r3, [pc, #8]	; (a6c0 <SERCOM4_2_Handler+0x10>)
    a6b8:	4798      	blx	r3
    a6ba:	bd08      	pop	{r3, pc}
    a6bc:	20000a08 	.word	0x20000a08
    a6c0:	00009ae9 	.word	0x00009ae9

0000a6c4 <SERCOM4_3_Handler>:
{
    a6c4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    a6c6:	4b02      	ldr	r3, [pc, #8]	; (a6d0 <SERCOM4_3_Handler+0xc>)
    a6c8:	68d8      	ldr	r0, [r3, #12]
    a6ca:	4b02      	ldr	r3, [pc, #8]	; (a6d4 <SERCOM4_3_Handler+0x10>)
    a6cc:	4798      	blx	r3
    a6ce:	bd08      	pop	{r3, pc}
    a6d0:	20000a08 	.word	0x20000a08
    a6d4:	00009ae9 	.word	0x00009ae9

0000a6d8 <SERCOM5_0_Handler>:
{
    a6d8:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    a6da:	4b02      	ldr	r3, [pc, #8]	; (a6e4 <SERCOM5_0_Handler+0xc>)
    a6dc:	6918      	ldr	r0, [r3, #16]
    a6de:	4b02      	ldr	r3, [pc, #8]	; (a6e8 <SERCOM5_0_Handler+0x10>)
    a6e0:	4798      	blx	r3
    a6e2:	bd08      	pop	{r3, pc}
    a6e4:	20000a08 	.word	0x20000a08
    a6e8:	00009f45 	.word	0x00009f45

0000a6ec <SERCOM5_1_Handler>:
{
    a6ec:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    a6ee:	4b02      	ldr	r3, [pc, #8]	; (a6f8 <SERCOM5_1_Handler+0xc>)
    a6f0:	6918      	ldr	r0, [r3, #16]
    a6f2:	4b02      	ldr	r3, [pc, #8]	; (a6fc <SERCOM5_1_Handler+0x10>)
    a6f4:	4798      	blx	r3
    a6f6:	bd08      	pop	{r3, pc}
    a6f8:	20000a08 	.word	0x20000a08
    a6fc:	00009f45 	.word	0x00009f45

0000a700 <SERCOM5_2_Handler>:
{
    a700:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    a702:	4b02      	ldr	r3, [pc, #8]	; (a70c <SERCOM5_2_Handler+0xc>)
    a704:	6918      	ldr	r0, [r3, #16]
    a706:	4b02      	ldr	r3, [pc, #8]	; (a710 <SERCOM5_2_Handler+0x10>)
    a708:	4798      	blx	r3
    a70a:	bd08      	pop	{r3, pc}
    a70c:	20000a08 	.word	0x20000a08
    a710:	00009f45 	.word	0x00009f45

0000a714 <SERCOM5_3_Handler>:
{
    a714:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    a716:	4b02      	ldr	r3, [pc, #8]	; (a720 <SERCOM5_3_Handler+0xc>)
    a718:	6918      	ldr	r0, [r3, #16]
    a71a:	4b02      	ldr	r3, [pc, #8]	; (a724 <SERCOM5_3_Handler+0x10>)
    a71c:	4798      	blx	r3
    a71e:	bd08      	pop	{r3, pc}
    a720:	20000a08 	.word	0x20000a08
    a724:	00009f45 	.word	0x00009f45

0000a728 <SERCOM6_0_Handler>:
{
    a728:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    a72a:	4b02      	ldr	r3, [pc, #8]	; (a734 <SERCOM6_0_Handler+0xc>)
    a72c:	6958      	ldr	r0, [r3, #20]
    a72e:	4b02      	ldr	r3, [pc, #8]	; (a738 <SERCOM6_0_Handler+0x10>)
    a730:	4798      	blx	r3
    a732:	bd08      	pop	{r3, pc}
    a734:	20000a08 	.word	0x20000a08
    a738:	00009ae9 	.word	0x00009ae9

0000a73c <SERCOM6_1_Handler>:
{
    a73c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    a73e:	4b02      	ldr	r3, [pc, #8]	; (a748 <SERCOM6_1_Handler+0xc>)
    a740:	6958      	ldr	r0, [r3, #20]
    a742:	4b02      	ldr	r3, [pc, #8]	; (a74c <SERCOM6_1_Handler+0x10>)
    a744:	4798      	blx	r3
    a746:	bd08      	pop	{r3, pc}
    a748:	20000a08 	.word	0x20000a08
    a74c:	00009ae9 	.word	0x00009ae9

0000a750 <SERCOM6_2_Handler>:
{
    a750:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    a752:	4b02      	ldr	r3, [pc, #8]	; (a75c <SERCOM6_2_Handler+0xc>)
    a754:	6958      	ldr	r0, [r3, #20]
    a756:	4b02      	ldr	r3, [pc, #8]	; (a760 <SERCOM6_2_Handler+0x10>)
    a758:	4798      	blx	r3
    a75a:	bd08      	pop	{r3, pc}
    a75c:	20000a08 	.word	0x20000a08
    a760:	00009ae9 	.word	0x00009ae9

0000a764 <SERCOM6_3_Handler>:
{
    a764:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    a766:	4b02      	ldr	r3, [pc, #8]	; (a770 <SERCOM6_3_Handler+0xc>)
    a768:	6958      	ldr	r0, [r3, #20]
    a76a:	4b02      	ldr	r3, [pc, #8]	; (a774 <SERCOM6_3_Handler+0x10>)
    a76c:	4798      	blx	r3
    a76e:	bd08      	pop	{r3, pc}
    a770:	20000a08 	.word	0x20000a08
    a774:	00009ae9 	.word	0x00009ae9

0000a778 <_spi_m_sync_init>:
{
    a778:	b570      	push	{r4, r5, r6, lr}
    a77a:	4606      	mov	r6, r0
    a77c:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    a77e:	4608      	mov	r0, r1
    a780:	4b5d      	ldr	r3, [pc, #372]	; (a8f8 <_spi_m_sync_init+0x180>)
    a782:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    a784:	2803      	cmp	r0, #3
    a786:	d00c      	beq.n	a7a2 <_spi_m_sync_init+0x2a>
    a788:	2807      	cmp	r0, #7
    a78a:	bf08      	it	eq
    a78c:	2301      	moveq	r3, #1
    a78e:	d009      	beq.n	a7a4 <_spi_m_sync_init+0x2c>
	ASSERT(dev && hw);
    a790:	2e00      	cmp	r6, #0
    a792:	f000 809f 	beq.w	a8d4 <_spi_m_sync_init+0x15c>
    a796:	2c00      	cmp	r4, #0
    a798:	f040 80a5 	bne.w	a8e6 <_spi_m_sync_init+0x16e>
	return NULL;
    a79c:	2500      	movs	r5, #0
	ASSERT(dev && hw);
    a79e:	2000      	movs	r0, #0
    a7a0:	e009      	b.n	a7b6 <_spi_m_sync_init+0x3e>
		if (sercomspi_regs[i].n == n) {
    a7a2:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    a7a4:	4d55      	ldr	r5, [pc, #340]	; (a8fc <_spi_m_sync_init+0x184>)
    a7a6:	eb05 1503 	add.w	r5, r5, r3, lsl #4
    a7aa:	441d      	add	r5, r3
	ASSERT(dev && hw);
    a7ac:	2e00      	cmp	r6, #0
    a7ae:	d0f6      	beq.n	a79e <_spi_m_sync_init+0x26>
    a7b0:	2001      	movs	r0, #1
    a7b2:	2c00      	cmp	r4, #0
    a7b4:	d0f3      	beq.n	a79e <_spi_m_sync_init+0x26>
    a7b6:	f640 226e 	movw	r2, #2670	; 0xa6e
    a7ba:	4951      	ldr	r1, [pc, #324]	; (a900 <_spi_m_sync_init+0x188>)
    a7bc:	4b51      	ldr	r3, [pc, #324]	; (a904 <_spi_m_sync_init+0x18c>)
    a7be:	4798      	blx	r3
	if (regs == NULL) {
    a7c0:	2d00      	cmp	r5, #0
    a7c2:	f000 8084 	beq.w	a8ce <_spi_m_sync_init+0x156>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    a7c6:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    a7c8:	f013 0f01 	tst.w	r3, #1
    a7cc:	d11d      	bne.n	a80a <_spi_m_sync_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    a7ce:	682b      	ldr	r3, [r5, #0]
    a7d0:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a7d4:	69e3      	ldr	r3, [r4, #28]
    a7d6:	f013 0f03 	tst.w	r3, #3
    a7da:	d1fb      	bne.n	a7d4 <_spi_m_sync_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    a7dc:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    a7de:	f013 0f02 	tst.w	r3, #2
    a7e2:	d00b      	beq.n	a7fc <_spi_m_sync_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    a7e4:	6823      	ldr	r3, [r4, #0]
    a7e6:	f023 0302 	bic.w	r3, r3, #2
    a7ea:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a7ec:	69e3      	ldr	r3, [r4, #28]
    a7ee:	f013 0f03 	tst.w	r3, #3
    a7f2:	d1fb      	bne.n	a7ec <_spi_m_sync_init+0x74>
    a7f4:	69e3      	ldr	r3, [r4, #28]
    a7f6:	f013 0f02 	tst.w	r3, #2
    a7fa:	d1fb      	bne.n	a7f4 <_spi_m_sync_init+0x7c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    a7fc:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    a800:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a802:	69e3      	ldr	r3, [r4, #28]
    a804:	f013 0f03 	tst.w	r3, #3
    a808:	d1fb      	bne.n	a802 <_spi_m_sync_init+0x8a>
    a80a:	69e3      	ldr	r3, [r4, #28]
    a80c:	f013 0f01 	tst.w	r3, #1
    a810:	d1fb      	bne.n	a80a <_spi_m_sync_init+0x92>
	dev->prvt = hw;
    a812:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    a814:	682b      	ldr	r3, [r5, #0]
    a816:	f003 031c 	and.w	r3, r3, #28
    a81a:	2b08      	cmp	r3, #8
    a81c:	d02e      	beq.n	a87c <_spi_m_sync_init+0x104>
	ASSERT(hw && regs);
    a81e:	f44f 6217 	mov.w	r2, #2416	; 0x970
    a822:	4937      	ldr	r1, [pc, #220]	; (a900 <_spi_m_sync_init+0x188>)
    a824:	1c20      	adds	r0, r4, #0
    a826:	bf18      	it	ne
    a828:	2001      	movne	r0, #1
    a82a:	4b36      	ldr	r3, [pc, #216]	; (a904 <_spi_m_sync_init+0x18c>)
    a82c:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    a82e:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    a830:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    a834:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    a838:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a83a:	69e3      	ldr	r3, [r4, #28]
    a83c:	f013 0f03 	tst.w	r3, #3
    a840:	d1fb      	bne.n	a83a <_spi_m_sync_init+0xc2>
	    (regs->ctrlb
    a842:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    a844:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    a848:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    a84c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    a850:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a852:	69e3      	ldr	r3, [r4, #28]
    a854:	f013 0f17 	tst.w	r3, #23
    a858:	d1fb      	bne.n	a852 <_spi_m_sync_init+0xda>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    a85a:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    a85c:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    a85e:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    a860:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    a864:	686b      	ldr	r3, [r5, #4]
    a866:	f003 0307 	and.w	r3, r3, #7
    a86a:	2b00      	cmp	r3, #0
    a86c:	bf0c      	ite	eq
    a86e:	2301      	moveq	r3, #1
    a870:	2302      	movne	r3, #2
    a872:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
    a874:	89eb      	ldrh	r3, [r5, #14]
    a876:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
    a878:	2000      	movs	r0, #0
    a87a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(hw && regs);
    a87c:	f640 1284 	movw	r2, #2436	; 0x984
    a880:	491f      	ldr	r1, [pc, #124]	; (a900 <_spi_m_sync_init+0x188>)
    a882:	1c20      	adds	r0, r4, #0
    a884:	bf18      	it	ne
    a886:	2001      	movne	r0, #1
    a888:	4b1e      	ldr	r3, [pc, #120]	; (a904 <_spi_m_sync_init+0x18c>)
    a88a:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    a88c:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    a88e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    a892:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    a896:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a898:	69e3      	ldr	r3, [r4, #28]
    a89a:	f013 0f03 	tst.w	r3, #3
    a89e:	d1fb      	bne.n	a898 <_spi_m_sync_init+0x120>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    a8a0:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    a8a2:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    a8a6:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    a8aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    a8ae:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    a8b2:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a8b4:	69e3      	ldr	r3, [r4, #28]
    a8b6:	f013 0f17 	tst.w	r3, #23
    a8ba:	d1fb      	bne.n	a8b4 <_spi_m_sync_init+0x13c>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    a8bc:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    a8be:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    a8c0:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    a8c2:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    a8c6:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    a8c8:	2b00      	cmp	r3, #0
    a8ca:	d1fc      	bne.n	a8c6 <_spi_m_sync_init+0x14e>
    a8cc:	e7ca      	b.n	a864 <_spi_m_sync_init+0xec>
		return ERR_INVALID_ARG;
    a8ce:	f06f 000c 	mvn.w	r0, #12
    a8d2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    a8d4:	f640 226e 	movw	r2, #2670	; 0xa6e
    a8d8:	4909      	ldr	r1, [pc, #36]	; (a900 <_spi_m_sync_init+0x188>)
    a8da:	2000      	movs	r0, #0
    a8dc:	4b09      	ldr	r3, [pc, #36]	; (a904 <_spi_m_sync_init+0x18c>)
    a8de:	4798      	blx	r3
		return ERR_INVALID_ARG;
    a8e0:	f06f 000c 	mvn.w	r0, #12
    a8e4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    a8e6:	f640 226e 	movw	r2, #2670	; 0xa6e
    a8ea:	4905      	ldr	r1, [pc, #20]	; (a900 <_spi_m_sync_init+0x188>)
    a8ec:	2001      	movs	r0, #1
    a8ee:	4b05      	ldr	r3, [pc, #20]	; (a904 <_spi_m_sync_init+0x18c>)
    a8f0:	4798      	blx	r3
		return ERR_INVALID_ARG;
    a8f2:	f06f 000c 	mvn.w	r0, #12
    a8f6:	bd70      	pop	{r4, r5, r6, pc}
    a8f8:	00009aa5 	.word	0x00009aa5
    a8fc:	00010a7c 	.word	0x00010a7c
    a900:	00010aa0 	.word	0x00010aa0
    a904:	000089cd 	.word	0x000089cd

0000a908 <_spi_m_async_init>:
{
    a908:	b538      	push	{r3, r4, r5, lr}
    a90a:	4604      	mov	r4, r0
    a90c:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    a90e:	4b15      	ldr	r3, [pc, #84]	; (a964 <_spi_m_async_init+0x5c>)
    a910:	4798      	blx	r3
	if (rc < 0) {
    a912:	2800      	cmp	r0, #0
    a914:	db24      	blt.n	a960 <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    a916:	4621      	mov	r1, r4
    a918:	4628      	mov	r0, r5
    a91a:	4b13      	ldr	r3, [pc, #76]	; (a968 <_spi_m_async_init+0x60>)
    a91c:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    a91e:	2300      	movs	r3, #0
    a920:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    a922:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    a924:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    a926:	4628      	mov	r0, r5
    a928:	4b10      	ldr	r3, [pc, #64]	; (a96c <_spi_m_async_init+0x64>)
    a92a:	4798      	blx	r3
    a92c:	1d01      	adds	r1, r0, #4
    a92e:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a930:	2401      	movs	r4, #1
    a932:	f000 021f 	and.w	r2, r0, #31
    a936:	fa04 f202 	lsl.w	r2, r4, r2
    a93a:	0943      	lsrs	r3, r0, #5
    a93c:	009b      	lsls	r3, r3, #2
    a93e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    a942:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    a946:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    a94a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    a94e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a952:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    a956:	3001      	adds	r0, #1
    a958:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    a95a:	4281      	cmp	r1, r0
    a95c:	d1e9      	bne.n	a932 <_spi_m_async_init+0x2a>
	return ERR_NONE;
    a95e:	2000      	movs	r0, #0
}
    a960:	bd38      	pop	{r3, r4, r5, pc}
    a962:	bf00      	nop
    a964:	0000a779 	.word	0x0000a779
    a968:	00009b59 	.word	0x00009b59
    a96c:	00009bb9 	.word	0x00009bb9

0000a970 <_spi_m_async_enable>:
{
    a970:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    a972:	4604      	mov	r4, r0
    a974:	b160      	cbz	r0, a990 <_spi_m_async_enable+0x20>
    a976:	6800      	ldr	r0, [r0, #0]
    a978:	3000      	adds	r0, #0
    a97a:	bf18      	it	ne
    a97c:	2001      	movne	r0, #1
    a97e:	f640 22db 	movw	r2, #2779	; 0xadb
    a982:	4904      	ldr	r1, [pc, #16]	; (a994 <_spi_m_async_enable+0x24>)
    a984:	4b04      	ldr	r3, [pc, #16]	; (a998 <_spi_m_async_enable+0x28>)
    a986:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
    a988:	6820      	ldr	r0, [r4, #0]
    a98a:	4b04      	ldr	r3, [pc, #16]	; (a99c <_spi_m_async_enable+0x2c>)
    a98c:	4798      	blx	r3
}
    a98e:	bd10      	pop	{r4, pc}
    a990:	2000      	movs	r0, #0
    a992:	e7f4      	b.n	a97e <_spi_m_async_enable+0xe>
    a994:	00010aa0 	.word	0x00010aa0
    a998:	000089cd 	.word	0x000089cd
    a99c:	00009bf1 	.word	0x00009bf1

0000a9a0 <_spi_m_async_set_mode>:
{
    a9a0:	b538      	push	{r3, r4, r5, lr}
    a9a2:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    a9a4:	4604      	mov	r4, r0
    a9a6:	b168      	cbz	r0, a9c4 <_spi_m_async_set_mode+0x24>
    a9a8:	6800      	ldr	r0, [r0, #0]
    a9aa:	3000      	adds	r0, #0
    a9ac:	bf18      	it	ne
    a9ae:	2001      	movne	r0, #1
    a9b0:	f640 320c 	movw	r2, #2828	; 0xb0c
    a9b4:	4904      	ldr	r1, [pc, #16]	; (a9c8 <_spi_m_async_set_mode+0x28>)
    a9b6:	4b05      	ldr	r3, [pc, #20]	; (a9cc <_spi_m_async_set_mode+0x2c>)
    a9b8:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
    a9ba:	4629      	mov	r1, r5
    a9bc:	6820      	ldr	r0, [r4, #0]
    a9be:	4b04      	ldr	r3, [pc, #16]	; (a9d0 <_spi_m_async_set_mode+0x30>)
    a9c0:	4798      	blx	r3
}
    a9c2:	bd38      	pop	{r3, r4, r5, pc}
    a9c4:	2000      	movs	r0, #0
    a9c6:	e7f3      	b.n	a9b0 <_spi_m_async_set_mode+0x10>
    a9c8:	00010aa0 	.word	0x00010aa0
    a9cc:	000089cd 	.word	0x000089cd
    a9d0:	00009c31 	.word	0x00009c31

0000a9d4 <_spi_m_async_set_baudrate>:
{
    a9d4:	b538      	push	{r3, r4, r5, lr}
    a9d6:	460c      	mov	r4, r1
	ASSERT(dev && dev->prvt);
    a9d8:	4605      	mov	r5, r0
    a9da:	b198      	cbz	r0, aa04 <_spi_m_async_set_baudrate+0x30>
    a9dc:	6800      	ldr	r0, [r0, #0]
    a9de:	3000      	adds	r0, #0
    a9e0:	bf18      	it	ne
    a9e2:	2001      	movne	r0, #1
    a9e4:	f640 323b 	movw	r2, #2875	; 0xb3b
    a9e8:	4907      	ldr	r1, [pc, #28]	; (aa08 <_spi_m_async_set_baudrate+0x34>)
    a9ea:	4b08      	ldr	r3, [pc, #32]	; (aa0c <_spi_m_async_set_baudrate+0x38>)
    a9ec:	4798      	blx	r3
	return _spi_set_baudrate(dev->prvt, baud_val);
    a9ee:	682b      	ldr	r3, [r5, #0]
    a9f0:	69da      	ldr	r2, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    a9f2:	f012 0f01 	tst.w	r2, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
    a9f6:	bf03      	ittte	eq
    a9f8:	b2e4      	uxtbeq	r4, r4
	((Sercom *)hw)->SPI.BAUD.reg = data;
    a9fa:	731c      	strbeq	r4, [r3, #12]
	return ERR_NONE;
    a9fc:	2000      	moveq	r0, #0
		return ERR_BUSY;
    a9fe:	f06f 0003 	mvnne.w	r0, #3
}
    aa02:	bd38      	pop	{r3, r4, r5, pc}
    aa04:	2000      	movs	r0, #0
    aa06:	e7ed      	b.n	a9e4 <_spi_m_async_set_baudrate+0x10>
    aa08:	00010aa0 	.word	0x00010aa0
    aa0c:	000089cd 	.word	0x000089cd

0000aa10 <_spi_m_async_enable_tx>:
{
    aa10:	b538      	push	{r3, r4, r5, lr}
    aa12:	460d      	mov	r5, r1
	void *hw = dev->prvt;
    aa14:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
    aa16:	b160      	cbz	r0, aa32 <_spi_m_async_enable_tx+0x22>
    aa18:	1c20      	adds	r0, r4, #0
    aa1a:	bf18      	it	ne
    aa1c:	2001      	movne	r0, #1
    aa1e:	f640 32fe 	movw	r2, #3070	; 0xbfe
    aa22:	4906      	ldr	r1, [pc, #24]	; (aa3c <_spi_m_async_enable_tx+0x2c>)
    aa24:	4b06      	ldr	r3, [pc, #24]	; (aa40 <_spi_m_async_enable_tx+0x30>)
    aa26:	4798      	blx	r3
	if (state) {
    aa28:	b92d      	cbnz	r5, aa36 <_spi_m_async_enable_tx+0x26>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    aa2a:	2301      	movs	r3, #1
    aa2c:	7523      	strb	r3, [r4, #20]
}
    aa2e:	2000      	movs	r0, #0
    aa30:	bd38      	pop	{r3, r4, r5, pc}
    aa32:	2000      	movs	r0, #0
    aa34:	e7f3      	b.n	aa1e <_spi_m_async_enable_tx+0xe>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    aa36:	2301      	movs	r3, #1
    aa38:	75a3      	strb	r3, [r4, #22]
    aa3a:	e7f8      	b.n	aa2e <_spi_m_async_enable_tx+0x1e>
    aa3c:	00010aa0 	.word	0x00010aa0
    aa40:	000089cd 	.word	0x000089cd

0000aa44 <_spi_m_async_enable_rx>:
{
    aa44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aa46:	460f      	mov	r7, r1
	void *hw = dev->prvt;
    aa48:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
    aa4a:	4e0c      	ldr	r6, [pc, #48]	; (aa7c <_spi_m_async_enable_rx+0x38>)
    aa4c:	f640 4212 	movw	r2, #3090	; 0xc12
    aa50:	4631      	mov	r1, r6
    aa52:	3000      	adds	r0, #0
    aa54:	bf18      	it	ne
    aa56:	2001      	movne	r0, #1
    aa58:	4d09      	ldr	r5, [pc, #36]	; (aa80 <_spi_m_async_enable_rx+0x3c>)
    aa5a:	47a8      	blx	r5
	ASSERT(hw);
    aa5c:	f640 4213 	movw	r2, #3091	; 0xc13
    aa60:	4631      	mov	r1, r6
    aa62:	1c20      	adds	r0, r4, #0
    aa64:	bf18      	it	ne
    aa66:	2001      	movne	r0, #1
    aa68:	47a8      	blx	r5
	if (state) {
    aa6a:	b91f      	cbnz	r7, aa74 <_spi_m_async_enable_rx+0x30>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    aa6c:	2304      	movs	r3, #4
    aa6e:	7523      	strb	r3, [r4, #20]
}
    aa70:	2000      	movs	r0, #0
    aa72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    aa74:	2304      	movs	r3, #4
    aa76:	75a3      	strb	r3, [r4, #22]
    aa78:	e7fa      	b.n	aa70 <_spi_m_async_enable_rx+0x2c>
    aa7a:	bf00      	nop
    aa7c:	00010aa0 	.word	0x00010aa0
    aa80:	000089cd 	.word	0x000089cd

0000aa84 <_spi_m_async_enable_tx_complete>:
{
    aa84:	b538      	push	{r3, r4, r5, lr}
    aa86:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    aa88:	4604      	mov	r4, r0
    aa8a:	b170      	cbz	r0, aaaa <_spi_m_async_enable_tx_complete+0x26>
    aa8c:	6800      	ldr	r0, [r0, #0]
    aa8e:	3000      	adds	r0, #0
    aa90:	bf18      	it	ne
    aa92:	2001      	movne	r0, #1
    aa94:	f640 4225 	movw	r2, #3109	; 0xc25
    aa98:	4907      	ldr	r1, [pc, #28]	; (aab8 <_spi_m_async_enable_tx_complete+0x34>)
    aa9a:	4b08      	ldr	r3, [pc, #32]	; (aabc <_spi_m_async_enable_tx_complete+0x38>)
    aa9c:	4798      	blx	r3
	if (state) {
    aa9e:	b935      	cbnz	r5, aaae <_spi_m_async_enable_tx_complete+0x2a>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    aaa0:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    aaa2:	2202      	movs	r2, #2
    aaa4:	751a      	strb	r2, [r3, #20]
}
    aaa6:	2000      	movs	r0, #0
    aaa8:	bd38      	pop	{r3, r4, r5, pc}
    aaaa:	2000      	movs	r0, #0
    aaac:	e7f2      	b.n	aa94 <_spi_m_async_enable_tx_complete+0x10>
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    aaae:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    aab0:	2202      	movs	r2, #2
    aab2:	759a      	strb	r2, [r3, #22]
    aab4:	e7f7      	b.n	aaa6 <_spi_m_async_enable_tx_complete+0x22>
    aab6:	bf00      	nop
    aab8:	00010aa0 	.word	0x00010aa0
    aabc:	000089cd 	.word	0x000089cd

0000aac0 <_spi_m_async_write_one>:
{
    aac0:	b538      	push	{r3, r4, r5, lr}
    aac2:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    aac4:	4604      	mov	r4, r0
    aac6:	b160      	cbz	r0, aae2 <_spi_m_async_write_one+0x22>
    aac8:	6800      	ldr	r0, [r0, #0]
    aaca:	3000      	adds	r0, #0
    aacc:	bf18      	it	ne
    aace:	2001      	movne	r0, #1
    aad0:	f640 4237 	movw	r2, #3127	; 0xc37
    aad4:	4904      	ldr	r1, [pc, #16]	; (aae8 <_spi_m_async_write_one+0x28>)
    aad6:	4b05      	ldr	r3, [pc, #20]	; (aaec <_spi_m_async_write_one+0x2c>)
    aad8:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    aada:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    aadc:	629d      	str	r5, [r3, #40]	; 0x28
}
    aade:	2000      	movs	r0, #0
    aae0:	bd38      	pop	{r3, r4, r5, pc}
    aae2:	2000      	movs	r0, #0
    aae4:	e7f4      	b.n	aad0 <_spi_m_async_write_one+0x10>
    aae6:	bf00      	nop
    aae8:	00010aa0 	.word	0x00010aa0
    aaec:	000089cd 	.word	0x000089cd

0000aaf0 <_spi_m_async_read_one>:
{
    aaf0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    aaf2:	4604      	mov	r4, r0
    aaf4:	b160      	cbz	r0, ab10 <_spi_m_async_read_one+0x20>
    aaf6:	6800      	ldr	r0, [r0, #0]
    aaf8:	3000      	adds	r0, #0
    aafa:	bf18      	it	ne
    aafc:	2001      	movne	r0, #1
    aafe:	f640 4252 	movw	r2, #3154	; 0xc52
    ab02:	4904      	ldr	r1, [pc, #16]	; (ab14 <_spi_m_async_read_one+0x24>)
    ab04:	4b04      	ldr	r3, [pc, #16]	; (ab18 <_spi_m_async_read_one+0x28>)
    ab06:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    ab08:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    ab0a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    ab0c:	b280      	uxth	r0, r0
    ab0e:	bd10      	pop	{r4, pc}
    ab10:	2000      	movs	r0, #0
    ab12:	e7f4      	b.n	aafe <_spi_m_async_read_one+0xe>
    ab14:	00010aa0 	.word	0x00010aa0
    ab18:	000089cd 	.word	0x000089cd

0000ab1c <_spi_m_async_register_callback>:
{
    ab1c:	b570      	push	{r4, r5, r6, lr}
    ab1e:	460d      	mov	r5, r1
    ab20:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
    ab22:	4604      	mov	r4, r0
    ab24:	b168      	cbz	r0, ab42 <_spi_m_async_register_callback+0x26>
    ab26:	2903      	cmp	r1, #3
    ab28:	bf8c      	ite	hi
    ab2a:	2000      	movhi	r0, #0
    ab2c:	2001      	movls	r0, #1
    ab2e:	f640 426b 	movw	r2, #3179	; 0xc6b
    ab32:	4905      	ldr	r1, [pc, #20]	; (ab48 <_spi_m_async_register_callback+0x2c>)
    ab34:	4b05      	ldr	r3, [pc, #20]	; (ab4c <_spi_m_async_register_callback+0x30>)
    ab36:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
    ab38:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    ab3c:	60a6      	str	r6, [r4, #8]
}
    ab3e:	2000      	movs	r0, #0
    ab40:	bd70      	pop	{r4, r5, r6, pc}
    ab42:	2000      	movs	r0, #0
    ab44:	e7f3      	b.n	ab2e <_spi_m_async_register_callback+0x12>
    ab46:	bf00      	nop
    ab48:	00010aa0 	.word	0x00010aa0
    ab4c:	000089cd 	.word	0x000089cd

0000ab50 <_spi_m_async_set_irq_state>:
{
    ab50:	b570      	push	{r4, r5, r6, lr}
    ab52:	460c      	mov	r4, r1
    ab54:	4615      	mov	r5, r2
	ASSERT(device);
    ab56:	4606      	mov	r6, r0
    ab58:	f640 42ac 	movw	r2, #3244	; 0xcac
    ab5c:	4908      	ldr	r1, [pc, #32]	; (ab80 <_spi_m_async_set_irq_state+0x30>)
    ab5e:	3000      	adds	r0, #0
    ab60:	bf18      	it	ne
    ab62:	2001      	movne	r0, #1
    ab64:	4b07      	ldr	r3, [pc, #28]	; (ab84 <_spi_m_async_set_irq_state+0x34>)
    ab66:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
    ab68:	2c03      	cmp	r4, #3
    ab6a:	d000      	beq.n	ab6e <_spi_m_async_set_irq_state+0x1e>
    ab6c:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    ab6e:	6833      	ldr	r3, [r6, #0]
	if (value == 0x0) {
    ab70:	b115      	cbz	r5, ab78 <_spi_m_async_set_irq_state+0x28>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    ab72:	2280      	movs	r2, #128	; 0x80
    ab74:	759a      	strb	r2, [r3, #22]
}
    ab76:	e7f9      	b.n	ab6c <_spi_m_async_set_irq_state+0x1c>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    ab78:	2280      	movs	r2, #128	; 0x80
    ab7a:	751a      	strb	r2, [r3, #20]
    ab7c:	bd70      	pop	{r4, r5, r6, pc}
    ab7e:	bf00      	nop
    ab80:	00010aa0 	.word	0x00010aa0
    ab84:	000089cd 	.word	0x000089cd

0000ab88 <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    ab88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ab8c:	4605      	mov	r5, r0
    ab8e:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    ab90:	4608      	mov	r0, r1
    ab92:	4b52      	ldr	r3, [pc, #328]	; (acdc <_spi_m_dma_init+0x154>)
    ab94:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    ab96:	2803      	cmp	r0, #3
    ab98:	d00c      	beq.n	abb4 <_spi_m_dma_init+0x2c>
    ab9a:	2807      	cmp	r0, #7
    ab9c:	bf08      	it	eq
    ab9e:	2301      	moveq	r3, #1
    aba0:	d009      	beq.n	abb6 <_spi_m_dma_init+0x2e>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    aba2:	2d00      	cmp	r5, #0
    aba4:	f000 8086 	beq.w	acb4 <_spi_m_dma_init+0x12c>
    aba8:	2c00      	cmp	r4, #0
    abaa:	f040 808d 	bne.w	acc8 <_spi_m_dma_init+0x140>
	return NULL;
    abae:	2600      	movs	r6, #0
	ASSERT(dev && hw);
    abb0:	2000      	movs	r0, #0
    abb2:	e009      	b.n	abc8 <_spi_m_dma_init+0x40>
		if (sercomspi_regs[i].n == n) {
    abb4:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    abb6:	4e4a      	ldr	r6, [pc, #296]	; (ace0 <_spi_m_dma_init+0x158>)
    abb8:	eb06 1603 	add.w	r6, r6, r3, lsl #4
    abbc:	441e      	add	r6, r3
	ASSERT(dev && hw);
    abbe:	2d00      	cmp	r5, #0
    abc0:	d0f6      	beq.n	abb0 <_spi_m_dma_init+0x28>
    abc2:	2001      	movs	r0, #1
    abc4:	2c00      	cmp	r4, #0
    abc6:	d0f3      	beq.n	abb0 <_spi_m_dma_init+0x28>
    abc8:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    abcc:	4945      	ldr	r1, [pc, #276]	; (ace4 <_spi_m_dma_init+0x15c>)
    abce:	4b46      	ldr	r3, [pc, #280]	; (ace8 <_spi_m_dma_init+0x160>)
    abd0:	4798      	blx	r3

	if (regs == NULL) {
    abd2:	2e00      	cmp	r6, #0
    abd4:	d06a      	beq.n	acac <_spi_m_dma_init+0x124>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    abd6:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    abd8:	f013 0f01 	tst.w	r3, #1
    abdc:	d11d      	bne.n	ac1a <_spi_m_dma_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    abde:	6833      	ldr	r3, [r6, #0]
    abe0:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    abe4:	69e3      	ldr	r3, [r4, #28]
    abe6:	f013 0f03 	tst.w	r3, #3
    abea:	d1fb      	bne.n	abe4 <_spi_m_dma_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    abec:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    abee:	f013 0f02 	tst.w	r3, #2
    abf2:	d00b      	beq.n	ac0c <_spi_m_dma_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    abf4:	6823      	ldr	r3, [r4, #0]
    abf6:	f023 0302 	bic.w	r3, r3, #2
    abfa:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    abfc:	69e3      	ldr	r3, [r4, #28]
    abfe:	f013 0f03 	tst.w	r3, #3
    ac02:	d1fb      	bne.n	abfc <_spi_m_dma_init+0x74>
    ac04:	69e3      	ldr	r3, [r4, #28]
    ac06:	f013 0f02 	tst.w	r3, #2
    ac0a:	d1fb      	bne.n	ac04 <_spi_m_dma_init+0x7c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    ac0c:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    ac10:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ac12:	69e3      	ldr	r3, [r4, #28]
    ac14:	f013 0f03 	tst.w	r3, #3
    ac18:	d1fb      	bne.n	ac12 <_spi_m_dma_init+0x8a>
    ac1a:	69e3      	ldr	r3, [r4, #28]
    ac1c:	f013 0f01 	tst.w	r3, #1
    ac20:	d1fb      	bne.n	ac1a <_spi_m_dma_init+0x92>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    ac22:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    ac24:	f44f 6217 	mov.w	r2, #2416	; 0x970
    ac28:	492e      	ldr	r1, [pc, #184]	; (ace4 <_spi_m_dma_init+0x15c>)
    ac2a:	1c20      	adds	r0, r4, #0
    ac2c:	bf18      	it	ne
    ac2e:	2001      	movne	r0, #1
    ac30:	4b2d      	ldr	r3, [pc, #180]	; (ace8 <_spi_m_dma_init+0x160>)
    ac32:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    ac34:	6833      	ldr	r3, [r6, #0]
	hri_sercomspi_write_CTRLA_reg(
    ac36:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    ac3a:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    ac3e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ac40:	69e3      	ldr	r3, [r4, #28]
    ac42:	f013 0f03 	tst.w	r3, #3
    ac46:	d1fb      	bne.n	ac40 <_spi_m_dma_init+0xb8>
	    (regs->ctrlb
    ac48:	6873      	ldr	r3, [r6, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    ac4a:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    ac4e:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    ac52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    ac56:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ac58:	69e3      	ldr	r3, [r4, #28]
    ac5a:	f013 0f17 	tst.w	r3, #23
    ac5e:	d1fb      	bne.n	ac58 <_spi_m_dma_init+0xd0>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    ac60:	7b33      	ldrb	r3, [r6, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    ac62:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    ac64:	7b73      	ldrb	r3, [r6, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    ac66:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	_spi_load_regs_master(hw, regs);

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    ac6a:	f105 0818 	add.w	r8, r5, #24
    ac6e:	4620      	mov	r0, r4
    ac70:	4b1e      	ldr	r3, [pc, #120]	; (acec <_spi_m_dma_init+0x164>)
    ac72:	4798      	blx	r3
    ac74:	4601      	mov	r1, r0
    ac76:	4640      	mov	r0, r8
    ac78:	4f1d      	ldr	r7, [pc, #116]	; (acf0 <_spi_m_dma_init+0x168>)
    ac7a:	47b8      	blx	r7
	dev->resource->back                 = dev;
    ac7c:	69ab      	ldr	r3, [r5, #24]
    ac7e:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    ac80:	69ab      	ldr	r3, [r5, #24]
    ac82:	4a1c      	ldr	r2, [pc, #112]	; (acf4 <_spi_m_dma_init+0x16c>)
    ac84:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    ac86:	69ab      	ldr	r3, [r5, #24]
    ac88:	4e1b      	ldr	r6, [pc, #108]	; (acf8 <_spi_m_dma_init+0x170>)
    ac8a:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    ac8c:	4620      	mov	r0, r4
    ac8e:	4b1b      	ldr	r3, [pc, #108]	; (acfc <_spi_m_dma_init+0x174>)
    ac90:	4798      	blx	r3
    ac92:	4601      	mov	r1, r0
    ac94:	4640      	mov	r0, r8
    ac96:	47b8      	blx	r7
	dev->resource->back                 = dev;
    ac98:	69ab      	ldr	r3, [r5, #24]
    ac9a:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    ac9c:	69ab      	ldr	r3, [r5, #24]
    ac9e:	4a18      	ldr	r2, [pc, #96]	; (ad00 <_spi_m_dma_init+0x178>)
    aca0:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    aca2:	69ab      	ldr	r3, [r5, #24]
    aca4:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
    aca6:	2000      	movs	r0, #0
    aca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    acac:	f06f 000c 	mvn.w	r0, #12
    acb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    acb4:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    acb8:	490a      	ldr	r1, [pc, #40]	; (ace4 <_spi_m_dma_init+0x15c>)
    acba:	2000      	movs	r0, #0
    acbc:	4b0a      	ldr	r3, [pc, #40]	; (ace8 <_spi_m_dma_init+0x160>)
    acbe:	4798      	blx	r3
		return ERR_INVALID_ARG;
    acc0:	f06f 000c 	mvn.w	r0, #12
    acc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    acc8:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    accc:	4905      	ldr	r1, [pc, #20]	; (ace4 <_spi_m_dma_init+0x15c>)
    acce:	2001      	movs	r0, #1
    acd0:	4b05      	ldr	r3, [pc, #20]	; (ace8 <_spi_m_dma_init+0x160>)
    acd2:	4798      	blx	r3
		return ERR_INVALID_ARG;
    acd4:	f06f 000c 	mvn.w	r0, #12
    acd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    acdc:	00009aa5 	.word	0x00009aa5
    ace0:	00010a7c 	.word	0x00010a7c
    ace4:	00010aa0 	.word	0x00010aa0
    ace8:	000089cd 	.word	0x000089cd
    acec:	00009cc5 	.word	0x00009cc5
    acf0:	00009269 	.word	0x00009269
    acf4:	00009cd9 	.word	0x00009cd9
    acf8:	00009cf1 	.word	0x00009cf1
    acfc:	00009cb1 	.word	0x00009cb1
    ad00:	00009ce5 	.word	0x00009ce5

0000ad04 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    ad04:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    ad06:	4604      	mov	r4, r0
    ad08:	b160      	cbz	r0, ad24 <_spi_m_dma_enable+0x20>
    ad0a:	6800      	ldr	r0, [r0, #0]
    ad0c:	3000      	adds	r0, #0
    ad0e:	bf18      	it	ne
    ad10:	2001      	movne	r0, #1
    ad12:	f640 52c9 	movw	r2, #3529	; 0xdc9
    ad16:	4904      	ldr	r1, [pc, #16]	; (ad28 <_spi_m_dma_enable+0x24>)
    ad18:	4b04      	ldr	r3, [pc, #16]	; (ad2c <_spi_m_dma_enable+0x28>)
    ad1a:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    ad1c:	6820      	ldr	r0, [r4, #0]
    ad1e:	4b04      	ldr	r3, [pc, #16]	; (ad30 <_spi_m_dma_enable+0x2c>)
    ad20:	4798      	blx	r3
}
    ad22:	bd10      	pop	{r4, pc}
    ad24:	2000      	movs	r0, #0
    ad26:	e7f4      	b.n	ad12 <_spi_m_dma_enable+0xe>
    ad28:	00010aa0 	.word	0x00010aa0
    ad2c:	000089cd 	.word	0x000089cd
    ad30:	00009bcd 	.word	0x00009bcd

0000ad34 <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    ad34:	b570      	push	{r4, r5, r6, lr}
    ad36:	4605      	mov	r5, r0
    ad38:	4614      	mov	r4, r2
	switch (type) {
    ad3a:	2901      	cmp	r1, #1
    ad3c:	d00e      	beq.n	ad5c <_spi_m_dma_register_callback+0x28>
    ad3e:	b111      	cbz	r1, ad46 <_spi_m_dma_register_callback+0x12>
    ad40:	2902      	cmp	r1, #2
    ad42:	d016      	beq.n	ad72 <_spi_m_dma_register_callback+0x3e>
    ad44:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    ad46:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    ad48:	6800      	ldr	r0, [r0, #0]
    ad4a:	4b13      	ldr	r3, [pc, #76]	; (ad98 <_spi_m_dma_register_callback+0x64>)
    ad4c:	4798      	blx	r3
    ad4e:	1c22      	adds	r2, r4, #0
    ad50:	bf18      	it	ne
    ad52:	2201      	movne	r2, #1
    ad54:	2100      	movs	r1, #0
    ad56:	4b11      	ldr	r3, [pc, #68]	; (ad9c <_spi_m_dma_register_callback+0x68>)
    ad58:	4798      	blx	r3
		break;
    ad5a:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    ad5c:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    ad5e:	6800      	ldr	r0, [r0, #0]
    ad60:	4b0f      	ldr	r3, [pc, #60]	; (ada0 <_spi_m_dma_register_callback+0x6c>)
    ad62:	4798      	blx	r3
    ad64:	1c22      	adds	r2, r4, #0
    ad66:	bf18      	it	ne
    ad68:	2201      	movne	r2, #1
    ad6a:	2100      	movs	r1, #0
    ad6c:	4b0b      	ldr	r3, [pc, #44]	; (ad9c <_spi_m_dma_register_callback+0x68>)
    ad6e:	4798      	blx	r3
		break;
    ad70:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    ad72:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    ad74:	6800      	ldr	r0, [r0, #0]
    ad76:	4b0a      	ldr	r3, [pc, #40]	; (ada0 <_spi_m_dma_register_callback+0x6c>)
    ad78:	4798      	blx	r3
    ad7a:	3400      	adds	r4, #0
    ad7c:	bf18      	it	ne
    ad7e:	2401      	movne	r4, #1
    ad80:	4622      	mov	r2, r4
    ad82:	2101      	movs	r1, #1
    ad84:	4e05      	ldr	r6, [pc, #20]	; (ad9c <_spi_m_dma_register_callback+0x68>)
    ad86:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    ad88:	6828      	ldr	r0, [r5, #0]
    ad8a:	4b03      	ldr	r3, [pc, #12]	; (ad98 <_spi_m_dma_register_callback+0x64>)
    ad8c:	4798      	blx	r3
    ad8e:	4622      	mov	r2, r4
    ad90:	2101      	movs	r1, #1
    ad92:	47b0      	blx	r6
    ad94:	bd70      	pop	{r4, r5, r6, pc}
    ad96:	bf00      	nop
    ad98:	00009cb1 	.word	0x00009cb1
    ad9c:	00009141 	.word	0x00009141
    ada0:	00009cc5 	.word	0x00009cc5

0000ada4 <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    ada4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ada8:	4605      	mov	r5, r0
    adaa:	4689      	mov	r9, r1
    adac:	4617      	mov	r7, r2
    adae:	4698      	mov	r8, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    adb0:	f8d0 b000 	ldr.w	fp, [r0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    adb4:	4658      	mov	r0, fp
    adb6:	4b46      	ldr	r3, [pc, #280]	; (aed0 <_spi_m_dma_transfer+0x12c>)
    adb8:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    adba:	2803      	cmp	r0, #3
    adbc:	d053      	beq.n	ae66 <_spi_m_dma_transfer+0xc2>
    adbe:	2807      	cmp	r0, #7
    adc0:	bf08      	it	eq
    adc2:	2201      	moveq	r2, #1
    adc4:	d050      	beq.n	ae68 <_spi_m_dma_transfer+0xc4>
	return NULL;
    adc6:	f04f 0a00 	mov.w	sl, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    adca:	4658      	mov	r0, fp
    adcc:	4b41      	ldr	r3, [pc, #260]	; (aed4 <_spi_m_dma_transfer+0x130>)
    adce:	4798      	blx	r3
    add0:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    add2:	4658      	mov	r0, fp
    add4:	4b40      	ldr	r3, [pc, #256]	; (aed8 <_spi_m_dma_transfer+0x134>)
    add6:	4798      	blx	r3
    add8:	4604      	mov	r4, r0

	if (rxbuf) {
    adda:	2f00      	cmp	r7, #0
    addc:	d04b      	beq.n	ae76 <_spi_m_dma_transfer+0xd2>
	ASSERT(dev && dev->prvt);
    adde:	2d00      	cmp	r5, #0
    ade0:	d047      	beq.n	ae72 <_spi_m_dma_transfer+0xce>
    ade2:	f11b 0000 	adds.w	r0, fp, #0
    ade6:	bf18      	it	ne
    ade8:	2001      	movne	r0, #1
    adea:	f640 5213 	movw	r2, #3347	; 0xd13
    adee:	493b      	ldr	r1, [pc, #236]	; (aedc <_spi_m_dma_transfer+0x138>)
    adf0:	4b3b      	ldr	r3, [pc, #236]	; (aee0 <_spi_m_dma_transfer+0x13c>)
    adf2:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
    adf4:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    adf6:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    adf8:	f013 0f04 	tst.w	r3, #4
    adfc:	d107      	bne.n	ae0e <_spi_m_dma_transfer+0x6a>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    adfe:	6853      	ldr	r3, [r2, #4]
    ae00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    ae04:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ae06:	69d3      	ldr	r3, [r2, #28]
    ae08:	f013 0f17 	tst.w	r3, #23
    ae0c:	d1fb      	bne.n	ae06 <_spi_m_dma_transfer+0x62>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    ae0e:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    ae10:	3128      	adds	r1, #40	; 0x28
    ae12:	4630      	mov	r0, r6
    ae14:	4b33      	ldr	r3, [pc, #204]	; (aee4 <_spi_m_dma_transfer+0x140>)
    ae16:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    ae18:	4639      	mov	r1, r7
    ae1a:	4630      	mov	r0, r6
    ae1c:	4b32      	ldr	r3, [pc, #200]	; (aee8 <_spi_m_dma_transfer+0x144>)
    ae1e:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    ae20:	4641      	mov	r1, r8
    ae22:	4630      	mov	r0, r6
    ae24:	4b31      	ldr	r3, [pc, #196]	; (aeec <_spi_m_dma_transfer+0x148>)
    ae26:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    ae28:	2100      	movs	r1, #0
    ae2a:	4630      	mov	r0, r6
    ae2c:	4b30      	ldr	r3, [pc, #192]	; (aef0 <_spi_m_dma_transfer+0x14c>)
    ae2e:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    ae30:	f1b9 0f00 	cmp.w	r9, #0
    ae34:	d039      	beq.n	aeaa <_spi_m_dma_transfer+0x106>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    ae36:	4649      	mov	r1, r9
    ae38:	4620      	mov	r0, r4
    ae3a:	4b2a      	ldr	r3, [pc, #168]	; (aee4 <_spi_m_dma_transfer+0x140>)
    ae3c:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    ae3e:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    ae40:	3128      	adds	r1, #40	; 0x28
    ae42:	4620      	mov	r0, r4
    ae44:	4b28      	ldr	r3, [pc, #160]	; (aee8 <_spi_m_dma_transfer+0x144>)
    ae46:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    ae48:	2101      	movs	r1, #1
    ae4a:	4620      	mov	r0, r4
    ae4c:	4b29      	ldr	r3, [pc, #164]	; (aef4 <_spi_m_dma_transfer+0x150>)
    ae4e:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    ae50:	4641      	mov	r1, r8
    ae52:	4620      	mov	r0, r4
    ae54:	4b25      	ldr	r3, [pc, #148]	; (aeec <_spi_m_dma_transfer+0x148>)
    ae56:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    ae58:	2100      	movs	r1, #0
    ae5a:	4620      	mov	r0, r4
    ae5c:	4b24      	ldr	r3, [pc, #144]	; (aef0 <_spi_m_dma_transfer+0x14c>)
    ae5e:	4798      	blx	r3

	return ERR_NONE;
}
    ae60:	2000      	movs	r0, #0
    ae62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    ae66:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    ae68:	4b23      	ldr	r3, [pc, #140]	; (aef8 <_spi_m_dma_transfer+0x154>)
    ae6a:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
    ae6e:	4492      	add	sl, r2
    ae70:	e7ab      	b.n	adca <_spi_m_dma_transfer+0x26>
	ASSERT(dev && dev->prvt);
    ae72:	2000      	movs	r0, #0
    ae74:	e7b9      	b.n	adea <_spi_m_dma_transfer+0x46>
	ASSERT(dev && dev->prvt);
    ae76:	b1b5      	cbz	r5, aea6 <_spi_m_dma_transfer+0x102>
    ae78:	f11b 0000 	adds.w	r0, fp, #0
    ae7c:	bf18      	it	ne
    ae7e:	2001      	movne	r0, #1
    ae80:	f640 521a 	movw	r2, #3354	; 0xd1a
    ae84:	4915      	ldr	r1, [pc, #84]	; (aedc <_spi_m_dma_transfer+0x138>)
    ae86:	4b16      	ldr	r3, [pc, #88]	; (aee0 <_spi_m_dma_transfer+0x13c>)
    ae88:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
    ae8a:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    ae8c:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    ae8e:	f013 0f04 	tst.w	r3, #4
    ae92:	d1cd      	bne.n	ae30 <_spi_m_dma_transfer+0x8c>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    ae94:	6853      	ldr	r3, [r2, #4]
    ae96:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    ae9a:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ae9c:	69d3      	ldr	r3, [r2, #28]
    ae9e:	f013 0f17 	tst.w	r3, #23
    aea2:	d1fb      	bne.n	ae9c <_spi_m_dma_transfer+0xf8>
    aea4:	e7c4      	b.n	ae30 <_spi_m_dma_transfer+0x8c>
	ASSERT(dev && dev->prvt);
    aea6:	2000      	movs	r0, #0
    aea8:	e7ea      	b.n	ae80 <_spi_m_dma_transfer+0xdc>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    aeaa:	f10a 010e 	add.w	r1, sl, #14
    aeae:	4620      	mov	r0, r4
    aeb0:	4b0c      	ldr	r3, [pc, #48]	; (aee4 <_spi_m_dma_transfer+0x140>)
    aeb2:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    aeb4:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    aeb6:	3128      	adds	r1, #40	; 0x28
    aeb8:	4620      	mov	r0, r4
    aeba:	4b0b      	ldr	r3, [pc, #44]	; (aee8 <_spi_m_dma_transfer+0x144>)
    aebc:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    aebe:	2100      	movs	r1, #0
    aec0:	4620      	mov	r0, r4
    aec2:	4b0c      	ldr	r3, [pc, #48]	; (aef4 <_spi_m_dma_transfer+0x150>)
    aec4:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    aec6:	4641      	mov	r1, r8
    aec8:	4620      	mov	r0, r4
    aeca:	4b08      	ldr	r3, [pc, #32]	; (aeec <_spi_m_dma_transfer+0x148>)
    aecc:	4798      	blx	r3
    aece:	e7c3      	b.n	ae58 <_spi_m_dma_transfer+0xb4>
    aed0:	00009aa5 	.word	0x00009aa5
    aed4:	00009cc5 	.word	0x00009cc5
    aed8:	00009cb1 	.word	0x00009cb1
    aedc:	00010aa0 	.word	0x00010aa0
    aee0:	000089cd 	.word	0x000089cd
    aee4:	000091a5 	.word	0x000091a5
    aee8:	00009195 	.word	0x00009195
    aeec:	000091d1 	.word	0x000091d1
    aef0:	00009229 	.word	0x00009229
    aef4:	000091b5 	.word	0x000091b5
    aef8:	00010a7c 	.word	0x00010a7c

0000aefc <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    aefc:	4b03      	ldr	r3, [pc, #12]	; (af0c <_delay_init+0x10>)
    aefe:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    af02:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    af04:	2205      	movs	r2, #5
    af06:	601a      	str	r2, [r3, #0]
    af08:	4770      	bx	lr
    af0a:	bf00      	nop
    af0c:	e000e010 	.word	0xe000e010

0000af10 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    af10:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    af12:	b303      	cbz	r3, af56 <_delay_cycles+0x46>
{
    af14:	b430      	push	{r4, r5}
    af16:	1e5d      	subs	r5, r3, #1
    af18:	b2ed      	uxtb	r5, r5
	while (n--) {
    af1a:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    af1c:	4a12      	ldr	r2, [pc, #72]	; (af68 <_delay_cycles+0x58>)
    af1e:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    af22:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    af24:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    af26:	6813      	ldr	r3, [r2, #0]
    af28:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    af2c:	d0fb      	beq.n	af26 <_delay_cycles+0x16>
	while (n--) {
    af2e:	3801      	subs	r0, #1
    af30:	b2c0      	uxtb	r0, r0
    af32:	28ff      	cmp	r0, #255	; 0xff
    af34:	d1f5      	bne.n	af22 <_delay_cycles+0x12>
    af36:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    af3a:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    af3e:	3101      	adds	r1, #1
    af40:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    af42:	4b09      	ldr	r3, [pc, #36]	; (af68 <_delay_cycles+0x58>)
    af44:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    af46:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    af48:	461a      	mov	r2, r3
    af4a:	6813      	ldr	r3, [r2, #0]
    af4c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    af50:	d0fb      	beq.n	af4a <_delay_cycles+0x3a>
		;
}
    af52:	bc30      	pop	{r4, r5}
    af54:	4770      	bx	lr
	SysTick->LOAD = buf;
    af56:	4b04      	ldr	r3, [pc, #16]	; (af68 <_delay_cycles+0x58>)
    af58:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    af5a:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    af5c:	461a      	mov	r2, r3
    af5e:	6813      	ldr	r3, [r2, #0]
    af60:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    af64:	d0fb      	beq.n	af5e <_delay_cycles+0x4e>
    af66:	4770      	bx	lr
    af68:	e000e010 	.word	0xe000e010

0000af6c <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    af6c:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    af6e:	6813      	ldr	r3, [r2, #0]
    af70:	f043 0302 	orr.w	r3, r3, #2
    af74:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    af76:	6913      	ldr	r3, [r2, #16]
    af78:	f013 0f03 	tst.w	r3, #3
    af7c:	d1fb      	bne.n	af76 <_tc_timer_start+0xa>
}
    af7e:	4770      	bx	lr

0000af80 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    af80:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    af82:	6813      	ldr	r3, [r2, #0]
    af84:	f023 0302 	bic.w	r3, r3, #2
    af88:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    af8a:	6913      	ldr	r3, [r2, #16]
    af8c:	f013 0f03 	tst.w	r3, #3
    af90:	d1fb      	bne.n	af8a <_tc_timer_stop+0xa>
}
    af92:	4770      	bx	lr

0000af94 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    af94:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    af96:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    af98:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    af9c:	2a02      	cmp	r2, #2
    af9e:	d00a      	beq.n	afb6 <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    afa0:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    afa2:	f012 0f0c 	tst.w	r2, #12
    afa6:	d10c      	bne.n	afc2 <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    afa8:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    afaa:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    afac:	691a      	ldr	r2, [r3, #16]
    afae:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    afb2:	d1fb      	bne.n	afac <_tc_timer_set_period+0x18>
    afb4:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    afb6:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    afb8:	691a      	ldr	r2, [r3, #16]
    afba:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    afbe:	d1fb      	bne.n	afb8 <_tc_timer_set_period+0x24>
    afc0:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    afc2:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    afc4:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    afc8:	2a01      	cmp	r2, #1
    afca:	d000      	beq.n	afce <_tc_timer_set_period+0x3a>
    afcc:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    afce:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    afd0:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    afd2:	691a      	ldr	r2, [r3, #16]
    afd4:	f012 0f20 	tst.w	r2, #32
    afd8:	d1fb      	bne.n	afd2 <_tc_timer_set_period+0x3e>
    afda:	e7f7      	b.n	afcc <_tc_timer_set_period+0x38>

0000afdc <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    afdc:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    afde:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    afe0:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    afe4:	2a02      	cmp	r2, #2
    afe6:	d00a      	beq.n	affe <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    afe8:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    afea:	f012 0f0c 	tst.w	r2, #12
    afee:	d10c      	bne.n	b00a <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    aff0:	691a      	ldr	r2, [r3, #16]
    aff2:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    aff6:	d1fb      	bne.n	aff0 <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    aff8:	8b98      	ldrh	r0, [r3, #28]
    affa:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    affc:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    affe:	691a      	ldr	r2, [r3, #16]
    b000:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    b004:	d1fb      	bne.n	affe <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    b006:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    b008:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    b00a:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    b00c:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    b010:	2a01      	cmp	r2, #1
    b012:	d001      	beq.n	b018 <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    b014:	2000      	movs	r0, #0
}
    b016:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b018:	691a      	ldr	r2, [r3, #16]
    b01a:	f012 0f20 	tst.w	r2, #32
    b01e:	d1fb      	bne.n	b018 <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    b020:	7ed8      	ldrb	r0, [r3, #27]
    b022:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    b024:	4770      	bx	lr

0000b026 <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    b026:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b028:	6913      	ldr	r3, [r2, #16]
    b02a:	f013 0f03 	tst.w	r3, #3
    b02e:	d1fb      	bne.n	b028 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    b030:	6810      	ldr	r0, [r2, #0]
}
    b032:	f3c0 0040 	ubfx	r0, r0, #1, #1
    b036:	4770      	bx	lr

0000b038 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    b038:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    b03a:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    b03c:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    b03e:	f012 0f01 	tst.w	r2, #1
    b042:	d100      	bne.n	b046 <tc_interrupt_handler+0xe>
    b044:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    b046:	2201      	movs	r2, #1
    b048:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    b04a:	6803      	ldr	r3, [r0, #0]
    b04c:	4798      	blx	r3
	}
}
    b04e:	e7f9      	b.n	b044 <tc_interrupt_handler+0xc>

0000b050 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    b050:	b570      	push	{r4, r5, r6, lr}
    b052:	b088      	sub	sp, #32
    b054:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    b056:	466c      	mov	r4, sp
    b058:	4d19      	ldr	r5, [pc, #100]	; (b0c0 <get_tc_index+0x70>)
    b05a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    b05c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    b05e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    b062:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    b066:	9b00      	ldr	r3, [sp, #0]
    b068:	42b3      	cmp	r3, r6
    b06a:	d00c      	beq.n	b086 <get_tc_index+0x36>
    b06c:	4630      	mov	r0, r6
    b06e:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    b070:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    b072:	f852 1b04 	ldr.w	r1, [r2], #4
    b076:	4281      	cmp	r1, r0
    b078:	d006      	beq.n	b088 <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    b07a:	3301      	adds	r3, #1
    b07c:	2b08      	cmp	r3, #8
    b07e:	d1f8      	bne.n	b072 <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    b080:	2000      	movs	r0, #0
			return i;
    b082:	b240      	sxtb	r0, r0
    b084:	e013      	b.n	b0ae <get_tc_index+0x5e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    b086:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    b088:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    b08c:	d015      	beq.n	b0ba <get_tc_index+0x6a>
    b08e:	2b01      	cmp	r3, #1
    b090:	d00f      	beq.n	b0b2 <get_tc_index+0x62>
    b092:	2b02      	cmp	r3, #2
    b094:	d00f      	beq.n	b0b6 <get_tc_index+0x66>
    b096:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    b098:	bf08      	it	eq
    b09a:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    b09c:	d0f1      	beq.n	b082 <get_tc_index+0x32>
	ASSERT(false);
    b09e:	f240 1267 	movw	r2, #359	; 0x167
    b0a2:	4908      	ldr	r1, [pc, #32]	; (b0c4 <get_tc_index+0x74>)
    b0a4:	2000      	movs	r0, #0
    b0a6:	4b08      	ldr	r3, [pc, #32]	; (b0c8 <get_tc_index+0x78>)
    b0a8:	4798      	blx	r3
	return -1;
    b0aa:	f04f 30ff 	mov.w	r0, #4294967295
}
    b0ae:	b008      	add	sp, #32
    b0b0:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    b0b2:	2001      	movs	r0, #1
    b0b4:	e7e5      	b.n	b082 <get_tc_index+0x32>
    b0b6:	2002      	movs	r0, #2
    b0b8:	e7e3      	b.n	b082 <get_tc_index+0x32>
    b0ba:	2000      	movs	r0, #0
    b0bc:	e7e1      	b.n	b082 <get_tc_index+0x32>
    b0be:	bf00      	nop
    b0c0:	00010abc 	.word	0x00010abc
    b0c4:	00010b2c 	.word	0x00010b2c
    b0c8:	000089cd 	.word	0x000089cd

0000b0cc <_tc_timer_init>:
{
    b0cc:	b570      	push	{r4, r5, r6, lr}
    b0ce:	4606      	mov	r6, r0
    b0d0:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    b0d2:	4608      	mov	r0, r1
    b0d4:	4b71      	ldr	r3, [pc, #452]	; (b29c <_tc_timer_init+0x1d0>)
    b0d6:	4798      	blx	r3
    b0d8:	4605      	mov	r5, r0
	device->hw = hw;
    b0da:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    b0dc:	22a0      	movs	r2, #160	; 0xa0
    b0de:	4970      	ldr	r1, [pc, #448]	; (b2a0 <_tc_timer_init+0x1d4>)
    b0e0:	2001      	movs	r0, #1
    b0e2:	4b70      	ldr	r3, [pc, #448]	; (b2a4 <_tc_timer_init+0x1d8>)
    b0e4:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    b0e6:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    b0e8:	f013 0f01 	tst.w	r3, #1
    b0ec:	d119      	bne.n	b122 <_tc_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b0ee:	6923      	ldr	r3, [r4, #16]
    b0f0:	f013 0f03 	tst.w	r3, #3
    b0f4:	d1fb      	bne.n	b0ee <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    b0f6:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    b0f8:	f013 0f02 	tst.w	r3, #2
    b0fc:	d00b      	beq.n	b116 <_tc_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    b0fe:	6823      	ldr	r3, [r4, #0]
    b100:	f023 0302 	bic.w	r3, r3, #2
    b104:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b106:	6923      	ldr	r3, [r4, #16]
    b108:	f013 0f03 	tst.w	r3, #3
    b10c:	d1fb      	bne.n	b106 <_tc_timer_init+0x3a>
    b10e:	6923      	ldr	r3, [r4, #16]
    b110:	f013 0f02 	tst.w	r3, #2
    b114:	d1fb      	bne.n	b10e <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    b116:	2301      	movs	r3, #1
    b118:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b11a:	6923      	ldr	r3, [r4, #16]
    b11c:	f013 0f03 	tst.w	r3, #3
    b120:	d1fb      	bne.n	b11a <_tc_timer_init+0x4e>
    b122:	6923      	ldr	r3, [r4, #16]
    b124:	f013 0f01 	tst.w	r3, #1
    b128:	d1fb      	bne.n	b122 <_tc_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    b12a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b12e:	4a5e      	ldr	r2, [pc, #376]	; (b2a8 <_tc_timer_init+0x1dc>)
    b130:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b134:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    b136:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b138:	6923      	ldr	r3, [r4, #16]
    b13a:	f013 0f03 	tst.w	r3, #3
    b13e:	d1fb      	bne.n	b138 <_tc_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    b140:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b144:	4958      	ldr	r1, [pc, #352]	; (b2a8 <_tc_timer_init+0x1dc>)
    b146:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    b14a:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    b14e:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    b150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    b152:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    b154:	2301      	movs	r3, #1
    b156:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    b158:	f002 020c 	and.w	r2, r2, #12
    b15c:	2a08      	cmp	r2, #8
    b15e:	d056      	beq.n	b20e <_tc_timer_init+0x142>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    b160:	2a00      	cmp	r2, #0
    b162:	d16b      	bne.n	b23c <_tc_timer_init+0x170>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    b164:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b168:	4a4f      	ldr	r2, [pc, #316]	; (b2a8 <_tc_timer_init+0x1dc>)
    b16a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b16e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    b170:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b172:	6923      	ldr	r3, [r4, #16]
    b174:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    b178:	d1fb      	bne.n	b172 <_tc_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    b17a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b17e:	4a4a      	ldr	r2, [pc, #296]	; (b2a8 <_tc_timer_init+0x1dc>)
    b180:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b184:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    b186:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b188:	6923      	ldr	r3, [r4, #16]
    b18a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    b18e:	d1fb      	bne.n	b188 <_tc_timer_init+0xbc>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    b190:	2301      	movs	r3, #1
    b192:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    b194:	4b45      	ldr	r3, [pc, #276]	; (b2ac <_tc_timer_init+0x1e0>)
    b196:	429c      	cmp	r4, r3
    b198:	d077      	beq.n	b28a <_tc_timer_init+0x1be>
	if (hw == TC1) {
    b19a:	4b45      	ldr	r3, [pc, #276]	; (b2b0 <_tc_timer_init+0x1e4>)
    b19c:	429c      	cmp	r4, r3
    b19e:	d077      	beq.n	b290 <_tc_timer_init+0x1c4>
	if (hw == TC2) {
    b1a0:	4b44      	ldr	r3, [pc, #272]	; (b2b4 <_tc_timer_init+0x1e8>)
    b1a2:	429c      	cmp	r4, r3
    b1a4:	d077      	beq.n	b296 <_tc_timer_init+0x1ca>
	if (hw == TC3) {
    b1a6:	4b44      	ldr	r3, [pc, #272]	; (b2b8 <_tc_timer_init+0x1ec>)
    b1a8:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    b1aa:	bf04      	itt	eq
    b1ac:	4b43      	ldreq	r3, [pc, #268]	; (b2bc <_tc_timer_init+0x1f0>)
    b1ae:	60de      	streq	r6, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    b1b0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b1b4:	4a3c      	ldr	r2, [pc, #240]	; (b2a8 <_tc_timer_init+0x1dc>)
    b1b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b1ba:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    b1be:	2b00      	cmp	r3, #0
    b1c0:	db23      	blt.n	b20a <_tc_timer_init+0x13e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b1c2:	095a      	lsrs	r2, r3, #5
    b1c4:	f003 031f 	and.w	r3, r3, #31
    b1c8:	2101      	movs	r1, #1
    b1ca:	fa01 f303 	lsl.w	r3, r1, r3
    b1ce:	3220      	adds	r2, #32
    b1d0:	493b      	ldr	r1, [pc, #236]	; (b2c0 <_tc_timer_init+0x1f4>)
    b1d2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    b1d6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    b1da:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    b1de:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    b1e2:	4b31      	ldr	r3, [pc, #196]	; (b2a8 <_tc_timer_init+0x1dc>)
    b1e4:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    b1e8:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    b1ec:	2b00      	cmp	r3, #0
    b1ee:	db0c      	blt.n	b20a <_tc_timer_init+0x13e>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b1f0:	0959      	lsrs	r1, r3, #5
    b1f2:	f003 031f 	and.w	r3, r3, #31
    b1f6:	2201      	movs	r2, #1
    b1f8:	fa02 f303 	lsl.w	r3, r2, r3
    b1fc:	4a30      	ldr	r2, [pc, #192]	; (b2c0 <_tc_timer_init+0x1f4>)
    b1fe:	f101 0060 	add.w	r0, r1, #96	; 0x60
    b202:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b206:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    b20a:	2000      	movs	r0, #0
    b20c:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    b20e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b212:	4a25      	ldr	r2, [pc, #148]	; (b2a8 <_tc_timer_init+0x1dc>)
    b214:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    b21a:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b21c:	6923      	ldr	r3, [r4, #16]
    b21e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    b222:	d1fb      	bne.n	b21c <_tc_timer_init+0x150>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    b224:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b228:	4a1f      	ldr	r2, [pc, #124]	; (b2a8 <_tc_timer_init+0x1dc>)
    b22a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b22e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    b230:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b232:	6923      	ldr	r3, [r4, #16]
    b234:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    b238:	d1fb      	bne.n	b232 <_tc_timer_init+0x166>
    b23a:	e7a9      	b.n	b190 <_tc_timer_init+0xc4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    b23c:	2a04      	cmp	r2, #4
    b23e:	d1a7      	bne.n	b190 <_tc_timer_init+0xc4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    b240:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b244:	4a18      	ldr	r2, [pc, #96]	; (b2a8 <_tc_timer_init+0x1dc>)
    b246:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b24a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    b24e:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b250:	6923      	ldr	r3, [r4, #16]
    b252:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    b256:	d1fb      	bne.n	b250 <_tc_timer_init+0x184>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    b258:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b25c:	4a12      	ldr	r2, [pc, #72]	; (b2a8 <_tc_timer_init+0x1dc>)
    b25e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b262:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    b266:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b268:	6923      	ldr	r3, [r4, #16]
    b26a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    b26e:	d1fb      	bne.n	b268 <_tc_timer_init+0x19c>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    b270:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    b274:	4a0c      	ldr	r2, [pc, #48]	; (b2a8 <_tc_timer_init+0x1dc>)
    b276:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    b27a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    b27e:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b280:	6923      	ldr	r3, [r4, #16]
    b282:	f013 0f20 	tst.w	r3, #32
    b286:	d1fb      	bne.n	b280 <_tc_timer_init+0x1b4>
    b288:	e782      	b.n	b190 <_tc_timer_init+0xc4>
		_tc0_dev = (struct _timer_device *)dev;
    b28a:	4b0c      	ldr	r3, [pc, #48]	; (b2bc <_tc_timer_init+0x1f0>)
    b28c:	601e      	str	r6, [r3, #0]
    b28e:	e78a      	b.n	b1a6 <_tc_timer_init+0xda>
		_tc1_dev = (struct _timer_device *)dev;
    b290:	4b0a      	ldr	r3, [pc, #40]	; (b2bc <_tc_timer_init+0x1f0>)
    b292:	605e      	str	r6, [r3, #4]
    b294:	e78c      	b.n	b1b0 <_tc_timer_init+0xe4>
		_tc2_dev = (struct _timer_device *)dev;
    b296:	4b09      	ldr	r3, [pc, #36]	; (b2bc <_tc_timer_init+0x1f0>)
    b298:	609e      	str	r6, [r3, #8]
    b29a:	e789      	b.n	b1b0 <_tc_timer_init+0xe4>
    b29c:	0000b051 	.word	0x0000b051
    b2a0:	00010b2c 	.word	0x00010b2c
    b2a4:	000089cd 	.word	0x000089cd
    b2a8:	00010abc 	.word	0x00010abc
    b2ac:	40003800 	.word	0x40003800
    b2b0:	40003c00 	.word	0x40003c00
    b2b4:	4101a000 	.word	0x4101a000
    b2b8:	4101c000 	.word	0x4101c000
    b2bc:	20000a20 	.word	0x20000a20
    b2c0:	e000e100 	.word	0xe000e100

0000b2c4 <_tc_timer_deinit>:
{
    b2c4:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    b2c6:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    b2c8:	4620      	mov	r0, r4
    b2ca:	4b18      	ldr	r3, [pc, #96]	; (b32c <_tc_timer_deinit+0x68>)
    b2cc:	4798      	blx	r3
    b2ce:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    b2d0:	22cd      	movs	r2, #205	; 0xcd
    b2d2:	4917      	ldr	r1, [pc, #92]	; (b330 <_tc_timer_deinit+0x6c>)
    b2d4:	2001      	movs	r0, #1
    b2d6:	4b17      	ldr	r3, [pc, #92]	; (b334 <_tc_timer_deinit+0x70>)
    b2d8:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    b2da:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    b2de:	4b16      	ldr	r3, [pc, #88]	; (b338 <_tc_timer_deinit+0x74>)
    b2e0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    b2e4:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    b2e8:	2b00      	cmp	r3, #0
    b2ea:	db0d      	blt.n	b308 <_tc_timer_deinit+0x44>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b2ec:	095a      	lsrs	r2, r3, #5
    b2ee:	f003 031f 	and.w	r3, r3, #31
    b2f2:	2101      	movs	r1, #1
    b2f4:	fa01 f303 	lsl.w	r3, r1, r3
    b2f8:	3220      	adds	r2, #32
    b2fa:	4910      	ldr	r1, [pc, #64]	; (b33c <_tc_timer_deinit+0x78>)
    b2fc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    b300:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    b304:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    b308:	6823      	ldr	r3, [r4, #0]
    b30a:	f023 0302 	bic.w	r3, r3, #2
    b30e:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b310:	6923      	ldr	r3, [r4, #16]
    b312:	f013 0f03 	tst.w	r3, #3
    b316:	d1fb      	bne.n	b310 <_tc_timer_deinit+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    b318:	6823      	ldr	r3, [r4, #0]
    b31a:	f043 0301 	orr.w	r3, r3, #1
    b31e:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b320:	6923      	ldr	r3, [r4, #16]
    b322:	f013 0f01 	tst.w	r3, #1
    b326:	d1fb      	bne.n	b320 <_tc_timer_deinit+0x5c>
}
    b328:	bd38      	pop	{r3, r4, r5, pc}
    b32a:	bf00      	nop
    b32c:	0000b051 	.word	0x0000b051
    b330:	00010b2c 	.word	0x00010b2c
    b334:	000089cd 	.word	0x000089cd
    b338:	00010abc 	.word	0x00010abc
    b33c:	e000e100 	.word	0xe000e100

0000b340 <_tc_timer_set_irq>:
{
    b340:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    b342:	68c0      	ldr	r0, [r0, #12]
    b344:	4b09      	ldr	r3, [pc, #36]	; (b36c <_tc_timer_set_irq+0x2c>)
    b346:	4798      	blx	r3
    b348:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    b34a:	f44f 7291 	mov.w	r2, #290	; 0x122
    b34e:	4908      	ldr	r1, [pc, #32]	; (b370 <_tc_timer_set_irq+0x30>)
    b350:	2001      	movs	r0, #1
    b352:	4b08      	ldr	r3, [pc, #32]	; (b374 <_tc_timer_set_irq+0x34>)
    b354:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    b356:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    b35a:	4b07      	ldr	r3, [pc, #28]	; (b378 <_tc_timer_set_irq+0x38>)
    b35c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    b360:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
    b364:	4b05      	ldr	r3, [pc, #20]	; (b37c <_tc_timer_set_irq+0x3c>)
    b366:	4798      	blx	r3
    b368:	bd10      	pop	{r4, pc}
    b36a:	bf00      	nop
    b36c:	0000b051 	.word	0x0000b051
    b370:	00010b2c 	.word	0x00010b2c
    b374:	000089cd 	.word	0x000089cd
    b378:	00010abc 	.word	0x00010abc
    b37c:	00008f61 	.word	0x00008f61

0000b380 <_tc_get_timer>:
}
    b380:	4800      	ldr	r0, [pc, #0]	; (b384 <_tc_get_timer+0x4>)
    b382:	4770      	bx	lr
    b384:	20000368 	.word	0x20000368

0000b388 <TC0_Handler>:
{
    b388:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    b38a:	4b02      	ldr	r3, [pc, #8]	; (b394 <TC0_Handler+0xc>)
    b38c:	6818      	ldr	r0, [r3, #0]
    b38e:	4b02      	ldr	r3, [pc, #8]	; (b398 <TC0_Handler+0x10>)
    b390:	4798      	blx	r3
    b392:	bd08      	pop	{r3, pc}
    b394:	20000a20 	.word	0x20000a20
    b398:	0000b039 	.word	0x0000b039

0000b39c <TC1_Handler>:
{
    b39c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    b39e:	4b02      	ldr	r3, [pc, #8]	; (b3a8 <TC1_Handler+0xc>)
    b3a0:	6858      	ldr	r0, [r3, #4]
    b3a2:	4b02      	ldr	r3, [pc, #8]	; (b3ac <TC1_Handler+0x10>)
    b3a4:	4798      	blx	r3
    b3a6:	bd08      	pop	{r3, pc}
    b3a8:	20000a20 	.word	0x20000a20
    b3ac:	0000b039 	.word	0x0000b039

0000b3b0 <TC2_Handler>:
{
    b3b0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    b3b2:	4b02      	ldr	r3, [pc, #8]	; (b3bc <TC2_Handler+0xc>)
    b3b4:	6898      	ldr	r0, [r3, #8]
    b3b6:	4b02      	ldr	r3, [pc, #8]	; (b3c0 <TC2_Handler+0x10>)
    b3b8:	4798      	blx	r3
    b3ba:	bd08      	pop	{r3, pc}
    b3bc:	20000a20 	.word	0x20000a20
    b3c0:	0000b039 	.word	0x0000b039

0000b3c4 <TC3_Handler>:
{
    b3c4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    b3c6:	4b02      	ldr	r3, [pc, #8]	; (b3d0 <TC3_Handler+0xc>)
    b3c8:	68d8      	ldr	r0, [r3, #12]
    b3ca:	4b02      	ldr	r3, [pc, #8]	; (b3d4 <TC3_Handler+0x10>)
    b3cc:	4798      	blx	r3
    b3ce:	bd08      	pop	{r3, pc}
    b3d0:	20000a20 	.word	0x20000a20
    b3d4:	0000b039 	.word	0x0000b039

0000b3d8 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    b3d8:	2000      	movs	r0, #0
    b3da:	4770      	bx	lr

0000b3dc <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    b3dc:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    b3de:	7c83      	ldrb	r3, [r0, #18]
    b3e0:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    b3e4:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    b3e6:	f002 0107 	and.w	r1, r2, #7
    b3ea:	2901      	cmp	r1, #1
    b3ec:	d00b      	beq.n	b406 <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b3ee:	015a      	lsls	r2, r3, #5
    b3f0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    b3f4:	2110      	movs	r1, #16
    b3f6:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    b3fa:	015b      	lsls	r3, r3, #5
    b3fc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b400:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    b404:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    b406:	f012 0f40 	tst.w	r2, #64	; 0x40
    b40a:	d00c      	beq.n	b426 <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    b40c:	7cc2      	ldrb	r2, [r0, #19]
    b40e:	f36f 1286 	bfc	r2, #6, #1
    b412:	74c2      	strb	r2, [r0, #19]
    b414:	015a      	lsls	r2, r3, #5
    b416:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    b41a:	2180      	movs	r1, #128	; 0x80
    b41c:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    b420:	2140      	movs	r1, #64	; 0x40
    b422:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    b426:	7cc2      	ldrb	r2, [r0, #19]
    b428:	f36f 02c3 	bfc	r2, #3, #1
    b42c:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    b42e:	490a      	ldr	r1, [pc, #40]	; (b458 <_usb_d_dev_handle_setup+0x7c>)
    b430:	015a      	lsls	r2, r3, #5
    b432:	188c      	adds	r4, r1, r2
    b434:	2500      	movs	r5, #0
    b436:	72a5      	strb	r5, [r4, #10]
    b438:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b43a:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    b43e:	246f      	movs	r4, #111	; 0x6f
    b440:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    b444:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    b448:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    b44c:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    b450:	7c80      	ldrb	r0, [r0, #18]
    b452:	4798      	blx	r3
    b454:	bd38      	pop	{r3, r4, r5, pc}
    b456:	bf00      	nop
    b458:	20000a30 	.word	0x20000a30

0000b45c <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    b45c:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    b45e:	2320      	movs	r3, #32
    b460:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    b464:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    b466:	7c83      	ldrb	r3, [r0, #18]
    b468:	f003 030f 	and.w	r3, r3, #15
    b46c:	015b      	lsls	r3, r3, #5
    b46e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b472:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    b476:	4b04      	ldr	r3, [pc, #16]	; (b488 <_usb_d_dev_handle_stall+0x2c>)
    b478:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    b47c:	6882      	ldr	r2, [r0, #8]
    b47e:	2101      	movs	r1, #1
    b480:	7c80      	ldrb	r0, [r0, #18]
    b482:	4798      	blx	r3
    b484:	bd08      	pop	{r3, pc}
    b486:	bf00      	nop
    b488:	20000a30 	.word	0x20000a30

0000b48c <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    b48c:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    b48e:	7c84      	ldrb	r4, [r0, #18]
    b490:	2cff      	cmp	r4, #255	; 0xff
    b492:	d003      	beq.n	b49c <_usb_d_dev_trans_done+0x10>
    b494:	7cc3      	ldrb	r3, [r0, #19]
    b496:	f013 0f40 	tst.w	r3, #64	; 0x40
    b49a:	d100      	bne.n	b49e <_usb_d_dev_trans_done+0x12>
    b49c:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    b49e:	7cc2      	ldrb	r2, [r0, #19]
    b4a0:	f36f 1286 	bfc	r2, #6, #1
    b4a4:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    b4a6:	4a03      	ldr	r2, [pc, #12]	; (b4b4 <_usb_d_dev_trans_done+0x28>)
    b4a8:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    b4ac:	6882      	ldr	r2, [r0, #8]
    b4ae:	4620      	mov	r0, r4
    b4b0:	47a8      	blx	r5
    b4b2:	e7f3      	b.n	b49c <_usb_d_dev_trans_done+0x10>
    b4b4:	20000a30 	.word	0x20000a30

0000b4b8 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    b4b8:	b530      	push	{r4, r5, lr}
    b4ba:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    b4bc:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    b4be:	2425      	movs	r4, #37	; 0x25
    b4c0:	f88d 4004 	strb.w	r4, [sp, #4]
    b4c4:	244a      	movs	r4, #74	; 0x4a
    b4c6:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    b4ca:	2bff      	cmp	r3, #255	; 0xff
    b4cc:	d01e      	beq.n	b50c <_usb_d_dev_trans_stop+0x54>
    b4ce:	7cc4      	ldrb	r4, [r0, #19]
    b4d0:	f014 0f40 	tst.w	r4, #64	; 0x40
    b4d4:	d01a      	beq.n	b50c <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    b4d6:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    b4da:	b1c9      	cbz	r1, b510 <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    b4dc:	0163      	lsls	r3, r4, #5
    b4de:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b4e2:	2580      	movs	r5, #128	; 0x80
    b4e4:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    b4e8:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    b4ea:	a902      	add	r1, sp, #8
    b4ec:	440b      	add	r3, r1
    b4ee:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b4f2:	0163      	lsls	r3, r4, #5
    b4f4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b4f8:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    b4fc:	0163      	lsls	r3, r4, #5
    b4fe:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b502:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    b506:	4611      	mov	r1, r2
    b508:	4b05      	ldr	r3, [pc, #20]	; (b520 <_usb_d_dev_trans_stop+0x68>)
    b50a:	4798      	blx	r3
}
    b50c:	b003      	add	sp, #12
    b50e:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    b510:	0163      	lsls	r3, r4, #5
    b512:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b516:	2540      	movs	r5, #64	; 0x40
    b518:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    b51c:	e7e4      	b.n	b4e8 <_usb_d_dev_trans_stop+0x30>
    b51e:	bf00      	nop
    b520:	0000b48d 	.word	0x0000b48d

0000b524 <_usb_d_dev_handle_trfail>:
{
    b524:	b530      	push	{r4, r5, lr}
    b526:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    b528:	7c83      	ldrb	r3, [r0, #18]
    b52a:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    b52e:	2204      	movs	r2, #4
    b530:	f88d 2004 	strb.w	r2, [sp, #4]
    b534:	2208      	movs	r2, #8
    b536:	f88d 2005 	strb.w	r2, [sp, #5]
    b53a:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    b53c:	460c      	mov	r4, r1
    b53e:	b391      	cbz	r1, b5a6 <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    b540:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    b544:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    b548:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    b54c:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    b550:	4a32      	ldr	r2, [pc, #200]	; (b61c <_usb_d_dev_handle_trfail+0xf8>)
    b552:	440a      	add	r2, r1
    b554:	7a91      	ldrb	r1, [r2, #10]
    b556:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    b558:	2d02      	cmp	r5, #2
    b55a:	d02c      	beq.n	b5b6 <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    b55c:	f011 0f02 	tst.w	r1, #2
    b560:	d045      	beq.n	b5ee <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    b562:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    b564:	7a91      	ldrb	r1, [r2, #10]
    b566:	f36f 0141 	bfc	r1, #1, #1
    b56a:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    b56c:	aa02      	add	r2, sp, #8
    b56e:	4422      	add	r2, r4
    b570:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b574:	015a      	lsls	r2, r3, #5
    b576:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    b57a:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    b57e:	015b      	lsls	r3, r3, #5
    b580:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b584:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    b588:	f005 0307 	and.w	r3, r5, #7
    b58c:	2b01      	cmp	r3, #1
    b58e:	d143      	bne.n	b618 <_usb_d_dev_handle_trfail+0xf4>
    b590:	7cc3      	ldrb	r3, [r0, #19]
    b592:	f013 0f40 	tst.w	r3, #64	; 0x40
    b596:	d03f      	beq.n	b618 <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    b598:	09d9      	lsrs	r1, r3, #7
    b59a:	428c      	cmp	r4, r1
    b59c:	d03c      	beq.n	b618 <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    b59e:	2200      	movs	r2, #0
    b5a0:	4b1f      	ldr	r3, [pc, #124]	; (b620 <_usb_d_dev_handle_trfail+0xfc>)
    b5a2:	4798      	blx	r3
    b5a4:	e038      	b.n	b618 <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    b5a6:	0159      	lsls	r1, r3, #5
    b5a8:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    b5ac:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    b5b0:	f005 0507 	and.w	r5, r5, #7
    b5b4:	e7ca      	b.n	b54c <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    b5b6:	f011 0f01 	tst.w	r1, #1
    b5ba:	d0cf      	beq.n	b55c <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    b5bc:	7a91      	ldrb	r1, [r2, #10]
    b5be:	f36f 0100 	bfc	r1, #0, #1
    b5c2:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    b5c4:	aa02      	add	r2, sp, #8
    b5c6:	4422      	add	r2, r4
    b5c8:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b5cc:	015a      	lsls	r2, r3, #5
    b5ce:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    b5d2:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    b5d6:	015b      	lsls	r3, r3, #5
    b5d8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b5dc:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    b5e0:	2204      	movs	r2, #4
    b5e2:	1c21      	adds	r1, r4, #0
    b5e4:	bf18      	it	ne
    b5e6:	2101      	movne	r1, #1
    b5e8:	4b0d      	ldr	r3, [pc, #52]	; (b620 <_usb_d_dev_handle_trfail+0xfc>)
    b5ea:	4798      	blx	r3
    b5ec:	e014      	b.n	b618 <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    b5ee:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    b5f2:	4a0a      	ldr	r2, [pc, #40]	; (b61c <_usb_d_dev_handle_trfail+0xf8>)
    b5f4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    b5f8:	2100      	movs	r1, #0
    b5fa:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    b5fc:	aa02      	add	r2, sp, #8
    b5fe:	4414      	add	r4, r2
    b600:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b604:	015a      	lsls	r2, r3, #5
    b606:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    b60a:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    b60e:	015b      	lsls	r3, r3, #5
    b610:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b614:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    b618:	b003      	add	sp, #12
    b61a:	bd30      	pop	{r4, r5, pc}
    b61c:	20000a30 	.word	0x20000a30
    b620:	0000b4b9 	.word	0x0000b4b9

0000b624 <_usb_d_dev_reset_epts>:
{
    b624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b628:	4d0c      	ldr	r5, [pc, #48]	; (b65c <_usb_d_dev_reset_epts+0x38>)
    b62a:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    b62e:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    b632:	f04f 0803 	mov.w	r8, #3
    b636:	4f0a      	ldr	r7, [pc, #40]	; (b660 <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    b638:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    b63a:	4641      	mov	r1, r8
    b63c:	4620      	mov	r0, r4
    b63e:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    b640:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    b642:	2300      	movs	r3, #0
    b644:	74e3      	strb	r3, [r4, #19]
    b646:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    b648:	42ac      	cmp	r4, r5
    b64a:	d1f6      	bne.n	b63a <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    b64c:	22c0      	movs	r2, #192	; 0xc0
    b64e:	4619      	mov	r1, r3
    b650:	4802      	ldr	r0, [pc, #8]	; (b65c <_usb_d_dev_reset_epts+0x38>)
    b652:	4b04      	ldr	r3, [pc, #16]	; (b664 <_usb_d_dev_reset_epts+0x40>)
    b654:	4798      	blx	r3
    b656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b65a:	bf00      	nop
    b65c:	20000a30 	.word	0x20000a30
    b660:	0000b48d 	.word	0x0000b48d
    b664:	0000eb83 	.word	0x0000eb83

0000b668 <_usb_d_dev_in_next>:
{
    b668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b66c:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    b66e:	7c84      	ldrb	r4, [r0, #18]
    b670:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    b674:	4688      	mov	r8, r1
    b676:	2900      	cmp	r1, #0
    b678:	f000 80a0 	beq.w	b7bc <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    b67c:	4b58      	ldr	r3, [pc, #352]	; (b7e0 <_usb_d_dev_in_next+0x178>)
    b67e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    b682:	6958      	ldr	r0, [r3, #20]
    b684:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    b688:	8a2b      	ldrh	r3, [r5, #16]
    b68a:	f240 32ff 	movw	r2, #1023	; 0x3ff
    b68e:	4293      	cmp	r3, r2
    b690:	f000 808e 	beq.w	b7b0 <_usb_d_dev_in_next+0x148>
    b694:	3b01      	subs	r3, #1
    b696:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    b698:	7cef      	ldrb	r7, [r5, #19]
    b69a:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    b69e:	f1b8 0f00 	cmp.w	r8, #0
    b6a2:	d005      	beq.n	b6b0 <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b6a4:	0162      	lsls	r2, r4, #5
    b6a6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    b6aa:	2302      	movs	r3, #2
    b6ac:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    b6b0:	68a9      	ldr	r1, [r5, #8]
    b6b2:	eb0e 0301 	add.w	r3, lr, r1
    b6b6:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    b6b8:	686e      	ldr	r6, [r5, #4]
    b6ba:	42b3      	cmp	r3, r6
    b6bc:	d23f      	bcs.n	b73e <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    b6be:	1af6      	subs	r6, r6, r3
    b6c0:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    b6c2:	7cea      	ldrb	r2, [r5, #19]
    b6c4:	f012 0f20 	tst.w	r2, #32
    b6c8:	d02d      	beq.n	b726 <_usb_d_dev_in_next+0xbe>
    b6ca:	8a2a      	ldrh	r2, [r5, #16]
    b6cc:	4296      	cmp	r6, r2
    b6ce:	bf28      	it	cs
    b6d0:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    b6d2:	6829      	ldr	r1, [r5, #0]
    b6d4:	4632      	mov	r2, r6
    b6d6:	4419      	add	r1, r3
    b6d8:	68e8      	ldr	r0, [r5, #12]
    b6da:	4b42      	ldr	r3, [pc, #264]	; (b7e4 <_usb_d_dev_in_next+0x17c>)
    b6dc:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    b6de:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    b6e0:	4b3f      	ldr	r3, [pc, #252]	; (b7e0 <_usb_d_dev_in_next+0x178>)
    b6e2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    b6e6:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    b6e8:	4b3d      	ldr	r3, [pc, #244]	; (b7e0 <_usb_d_dev_in_next+0x178>)
    b6ea:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    b6ee:	695a      	ldr	r2, [r3, #20]
    b6f0:	f366 020d 	bfi	r2, r6, #0, #14
    b6f4:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    b6f6:	695a      	ldr	r2, [r3, #20]
    b6f8:	f36f 329b 	bfc	r2, #14, #14
    b6fc:	615a      	str	r2, [r3, #20]
	if (!isr) {
    b6fe:	f1b8 0f00 	cmp.w	r8, #0
    b702:	d108      	bne.n	b716 <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    b704:	2f01      	cmp	r7, #1
    b706:	bf0c      	ite	eq
    b708:	224e      	moveq	r2, #78	; 0x4e
    b70a:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    b70c:	0163      	lsls	r3, r4, #5
    b70e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b712:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    b716:	0164      	lsls	r4, r4, #5
    b718:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    b71c:	2380      	movs	r3, #128	; 0x80
    b71e:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    b722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b726:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    b72a:	bf28      	it	cs
    b72c:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    b730:	6829      	ldr	r1, [r5, #0]
    b732:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    b734:	4a2a      	ldr	r2, [pc, #168]	; (b7e0 <_usb_d_dev_in_next+0x178>)
    b736:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    b73a:	6113      	str	r3, [r2, #16]
    b73c:	e7d4      	b.n	b6e8 <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    b73e:	7ceb      	ldrb	r3, [r5, #19]
    b740:	f013 0f10 	tst.w	r3, #16
    b744:	d00f      	beq.n	b766 <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    b746:	7ceb      	ldrb	r3, [r5, #19]
    b748:	f36f 1304 	bfc	r3, #4, #1
    b74c:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    b74e:	4b24      	ldr	r3, [pc, #144]	; (b7e0 <_usb_d_dev_in_next+0x178>)
    b750:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    b754:	695a      	ldr	r2, [r3, #20]
    b756:	f36f 020d 	bfc	r2, #0, #14
    b75a:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    b75c:	695a      	ldr	r2, [r3, #20]
    b75e:	f36f 329b 	bfc	r2, #14, #14
    b762:	615a      	str	r2, [r3, #20]
    b764:	e7cb      	b.n	b6fe <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    b766:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    b768:	ea4f 1444 	mov.w	r4, r4, lsl #5
    b76c:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    b770:	bf0c      	ite	eq
    b772:	234b      	moveq	r3, #75	; 0x4b
    b774:	234a      	movne	r3, #74	; 0x4a
    b776:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    b77a:	8a2a      	ldrh	r2, [r5, #16]
    b77c:	ea00 030e 	and.w	r3, r0, lr
    b780:	429a      	cmp	r2, r3
    b782:	d005      	beq.n	b790 <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    b784:	2100      	movs	r1, #0
    b786:	4628      	mov	r0, r5
    b788:	4b17      	ldr	r3, [pc, #92]	; (b7e8 <_usb_d_dev_in_next+0x180>)
    b78a:	4798      	blx	r3
	return;
    b78c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    b790:	7ceb      	ldrb	r3, [r5, #19]
    b792:	f36f 1386 	bfc	r3, #6, #1
    b796:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    b798:	4b11      	ldr	r3, [pc, #68]	; (b7e0 <_usb_d_dev_in_next+0x178>)
    b79a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    b79e:	68a9      	ldr	r1, [r5, #8]
    b7a0:	7ca8      	ldrb	r0, [r5, #18]
    b7a2:	4798      	blx	r3
    b7a4:	b9d0      	cbnz	r0, b7dc <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    b7a6:	7ceb      	ldrb	r3, [r5, #19]
    b7a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    b7ac:	74eb      	strb	r3, [r5, #19]
    b7ae:	e7e9      	b.n	b784 <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    b7b0:	7cef      	ldrb	r7, [r5, #19]
    b7b2:	f007 0707 	and.w	r7, r7, #7
    b7b6:	f240 30ff 	movw	r0, #1023	; 0x3ff
    b7ba:	e773      	b.n	b6a4 <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    b7bc:	8a03      	ldrh	r3, [r0, #16]
    b7be:	f240 32ff 	movw	r2, #1023	; 0x3ff
    b7c2:	4293      	cmp	r3, r2
    b7c4:	d107      	bne.n	b7d6 <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    b7c6:	7cef      	ldrb	r7, [r5, #19]
    b7c8:	f007 0707 	and.w	r7, r7, #7
    b7cc:	f04f 0e00 	mov.w	lr, #0
    b7d0:	f240 30ff 	movw	r0, #1023	; 0x3ff
    b7d4:	e76c      	b.n	b6b0 <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    b7d6:	f04f 0e00 	mov.w	lr, #0
    b7da:	e75b      	b.n	b694 <_usb_d_dev_in_next+0x2c>
    b7dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b7e0:	20000a30 	.word	0x20000a30
    b7e4:	0000eb6d 	.word	0x0000eb6d
    b7e8:	0000b48d 	.word	0x0000b48d

0000b7ec <_usb_d_dev_out_next>:
{
    b7ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b7f0:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    b7f2:	7c85      	ldrb	r5, [r0, #18]
    b7f4:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    b7f8:	4689      	mov	r9, r1
    b7fa:	2900      	cmp	r1, #0
    b7fc:	d056      	beq.n	b8ac <_usb_d_dev_out_next+0xc0>
    b7fe:	4b74      	ldr	r3, [pc, #464]	; (b9d0 <_usb_d_dev_out_next+0x1e4>)
    b800:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    b804:	685a      	ldr	r2, [r3, #4]
    b806:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    b80a:	685f      	ldr	r7, [r3, #4]
    b80c:	f3c7 070d 	ubfx	r7, r7, #0, #14
    b810:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    b812:	8a06      	ldrh	r6, [r0, #16]
    b814:	f240 33ff 	movw	r3, #1023	; 0x3ff
    b818:	429e      	cmp	r6, r3
    b81a:	f000 80ba 	beq.w	b992 <_usb_d_dev_out_next+0x1a6>
    b81e:	3e01      	subs	r6, #1
    b820:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    b822:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    b826:	f894 8013 	ldrb.w	r8, [r4, #19]
    b82a:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    b82e:	f1b9 0f00 	cmp.w	r9, #0
    b832:	d005      	beq.n	b840 <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b834:	016b      	lsls	r3, r5, #5
    b836:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b83a:	2201      	movs	r2, #1
    b83c:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    b840:	7ce3      	ldrb	r3, [r4, #19]
    b842:	f013 0f20 	tst.w	r3, #32
    b846:	d00d      	beq.n	b864 <_usb_d_dev_out_next+0x78>
    b848:	6862      	ldr	r2, [r4, #4]
    b84a:	2a00      	cmp	r2, #0
    b84c:	d037      	beq.n	b8be <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    b84e:	68a0      	ldr	r0, [r4, #8]
    b850:	1a12      	subs	r2, r2, r0
    b852:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    b854:	6823      	ldr	r3, [r4, #0]
    b856:	42ba      	cmp	r2, r7
    b858:	bf28      	it	cs
    b85a:	463a      	movcs	r2, r7
    b85c:	68e1      	ldr	r1, [r4, #12]
    b85e:	4418      	add	r0, r3
    b860:	4b5c      	ldr	r3, [pc, #368]	; (b9d4 <_usb_d_dev_out_next+0x1e8>)
    b862:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    b864:	6863      	ldr	r3, [r4, #4]
    b866:	b353      	cbz	r3, b8be <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    b868:	f1b9 0f00 	cmp.w	r9, #0
    b86c:	d040      	beq.n	b8f0 <_usb_d_dev_out_next+0x104>
    b86e:	8a22      	ldrh	r2, [r4, #16]
    b870:	42ba      	cmp	r2, r7
    b872:	d93d      	bls.n	b8f0 <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    b874:	7ce3      	ldrb	r3, [r4, #19]
    b876:	f36f 1304 	bfc	r3, #4, #1
    b87a:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    b87c:	68a3      	ldr	r3, [r4, #8]
    b87e:	445b      	add	r3, fp
    b880:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    b882:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    b886:	ea4f 1345 	mov.w	r3, r5, lsl #5
    b88a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b88e:	bf0c      	ite	eq
    b890:	222d      	moveq	r2, #45	; 0x2d
    b892:	2225      	movne	r2, #37	; 0x25
    b894:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    b898:	b915      	cbnz	r5, b8a0 <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    b89a:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    b89c:	4b4c      	ldr	r3, [pc, #304]	; (b9d0 <_usb_d_dev_out_next+0x1e4>)
    b89e:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    b8a0:	2100      	movs	r1, #0
    b8a2:	4620      	mov	r0, r4
    b8a4:	4b4c      	ldr	r3, [pc, #304]	; (b9d8 <_usb_d_dev_out_next+0x1ec>)
    b8a6:	4798      	blx	r3
	return;
    b8a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    b8ac:	8a06      	ldrh	r6, [r0, #16]
    b8ae:	f240 33ff 	movw	r3, #1023	; 0x3ff
    b8b2:	429e      	cmp	r6, r3
    b8b4:	d07b      	beq.n	b9ae <_usb_d_dev_out_next+0x1c2>
    b8b6:	f04f 0b00 	mov.w	fp, #0
    b8ba:	46da      	mov	sl, fp
    b8bc:	e7af      	b.n	b81e <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    b8be:	7ce3      	ldrb	r3, [r4, #19]
    b8c0:	f013 0f10 	tst.w	r3, #16
    b8c4:	d06c      	beq.n	b9a0 <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    b8c6:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    b8c8:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    b8cc:	f043 0320 	orr.w	r3, r3, #32
    b8d0:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    b8d2:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    b8d4:	493e      	ldr	r1, [pc, #248]	; (b9d0 <_usb_d_dev_out_next+0x1e4>)
    b8d6:	016a      	lsls	r2, r5, #5
    b8d8:	188b      	adds	r3, r1, r2
    b8da:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    b8dc:	8a21      	ldrh	r1, [r4, #16]
    b8de:	685a      	ldr	r2, [r3, #4]
    b8e0:	f361 329b 	bfi	r2, r1, #14, #14
    b8e4:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    b8e6:	685a      	ldr	r2, [r3, #4]
    b8e8:	f36f 020d 	bfc	r2, #0, #14
    b8ec:	605a      	str	r2, [r3, #4]
    b8ee:	e01d      	b.n	b92c <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    b8f0:	68a2      	ldr	r2, [r4, #8]
    b8f2:	4452      	add	r2, sl
    b8f4:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    b8f6:	4293      	cmp	r3, r2
    b8f8:	d9c3      	bls.n	b882 <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    b8fa:	1a9b      	subs	r3, r3, r2
    b8fc:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    b8fe:	7ce1      	ldrb	r1, [r4, #19]
    b900:	f011 0f20 	tst.w	r1, #32
    b904:	d026      	beq.n	b954 <_usb_d_dev_out_next+0x168>
    b906:	8a22      	ldrh	r2, [r4, #16]
    b908:	4293      	cmp	r3, r2
    b90a:	bf28      	it	cs
    b90c:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    b90e:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    b910:	016a      	lsls	r2, r5, #5
    b912:	492f      	ldr	r1, [pc, #188]	; (b9d0 <_usb_d_dev_out_next+0x1e4>)
    b914:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    b916:	4a2e      	ldr	r2, [pc, #184]	; (b9d0 <_usb_d_dev_out_next+0x1e4>)
    b918:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    b91c:	6851      	ldr	r1, [r2, #4]
    b91e:	f363 319b 	bfi	r1, r3, #14, #14
    b922:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    b924:	6853      	ldr	r3, [r2, #4]
    b926:	f36f 030d 	bfc	r3, #0, #14
    b92a:	6053      	str	r3, [r2, #4]
	if (!isr) {
    b92c:	f1b9 0f00 	cmp.w	r9, #0
    b930:	d108      	bne.n	b944 <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    b932:	f1b8 0f01 	cmp.w	r8, #1
    b936:	d025      	beq.n	b984 <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    b938:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    b93a:	016b      	lsls	r3, r5, #5
    b93c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    b940:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    b944:	016d      	lsls	r5, r5, #5
    b946:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    b94a:	2340      	movs	r3, #64	; 0x40
    b94c:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    b950:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    b954:	8a21      	ldrh	r1, [r4, #16]
    b956:	428b      	cmp	r3, r1
    b958:	d90a      	bls.n	b970 <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    b95a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    b95e:	d80e      	bhi.n	b97e <_usb_d_dev_out_next+0x192>
    b960:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    b964:	6821      	ldr	r1, [r4, #0]
    b966:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    b968:	0169      	lsls	r1, r5, #5
    b96a:	4819      	ldr	r0, [pc, #100]	; (b9d0 <_usb_d_dev_out_next+0x1e4>)
    b96c:	5042      	str	r2, [r0, r1]
    b96e:	e7d2      	b.n	b916 <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    b970:	428b      	cmp	r3, r1
    b972:	d2f7      	bcs.n	b964 <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    b974:	7ce1      	ldrb	r1, [r4, #19]
    b976:	f041 0120 	orr.w	r1, r1, #32
    b97a:	74e1      	strb	r1, [r4, #19]
    b97c:	e7f2      	b.n	b964 <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    b97e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    b982:	e7ef      	b.n	b964 <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    b984:	4b12      	ldr	r3, [pc, #72]	; (b9d0 <_usb_d_dev_out_next+0x1e4>)
    b986:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    b98a:	2200      	movs	r2, #0
    b98c:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    b98e:	222d      	movs	r2, #45	; 0x2d
    b990:	e7d3      	b.n	b93a <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    b992:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    b996:	f890 8013 	ldrb.w	r8, [r0, #19]
    b99a:	f008 0807 	and.w	r8, r8, #7
    b99e:	e749      	b.n	b834 <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    b9a0:	f1b9 0f00 	cmp.w	r9, #0
    b9a4:	d10b      	bne.n	b9be <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    b9a6:	68a3      	ldr	r3, [r4, #8]
    b9a8:	4453      	add	r3, sl
    b9aa:	60a3      	str	r3, [r4, #8]
    b9ac:	e769      	b.n	b882 <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    b9ae:	f890 8013 	ldrb.w	r8, [r0, #19]
    b9b2:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    b9b6:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    b9b8:	46bb      	mov	fp, r7
    b9ba:	46ba      	mov	sl, r7
    b9bc:	e740      	b.n	b840 <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    b9be:	8a23      	ldrh	r3, [r4, #16]
    b9c0:	42bb      	cmp	r3, r7
    b9c2:	f63f af57 	bhi.w	b874 <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    b9c6:	68a3      	ldr	r3, [r4, #8]
    b9c8:	4453      	add	r3, sl
    b9ca:	60a3      	str	r3, [r4, #8]
    b9cc:	e759      	b.n	b882 <_usb_d_dev_out_next+0x96>
    b9ce:	bf00      	nop
    b9d0:	20000a30 	.word	0x20000a30
    b9d4:	0000eb6d 	.word	0x0000eb6d
    b9d8:	0000b48d 	.word	0x0000b48d

0000b9dc <_usb_d_dev_handler>:
{
    b9dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    b9e0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    b9e4:	8c1e      	ldrh	r6, [r3, #32]
    b9e6:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    b9e8:	b146      	cbz	r6, b9fc <_usb_d_dev_handler+0x20>
    b9ea:	4d96      	ldr	r5, [pc, #600]	; (bc44 <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    b9ec:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    b9ee:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    b9f2:	f8df 926c 	ldr.w	r9, [pc, #620]	; bc60 <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    b9f6:	f8df 826c 	ldr.w	r8, [pc, #620]	; bc64 <_usb_d_dev_handler+0x288>
    b9fa:	e0de      	b.n	bbba <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    b9fc:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    b9fe:	8b1b      	ldrh	r3, [r3, #24]
    ba00:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    ba02:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    ba04:	f013 0f04 	tst.w	r3, #4
    ba08:	d11e      	bne.n	ba48 <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    ba0a:	f413 7f00 	tst.w	r3, #512	; 0x200
    ba0e:	d125      	bne.n	ba5c <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    ba10:	f013 0f80 	tst.w	r3, #128	; 0x80
    ba14:	d14f      	bne.n	bab6 <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    ba16:	f013 0f70 	tst.w	r3, #112	; 0x70
    ba1a:	d158      	bne.n	bace <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    ba1c:	f013 0f08 	tst.w	r3, #8
    ba20:	d178      	bne.n	bb14 <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    ba22:	f013 0f01 	tst.w	r3, #1
    ba26:	d0e0      	beq.n	b9ea <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    ba28:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    ba2c:	f240 2201 	movw	r2, #513	; 0x201
    ba30:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    ba32:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    ba34:	2270      	movs	r2, #112	; 0x70
    ba36:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    ba38:	4b83      	ldr	r3, [pc, #524]	; (bc48 <_usb_d_dev_handler+0x26c>)
    ba3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    ba3e:	2100      	movs	r1, #0
    ba40:	2004      	movs	r0, #4
    ba42:	4798      	blx	r3
    ba44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    ba48:	2204      	movs	r2, #4
    ba4a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    ba4e:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    ba50:	4b7d      	ldr	r3, [pc, #500]	; (bc48 <_usb_d_dev_handler+0x26c>)
    ba52:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    ba56:	4798      	blx	r3
    ba58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ba5c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    ba60:	f240 2201 	movw	r2, #513	; 0x201
    ba64:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    ba66:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    ba68:	2270      	movs	r2, #112	; 0x70
    ba6a:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    ba6c:	4b76      	ldr	r3, [pc, #472]	; (bc48 <_usb_d_dev_handler+0x26c>)
    ba6e:	891b      	ldrh	r3, [r3, #8]
    ba70:	f003 030f 	and.w	r3, r3, #15
    ba74:	2b03      	cmp	r3, #3
    ba76:	d014      	beq.n	baa2 <_usb_d_dev_handler+0xc6>
    ba78:	2301      	movs	r3, #1
    ba7a:	4873      	ldr	r0, [pc, #460]	; (bc48 <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    ba7c:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    ba7e:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    ba82:	8912      	ldrh	r2, [r2, #8]
    ba84:	f002 020f 	and.w	r2, r2, #15
    ba88:	2a03      	cmp	r2, #3
    ba8a:	d00b      	beq.n	baa4 <_usb_d_dev_handler+0xc8>
    ba8c:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    ba8e:	2b05      	cmp	r3, #5
    ba90:	d1f4      	bne.n	ba7c <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    ba92:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    ba94:	4b6c      	ldr	r3, [pc, #432]	; (bc48 <_usb_d_dev_handler+0x26c>)
    ba96:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    ba9a:	2003      	movs	r0, #3
    ba9c:	4798      	blx	r3
    ba9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    baa2:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    baa4:	4b68      	ldr	r3, [pc, #416]	; (bc48 <_usb_d_dev_handler+0x26c>)
    baa6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    baaa:	8919      	ldrh	r1, [r3, #8]
    baac:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    bab0:	2200      	movs	r2, #0
    bab2:	811a      	strh	r2, [r3, #8]
    bab4:	e7ee      	b.n	ba94 <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    bab6:	2280      	movs	r2, #128	; 0x80
    bab8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    babc:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    babe:	4b62      	ldr	r3, [pc, #392]	; (bc48 <_usb_d_dev_handler+0x26c>)
    bac0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    bac4:	2100      	movs	r1, #0
    bac6:	2005      	movs	r0, #5
    bac8:	4798      	blx	r3
    baca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    bace:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bad2:	2270      	movs	r2, #112	; 0x70
    bad4:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    bad6:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    bad8:	f240 2201 	movw	r2, #513	; 0x201
    badc:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    bade:	4b5b      	ldr	r3, [pc, #364]	; (bc4c <_usb_d_dev_handler+0x270>)
    bae0:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    bae4:	f013 0f01 	tst.w	r3, #1
    bae8:	d00e      	beq.n	bb08 <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    baea:	4a58      	ldr	r2, [pc, #352]	; (bc4c <_usb_d_dev_handler+0x270>)
    baec:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    baee:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    baf2:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    baf6:	d1f9      	bne.n	baec <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    baf8:	4b53      	ldr	r3, [pc, #332]	; (bc48 <_usb_d_dev_handler+0x26c>)
    bafa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    bafe:	2100      	movs	r1, #0
    bb00:	2002      	movs	r0, #2
    bb02:	4798      	blx	r3
    bb04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    bb08:	4a50      	ldr	r2, [pc, #320]	; (bc4c <_usb_d_dev_handler+0x270>)
    bb0a:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    bb0c:	f413 7f80 	tst.w	r3, #256	; 0x100
    bb10:	d0fb      	beq.n	bb0a <_usb_d_dev_handler+0x12e>
    bb12:	e7f1      	b.n	baf8 <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    bb14:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bb18:	2400      	movs	r4, #0
    bb1a:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    bb1e:	2208      	movs	r2, #8
    bb20:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    bb22:	2270      	movs	r2, #112	; 0x70
    bb24:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    bb26:	f240 2201 	movw	r2, #513	; 0x201
    bb2a:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    bb2c:	4b48      	ldr	r3, [pc, #288]	; (bc50 <_usb_d_dev_handler+0x274>)
    bb2e:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    bb30:	4b45      	ldr	r3, [pc, #276]	; (bc48 <_usb_d_dev_handler+0x26c>)
    bb32:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    bb36:	4621      	mov	r1, r4
    bb38:	2001      	movs	r0, #1
    bb3a:	4798      	blx	r3
    bb3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    bb40:	f011 0f10 	tst.w	r1, #16
    bb44:	d109      	bne.n	bb5a <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    bb46:	f011 0f40 	tst.w	r1, #64	; 0x40
    bb4a:	d108      	bne.n	bb5e <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    bb4c:	f011 0f20 	tst.w	r1, #32
    bb50:	d02f      	beq.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    bb52:	2100      	movs	r1, #0
    bb54:	4b3f      	ldr	r3, [pc, #252]	; (bc54 <_usb_d_dev_handler+0x278>)
    bb56:	4798      	blx	r3
    bb58:	e02b      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    bb5a:	47c8      	blx	r9
    bb5c:	e029      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    bb5e:	2101      	movs	r1, #1
    bb60:	4b3c      	ldr	r3, [pc, #240]	; (bc54 <_usb_d_dev_handler+0x278>)
    bb62:	4798      	blx	r3
    bb64:	e025      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    bb66:	f011 0f40 	tst.w	r1, #64	; 0x40
    bb6a:	d111      	bne.n	bb90 <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    bb6c:	f011 0f08 	tst.w	r1, #8
    bb70:	d112      	bne.n	bb98 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    bb72:	f011 0f02 	tst.w	r1, #2
    bb76:	d112      	bne.n	bb9e <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    bb78:	f003 0307 	and.w	r3, r3, #7
    bb7c:	2b01      	cmp	r3, #1
    bb7e:	d118      	bne.n	bbb2 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    bb80:	f011 0f04 	tst.w	r1, #4
    bb84:	d10f      	bne.n	bba6 <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    bb86:	f011 0f10 	tst.w	r1, #16
    bb8a:	d012      	beq.n	bbb2 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    bb8c:	47c8      	blx	r9
    bb8e:	e010      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    bb90:	2101      	movs	r1, #1
    bb92:	4b30      	ldr	r3, [pc, #192]	; (bc54 <_usb_d_dev_handler+0x278>)
    bb94:	4798      	blx	r3
    bb96:	e00c      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    bb98:	2101      	movs	r1, #1
    bb9a:	47c0      	blx	r8
    bb9c:	e009      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    bb9e:	2101      	movs	r1, #1
    bba0:	4b2d      	ldr	r3, [pc, #180]	; (bc58 <_usb_d_dev_handler+0x27c>)
    bba2:	4798      	blx	r3
    bba4:	e005      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    bba6:	2100      	movs	r1, #0
    bba8:	47c0      	blx	r8
    bbaa:	e002      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    bbac:	2100      	movs	r1, #0
    bbae:	4b29      	ldr	r3, [pc, #164]	; (bc54 <_usb_d_dev_handler+0x278>)
    bbb0:	4798      	blx	r3
    bbb2:	3401      	adds	r4, #1
    bbb4:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    bbb6:	2c1b      	cmp	r4, #27
    bbb8:	d042      	beq.n	bc40 <_usb_d_dev_handler+0x264>
    bbba:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    bbbc:	7cab      	ldrb	r3, [r5, #18]
    bbbe:	2bff      	cmp	r3, #255	; 0xff
    bbc0:	d0f7      	beq.n	bbb2 <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    bbc2:	f003 030f 	and.w	r3, r3, #15
    bbc6:	2101      	movs	r1, #1
    bbc8:	4099      	lsls	r1, r3
    bbca:	4231      	tst	r1, r6
    bbcc:	d0f1      	beq.n	bbb2 <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    bbce:	0159      	lsls	r1, r3, #5
    bbd0:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    bbd4:	f501 7180 	add.w	r1, r1, #256	; 0x100
    bbd8:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    bbda:	015b      	lsls	r3, r3, #5
    bbdc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bbe0:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    bbe4:	4019      	ands	r1, r3
    bbe6:	d0e4      	beq.n	bbb2 <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    bbe8:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    bbec:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    bbf0:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    bbf4:	f003 0247 	and.w	r2, r3, #71	; 0x47
    bbf8:	2a01      	cmp	r2, #1
    bbfa:	d0a1      	beq.n	bb40 <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    bbfc:	f013 0f80 	tst.w	r3, #128	; 0x80
    bc00:	d1b1      	bne.n	bb66 <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    bc02:	f011 0f20 	tst.w	r1, #32
    bc06:	d1d1      	bne.n	bbac <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    bc08:	f011 0f04 	tst.w	r1, #4
    bc0c:	d10e      	bne.n	bc2c <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    bc0e:	f011 0f01 	tst.w	r1, #1
    bc12:	d10e      	bne.n	bc32 <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    bc14:	f003 0307 	and.w	r3, r3, #7
    bc18:	2b01      	cmp	r3, #1
    bc1a:	d1ca      	bne.n	bbb2 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    bc1c:	f011 0f08 	tst.w	r1, #8
    bc20:	d10b      	bne.n	bc3a <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    bc22:	f011 0f10 	tst.w	r1, #16
    bc26:	d0c4      	beq.n	bbb2 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    bc28:	47c8      	blx	r9
    bc2a:	e7c2      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    bc2c:	2100      	movs	r1, #0
    bc2e:	47c0      	blx	r8
    bc30:	e7bf      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    bc32:	2101      	movs	r1, #1
    bc34:	4b09      	ldr	r3, [pc, #36]	; (bc5c <_usb_d_dev_handler+0x280>)
    bc36:	4798      	blx	r3
    bc38:	e7bb      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    bc3a:	2101      	movs	r1, #1
    bc3c:	47c0      	blx	r8
    bc3e:	e7b8      	b.n	bbb2 <_usb_d_dev_handler+0x1d6>
    bc40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    bc44:	20000b04 	.word	0x20000b04
    bc48:	20000a30 	.word	0x20000a30
    bc4c:	40001000 	.word	0x40001000
    bc50:	0000b625 	.word	0x0000b625
    bc54:	0000b45d 	.word	0x0000b45d
    bc58:	0000b669 	.word	0x0000b669
    bc5c:	0000b7ed 	.word	0x0000b7ed
    bc60:	0000b3dd 	.word	0x0000b3dd
    bc64:	0000b525 	.word	0x0000b525

0000bc68 <_usb_d_dev_init>:
{
    bc68:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    bc6a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bc6e:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    bc70:	f013 0f01 	tst.w	r3, #1
    bc74:	d124      	bne.n	bcc0 <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    bc76:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    bc7a:	7893      	ldrb	r3, [r2, #2]
    bc7c:	f013 0f03 	tst.w	r3, #3
    bc80:	d1fb      	bne.n	bc7a <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    bc82:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bc86:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    bc88:	f013 0f02 	tst.w	r3, #2
    bc8c:	d00f      	beq.n	bcae <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    bc8e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    bc92:	7813      	ldrb	r3, [r2, #0]
    bc94:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    bc98:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    bc9a:	7893      	ldrb	r3, [r2, #2]
    bc9c:	f013 0f03 	tst.w	r3, #3
    bca0:	d1fb      	bne.n	bc9a <_usb_d_dev_init+0x32>
    bca2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    bca6:	7893      	ldrb	r3, [r2, #2]
    bca8:	f013 0f02 	tst.w	r3, #2
    bcac:	d1fb      	bne.n	bca6 <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    bcae:	2201      	movs	r2, #1
    bcb0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bcb4:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    bcb6:	461a      	mov	r2, r3
    bcb8:	7893      	ldrb	r3, [r2, #2]
    bcba:	f013 0f03 	tst.w	r3, #3
    bcbe:	d1fb      	bne.n	bcb8 <_usb_d_dev_init+0x50>
    bcc0:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    bcc4:	7893      	ldrb	r3, [r2, #2]
    bcc6:	f013 0f01 	tst.w	r3, #1
    bcca:	d1fb      	bne.n	bcc4 <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    bccc:	4b24      	ldr	r3, [pc, #144]	; (bd60 <_usb_d_dev_init+0xf8>)
    bcce:	4a25      	ldr	r2, [pc, #148]	; (bd64 <_usb_d_dev_init+0xfc>)
    bcd0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    bcd4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    bcd8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    bcdc:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    bce0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    bce4:	4b20      	ldr	r3, [pc, #128]	; (bd68 <_usb_d_dev_init+0x100>)
    bce6:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    bce8:	4b20      	ldr	r3, [pc, #128]	; (bd6c <_usb_d_dev_init+0x104>)
    bcea:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    bcec:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    bcf0:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    bcf4:	f011 011f 	ands.w	r1, r1, #31
    bcf8:	d02b      	beq.n	bd52 <_usb_d_dev_init+0xea>
		pad_transn = 9;
    bcfa:	291f      	cmp	r1, #31
    bcfc:	bf08      	it	eq
    bcfe:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    bd00:	b34b      	cbz	r3, bd56 <_usb_d_dev_init+0xee>
		pad_transp = 25;
    bd02:	2b1f      	cmp	r3, #31
    bd04:	bf08      	it	eq
    bd06:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    bd08:	b33a      	cbz	r2, bd5a <_usb_d_dev_init+0xf2>
		pad_trim = 6;
    bd0a:	2a07      	cmp	r2, #7
    bd0c:	bf08      	it	eq
    bd0e:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    bd10:	f003 031f 	and.w	r3, r3, #31
    bd14:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    bd18:	0312      	lsls	r2, r2, #12
    bd1a:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
    bd1e:	4313      	orrs	r3, r2
    bd20:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    bd24:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    bd26:	78d3      	ldrb	r3, [r2, #3]
    bd28:	f043 0303 	orr.w	r3, r3, #3
    bd2c:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    bd2e:	78d3      	ldrb	r3, [r2, #3]
    bd30:	f043 030c 	orr.w	r3, r3, #12
    bd34:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    bd36:	2304      	movs	r3, #4
    bd38:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    bd3a:	7893      	ldrb	r3, [r2, #2]
    bd3c:	f013 0f03 	tst.w	r3, #3
    bd40:	d1fb      	bne.n	bd3a <_usb_d_dev_init+0xd2>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    bd42:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bd46:	4a06      	ldr	r2, [pc, #24]	; (bd60 <_usb_d_dev_init+0xf8>)
    bd48:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    bd4a:	2201      	movs	r2, #1
    bd4c:	811a      	strh	r2, [r3, #8]
}
    bd4e:	2000      	movs	r0, #0
    bd50:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    bd52:	2109      	movs	r1, #9
    bd54:	e7d4      	b.n	bd00 <_usb_d_dev_init+0x98>
		pad_transp = 25;
    bd56:	2319      	movs	r3, #25
    bd58:	e7d6      	b.n	bd08 <_usb_d_dev_init+0xa0>
		pad_trim = 6;
    bd5a:	2206      	movs	r2, #6
    bd5c:	e7d8      	b.n	bd10 <_usb_d_dev_init+0xa8>
    bd5e:	bf00      	nop
    bd60:	20000a30 	.word	0x20000a30
    bd64:	0000b3d9 	.word	0x0000b3d9
    bd68:	0000b625 	.word	0x0000b625
    bd6c:	00800084 	.word	0x00800084

0000bd70 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    bd70:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bd74:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    bd76:	f013 0f03 	tst.w	r3, #3
    bd7a:	d129      	bne.n	bdd0 <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    bd7c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    bd80:	7893      	ldrb	r3, [r2, #2]
    bd82:	f013 0f03 	tst.w	r3, #3
    bd86:	d1fb      	bne.n	bd80 <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    bd88:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bd8c:	781b      	ldrb	r3, [r3, #0]
    bd8e:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    bd90:	f013 0f02 	tst.w	r3, #2
    bd94:	d108      	bne.n	bda8 <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    bd96:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    bd9a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    bd9e:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    bda0:	7893      	ldrb	r3, [r2, #2]
    bda2:	f013 0f03 	tst.w	r3, #3
    bda6:	d1fb      	bne.n	bda0 <_usb_d_dev_enable+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    bda8:	4b0b      	ldr	r3, [pc, #44]	; (bdd8 <_usb_d_dev_enable+0x68>)
    bdaa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    bdae:	609a      	str	r2, [r3, #8]
    bdb0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    bdb4:	609a      	str	r2, [r3, #8]
    bdb6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    bdba:	609a      	str	r2, [r3, #8]
    bdbc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    bdc0:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    bdc2:	f240 228d 	movw	r2, #653	; 0x28d
    bdc6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bdca:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    bdcc:	2000      	movs	r0, #0
    bdce:	4770      	bx	lr
		return -USB_ERR_DENIED;
    bdd0:	f06f 0010 	mvn.w	r0, #16
}
    bdd4:	4770      	bx	lr
    bdd6:	bf00      	nop
    bdd8:	e000e100 	.word	0xe000e100

0000bddc <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    bddc:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    bde0:	8913      	ldrh	r3, [r2, #8]
    bde2:	f023 0301 	bic.w	r3, r3, #1
    bde6:	041b      	lsls	r3, r3, #16
    bde8:	0c1b      	lsrs	r3, r3, #16
    bdea:	8113      	strh	r3, [r2, #8]
    bdec:	4770      	bx	lr

0000bdee <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    bdee:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    bdf2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bdf6:	7298      	strb	r0, [r3, #10]
    bdf8:	4770      	bx	lr

0000bdfa <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    bdfa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    bdfe:	8a18      	ldrh	r0, [r3, #16]
}
    be00:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    be04:	4770      	bx	lr
	...

0000be08 <_usb_d_dev_ep_init>:
{
    be08:	b5f0      	push	{r4, r5, r6, r7, lr}
    be0a:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    be0e:	f010 050f 	ands.w	r5, r0, #15
    be12:	d04d      	beq.n	beb0 <_usb_d_dev_ep_init+0xa8>
    be14:	f1be 0f00 	cmp.w	lr, #0
    be18:	bfb4      	ite	lt
    be1a:	1d6c      	addlt	r4, r5, #5
    be1c:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    be1e:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    be22:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
    be24:	2d05      	cmp	r5, #5
    be26:	d947      	bls.n	beb8 <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
    be28:	f06f 0011 	mvn.w	r0, #17
    be2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    be2e:	f1be 0f00 	cmp.w	lr, #0
    be32:	db1b      	blt.n	be6c <_usb_d_dev_ep_init+0x64>
    be34:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    be38:	4e37      	ldr	r6, [pc, #220]	; (bf18 <_usb_d_dev_ep_init+0x110>)
    be3a:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    be3e:	2d00      	cmp	r5, #0
    be40:	d15e      	bne.n	bf00 <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    be42:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    be46:	4d34      	ldr	r5, [pc, #208]	; (bf18 <_usb_d_dev_ep_init+0x110>)
    be48:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
    be4c:	4d33      	ldr	r5, [pc, #204]	; (bf1c <_usb_d_dev_ep_init+0x114>)
    be4e:	00a6      	lsls	r6, r4, #2
    be50:	1933      	adds	r3, r6, r4
    be52:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    be56:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
    be5a:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
    be5e:	3101      	adds	r1, #1
    be60:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
    be64:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
    be68:	2000      	movs	r0, #0
    be6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    be6c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    be70:	4e29      	ldr	r6, [pc, #164]	; (bf18 <_usb_d_dev_ep_init+0x110>)
    be72:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    be76:	686d      	ldr	r5, [r5, #4]
    be78:	b935      	cbnz	r5, be88 <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    be7a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    be7e:	4d26      	ldr	r5, [pc, #152]	; (bf18 <_usb_d_dev_ep_init+0x110>)
    be80:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    be84:	685f      	ldr	r7, [r3, #4]
    be86:	e7e1      	b.n	be4c <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    be88:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    be8c:	4e22      	ldr	r6, [pc, #136]	; (bf18 <_usb_d_dev_ep_init+0x110>)
    be8e:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    be92:	896d      	ldrh	r5, [r5, #10]
    be94:	4295      	cmp	r5, r2
    be96:	daf0      	bge.n	be7a <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
    be98:	f06f 0012 	mvn.w	r0, #18
    be9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    be9e:	f06f 0013 	mvn.w	r0, #19
    bea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    bea4:	f06f 0013 	mvn.w	r0, #19
    bea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    beaa:	f06f 0012 	mvn.w	r0, #18
    beae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    beb0:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
    beb4:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    beb6:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
    beb8:	eb04 0684 	add.w	r6, r4, r4, lsl #2
    bebc:	4f17      	ldr	r7, [pc, #92]	; (bf1c <_usb_d_dev_ep_init+0x114>)
    bebe:	eb07 0686 	add.w	r6, r7, r6, lsl #2
    bec2:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
    bec6:	2eff      	cmp	r6, #255	; 0xff
    bec8:	d1e9      	bne.n	be9e <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    beca:	2900      	cmp	r1, #0
    becc:	d1af      	bne.n	be2e <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    bece:	b125      	cbz	r5, beda <_usb_d_dev_ep_init+0xd2>
    bed0:	f1be 0f00 	cmp.w	lr, #0
    bed4:	bfa4      	itt	ge
    bed6:	3505      	addge	r5, #5
    bed8:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
    beda:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    bede:	4e0f      	ldr	r6, [pc, #60]	; (bf1c <_usb_d_dev_ep_init+0x114>)
    bee0:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    bee4:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
    bee8:	2dff      	cmp	r5, #255	; 0xff
    beea:	d1db      	bne.n	bea4 <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
    beec:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    bef0:	4e09      	ldr	r6, [pc, #36]	; (bf18 <_usb_d_dev_ep_init+0x110>)
    bef2:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    bef6:	2d00      	cmp	r5, #0
    bef8:	d0d7      	beq.n	beaa <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    befa:	f1be 0f00 	cmp.w	lr, #0
    befe:	dbb5      	blt.n	be6c <_usb_d_dev_ep_init+0x64>
    bf00:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    bf04:	4e04      	ldr	r6, [pc, #16]	; (bf18 <_usb_d_dev_ep_init+0x110>)
    bf06:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    bf0a:	892d      	ldrh	r5, [r5, #8]
    bf0c:	4295      	cmp	r5, r2
    bf0e:	da98      	bge.n	be42 <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
    bf10:	f06f 0012 	mvn.w	r0, #18
    bf14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bf16:	bf00      	nop
    bf18:	00010b40 	.word	0x00010b40
    bf1c:	20000a30 	.word	0x20000a30

0000bf20 <_usb_d_dev_ep_deinit>:
{
    bf20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bf22:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    bf24:	f010 060f 	ands.w	r6, r0, #15
    bf28:	d00e      	beq.n	bf48 <_usb_d_dev_ep_deinit+0x28>
    bf2a:	2f00      	cmp	r7, #0
    bf2c:	bfb4      	ite	lt
    bf2e:	1d73      	addlt	r3, r6, #5
    bf30:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    bf32:	2e05      	cmp	r6, #5
    bf34:	d900      	bls.n	bf38 <_usb_d_dev_ep_deinit+0x18>
    bf36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    bf38:	461d      	mov	r5, r3
    bf3a:	3301      	adds	r3, #1
    bf3c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    bf40:	4a24      	ldr	r2, [pc, #144]	; (bfd4 <_usb_d_dev_ep_deinit+0xb4>)
    bf42:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    bf46:	e002      	b.n	bf4e <_usb_d_dev_ep_deinit+0x2e>
    bf48:	f8df e094 	ldr.w	lr, [pc, #148]	; bfe0 <_usb_d_dev_ep_deinit+0xc0>
    bf4c:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    bf4e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bf52:	4a21      	ldr	r2, [pc, #132]	; (bfd8 <_usb_d_dev_ep_deinit+0xb8>)
    bf54:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bf58:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
    bf5c:	2aff      	cmp	r2, #255	; 0xff
    bf5e:	d0ea      	beq.n	bf36 <_usb_d_dev_ep_deinit+0x16>
    bf60:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    bf62:	2203      	movs	r2, #3
    bf64:	0ff9      	lsrs	r1, r7, #31
    bf66:	4670      	mov	r0, lr
    bf68:	4b1c      	ldr	r3, [pc, #112]	; (bfdc <_usb_d_dev_ep_deinit+0xbc>)
    bf6a:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    bf6c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bf70:	4a19      	ldr	r2, [pc, #100]	; (bfd8 <_usb_d_dev_ep_deinit+0xb8>)
    bf72:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bf76:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    bf7a:	f003 0307 	and.w	r3, r3, #7
    bf7e:	2b01      	cmp	r3, #1
    bf80:	d016      	beq.n	bfb0 <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
    bf82:	2f00      	cmp	r7, #0
    bf84:	db1b      	blt.n	bfbe <_usb_d_dev_ep_deinit+0x9e>
    bf86:	0160      	lsls	r0, r4, #5
    bf88:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    bf8c:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    bf90:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    bf94:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
    bf98:	4b0f      	ldr	r3, [pc, #60]	; (bfd8 <_usb_d_dev_ep_deinit+0xb8>)
    bf9a:	00aa      	lsls	r2, r5, #2
    bf9c:	1951      	adds	r1, r2, r5
    bf9e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    bfa2:	2000      	movs	r0, #0
    bfa4:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
    bfa8:	22ff      	movs	r2, #255	; 0xff
    bfaa:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
    bfae:	e7c2      	b.n	bf36 <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    bfb0:	0160      	lsls	r0, r4, #5
    bfb2:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    bfb6:	2300      	movs	r3, #0
    bfb8:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    bfbc:	e7ec      	b.n	bf98 <_usb_d_dev_ep_deinit+0x78>
    bfbe:	0176      	lsls	r6, r6, #5
    bfc0:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    bfc4:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
    bfc8:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    bfcc:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
    bfd0:	e7e2      	b.n	bf98 <_usb_d_dev_ep_deinit+0x78>
    bfd2:	bf00      	nop
    bfd4:	20000af0 	.word	0x20000af0
    bfd8:	20000a30 	.word	0x20000a30
    bfdc:	0000b4b9 	.word	0x0000b4b9
    bfe0:	20000b04 	.word	0x20000b04

0000bfe4 <_usb_d_dev_ep_enable>:
{
    bfe4:	b4f0      	push	{r4, r5, r6, r7}
    bfe6:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    bfe8:	f010 000f 	ands.w	r0, r0, #15
    bfec:	f000 80a7 	beq.w	c13e <_usb_d_dev_ep_enable+0x15a>
    bff0:	2e00      	cmp	r6, #0
    bff2:	bfb4      	ite	lt
    bff4:	1d43      	addlt	r3, r0, #5
    bff6:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    bff8:	4605      	mov	r5, r0
    bffa:	0142      	lsls	r2, r0, #5
    bffc:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c000:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
    c004:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c006:	2805      	cmp	r0, #5
    c008:	f240 80a0 	bls.w	c14c <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
    c00c:	f06f 0011 	mvn.w	r0, #17
    c010:	e07d      	b.n	c10e <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    c012:	f014 0f77 	tst.w	r4, #119	; 0x77
    c016:	f040 8089 	bne.w	c12c <_usb_d_dev_ep_enable+0x148>
    c01a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    c01e:	2111      	movs	r1, #17
    c020:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c024:	4c9b      	ldr	r4, [pc, #620]	; (c294 <_usb_d_dev_ep_enable+0x2b0>)
    c026:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    c02a:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
    c02e:	4c9a      	ldr	r4, [pc, #616]	; (c298 <_usb_d_dev_ep_enable+0x2b4>)
    c030:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c034:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    c038:	f200 80cd 	bhi.w	c1d6 <_usb_d_dev_ep_enable+0x1f2>
    c03c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    c040:	f200 8112 	bhi.w	c268 <_usb_d_dev_ep_enable+0x284>
    c044:	2980      	cmp	r1, #128	; 0x80
    c046:	f200 8101 	bhi.w	c24c <_usb_d_dev_ep_enable+0x268>
    c04a:	2940      	cmp	r1, #64	; 0x40
    c04c:	f200 8113 	bhi.w	c276 <_usb_d_dev_ep_enable+0x292>
    c050:	2920      	cmp	r1, #32
    c052:	f200 8102 	bhi.w	c25a <_usb_d_dev_ep_enable+0x276>
    c056:	2910      	cmp	r1, #16
    c058:	f200 8114 	bhi.w	c284 <_usb_d_dev_ep_enable+0x2a0>
    c05c:	2908      	cmp	r1, #8
    c05e:	bf94      	ite	ls
    c060:	2600      	movls	r6, #0
    c062:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c064:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c068:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c06a:	f3c1 010d 	ubfx	r1, r1, #0, #14
    c06e:	e0b8      	b.n	c1e2 <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    c070:	f014 0f70 	tst.w	r4, #112	; 0x70
    c074:	d15d      	bne.n	c132 <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    c076:	4e87      	ldr	r6, [pc, #540]	; (c294 <_usb_d_dev_ep_enable+0x2b0>)
    c078:	009f      	lsls	r7, r3, #2
    c07a:	18f9      	adds	r1, r7, r3
    c07c:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    c080:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    c084:	0109      	lsls	r1, r1, #4
    c086:	f001 0170 	and.w	r1, r1, #112	; 0x70
    c08a:	430c      	orrs	r4, r1
    c08c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c090:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c094:	443b      	add	r3, r7
    c096:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    c09a:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
    c09e:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c0a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    c0a6:	d80f      	bhi.n	c0c8 <_usb_d_dev_ep_enable+0xe4>
    c0a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    c0ac:	d819      	bhi.n	c0e2 <_usb_d_dev_ep_enable+0xfe>
    c0ae:	2b80      	cmp	r3, #128	; 0x80
    c0b0:	d819      	bhi.n	c0e6 <_usb_d_dev_ep_enable+0x102>
    c0b2:	2b40      	cmp	r3, #64	; 0x40
    c0b4:	d819      	bhi.n	c0ea <_usb_d_dev_ep_enable+0x106>
    c0b6:	2b20      	cmp	r3, #32
    c0b8:	d819      	bhi.n	c0ee <_usb_d_dev_ep_enable+0x10a>
    c0ba:	2b10      	cmp	r3, #16
    c0bc:	d819      	bhi.n	c0f2 <_usb_d_dev_ep_enable+0x10e>
    c0be:	2b08      	cmp	r3, #8
    c0c0:	bf94      	ite	ls
    c0c2:	2300      	movls	r3, #0
    c0c4:	2301      	movhi	r3, #1
    c0c6:	e000      	b.n	c0ca <_usb_d_dev_ep_enable+0xe6>
    c0c8:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c0ca:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
    c0ce:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c0d0:	2380      	movs	r3, #128	; 0x80
    c0d2:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    c0d6:	4b6f      	ldr	r3, [pc, #444]	; (c294 <_usb_d_dev_ep_enable+0x2b0>)
    c0d8:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    c0dc:	2000      	movs	r0, #0
    c0de:	76a8      	strb	r0, [r5, #26]
    c0e0:	e015      	b.n	c10e <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c0e2:	2306      	movs	r3, #6
    c0e4:	e7f1      	b.n	c0ca <_usb_d_dev_ep_enable+0xe6>
    c0e6:	2305      	movs	r3, #5
    c0e8:	e7ef      	b.n	c0ca <_usb_d_dev_ep_enable+0xe6>
    c0ea:	2304      	movs	r3, #4
    c0ec:	e7ed      	b.n	c0ca <_usb_d_dev_ep_enable+0xe6>
    c0ee:	2303      	movs	r3, #3
    c0f0:	e7eb      	b.n	c0ca <_usb_d_dev_ep_enable+0xe6>
    c0f2:	2302      	movs	r3, #2
    c0f4:	e7e9      	b.n	c0ca <_usb_d_dev_ep_enable+0xe6>
    c0f6:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c0f8:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c0fc:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c0fe:	2340      	movs	r3, #64	; 0x40
    c100:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    c104:	4b63      	ldr	r3, [pc, #396]	; (c294 <_usb_d_dev_ep_enable+0x2b0>)
    c106:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    c10a:	2000      	movs	r0, #0
    c10c:	72a8      	strb	r0, [r5, #10]
}
    c10e:	bcf0      	pop	{r4, r5, r6, r7}
    c110:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c112:	2106      	movs	r1, #6
    c114:	e7f0      	b.n	c0f8 <_usb_d_dev_ep_enable+0x114>
    c116:	2105      	movs	r1, #5
    c118:	e7ee      	b.n	c0f8 <_usb_d_dev_ep_enable+0x114>
    c11a:	2104      	movs	r1, #4
    c11c:	e7ec      	b.n	c0f8 <_usb_d_dev_ep_enable+0x114>
    c11e:	2103      	movs	r1, #3
    c120:	e7ea      	b.n	c0f8 <_usb_d_dev_ep_enable+0x114>
    c122:	2102      	movs	r1, #2
    c124:	e7e8      	b.n	c0f8 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    c126:	f06f 0011 	mvn.w	r0, #17
    c12a:	e7f0      	b.n	c10e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    c12c:	f06f 0013 	mvn.w	r0, #19
    c130:	e7ed      	b.n	c10e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    c132:	f06f 0013 	mvn.w	r0, #19
    c136:	e7ea      	b.n	c10e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    c138:	f06f 0013 	mvn.w	r0, #19
    c13c:	e7e7      	b.n	c10e <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    c13e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c142:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
    c146:	b2e4      	uxtb	r4, r4
    c148:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
    c14a:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c14c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    c150:	4950      	ldr	r1, [pc, #320]	; (c294 <_usb_d_dev_ep_enable+0x2b0>)
    c152:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    c156:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    c15a:	2aff      	cmp	r2, #255	; 0xff
    c15c:	d0e3      	beq.n	c126 <_usb_d_dev_ep_enable+0x142>
    c15e:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    c160:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c162:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    c166:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    c16a:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    c16e:	f001 0107 	and.w	r1, r1, #7
    c172:	2901      	cmp	r1, #1
    c174:	f43f af4d 	beq.w	c012 <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
    c178:	2e00      	cmp	r6, #0
    c17a:	f6ff af79 	blt.w	c070 <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    c17e:	f014 0f07 	tst.w	r4, #7
    c182:	d1d9      	bne.n	c138 <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    c184:	4e43      	ldr	r6, [pc, #268]	; (c294 <_usb_d_dev_ep_enable+0x2b0>)
    c186:	009f      	lsls	r7, r3, #2
    c188:	18f9      	adds	r1, r7, r3
    c18a:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    c18e:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    c192:	f001 0107 	and.w	r1, r1, #7
    c196:	430c      	orrs	r4, r1
    c198:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    c19c:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c1a0:	443b      	add	r3, r7
    c1a2:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    c1a6:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
    c1aa:	4b3b      	ldr	r3, [pc, #236]	; (c298 <_usb_d_dev_ep_enable+0x2b4>)
    c1ac:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c1b0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    c1b4:	d89f      	bhi.n	c0f6 <_usb_d_dev_ep_enable+0x112>
    c1b6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    c1ba:	d8aa      	bhi.n	c112 <_usb_d_dev_ep_enable+0x12e>
    c1bc:	2980      	cmp	r1, #128	; 0x80
    c1be:	d8aa      	bhi.n	c116 <_usb_d_dev_ep_enable+0x132>
    c1c0:	2940      	cmp	r1, #64	; 0x40
    c1c2:	d8aa      	bhi.n	c11a <_usb_d_dev_ep_enable+0x136>
    c1c4:	2920      	cmp	r1, #32
    c1c6:	d8aa      	bhi.n	c11e <_usb_d_dev_ep_enable+0x13a>
    c1c8:	2910      	cmp	r1, #16
    c1ca:	d8aa      	bhi.n	c122 <_usb_d_dev_ep_enable+0x13e>
    c1cc:	2908      	cmp	r1, #8
    c1ce:	bf94      	ite	ls
    c1d0:	2100      	movls	r1, #0
    c1d2:	2101      	movhi	r1, #1
    c1d4:	e790      	b.n	c0f8 <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c1d6:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c1da:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c1dc:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c1e0:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c1e2:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
    c1e6:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c1e8:	2640      	movs	r6, #64	; 0x40
    c1ea:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c1ee:	2180      	movs	r1, #128	; 0x80
    c1f0:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    c1f4:	4f27      	ldr	r7, [pc, #156]	; (c294 <_usb_d_dev_ep_enable+0x2b0>)
    c1f6:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    c1fa:	2000      	movs	r0, #0
    c1fc:	72a8      	strb	r0, [r5, #10]
    c1fe:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    c200:	009c      	lsls	r4, r3, #2
    c202:	18e1      	adds	r1, r4, r3
    c204:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    c208:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
    c20c:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    c210:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
    c214:	0152      	lsls	r2, r2, #5
    c216:	18b9      	adds	r1, r7, r2
    c218:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    c21a:	4423      	add	r3, r4
    c21c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    c220:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
    c224:	684b      	ldr	r3, [r1, #4]
    c226:	f364 339b 	bfi	r3, r4, #14, #14
    c22a:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    c22c:	684b      	ldr	r3, [r1, #4]
    c22e:	f360 030d 	bfi	r3, r0, #0, #14
    c232:	604b      	str	r3, [r1, #4]
    c234:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    c238:	21b0      	movs	r1, #176	; 0xb0
    c23a:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c23e:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c242:	461a      	mov	r2, r3
    c244:	2310      	movs	r3, #16
    c246:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
    c24a:	e760      	b.n	c10e <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c24c:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c250:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c252:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c256:	2605      	movs	r6, #5
    c258:	e7c3      	b.n	c1e2 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c25a:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c25e:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c260:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c264:	2603      	movs	r6, #3
    c266:	e7bc      	b.n	c1e2 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c268:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c26c:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c26e:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c272:	2606      	movs	r6, #6
    c274:	e7b5      	b.n	c1e2 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c276:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c27a:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c27c:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c280:	2604      	movs	r6, #4
    c282:	e7ae      	b.n	c1e2 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c284:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c288:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c28a:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c28e:	2602      	movs	r6, #2
    c290:	e7a7      	b.n	c1e2 <_usb_d_dev_ep_enable+0x1fe>
    c292:	bf00      	nop
    c294:	20000a30 	.word	0x20000a30
    c298:	0fffc000 	.word	0x0fffc000

0000c29c <_usb_d_dev_ep_stall>:
{
    c29c:	b470      	push	{r4, r5, r6}
    c29e:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    c2a0:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    c2a2:	f010 000f 	ands.w	r0, r0, #15
    c2a6:	d008      	beq.n	c2ba <_usb_d_dev_ep_stall+0x1e>
    c2a8:	2b00      	cmp	r3, #0
    c2aa:	bfb4      	ite	lt
    c2ac:	1d43      	addlt	r3, r0, #5
    c2ae:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
    c2b0:	2805      	cmp	r0, #5
    c2b2:	d903      	bls.n	c2bc <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
    c2b4:	f06f 0011 	mvn.w	r0, #17
    c2b8:	e018      	b.n	c2ec <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
    c2ba:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
    c2bc:	2901      	cmp	r1, #1
    c2be:	d017      	beq.n	c2f0 <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
    c2c0:	2900      	cmp	r1, #0
    c2c2:	d03a      	beq.n	c33a <_usb_d_dev_ep_stall+0x9e>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    c2c4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    c2c8:	4a45      	ldr	r2, [pc, #276]	; (c3e0 <_usb_d_dev_ep_stall+0x144>)
    c2ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c2ce:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    c2d2:	f003 030f 	and.w	r3, r3, #15
    c2d6:	015b      	lsls	r3, r3, #5
    c2d8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c2dc:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    c2e0:	2310      	movs	r3, #16
    c2e2:	40a3      	lsls	r3, r4
    c2e4:	421a      	tst	r2, r3
    c2e6:	bf14      	ite	ne
    c2e8:	2001      	movne	r0, #1
    c2ea:	2000      	moveq	r0, #0
}
    c2ec:	bc70      	pop	{r4, r5, r6}
    c2ee:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    c2f0:	2510      	movs	r5, #16
    c2f2:	40a5      	lsls	r5, r4
    c2f4:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
    c2f6:	493a      	ldr	r1, [pc, #232]	; (c3e0 <_usb_d_dev_ep_stall+0x144>)
    c2f8:	009e      	lsls	r6, r3, #2
    c2fa:	18f2      	adds	r2, r6, r3
    c2fc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    c300:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c304:	f002 020f 	and.w	r2, r2, #15
    c308:	0150      	lsls	r0, r2, #5
    c30a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    c30e:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    c312:	2020      	movs	r0, #32
    c314:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    c318:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c31a:	0152      	lsls	r2, r2, #5
    c31c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c320:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    c324:	4433      	add	r3, r6
    c326:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    c32a:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    c32e:	f042 0208 	orr.w	r2, r2, #8
    c332:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    c336:	2000      	movs	r0, #0
    c338:	e7d8      	b.n	c2ec <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    c33a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    c33e:	4928      	ldr	r1, [pc, #160]	; (c3e0 <_usb_d_dev_ep_stall+0x144>)
    c340:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    c344:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    c348:	f002 020f 	and.w	r2, r2, #15
    c34c:	0151      	lsls	r1, r2, #5
    c34e:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    c352:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    c356:	2010      	movs	r0, #16
    c358:	40a0      	lsls	r0, r4
	if (!is_stalled) {
    c35a:	4205      	tst	r5, r0
    c35c:	d03c      	beq.n	c3d8 <_usb_d_dev_ep_stall+0x13c>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    c35e:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c360:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    c364:	2020      	movs	r0, #32
    c366:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    c368:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c36a:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    c36e:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    c372:	4202      	tst	r2, r0
    c374:	d007      	beq.n	c386 <_usb_d_dev_ep_stall+0xea>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c376:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    c37a:	2201      	movs	r2, #1
    c37c:	fa02 f404 	lsl.w	r4, r2, r4
    c380:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c382:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    c386:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    c38a:	4815      	ldr	r0, [pc, #84]	; (c3e0 <_usb_d_dev_ep_stall+0x144>)
    c38c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    c390:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
    c394:	f002 0207 	and.w	r2, r2, #7
    c398:	2a01      	cmp	r2, #1
    c39a:	d00c      	beq.n	c3b6 <_usb_d_dev_ep_stall+0x11a>
		ept->flags.bits.is_stalled = 0;
    c39c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    c3a0:	4a0f      	ldr	r2, [pc, #60]	; (c3e0 <_usb_d_dev_ep_stall+0x144>)
    c3a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c3a6:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    c3aa:	f36f 02c3 	bfc	r2, #3, #1
    c3ae:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    c3b2:	2000      	movs	r0, #0
    c3b4:	e79a      	b.n	c2ec <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    c3b6:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    c3ba:	f012 0f30 	tst.w	r2, #48	; 0x30
    c3be:	d10d      	bne.n	c3dc <_usb_d_dev_ep_stall+0x140>
			ept->flags.bits.is_stalled = 0;
    c3c0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    c3c4:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    c3c8:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    c3cc:	f36f 02c3 	bfc	r2, #3, #1
    c3d0:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    c3d4:	2000      	movs	r0, #0
    c3d6:	e789      	b.n	c2ec <_usb_d_dev_ep_stall+0x50>
    c3d8:	2000      	movs	r0, #0
    c3da:	e787      	b.n	c2ec <_usb_d_dev_ep_stall+0x50>
    c3dc:	2000      	movs	r0, #0
    c3de:	e785      	b.n	c2ec <_usb_d_dev_ep_stall+0x50>
    c3e0:	20000a30 	.word	0x20000a30

0000c3e4 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    c3e4:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    c3e6:	f000 040f 	and.w	r4, r0, #15
    c3ea:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    c3ec:	4a14      	ldr	r2, [pc, #80]	; (c440 <_usb_d_dev_ep_read_req+0x5c>)
    c3ee:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    c3f0:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    c3f2:	6840      	ldr	r0, [r0, #4]
    c3f4:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    c3f8:	2c05      	cmp	r4, #5
    c3fa:	d817      	bhi.n	c42c <_usb_d_dev_ep_read_req+0x48>
    c3fc:	b1c9      	cbz	r1, c432 <_usb_d_dev_ep_read_req+0x4e>
    c3fe:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    c402:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    c406:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    c408:	2a11      	cmp	r2, #17
    c40a:	d115      	bne.n	c438 <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    c40c:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    c410:	f012 0f10 	tst.w	r2, #16
    c414:	d102      	bne.n	c41c <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
    c416:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    c418:	bc30      	pop	{r4, r5}
    c41a:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    c41c:	682c      	ldr	r4, [r5, #0]
    c41e:	686a      	ldr	r2, [r5, #4]
    c420:	600c      	str	r4, [r1, #0]
    c422:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c424:	2210      	movs	r2, #16
    c426:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
    c42a:	e7f5      	b.n	c418 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
    c42c:	f06f 0011 	mvn.w	r0, #17
    c430:	e7f2      	b.n	c418 <_usb_d_dev_ep_read_req+0x34>
    c432:	f06f 0011 	mvn.w	r0, #17
    c436:	e7ef      	b.n	c418 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
    c438:	f06f 0012 	mvn.w	r0, #18
    c43c:	e7ec      	b.n	c418 <_usb_d_dev_ep_read_req+0x34>
    c43e:	bf00      	nop
    c440:	20000a30 	.word	0x20000a30

0000c444 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    c444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c448:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    c44a:	7a03      	ldrb	r3, [r0, #8]
    c44c:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    c44e:	f013 030f 	ands.w	r3, r3, #15
    c452:	f000 80c2 	beq.w	c5da <_usb_d_dev_ep_trans+0x196>
    c456:	2e00      	cmp	r6, #0
    c458:	bfb4      	ite	lt
    c45a:	1d5a      	addlt	r2, r3, #5
    c45c:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
    c45e:	4614      	mov	r4, r2
    c460:	4969      	ldr	r1, [pc, #420]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c462:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
    c466:	1c55      	adds	r5, r2, #1
    c468:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    c46c:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c470:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    c474:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    c478:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    c47c:	f240 31ff 	movw	r1, #1023	; 0x3ff
    c480:	428a      	cmp	r2, r1
    c482:	d025      	beq.n	c4d0 <_usb_d_dev_ep_trans+0x8c>
    c484:	1e55      	subs	r5, r2, #1
    c486:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    c488:	6841      	ldr	r1, [r0, #4]
    c48a:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    c48c:	2b05      	cmp	r3, #5
    c48e:	f200 8092 	bhi.w	c5b6 <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    c492:	6803      	ldr	r3, [r0, #0]
    c494:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    c498:	d31c      	bcc.n	c4d4 <_usb_d_dev_ep_trans+0x90>
    c49a:	eb03 0c01 	add.w	ip, r3, r1
    c49e:	f8df e180 	ldr.w	lr, [pc, #384]	; c620 <_usb_d_dev_ep_trans+0x1dc>
    c4a2:	45f4      	cmp	ip, lr
    c4a4:	d816      	bhi.n	c4d4 <_usb_d_dev_ep_trans+0x90>
    c4a6:	f013 0f03 	tst.w	r3, #3
    c4aa:	d113      	bne.n	c4d4 <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
    c4ac:	2e00      	cmp	r6, #0
    c4ae:	db2a      	blt.n	c506 <_usb_d_dev_ep_trans+0xc2>
    c4b0:	428a      	cmp	r2, r1
    c4b2:	f200 809c 	bhi.w	c5ee <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
    c4b6:	b34d      	cbz	r5, c50c <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
    c4b8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    c4bc:	4a52      	ldr	r2, [pc, #328]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c4be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c4c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    c4c6:	2b00      	cmp	r3, #0
    c4c8:	d07b      	beq.n	c5c2 <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
    c4ca:	f04f 0800 	mov.w	r8, #0
    c4ce:	e00c      	b.n	c4ea <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c4d0:	4615      	mov	r5, r2
    c4d2:	e7d9      	b.n	c488 <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
    c4d4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    c4d8:	4a4b      	ldr	r2, [pc, #300]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c4da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c4de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    c4e2:	2b00      	cmp	r3, #0
    c4e4:	d06a      	beq.n	c5bc <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
    c4e6:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    c4ea:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    c4ee:	4a46      	ldr	r2, [pc, #280]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c4f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c4f4:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    c4f8:	f013 0f08 	tst.w	r3, #8
    c4fc:	d009      	beq.n	c512 <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
    c4fe:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    c500:	b003      	add	sp, #12
    c502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
    c506:	f04f 0800 	mov.w	r8, #0
    c50a:	e7ee      	b.n	c4ea <_usb_d_dev_ep_trans+0xa6>
    c50c:	f04f 0800 	mov.w	r8, #0
    c510:	e7eb      	b.n	c4ea <_usb_d_dev_ep_trans+0xa6>
    c512:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
    c514:	a801      	add	r0, sp, #4
    c516:	4b3d      	ldr	r3, [pc, #244]	; (c60c <_usb_d_dev_ep_trans+0x1c8>)
    c518:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    c51a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    c51e:	4a3a      	ldr	r2, [pc, #232]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c520:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c524:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    c528:	f013 0f40 	tst.w	r3, #64	; 0x40
    c52c:	d13c      	bne.n	c5a8 <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
    c52e:	eb04 0984 	add.w	r9, r4, r4, lsl #2
    c532:	4b35      	ldr	r3, [pc, #212]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c534:	eb03 0989 	add.w	r9, r3, r9, lsl #2
    c538:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    c53c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c540:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
    c544:	a801      	add	r0, sp, #4
    c546:	4b32      	ldr	r3, [pc, #200]	; (c610 <_usb_d_dev_ep_trans+0x1cc>)
    c548:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    c54a:	f8da 3000 	ldr.w	r3, [sl]
    c54e:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
    c552:	f8da 3004 	ldr.w	r3, [sl, #4]
    c556:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
    c55a:	2300      	movs	r3, #0
    c55c:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    c560:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
    c562:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    c566:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
    c56a:	f368 1345 	bfi	r3, r8, #5, #1
    c56e:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    c572:	f89a 3009 	ldrb.w	r3, [sl, #9]
    c576:	b1e3      	cbz	r3, c5b2 <_usb_d_dev_ep_trans+0x16e>
    c578:	fab5 f585 	clz	r5, r5
    c57c:	096d      	lsrs	r5, r5, #5
    c57e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    c582:	4b21      	ldr	r3, [pc, #132]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c584:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    c588:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
    c58c:	f365 1304 	bfi	r3, r5, #4, #1
    c590:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
    c594:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
    c596:	f04f 0100 	mov.w	r1, #0
    c59a:	4638      	mov	r0, r7
    c59c:	bfb4      	ite	lt
    c59e:	4b1d      	ldrlt	r3, [pc, #116]	; (c614 <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
    c5a0:	4b1d      	ldrge	r3, [pc, #116]	; (c618 <_usb_d_dev_ep_trans+0x1d4>)
    c5a2:	4798      	blx	r3
	return ERR_NONE;
    c5a4:	2000      	movs	r0, #0
    c5a6:	e7ab      	b.n	c500 <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
    c5a8:	a801      	add	r0, sp, #4
    c5aa:	4b19      	ldr	r3, [pc, #100]	; (c610 <_usb_d_dev_ep_trans+0x1cc>)
    c5ac:	4798      	blx	r3
		return USB_BUSY;
    c5ae:	2001      	movs	r0, #1
    c5b0:	e7a6      	b.n	c500 <_usb_d_dev_ep_trans+0xbc>
    c5b2:	2500      	movs	r5, #0
    c5b4:	e7e3      	b.n	c57e <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
    c5b6:	f06f 0011 	mvn.w	r0, #17
    c5ba:	e7a1      	b.n	c500 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    c5bc:	f06f 0012 	mvn.w	r0, #18
    c5c0:	e79e      	b.n	c500 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
    c5c2:	f06f 0011 	mvn.w	r0, #17
    c5c6:	e79b      	b.n	c500 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    c5c8:	f06f 0012 	mvn.w	r0, #18
    c5cc:	e798      	b.n	c500 <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
    c5ce:	6841      	ldr	r1, [r0, #4]
    c5d0:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
    c5d4:	4f11      	ldr	r7, [pc, #68]	; (c61c <_usb_d_dev_ep_trans+0x1d8>)
    c5d6:	2400      	movs	r4, #0
    c5d8:	e75b      	b.n	c492 <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c5da:	4a0b      	ldr	r2, [pc, #44]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c5dc:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    c5e0:	f240 31ff 	movw	r1, #1023	; 0x3ff
    c5e4:	428a      	cmp	r2, r1
    c5e6:	d0f2      	beq.n	c5ce <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
    c5e8:	4f0c      	ldr	r7, [pc, #48]	; (c61c <_usb_d_dev_ep_trans+0x1d8>)
    c5ea:	2400      	movs	r4, #0
    c5ec:	e74a      	b.n	c484 <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
    c5ee:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    c5f2:	4a05      	ldr	r2, [pc, #20]	; (c608 <_usb_d_dev_ep_trans+0x1c4>)
    c5f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c5f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    c5fc:	2b00      	cmp	r3, #0
    c5fe:	d0e3      	beq.n	c5c8 <_usb_d_dev_ep_trans+0x184>
    c600:	f04f 0801 	mov.w	r8, #1
    c604:	e771      	b.n	c4ea <_usb_d_dev_ep_trans+0xa6>
    c606:	bf00      	nop
    c608:	20000a30 	.word	0x20000a30
    c60c:	00007399 	.word	0x00007399
    c610:	000073a7 	.word	0x000073a7
    c614:	0000b669 	.word	0x0000b669
    c618:	0000b7ed 	.word	0x0000b7ed
    c61c:	20000b04 	.word	0x20000b04
    c620:	20041fff 	.word	0x20041fff

0000c624 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    c624:	4b07      	ldr	r3, [pc, #28]	; (c644 <_usb_d_dev_register_callback+0x20>)
    c626:	2900      	cmp	r1, #0
    c628:	bf08      	it	eq
    c62a:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    c62c:	2801      	cmp	r0, #1
    c62e:	d004      	beq.n	c63a <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    c630:	b910      	cbnz	r0, c638 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    c632:	4b05      	ldr	r3, [pc, #20]	; (c648 <_usb_d_dev_register_callback+0x24>)
    c634:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
    c638:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    c63a:	4b03      	ldr	r3, [pc, #12]	; (c648 <_usb_d_dev_register_callback+0x24>)
    c63c:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
    c640:	4770      	bx	lr
    c642:	bf00      	nop
    c644:	0000b3d9 	.word	0x0000b3d9
    c648:	20000a30 	.word	0x20000a30

0000c64c <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    c64c:	4b0a      	ldr	r3, [pc, #40]	; (c678 <_usb_d_dev_register_ep_callback+0x2c>)
    c64e:	2900      	cmp	r1, #0
    c650:	bf08      	it	eq
    c652:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    c654:	4603      	mov	r3, r0
    c656:	b138      	cbz	r0, c668 <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    c658:	2801      	cmp	r0, #1
    c65a:	d009      	beq.n	c670 <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    c65c:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    c65e:	bf04      	itt	eq
    c660:	4b06      	ldreq	r3, [pc, #24]	; (c67c <_usb_d_dev_register_ep_callback+0x30>)
    c662:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
    c666:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    c668:	4b04      	ldr	r3, [pc, #16]	; (c67c <_usb_d_dev_register_ep_callback+0x30>)
    c66a:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    c66e:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    c670:	4b02      	ldr	r3, [pc, #8]	; (c67c <_usb_d_dev_register_ep_callback+0x30>)
    c672:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
    c676:	4770      	bx	lr
    c678:	0000b3d9 	.word	0x0000b3d9
    c67c:	20000a30 	.word	0x20000a30

0000c680 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    c680:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    c682:	4b01      	ldr	r3, [pc, #4]	; (c688 <USB_0_Handler+0x8>)
    c684:	4798      	blx	r3
    c686:	bd08      	pop	{r3, pc}
    c688:	0000b9dd 	.word	0x0000b9dd

0000c68c <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    c68c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    c68e:	4b01      	ldr	r3, [pc, #4]	; (c694 <USB_1_Handler+0x8>)
    c690:	4798      	blx	r3
    c692:	bd08      	pop	{r3, pc}
    c694:	0000b9dd 	.word	0x0000b9dd

0000c698 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    c698:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    c69a:	4b01      	ldr	r3, [pc, #4]	; (c6a0 <USB_2_Handler+0x8>)
    c69c:	4798      	blx	r3
    c69e:	bd08      	pop	{r3, pc}
    c6a0:	0000b9dd 	.word	0x0000b9dd

0000c6a4 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    c6a4:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    c6a6:	4b01      	ldr	r3, [pc, #4]	; (c6ac <USB_3_Handler+0x8>)
    c6a8:	4798      	blx	r3
    c6aa:	bd08      	pop	{r3, pc}
    c6ac:	0000b9dd 	.word	0x0000b9dd

0000c6b0 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    c6b0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    c6b2:	4604      	mov	r4, r0
    c6b4:	b340      	cbz	r0, c708 <_wdt_init+0x58>
    c6b6:	6800      	ldr	r0, [r0, #0]
    c6b8:	3000      	adds	r0, #0
    c6ba:	bf18      	it	ne
    c6bc:	2001      	movne	r0, #1
    c6be:	2250      	movs	r2, #80	; 0x50
    c6c0:	4915      	ldr	r1, [pc, #84]	; (c718 <_wdt_init+0x68>)
    c6c2:	4b16      	ldr	r3, [pc, #88]	; (c71c <_wdt_init+0x6c>)
    c6c4:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    c6c6:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    c6c8:	689a      	ldr	r2, [r3, #8]
    c6ca:	f012 0f0e 	tst.w	r2, #14
    c6ce:	d1fb      	bne.n	c6c8 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    c6d0:	781a      	ldrb	r2, [r3, #0]
    c6d2:	09d2      	lsrs	r2, r2, #7
    c6d4:	d11a      	bne.n	c70c <_wdt_init+0x5c>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    c6d6:	689a      	ldr	r2, [r3, #8]
    c6d8:	f012 0f0e 	tst.w	r2, #14
    c6dc:	d1fb      	bne.n	c6d6 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    c6de:	781a      	ldrb	r2, [r3, #0]
    c6e0:	f012 0f02 	tst.w	r2, #2
    c6e4:	d115      	bne.n	c712 <_wdt_init+0x62>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    c6e6:	781a      	ldrb	r2, [r3, #0]
    c6e8:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    c6ec:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    c6ee:	689a      	ldr	r2, [r3, #8]
    c6f0:	f012 0f0e 	tst.w	r2, #14
    c6f4:	d1fb      	bne.n	c6ee <_wdt_init+0x3e>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    c6f6:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    c6f8:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    c6fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    c6fe:	f043 030b 	orr.w	r3, r3, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
    c702:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    c704:	2000      	movs	r0, #0
    c706:	bd10      	pop	{r4, pc}
    c708:	2000      	movs	r0, #0
    c70a:	e7d8      	b.n	c6be <_wdt_init+0xe>
		return ERR_DENIED;
    c70c:	f06f 0010 	mvn.w	r0, #16
    c710:	bd10      	pop	{r4, pc}
    c712:	f06f 0010 	mvn.w	r0, #16
}
    c716:	bd10      	pop	{r4, pc}
    c718:	00010b88 	.word	0x00010b88
    c71c:	000089cd 	.word	0x000089cd

0000c720 <RTC_Scheduler_ping_cb>:
static struct timer_task RTC_Scheduler_heartbeat;

static void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{

	pingflag++;
    c720:	4a12      	ldr	r2, [pc, #72]	; (c76c <RTC_Scheduler_ping_cb+0x4c>)
    c722:	7813      	ldrb	r3, [r2, #0]
    c724:	3301      	adds	r3, #1
    c726:	b2db      	uxtb	r3, r3
    c728:	7013      	strb	r3, [r2, #0]
	
	switch (pingflag%4)
    c72a:	7813      	ldrb	r3, [r2, #0]
    c72c:	f003 0303 	and.w	r3, r3, #3
    c730:	2b03      	cmp	r3, #3
    c732:	d81a      	bhi.n	c76a <RTC_Scheduler_ping_cb+0x4a>
    c734:	e8df f003 	tbb	[pc, r3]
    c738:	140e0802 	.word	0x140e0802
	{
		case 0:
			GRID_PORT_N.ping_flag = 1;
    c73c:	2101      	movs	r1, #1
    c73e:	f642 7348 	movw	r3, #12104	; 0x2f48
    c742:	4a0b      	ldr	r2, [pc, #44]	; (c770 <RTC_Scheduler_ping_cb+0x50>)
    c744:	54d1      	strb	r1, [r2, r3]
			break;
    c746:	4770      	bx	lr
		case 1:
			GRID_PORT_E.ping_flag = 1;
    c748:	2101      	movs	r1, #1
    c74a:	f642 7348 	movw	r3, #12104	; 0x2f48
    c74e:	4a09      	ldr	r2, [pc, #36]	; (c774 <RTC_Scheduler_ping_cb+0x54>)
    c750:	54d1      	strb	r1, [r2, r3]
			break;
    c752:	4770      	bx	lr
		case 2:
			GRID_PORT_S.ping_flag = 1;
    c754:	2101      	movs	r1, #1
    c756:	f642 7348 	movw	r3, #12104	; 0x2f48
    c75a:	4a07      	ldr	r2, [pc, #28]	; (c778 <RTC_Scheduler_ping_cb+0x58>)
    c75c:	54d1      	strb	r1, [r2, r3]
			break;
    c75e:	4770      	bx	lr
		case 3:
			GRID_PORT_W.ping_flag = 1;
    c760:	2101      	movs	r1, #1
    c762:	f642 7348 	movw	r3, #12104	; 0x2f48
    c766:	4a05      	ldr	r2, [pc, #20]	; (c77c <RTC_Scheduler_ping_cb+0x5c>)
    c768:	54d1      	strb	r1, [r2, r3]
    c76a:	4770      	bx	lr
    c76c:	20000df0 	.word	0x20000df0
    c770:	200012a4 	.word	0x200012a4
    c774:	20010950 	.word	0x20010950
    c778:	2000a9b4 	.word	0x2000a9b4
    c77c:	20007a64 	.word	0x20007a64

0000c780 <RTC_Scheduler_report_cb>:
}

volatile uint8_t scheduler_report_flag = 0;
static void RTC_Scheduler_report_cb(const struct timer_task *const timer_task)
{
	scheduler_report_flag = 1;
    c780:	2201      	movs	r2, #1
    c782:	4b01      	ldr	r3, [pc, #4]	; (c788 <RTC_Scheduler_report_cb+0x8>)
    c784:	705a      	strb	r2, [r3, #1]
    c786:	4770      	bx	lr
    c788:	20000df0 	.word	0x20000df0

0000c78c <RTC_Scheduler_heartbeat_cb>:
{
    c78c:	b510      	push	{r4, lr}
	grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    c78e:	230c      	movs	r3, #12
    c790:	2200      	movs	r2, #0
    c792:	4611      	mov	r1, r2
    c794:	4801      	ldr	r0, [pc, #4]	; (c79c <RTC_Scheduler_heartbeat_cb+0x10>)
    c796:	4c02      	ldr	r4, [pc, #8]	; (c7a0 <RTC_Scheduler_heartbeat_cb+0x14>)
    c798:	47a0      	blx	r4
    c79a:	bd10      	pop	{r4, pc}
    c79c:	200138a0 	.word	0x200138a0
    c7a0:	00006989 	.word	0x00006989

0000c7a4 <RTC_Scheduler_realtime_cb>:
{
    c7a4:	b530      	push	{r4, r5, lr}
    c7a6:	b083      	sub	sp, #12
	grid_sys_rtc_tick_time(&grid_sys_state);	
    c7a8:	4d18      	ldr	r5, [pc, #96]	; (c80c <RTC_Scheduler_realtime_cb+0x68>)
    c7aa:	4628      	mov	r0, r5
    c7ac:	4b18      	ldr	r3, [pc, #96]	; (c810 <RTC_Scheduler_realtime_cb+0x6c>)
    c7ae:	4798      	blx	r3
	grid_task_timer_tick(&grid_task_state);
    c7b0:	4818      	ldr	r0, [pc, #96]	; (c814 <RTC_Scheduler_realtime_cb+0x70>)
    c7b2:	4b19      	ldr	r3, [pc, #100]	; (c818 <RTC_Scheduler_realtime_cb+0x74>)
    c7b4:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
    c7b6:	a801      	add	r0, sp, #4
    c7b8:	4b18      	ldr	r3, [pc, #96]	; (c81c <RTC_Scheduler_realtime_cb+0x78>)
    c7ba:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    c7bc:	4a18      	ldr	r2, [pc, #96]	; (c820 <RTC_Scheduler_realtime_cb+0x7c>)
    c7be:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    c7c2:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    c7c6:	f8d2 4110 	ldr.w	r4, [r2, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    c7ca:	405c      	eors	r4, r3
    c7cc:	400c      	ands	r4, r1
    c7ce:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    c7d0:	a801      	add	r0, sp, #4
    c7d2:	4b14      	ldr	r3, [pc, #80]	; (c824 <RTC_Scheduler_realtime_cb+0x80>)
    c7d4:	4798      	blx	r3
	uint8_t mapmode_value = !gpio_get_pin_level(MAP_MODE);
    c7d6:	f484 6300 	eor.w	r3, r4, #2048	; 0x800
    c7da:	f3c3 23c0 	ubfx	r3, r3, #11, #1
	if (mapmode_value != grid_sys_state.mapmodestate){
    c7de:	7aaa      	ldrb	r2, [r5, #10]
    c7e0:	b2d2      	uxtb	r2, r2
    c7e2:	4293      	cmp	r3, r2
    c7e4:	d008      	beq.n	c7f8 <RTC_Scheduler_realtime_cb+0x54>
		grid_sys_state.mapmodestate = mapmode_value;
    c7e6:	72ab      	strb	r3, [r5, #10]
		if (grid_sys_state.mapmodestate == 0){ // RELEASE
    c7e8:	7aab      	ldrb	r3, [r5, #10]
    c7ea:	b13b      	cbz	r3, c7fc <RTC_Scheduler_realtime_cb+0x58>
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_PRESS);					
    c7ec:	2307      	movs	r3, #7
    c7ee:	2200      	movs	r2, #0
    c7f0:	4611      	mov	r1, r2
    c7f2:	480d      	ldr	r0, [pc, #52]	; (c828 <RTC_Scheduler_realtime_cb+0x84>)
    c7f4:	4c0d      	ldr	r4, [pc, #52]	; (c82c <RTC_Scheduler_realtime_cb+0x88>)
    c7f6:	47a0      	blx	r4
}
    c7f8:	b003      	add	sp, #12
    c7fa:	bd30      	pop	{r4, r5, pc}
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_RELEASE);
    c7fc:	2308      	movs	r3, #8
    c7fe:	2200      	movs	r2, #0
    c800:	4611      	mov	r1, r2
    c802:	4809      	ldr	r0, [pc, #36]	; (c828 <RTC_Scheduler_realtime_cb+0x84>)
    c804:	4c09      	ldr	r4, [pc, #36]	; (c82c <RTC_Scheduler_realtime_cb+0x88>)
    c806:	47a0      	blx	r4
    c808:	e7f6      	b.n	c7f8 <RTC_Scheduler_realtime_cb+0x54>
    c80a:	bf00      	nop
    c80c:	20007158 	.word	0x20007158
    c810:	00005559 	.word	0x00005559
    c814:	20007a40 	.word	0x20007a40
    c818:	00004b49 	.word	0x00004b49
    c81c:	00007399 	.word	0x00007399
    c820:	41008000 	.word	0x41008000
    c824:	000073a7 	.word	0x000073a7
    c828:	200138a0 	.word	0x200138a0
    c82c:	00006989 	.word	0x00006989

0000c830 <init_timer>:
#define RTC1SEC 16384

#define RTC1MS (RTC1SEC/1000)

void init_timer(void)
{
    c830:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
    c832:	4c18      	ldr	r4, [pc, #96]	; (c894 <init_timer+0x64>)
    c834:	f44f 63c8 	mov.w	r3, #1600	; 0x640
    c838:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    c83a:	4b17      	ldr	r3, [pc, #92]	; (c898 <init_timer+0x68>)
    c83c:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    c83e:	2301      	movs	r3, #1
    c840:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_heartbeat.interval = RTC1MS*GRID_PARAMETER_HEARTBEAT_interval;
    c842:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    c846:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
    c848:	4a14      	ldr	r2, [pc, #80]	; (c89c <init_timer+0x6c>)
    c84a:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
    c84c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_report.interval = RTC1SEC/10;
    c850:	f240 6266 	movw	r2, #1638	; 0x666
    c854:	6362      	str	r2, [r4, #52]	; 0x34
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
    c856:	4a12      	ldr	r2, [pc, #72]	; (c8a0 <init_timer+0x70>)
    c858:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_report.mode     = TIMER_TASK_REPEAT;
    c85a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	
	RTC_Scheduler_realtime.interval = 1;
    c85e:	64a3      	str	r3, [r4, #72]	; 0x48
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    c860:	4a10      	ldr	r2, [pc, #64]	; (c8a4 <init_timer+0x74>)
    c862:	64e2      	str	r2, [r4, #76]	; 0x4c
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    c864:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    c868:	4d0f      	ldr	r5, [pc, #60]	; (c8a8 <init_timer+0x78>)
    c86a:	1d21      	adds	r1, r4, #4
    c86c:	4628      	mov	r0, r5
    c86e:	4e0f      	ldr	r6, [pc, #60]	; (c8ac <init_timer+0x7c>)
    c870:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
    c872:	f104 0118 	add.w	r1, r4, #24
    c876:	4628      	mov	r0, r5
    c878:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_report);
    c87a:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    c87e:	4628      	mov	r0, r5
    c880:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    c882:	f104 0140 	add.w	r1, r4, #64	; 0x40
    c886:	4628      	mov	r0, r5
    c888:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    c88a:	4628      	mov	r0, r5
    c88c:	4b08      	ldr	r3, [pc, #32]	; (c8b0 <init_timer+0x80>)
    c88e:	4798      	blx	r3
    c890:	bd70      	pop	{r4, r5, r6, pc}
    c892:	bf00      	nop
    c894:	20000df0 	.word	0x20000df0
    c898:	0000c721 	.word	0x0000c721
    c89c:	0000c78d 	.word	0x0000c78d
    c8a0:	0000c781 	.word	0x0000c781
    c8a4:	0000c7a5 	.word	0x0000c7a5
    c8a8:	20000f8c 	.word	0x20000f8c
    c8ac:	00007ec5 	.word	0x00007ec5
    c8b0:	00007e85 	.word	0x00007e85

0000c8b4 <main>:
}

//====================== USB TEST =====================//

int main(void)
{
    c8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c8b8:	b091      	sub	sp, #68	; 0x44

	


	atmel_start_init();	
    c8ba:	4b86      	ldr	r3, [pc, #536]	; (cad4 <main+0x220>)
    c8bc:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
    c8be:	4d86      	ldr	r5, [pc, #536]	; (cad8 <main+0x224>)
    c8c0:	4986      	ldr	r1, [pc, #536]	; (cadc <main+0x228>)
    c8c2:	4628      	mov	r0, r5
    c8c4:	4c86      	ldr	r4, [pc, #536]	; (cae0 <main+0x22c>)
    c8c6:	47a0      	blx	r4

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "D51 Init");
    c8c8:	4986      	ldr	r1, [pc, #536]	; (cae4 <main+0x230>)
    c8ca:	4628      	mov	r0, r5
    c8cc:	47a0      	blx	r4
	grid_d51_init(); // Check User Row
    c8ce:	4b86      	ldr	r3, [pc, #536]	; (cae8 <main+0x234>)
    c8d0:	4798      	blx	r3


	#include "usb/class/midi/device/audiodf_midi.h"
	audiodf_midi_init();
    c8d2:	4b86      	ldr	r3, [pc, #536]	; (caec <main+0x238>)
    c8d4:	4798      	blx	r3

	composite_device_start();
    c8d6:	4b86      	ldr	r3, [pc, #536]	; (caf0 <main+0x23c>)
    c8d8:	4798      	blx	r3


	grid_usb_serial_init();
    c8da:	4b86      	ldr	r3, [pc, #536]	; (caf4 <main+0x240>)
    c8dc:	4798      	blx	r3
	grid_usb_midi_init();
    c8de:	4b86      	ldr	r3, [pc, #536]	; (caf8 <main+0x244>)
    c8e0:	4798      	blx	r3
		

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Initialized");
    c8e2:	4986      	ldr	r1, [pc, #536]	; (cafc <main+0x248>)
    c8e4:	4628      	mov	r0, r5
    c8e6:	47a0      	blx	r4
		
	grid_module_common_init();
    c8e8:	4b85      	ldr	r3, [pc, #532]	; (cb00 <main+0x24c>)
    c8ea:	4798      	blx	r3
	//grid_ui_reinit(&grid_ui_state);
	
			
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Grid Module Initialized");
    c8ec:	4985      	ldr	r1, [pc, #532]	; (cb04 <main+0x250>)
    c8ee:	4628      	mov	r0, r5
    c8f0:	47a0      	blx	r4

	init_timer();
    c8f2:	4b85      	ldr	r3, [pc, #532]	; (cb08 <main+0x254>)
    c8f4:	4798      	blx	r3
	uint32_t loopwarp = 0;
	
	uint8_t usb_init_flag = 0;	

	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Entering Main Loop");
    c8f6:	4985      	ldr	r1, [pc, #532]	; (cb0c <main+0x258>)
    c8f8:	4628      	mov	r0, r5
    c8fa:	47a0      	blx	r4
	

	// Init Bank Color Bug when config was previously saved
	
	grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    c8fc:	4c84      	ldr	r4, [pc, #528]	; (cb10 <main+0x25c>)
    c8fe:	4621      	mov	r1, r4
    c900:	4884      	ldr	r0, [pc, #528]	; (cb14 <main+0x260>)
    c902:	4b85      	ldr	r3, [pc, #532]	; (cb18 <main+0x264>)
    c904:	4798      	blx	r3
	grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);	
    c906:	4621      	mov	r1, r4
    c908:	4884      	ldr	r0, [pc, #528]	; (cb1c <main+0x268>)
    c90a:	4b85      	ldr	r3, [pc, #532]	; (cb20 <main+0x26c>)
    c90c:	4798      	blx	r3
	uint8_t usb_init_flag = 0;	
    c90e:	2300      	movs	r3, #0
    c910:	930b      	str	r3, [sp, #44]	; 0x2c
	uint32_t loopwarp = 0;
    c912:	9304      	str	r3, [sp, #16]
	uint32_t loopcounter = 0;
    c914:	9306      	str	r3, [sp, #24]
		
	
	while (1) {
	
			
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
    c916:	f8df 9278 	ldr.w	r9, [pc, #632]	; cb90 <main+0x2dc>
			if (usb_d_get_frame_num() == 0){
				
			}
			else{			
			
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
    c91a:	461c      	mov	r4, r3
		// itt lesz a baj: circ buffer kne
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
		
		if (usblength){	

			GRID_PORT_H.rx_double_buffer_status = 1;			
    c91c:	f8df b274 	ldr.w	fp, [pc, #628]	; cb94 <main+0x2e0>
		}


		// NVM BULK READ
		
		if (GRID_PORT_U.rx_double_buffer_status == 0){
    c920:	f8df a274 	ldr.w	sl, [pc, #628]	; cb98 <main+0x2e4>
    c924:	e144      	b.n	cbb0 <main+0x2fc>
			if (usb_d_get_frame_num() == 0){
    c926:	4b7f      	ldr	r3, [pc, #508]	; (cb24 <main+0x270>)
    c928:	4798      	blx	r3
    c92a:	2800      	cmp	r0, #0
    c92c:	f000 8147 	beq.w	cbbe <main+0x30a>
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
    c930:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    c934:	9301      	str	r3, [sp, #4]
    c936:	9400      	str	r4, [sp, #0]
    c938:	4623      	mov	r3, r4
    c93a:	22ff      	movs	r2, #255	; 0xff
    c93c:	4621      	mov	r1, r4
    c93e:	4875      	ldr	r0, [pc, #468]	; (cb14 <main+0x260>)
    c940:	4d79      	ldr	r5, [pc, #484]	; (cb28 <main+0x274>)
    c942:	47a8      	blx	r5
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
    c944:	4979      	ldr	r1, [pc, #484]	; (cb2c <main+0x278>)
    c946:	4864      	ldr	r0, [pc, #400]	; (cad8 <main+0x224>)
    c948:	4b65      	ldr	r3, [pc, #404]	; (cae0 <main+0x22c>)
    c94a:	4798      	blx	r3
				grid_sys_set_bank(&grid_sys_state, grid_sys_get_bank_number_of_first_valid(&grid_sys_state));
    c94c:	4871      	ldr	r0, [pc, #452]	; (cb14 <main+0x260>)
    c94e:	4b78      	ldr	r3, [pc, #480]	; (cb30 <main+0x27c>)
    c950:	4798      	blx	r3
    c952:	4601      	mov	r1, r0
    c954:	486f      	ldr	r0, [pc, #444]	; (cb14 <main+0x260>)
    c956:	4b77      	ldr	r3, [pc, #476]	; (cb34 <main+0x280>)
    c958:	4798      	blx	r3
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    c95a:	2309      	movs	r3, #9
    c95c:	4622      	mov	r2, r4
    c95e:	4621      	mov	r1, r4
    c960:	4875      	ldr	r0, [pc, #468]	; (cb38 <main+0x284>)
    c962:	4d76      	ldr	r5, [pc, #472]	; (cb3c <main+0x288>)
    c964:	47a8      	blx	r5
				usb_init_flag = 1;
    c966:	2301      	movs	r3, #1
    c968:	930b      	str	r3, [sp, #44]	; 0x2c
    c96a:	e128      	b.n	cbbe <main+0x30a>
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_REQUEST);
    c96c:	230a      	movs	r3, #10
    c96e:	4622      	mov	r2, r4
    c970:	4621      	mov	r1, r4
    c972:	4871      	ldr	r0, [pc, #452]	; (cb38 <main+0x284>)
    c974:	4d71      	ldr	r5, [pc, #452]	; (cb3c <main+0x288>)
    c976:	47a8      	blx	r5
    c978:	e136      	b.n	cbe8 <main+0x334>
		loopcounter++;
    c97a:	9b06      	ldr	r3, [sp, #24]
    c97c:	3301      	adds	r3, #1
    c97e:	9306      	str	r3, [sp, #24]
    c980:	e14a      	b.n	cc18 <main+0x364>
			GRID_PORT_H.rx_double_buffer_status = 1;			
    c982:	2301      	movs	r3, #1
    c984:	f8cb 3020 	str.w	r3, [fp, #32]
			GRID_PORT_H.rx_double_buffer_read_start_index = 0;
    c988:	f8cb 4028 	str.w	r4, [fp, #40]	; 0x28
    c98c:	b285      	uxth	r5, r0
			GRID_PORT_H.rx_double_buffer_seek_start_index = usblength-3; //-3
    c98e:	1eeb      	subs	r3, r5, #3
    c990:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
			grid_port_receive_task(&GRID_PORT_H);
    c994:	4658      	mov	r0, fp
    c996:	4b6a      	ldr	r3, [pc, #424]	; (cb40 <main+0x28c>)
    c998:	4798      	blx	r3
			for(uint32_t i=0; i<usblength; i++){
    c99a:	2d00      	cmp	r5, #0
    c99c:	f000 8154 	beq.w	cc48 <main+0x394>
    c9a0:	2300      	movs	r3, #0
				GRID_PORT_H.rx_double_buffer[i] = 0;
    c9a2:	eb0b 0203 	add.w	r2, fp, r3
    c9a6:	f882 47fc 	strb.w	r4, [r2, #2044]	; 0x7fc
			for(uint32_t i=0; i<usblength; i++){
    c9aa:	3301      	adds	r3, #1
    c9ac:	429d      	cmp	r5, r3
    c9ae:	d1f8      	bne.n	c9a2 <main+0xee>
    c9b0:	e14a      	b.n	cc48 <main+0x394>
			
			if (grid_nvm_ui_bulk_read_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    c9b2:	495a      	ldr	r1, [pc, #360]	; (cb1c <main+0x268>)
    c9b4:	4856      	ldr	r0, [pc, #344]	; (cb10 <main+0x25c>)
    c9b6:	4b63      	ldr	r3, [pc, #396]	; (cb44 <main+0x290>)
    c9b8:	4798      	blx	r3
    c9ba:	2800      	cmp	r0, #0
    c9bc:	f000 8149 	beq.w	cc52 <main+0x39e>
				
				grid_nvm_ui_bulk_read_next(&grid_nvm_state, &grid_ui_state);
    c9c0:	4956      	ldr	r1, [pc, #344]	; (cb1c <main+0x268>)
    c9c2:	4853      	ldr	r0, [pc, #332]	; (cb10 <main+0x25c>)
    c9c4:	4b60      	ldr	r3, [pc, #384]	; (cb48 <main+0x294>)
    c9c6:	4798      	blx	r3
    c9c8:	e143      	b.n	cc52 <main+0x39e>
		

		
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
			
			grid_nvm_ui_bulk_clear_next(&grid_nvm_state, &grid_ui_state);
    c9ca:	4954      	ldr	r1, [pc, #336]	; (cb1c <main+0x268>)
    c9cc:	4850      	ldr	r0, [pc, #320]	; (cb10 <main+0x25c>)
    c9ce:	4b5f      	ldr	r3, [pc, #380]	; (cb4c <main+0x298>)
    c9d0:	4798      	blx	r3
    c9d2:	e145      	b.n	cc60 <main+0x3ac>
	
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
							
		if (nvmlength){
				
			GRID_PORT_U.rx_double_buffer_status = 1;
    c9d4:	2201      	movs	r2, #1
    c9d6:	f8ca 2020 	str.w	r2, [sl, #32]
			GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    c9da:	f8ca 4028 	str.w	r4, [sl, #40]	; 0x28
			GRID_PORT_U.rx_double_buffer_seek_start_index = nvmlength-1; //-3
    c9de:	3b01      	subs	r3, #1
    c9e0:	f8ca 3024 	str.w	r3, [sl, #36]	; 0x24
				
			// GETS HERE	
			//grid_port_receive_decode(&GRID_PORT_U, 0, nvmlength-1);		
			grid_port_receive_task(&GRID_PORT_U);	
    c9e4:	4650      	mov	r0, sl
    c9e6:	4b56      	ldr	r3, [pc, #344]	; (cb40 <main+0x28c>)
    c9e8:	4798      	blx	r3
    c9ea:	e13e      	b.n	cc6a <main+0x3b6>
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
		
			
		if (grid_sys_state.alert_state){
			
			grid_sys_state.alert_state--;
    c9ec:	4b49      	ldr	r3, [pc, #292]	; (cb14 <main+0x260>)
    c9ee:	889b      	ldrh	r3, [r3, #4]
    c9f0:	3b01      	subs	r3, #1
    c9f2:	b29b      	uxth	r3, r3
    c9f4:	4a47      	ldr	r2, [pc, #284]	; (cb14 <main+0x260>)
    c9f6:	8093      	strh	r3, [r2, #4]
	
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    c9f8:	4610      	mov	r0, r2
    c9fa:	4b55      	ldr	r3, [pc, #340]	; (cb50 <main+0x29c>)
    c9fc:	4798      	blx	r3
    c9fe:	b9b0      	cbnz	r0, ca2e <main+0x17a>
					
				}
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    ca00:	4844      	ldr	r0, [pc, #272]	; (cb14 <main+0x260>)
    ca02:	4b54      	ldr	r3, [pc, #336]	; (cb54 <main+0x2a0>)
    ca04:	4798      	blx	r3
    ca06:	4680      	mov	r8, r0
	
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    ca08:	4b53      	ldr	r3, [pc, #332]	; (cb58 <main+0x2a4>)
    ca0a:	785b      	ldrb	r3, [r3, #1]
    ca0c:	2b00      	cmp	r3, #0
    ca0e:	f000 8179 	beq.w	cd04 <main+0x450>
    ca12:	4625      	mov	r5, r4
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
    ca14:	4e50      	ldr	r6, [pc, #320]	; (cb58 <main+0x2a4>)
    ca16:	4f51      	ldr	r7, [pc, #324]	; (cb5c <main+0x2a8>)
    ca18:	4643      	mov	r3, r8
    ca1a:	4622      	mov	r2, r4
    ca1c:	4629      	mov	r1, r5
    ca1e:	4630      	mov	r0, r6
    ca20:	47b8      	blx	r7
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    ca22:	3501      	adds	r5, #1
    ca24:	b2ed      	uxtb	r5, r5
    ca26:	7873      	ldrb	r3, [r6, #1]
    ca28:	42ab      	cmp	r3, r5
    ca2a:	d8f5      	bhi.n	ca18 <main+0x164>
    ca2c:	e16a      	b.n	cd04 <main+0x450>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    ca2e:	4839      	ldr	r0, [pc, #228]	; (cb14 <main+0x260>)
    ca30:	4b4b      	ldr	r3, [pc, #300]	; (cb60 <main+0x2ac>)
    ca32:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    ca34:	4837      	ldr	r0, [pc, #220]	; (cb14 <main+0x260>)
    ca36:	4b4b      	ldr	r3, [pc, #300]	; (cb64 <main+0x2b0>)
    ca38:	4798      	blx	r3
    ca3a:	9007      	str	r0, [sp, #28]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    ca3c:	4835      	ldr	r0, [pc, #212]	; (cb14 <main+0x260>)
    ca3e:	4b4a      	ldr	r3, [pc, #296]	; (cb68 <main+0x2b4>)
    ca40:	4798      	blx	r3
    ca42:	9008      	str	r0, [sp, #32]
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    ca44:	4833      	ldr	r0, [pc, #204]	; (cb14 <main+0x260>)
    ca46:	4b49      	ldr	r3, [pc, #292]	; (cb6c <main+0x2b8>)
    ca48:	4798      	blx	r3
    ca4a:	9009      	str	r0, [sp, #36]	; 0x24
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    ca4c:	2300      	movs	r3, #0
    ca4e:	9305      	str	r3, [sp, #20]
    ca50:	e032      	b.n	cab8 <main+0x204>
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
    ca52:	9401      	str	r4, [sp, #4]
    ca54:	9400      	str	r4, [sp, #0]
    ca56:	4623      	mov	r3, r4
    ca58:	4622      	mov	r2, r4
    ca5a:	4641      	mov	r1, r8
    ca5c:	483e      	ldr	r0, [pc, #248]	; (cb58 <main+0x2a4>)
    ca5e:	4d44      	ldr	r5, [pc, #272]	; (cb70 <main+0x2bc>)
    ca60:	47a8      	blx	r5
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    ca62:	4f44      	ldr	r7, [pc, #272]	; (cb74 <main+0x2c0>)
    ca64:	9807      	ldr	r0, [sp, #28]
    ca66:	47b8      	blx	r7
    ca68:	4e43      	ldr	r6, [pc, #268]	; (cb78 <main+0x2c4>)
    ca6a:	2200      	movs	r2, #0
    ca6c:	4b43      	ldr	r3, [pc, #268]	; (cb7c <main+0x2c8>)
    ca6e:	47b0      	blx	r6
    ca70:	4d43      	ldr	r5, [pc, #268]	; (cb80 <main+0x2cc>)
    ca72:	47a8      	blx	r5
    ca74:	b2c2      	uxtb	r2, r0
    ca76:	920a      	str	r2, [sp, #40]	; 0x28
    ca78:	9809      	ldr	r0, [sp, #36]	; 0x24
    ca7a:	47b8      	blx	r7
    ca7c:	2200      	movs	r2, #0
    ca7e:	4b3f      	ldr	r3, [pc, #252]	; (cb7c <main+0x2c8>)
    ca80:	47b0      	blx	r6
    ca82:	47a8      	blx	r5
    ca84:	b2c0      	uxtb	r0, r0
    ca86:	9001      	str	r0, [sp, #4]
    ca88:	9808      	ldr	r0, [sp, #32]
    ca8a:	47b8      	blx	r7
    ca8c:	2200      	movs	r2, #0
    ca8e:	4b3b      	ldr	r3, [pc, #236]	; (cb7c <main+0x2c8>)
    ca90:	47b0      	blx	r6
    ca92:	47a8      	blx	r5
    ca94:	b2c0      	uxtb	r0, r0
    ca96:	9000      	str	r0, [sp, #0]
    ca98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ca9a:	4622      	mov	r2, r4
    ca9c:	4641      	mov	r1, r8
    ca9e:	482e      	ldr	r0, [pc, #184]	; (cb58 <main+0x2a4>)
    caa0:	4d38      	ldr	r5, [pc, #224]	; (cb84 <main+0x2d0>)
    caa2:	47a8      	blx	r5
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
    caa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    caa6:	9201      	str	r2, [sp, #4]
    caa8:	9a08      	ldr	r2, [sp, #32]
    caaa:	9200      	str	r2, [sp, #0]
    caac:	9b07      	ldr	r3, [sp, #28]
    caae:	4622      	mov	r2, r4
    cab0:	4641      	mov	r1, r8
    cab2:	4829      	ldr	r0, [pc, #164]	; (cb58 <main+0x2a4>)
    cab4:	4d34      	ldr	r5, [pc, #208]	; (cb88 <main+0x2d4>)
    cab6:	47a8      	blx	r5
    cab8:	9d05      	ldr	r5, [sp, #20]
    caba:	fa5f f885 	uxtb.w	r8, r5
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    cabe:	4826      	ldr	r0, [pc, #152]	; (cb58 <main+0x2a4>)
    cac0:	4a32      	ldr	r2, [pc, #200]	; (cb8c <main+0x2d8>)
    cac2:	4790      	blx	r2
    cac4:	462b      	mov	r3, r5
    cac6:	3301      	adds	r3, #1
    cac8:	9305      	str	r3, [sp, #20]
    caca:	4540      	cmp	r0, r8
    cacc:	d8c1      	bhi.n	ca52 <main+0x19e>
    cace:	e797      	b.n	ca00 <main+0x14c>
					if ((RTC1MS - elapsed)<loopwarp){				
						loopwarp-=(RTC1MS - elapsed);
						loopstart-=(RTC1MS - elapsed);
					}
					else{
						loopwarp-=loopwarp;
    cad0:	9404      	str	r4, [sp, #16]
    cad2:	e140      	b.n	cd56 <main+0x4a2>
    cad4:	000002d1 	.word	0x000002d1
    cad8:	0001009c 	.word	0x0001009c
    cadc:	00010ba0 	.word	0x00010ba0
    cae0:	0000eced 	.word	0x0000eced
    cae4:	00010bb4 	.word	0x00010bb4
    cae8:	00001161 	.word	0x00001161
    caec:	0000d91d 	.word	0x0000d91d
    caf0:	0000e319 	.word	0x0000e319
    caf4:	00006fcd 	.word	0x00006fcd
    caf8:	00006fe1 	.word	0x00006fe1
    cafc:	00010bc0 	.word	0x00010bc0
    cb00:	0000392d 	.word	0x0000392d
    cb04:	00010be0 	.word	0x00010be0
    cb08:	0000c831 	.word	0x0000c831
    cb0c:	00010bf8 	.word	0x00010bf8
    cb10:	20007204 	.word	0x20007204
    cb14:	20007158 	.word	0x20007158
    cb18:	00004dc5 	.word	0x00004dc5
    cb1c:	2000714c 	.word	0x2000714c
    cb20:	000058a9 	.word	0x000058a9
    cb24:	00008701 	.word	0x00008701
    cb28:	000055b5 	.word	0x000055b5
    cb2c:	00010c0c 	.word	0x00010c0c
    cb30:	000054e3 	.word	0x000054e3
    cb34:	0000550b 	.word	0x0000550b
    cb38:	200138a0 	.word	0x200138a0
    cb3c:	00006989 	.word	0x00006989
    cb40:	000021e9 	.word	0x000021e9
    cb44:	000015f3 	.word	0x000015f3
    cb48:	000015f9 	.word	0x000015f9
    cb4c:	00001729 	.word	0x00001729
    cb50:	00005561 	.word	0x00005561
    cb54:	0000556d 	.word	0x0000556d
    cb58:	20013914 	.word	0x20013914
    cb5c:	000035bd 	.word	0x000035bd
    cb60:	00005565 	.word	0x00005565
    cb64:	000055d3 	.word	0x000055d3
    cb68:	000055d7 	.word	0x000055d7
    cb6c:	000055db 	.word	0x000055db
    cb70:	0000346f 	.word	0x0000346f
    cb74:	0000e5e5 	.word	0x0000e5e5
    cb78:	0000e6b1 	.word	0x0000e6b1
    cb7c:	3fe00000 	.word	0x3fe00000
    cb80:	0000ead5 	.word	0x0000ead5
    cb84:	000034b7 	.word	0x000034b7
    cb88:	00003501 	.word	0x00003501
    cb8c:	0000342d 	.word	0x0000342d
    cb90:	00004b41 	.word	0x00004b41
    cb94:	2000d904 	.word	0x2000d904
    cb98:	20004200 	.word	0x20004200
				}
			}
			
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
					
				delay_us(1);			
    cb9c:	2001      	movs	r0, #1
    cb9e:	47b0      	blx	r6
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    cba0:	9903      	ldr	r1, [sp, #12]
    cba2:	4871      	ldr	r0, [pc, #452]	; (cd68 <main+0x4b4>)
    cba4:	47a8      	blx	r5
    cba6:	280f      	cmp	r0, #15
    cba8:	d9f8      	bls.n	cb9c <main+0x2e8>
			loopwarp+= elapsed - RTC1MS;
			
			loopslow++;
		}
		
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);		
    cbaa:	2101      	movs	r1, #1
    cbac:	486f      	ldr	r0, [pc, #444]	; (cd6c <main+0x4b8>)
    cbae:	47c8      	blx	r9
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
    cbb0:	2101      	movs	r1, #1
    cbb2:	486e      	ldr	r0, [pc, #440]	; (cd6c <main+0x4b8>)
    cbb4:	47c8      	blx	r9
		if (usb_init_flag == 0){
    cbb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cbb8:	2b00      	cmp	r3, #0
    cbba:	f43f aeb4 	beq.w	c926 <main+0x72>
 		if (grid_sys_get_bank_valid(&grid_sys_state) == 0 && loopcounter%80 == 0){
    cbbe:	486a      	ldr	r0, [pc, #424]	; (cd68 <main+0x4b4>)
    cbc0:	4b6b      	ldr	r3, [pc, #428]	; (cd70 <main+0x4bc>)
    cbc2:	4798      	blx	r3
    cbc4:	b980      	cbnz	r0, cbe8 <main+0x334>
    cbc6:	4b6b      	ldr	r3, [pc, #428]	; (cd74 <main+0x4c0>)
    cbc8:	9906      	ldr	r1, [sp, #24]
    cbca:	460a      	mov	r2, r1
    cbcc:	fba3 2302 	umull	r2, r3, r3, r2
    cbd0:	099b      	lsrs	r3, r3, #6
    cbd2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    cbd6:	ebb1 1f03 	cmp.w	r1, r3, lsl #4
    cbda:	d105      	bne.n	cbe8 <main+0x334>
			if (grid_sys_state.bank_init_flag == 0)	{
    cbdc:	4b62      	ldr	r3, [pc, #392]	; (cd68 <main+0x4b4>)
    cbde:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cbe2:	2b00      	cmp	r3, #0
    cbe4:	f43f aec2 	beq.w	c96c <main+0xb8>
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    cbe8:	485f      	ldr	r0, [pc, #380]	; (cd68 <main+0x4b4>)
    cbea:	4b63      	ldr	r3, [pc, #396]	; (cd78 <main+0x4c4>)
    cbec:	4798      	blx	r3
    cbee:	9003      	str	r0, [sp, #12]
		if (scheduler_report_flag){
    cbf0:	4b62      	ldr	r3, [pc, #392]	; (cd7c <main+0x4c8>)
    cbf2:	785b      	ldrb	r3, [r3, #1]
    cbf4:	2b00      	cmp	r3, #0
    cbf6:	f43f aec0 	beq.w	c97a <main+0xc6>
			scheduler_report_flag=0;
    cbfa:	4b60      	ldr	r3, [pc, #384]	; (cd7c <main+0x4c8>)
    cbfc:	705c      	strb	r4, [r3, #1]
    cbfe:	4625      	mov	r5, r4
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
    cc00:	4e5f      	ldr	r6, [pc, #380]	; (cd80 <main+0x4cc>)
    cc02:	b2e9      	uxtb	r1, r5
    cc04:	4859      	ldr	r0, [pc, #356]	; (cd6c <main+0x4b8>)
    cc06:	47b0      	blx	r6
    cc08:	3501      	adds	r5, #1
			for(uint8_t i = 0; i<GRID_TASK_NUMBER; i++){
    cc0a:	2d08      	cmp	r5, #8
    cc0c:	d1f9      	bne.n	cc02 <main+0x34e>
			grid_task_timer_reset(&grid_task_state);
    cc0e:	4857      	ldr	r0, [pc, #348]	; (cd6c <main+0x4b8>)
    cc10:	4b5c      	ldr	r3, [pc, #368]	; (cd84 <main+0x4d0>)
    cc12:	4798      	blx	r3
			loopwarp = 0;
    cc14:	9404      	str	r4, [sp, #16]
			loopcounter = 0;
    cc16:	9406      	str	r4, [sp, #24]
		grid_task_enter_task(&grid_task_state, GRID_TASK_RECEIVE);
    cc18:	2102      	movs	r1, #2
    cc1a:	4854      	ldr	r0, [pc, #336]	; (cd6c <main+0x4b8>)
    cc1c:	47c8      	blx	r9
		uint8_t midi_rx_buffer[10] = {0};
    cc1e:	940d      	str	r4, [sp, #52]	; 0x34
    cc20:	940e      	str	r4, [sp, #56]	; 0x38
    cc22:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
		audiodf_midi_read(midi_rx_buffer,4);
    cc26:	2104      	movs	r1, #4
    cc28:	a80d      	add	r0, sp, #52	; 0x34
    cc2a:	4b57      	ldr	r3, [pc, #348]	; (cd88 <main+0x4d4>)
    cc2c:	4798      	blx	r3
		cdcdf_acm_read(GRID_PORT_H.rx_double_buffer, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);			
    cc2e:	4d57      	ldr	r5, [pc, #348]	; (cd8c <main+0x4d8>)
    cc30:	f44f 7100 	mov.w	r1, #512	; 0x200
    cc34:	4628      	mov	r0, r5
    cc36:	4b56      	ldr	r3, [pc, #344]	; (cd90 <main+0x4dc>)
    cc38:	4798      	blx	r3
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
    cc3a:	4628      	mov	r0, r5
    cc3c:	4b55      	ldr	r3, [pc, #340]	; (cd94 <main+0x4e0>)
    cc3e:	4798      	blx	r3
		if (usblength){	
    cc40:	b283      	uxth	r3, r0
    cc42:	2b00      	cmp	r3, #0
    cc44:	f47f ae9d 	bne.w	c982 <main+0xce>
		if (GRID_PORT_U.rx_double_buffer_status == 0){
    cc48:	f8da 3020 	ldr.w	r3, [sl, #32]
    cc4c:	2b00      	cmp	r3, #0
    cc4e:	f43f aeb0 	beq.w	c9b2 <main+0xfe>
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    cc52:	4951      	ldr	r1, [pc, #324]	; (cd98 <main+0x4e4>)
    cc54:	4851      	ldr	r0, [pc, #324]	; (cd9c <main+0x4e8>)
    cc56:	4b52      	ldr	r3, [pc, #328]	; (cda0 <main+0x4ec>)
    cc58:	4798      	blx	r3
    cc5a:	2800      	cmp	r0, #0
    cc5c:	f47f aeb5 	bne.w	c9ca <main+0x116>
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
    cc60:	f8da 3020 	ldr.w	r3, [sl, #32]
		if (nvmlength){
    cc64:	2b00      	cmp	r3, #0
    cc66:	f47f aeb5 	bne.w	c9d4 <main+0x120>
			for(uint32_t i=0; i<usblength; i++){
    cc6a:	2300      	movs	r3, #0
			GRID_PORT_U.rx_double_buffer[i] = 0;
    cc6c:	eb0a 0203 	add.w	r2, sl, r3
    cc70:	f882 47fc 	strb.w	r4, [r2, #2044]	; 0x7fc
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
    cc74:	3301      	adds	r3, #1
    cc76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    cc7a:	d1f7      	bne.n	cc6c <main+0x3b8>
		grid_port_receive_task(&GRID_PORT_N);
    cc7c:	f8df 8160 	ldr.w	r8, [pc, #352]	; cde0 <main+0x52c>
    cc80:	4640      	mov	r0, r8
    cc82:	4d48      	ldr	r5, [pc, #288]	; (cda4 <main+0x4f0>)
    cc84:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_E);
    cc86:	4f48      	ldr	r7, [pc, #288]	; (cda8 <main+0x4f4>)
    cc88:	4638      	mov	r0, r7
    cc8a:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_S);
    cc8c:	4e47      	ldr	r6, [pc, #284]	; (cdac <main+0x4f8>)
    cc8e:	4630      	mov	r0, r6
    cc90:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_W);							
    cc92:	4847      	ldr	r0, [pc, #284]	; (cdb0 <main+0x4fc>)
    cc94:	47a8      	blx	r5
		grid_task_enter_task(&grid_task_state, GRID_TASK_REPORT);
    cc96:	2103      	movs	r1, #3
    cc98:	4834      	ldr	r0, [pc, #208]	; (cd6c <main+0x4b8>)
    cc9a:	47c8      	blx	r9
		grid_port_process_ui(&GRID_PORT_U); // COOLDOWN DELAY IMPLEMENTED INSIDE
    cc9c:	4650      	mov	r0, sl
    cc9e:	4b45      	ldr	r3, [pc, #276]	; (cdb4 <main+0x500>)
    cca0:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_INBOUND);	
    cca2:	2104      	movs	r1, #4
    cca4:	4831      	ldr	r0, [pc, #196]	; (cd6c <main+0x4b8>)
    cca6:	47c8      	blx	r9
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
    cca8:	2101      	movs	r1, #1
    ccaa:	4650      	mov	r0, sl
    ccac:	4d42      	ldr	r5, [pc, #264]	; (cdb8 <main+0x504>)
    ccae:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_N, 0);		
    ccb0:	4621      	mov	r1, r4
    ccb2:	4640      	mov	r0, r8
    ccb4:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_E, 0);		
    ccb6:	4621      	mov	r1, r4
    ccb8:	4638      	mov	r0, r7
    ccba:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_S, 0);
    ccbc:	4621      	mov	r1, r4
    ccbe:	4630      	mov	r0, r6
    ccc0:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_W, 0);
    ccc2:	4621      	mov	r1, r4
    ccc4:	483a      	ldr	r0, [pc, #232]	; (cdb0 <main+0x4fc>)
    ccc6:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_H, 0);	// USB	
    ccc8:	4621      	mov	r1, r4
    ccca:	4658      	mov	r0, fp
    cccc:	47a8      	blx	r5
		grid_task_enter_task(&grid_task_state, GRID_TASK_OUTBOUND);
    ccce:	2105      	movs	r1, #5
    ccd0:	4826      	ldr	r0, [pc, #152]	; (cd6c <main+0x4b8>)
    ccd2:	47c8      	blx	r9
		grid_port_process_outbound_usart(&GRID_PORT_N);
    ccd4:	4640      	mov	r0, r8
    ccd6:	4d39      	ldr	r5, [pc, #228]	; (cdbc <main+0x508>)
    ccd8:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_E);
    ccda:	4638      	mov	r0, r7
    ccdc:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_S);
    ccde:	4630      	mov	r0, r6
    cce0:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_W);
    cce2:	4833      	ldr	r0, [pc, #204]	; (cdb0 <main+0x4fc>)
    cce4:	47a8      	blx	r5
		grid_port_process_outbound_usb(&GRID_PORT_H);
    cce6:	4658      	mov	r0, fp
    cce8:	4b35      	ldr	r3, [pc, #212]	; (cdc0 <main+0x50c>)
    ccea:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    ccec:	4650      	mov	r0, sl
    ccee:	4b35      	ldr	r3, [pc, #212]	; (cdc4 <main+0x510>)
    ccf0:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
    ccf2:	2107      	movs	r1, #7
    ccf4:	481d      	ldr	r0, [pc, #116]	; (cd6c <main+0x4b8>)
    ccf6:	47c8      	blx	r9
		if (grid_sys_state.alert_state){
    ccf8:	4b1b      	ldr	r3, [pc, #108]	; (cd68 <main+0x4b4>)
    ccfa:	889b      	ldrh	r3, [r3, #4]
    ccfc:	b29b      	uxth	r3, r3
    ccfe:	2b00      	cmp	r3, #0
    cd00:	f47f ae74 	bne.w	c9ec <main+0x138>
		grid_task_enter_task(&grid_task_state, GRID_TASK_LED);
    cd04:	2106      	movs	r1, #6
    cd06:	4819      	ldr	r0, [pc, #100]	; (cd6c <main+0x4b8>)
    cd08:	47c8      	blx	r9
		grid_led_tick(&grid_led_state);
    cd0a:	4d2f      	ldr	r5, [pc, #188]	; (cdc8 <main+0x514>)
    cd0c:	4628      	mov	r0, r5
    cd0e:	4b2f      	ldr	r3, [pc, #188]	; (cdcc <main+0x518>)
    cd10:	4798      	blx	r3
			grid_led_lowlevel_render_all(&grid_led_state);	
    cd12:	4628      	mov	r0, r5
    cd14:	4b2e      	ldr	r3, [pc, #184]	; (cdd0 <main+0x51c>)
    cd16:	4798      	blx	r3
			grid_led_lowlevel_hardware_start_transfer(&grid_led_state);
    cd18:	4628      	mov	r0, r5
    cd1a:	4b2e      	ldr	r3, [pc, #184]	; (cdd4 <main+0x520>)
    cd1c:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_IDLE);
    cd1e:	4621      	mov	r1, r4
    cd20:	4812      	ldr	r0, [pc, #72]	; (cd6c <main+0x4b8>)
    cd22:	47c8      	blx	r9
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
    cd24:	9d03      	ldr	r5, [sp, #12]
    cd26:	4629      	mov	r1, r5
    cd28:	480f      	ldr	r0, [pc, #60]	; (cd68 <main+0x4b4>)
    cd2a:	4b2b      	ldr	r3, [pc, #172]	; (cdd8 <main+0x524>)
    cd2c:	4798      	blx	r3
		if (elapsed < RTC1MS){
    cd2e:	280f      	cmp	r0, #15
    cd30:	d814      	bhi.n	cd5c <main+0x4a8>
			if (loopwarp>5){
    cd32:	9904      	ldr	r1, [sp, #16]
    cd34:	2905      	cmp	r1, #5
    cd36:	d90e      	bls.n	cd56 <main+0x4a2>
				if (RTC1MS - elapsed > 0){
    cd38:	2810      	cmp	r0, #16
    cd3a:	d00c      	beq.n	cd56 <main+0x4a2>
					if ((RTC1MS - elapsed)<loopwarp){				
    cd3c:	f1c0 0310 	rsb	r3, r0, #16
    cd40:	4299      	cmp	r1, r3
    cd42:	f67f aec5 	bls.w	cad0 <main+0x21c>
    cd46:	f1a1 0310 	sub.w	r3, r1, #16
						loopwarp-=(RTC1MS - elapsed);
    cd4a:	4403      	add	r3, r0
    cd4c:	9304      	str	r3, [sp, #16]
    cd4e:	f1a5 0310 	sub.w	r3, r5, #16
						loopstart-=(RTC1MS - elapsed);
    cd52:	4403      	add	r3, r0
    cd54:	9303      	str	r3, [sp, #12]
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    cd56:	4d20      	ldr	r5, [pc, #128]	; (cdd8 <main+0x524>)
				delay_us(1);			
    cd58:	4e20      	ldr	r6, [pc, #128]	; (cddc <main+0x528>)
    cd5a:	e721      	b.n	cba0 <main+0x2ec>
    cd5c:	9b04      	ldr	r3, [sp, #16]
    cd5e:	3b10      	subs	r3, #16
			loopwarp+= elapsed - RTC1MS;
    cd60:	18c3      	adds	r3, r0, r3
    cd62:	9304      	str	r3, [sp, #16]
    cd64:	e721      	b.n	cbaa <main+0x2f6>
    cd66:	bf00      	nop
    cd68:	20007158 	.word	0x20007158
    cd6c:	20007a40 	.word	0x20007a40
    cd70:	00005483 	.word	0x00005483
    cd74:	cccccccd 	.word	0xcccccccd
    cd78:	0000554f 	.word	0x0000554f
    cd7c:	20000df0 	.word	0x20000df0
    cd80:	00004b67 	.word	0x00004b67
    cd84:	00004b57 	.word	0x00004b57
    cd88:	0000d985 	.word	0x0000d985
    cd8c:	2000e100 	.word	0x2000e100
    cd90:	0000d161 	.word	0x0000d161
    cd94:	0000efb9 	.word	0x0000efb9
    cd98:	2000714c 	.word	0x2000714c
    cd9c:	20007204 	.word	0x20007204
    cda0:	00001723 	.word	0x00001723
    cda4:	000021e9 	.word	0x000021e9
    cda8:	20010950 	.word	0x20010950
    cdac:	2000a9b4 	.word	0x2000a9b4
    cdb0:	20007a64 	.word	0x20007a64
    cdb4:	00006101 	.word	0x00006101
    cdb8:	00002715 	.word	0x00002715
    cdbc:	0000332d 	.word	0x0000332d
    cdc0:	000028f9 	.word	0x000028f9
    cdc4:	00002b1d 	.word	0x00002b1d
    cdc8:	20013914 	.word	0x20013914
    cdcc:	00003431 	.word	0x00003431
    cdd0:	000038dd 	.word	0x000038dd
    cdd4:	00003901 	.word	0x00003901
    cdd8:	00005553 	.word	0x00005553
    cddc:	000073f9 	.word	0x000073f9
    cde0:	200012a4 	.word	0x200012a4

0000cde4 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
    cde4:	b940      	cbnz	r0, cdf8 <_read+0x14>
{
    cde6:	b508      	push	{r3, lr}
    cde8:	460b      	mov	r3, r1
    cdea:	4611      	mov	r1, r2
    cdec:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    cdee:	4b04      	ldr	r3, [pc, #16]	; (ce00 <_read+0x1c>)
    cdf0:	4798      	blx	r3
    cdf2:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    cdf6:	bd08      	pop	{r3, pc}
		return -1;
    cdf8:	f04f 30ff 	mov.w	r0, #4294967295
    cdfc:	4770      	bx	lr
    cdfe:	bf00      	nop
    ce00:	0000ce55 	.word	0x0000ce55

0000ce04 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    ce04:	3801      	subs	r0, #1
    ce06:	2802      	cmp	r0, #2
    ce08:	d808      	bhi.n	ce1c <_write+0x18>
{
    ce0a:	b508      	push	{r3, lr}
    ce0c:	460b      	mov	r3, r1
    ce0e:	4611      	mov	r1, r2
    ce10:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    ce12:	4b04      	ldr	r3, [pc, #16]	; (ce24 <_write+0x20>)
    ce14:	4798      	blx	r3
    ce16:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    ce1a:	bd08      	pop	{r3, pc}
		return -1;
    ce1c:	f04f 30ff 	mov.w	r0, #4294967295
    ce20:	4770      	bx	lr
    ce22:	bf00      	nop
    ce24:	0000ce79 	.word	0x0000ce79

0000ce28 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    ce28:	b570      	push	{r4, r5, r6, lr}
    ce2a:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    ce2c:	4d06      	ldr	r5, [pc, #24]	; (ce48 <stdio_io_init+0x20>)
    ce2e:	682b      	ldr	r3, [r5, #0]
    ce30:	2100      	movs	r1, #0
    ce32:	6898      	ldr	r0, [r3, #8]
    ce34:	4c05      	ldr	r4, [pc, #20]	; (ce4c <stdio_io_init+0x24>)
    ce36:	47a0      	blx	r4
	setbuf(stdin, NULL);
    ce38:	682b      	ldr	r3, [r5, #0]
    ce3a:	2100      	movs	r1, #0
    ce3c:	6858      	ldr	r0, [r3, #4]
    ce3e:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    ce40:	4b03      	ldr	r3, [pc, #12]	; (ce50 <stdio_io_init+0x28>)
    ce42:	601e      	str	r6, [r3, #0]
    ce44:	bd70      	pop	{r4, r5, r6, pc}
    ce46:	bf00      	nop
    ce48:	20000548 	.word	0x20000548
    ce4c:	0000ee05 	.word	0x0000ee05
    ce50:	20000e48 	.word	0x20000e48

0000ce54 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    ce54:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    ce56:	4b06      	ldr	r3, [pc, #24]	; (ce70 <stdio_io_read+0x1c>)
    ce58:	681b      	ldr	r3, [r3, #0]
    ce5a:	b133      	cbz	r3, ce6a <stdio_io_read+0x16>
    ce5c:	460a      	mov	r2, r1
    ce5e:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
    ce60:	b292      	uxth	r2, r2
    ce62:	4618      	mov	r0, r3
    ce64:	4b03      	ldr	r3, [pc, #12]	; (ce74 <stdio_io_read+0x20>)
    ce66:	4798      	blx	r3
    ce68:	bd08      	pop	{r3, pc}
		return 0;
    ce6a:	2000      	movs	r0, #0
}
    ce6c:	bd08      	pop	{r3, pc}
    ce6e:	bf00      	nop
    ce70:	20000e48 	.word	0x20000e48
    ce74:	00007815 	.word	0x00007815

0000ce78 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    ce78:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    ce7a:	4b06      	ldr	r3, [pc, #24]	; (ce94 <stdio_io_write+0x1c>)
    ce7c:	681b      	ldr	r3, [r3, #0]
    ce7e:	b133      	cbz	r3, ce8e <stdio_io_write+0x16>
    ce80:	460a      	mov	r2, r1
    ce82:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
    ce84:	b292      	uxth	r2, r2
    ce86:	4618      	mov	r0, r3
    ce88:	4b03      	ldr	r3, [pc, #12]	; (ce98 <stdio_io_write+0x20>)
    ce8a:	4798      	blx	r3
    ce8c:	bd08      	pop	{r3, pc}
		return 0;
    ce8e:	2000      	movs	r0, #0
}
    ce90:	bd08      	pop	{r3, pc}
    ce92:	bf00      	nop
    ce94:	20000e48 	.word	0x20000e48
    ce98:	000077e5 	.word	0x000077e5

0000ce9c <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    ce9c:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
    ce9e:	4c04      	ldr	r4, [pc, #16]	; (ceb0 <stdio_redirect_init+0x14>)
    cea0:	4620      	mov	r0, r4
    cea2:	4b04      	ldr	r3, [pc, #16]	; (ceb4 <stdio_redirect_init+0x18>)
    cea4:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
    cea6:	4620      	mov	r0, r4
    cea8:	4b03      	ldr	r3, [pc, #12]	; (ceb8 <stdio_redirect_init+0x1c>)
    ceaa:	4798      	blx	r3
    ceac:	bd10      	pop	{r4, pc}
    ceae:	bf00      	nop
    ceb0:	20001044 	.word	0x20001044
    ceb4:	000083f5 	.word	0x000083f5
    ceb8:	0000ce29 	.word	0x0000ce29

0000cebc <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    cebc:	b5f0      	push	{r4, r5, r6, r7, lr}
    cebe:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    cec0:	780b      	ldrb	r3, [r1, #0]
    cec2:	f3c3 1441 	ubfx	r4, r3, #5, #2
    cec6:	2c01      	cmp	r4, #1
    cec8:	d15e      	bne.n	cf88 <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    ceca:	888c      	ldrh	r4, [r1, #4]
    cecc:	4d35      	ldr	r5, [pc, #212]	; (cfa4 <cdcdf_acm_req+0xe8>)
    cece:	782d      	ldrb	r5, [r5, #0]
    ced0:	42a5      	cmp	r5, r4
    ced2:	d003      	beq.n	cedc <cdcdf_acm_req+0x20>
    ced4:	4d33      	ldr	r5, [pc, #204]	; (cfa4 <cdcdf_acm_req+0xe8>)
    ced6:	786d      	ldrb	r5, [r5, #1]
    ced8:	42a5      	cmp	r5, r4
    ceda:	d158      	bne.n	cf8e <cdcdf_acm_req+0xd2>
    cedc:	4616      	mov	r6, r2
    cede:	460c      	mov	r4, r1
    cee0:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
    cee2:	f013 0f80 	tst.w	r3, #128	; 0x80
    cee6:	d10c      	bne.n	cf02 <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
    cee8:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    ceea:	4b2f      	ldr	r3, [pc, #188]	; (cfa8 <cdcdf_acm_req+0xec>)
    ceec:	4798      	blx	r3
    ceee:	4601      	mov	r1, r0
	switch (req->bRequest) {
    cef0:	7863      	ldrb	r3, [r4, #1]
    cef2:	2b20      	cmp	r3, #32
    cef4:	d013      	beq.n	cf1e <cdcdf_acm_req+0x62>
    cef6:	2b22      	cmp	r3, #34	; 0x22
    cef8:	d032      	beq.n	cf60 <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
    cefa:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    cefe:	b003      	add	sp, #12
    cf00:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
    cf02:	2a01      	cmp	r2, #1
    cf04:	d046      	beq.n	cf94 <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
    cf06:	784b      	ldrb	r3, [r1, #1]
    cf08:	2b21      	cmp	r3, #33	; 0x21
    cf0a:	d145      	bne.n	cf98 <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    cf0c:	88cb      	ldrh	r3, [r1, #6]
    cf0e:	2b07      	cmp	r3, #7
    cf10:	d145      	bne.n	cf9e <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    cf12:	2300      	movs	r3, #0
    cf14:	2207      	movs	r2, #7
    cf16:	4925      	ldr	r1, [pc, #148]	; (cfac <cdcdf_acm_req+0xf0>)
    cf18:	4c25      	ldr	r4, [pc, #148]	; (cfb0 <cdcdf_acm_req+0xf4>)
    cf1a:	47a0      	blx	r4
    cf1c:	e7ef      	b.n	cefe <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    cf1e:	2f07      	cmp	r7, #7
    cf20:	d12b      	bne.n	cf7a <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
    cf22:	b1be      	cbz	r6, cf54 <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    cf24:	6800      	ldr	r0, [r0, #0]
    cf26:	9000      	str	r0, [sp, #0]
    cf28:	888a      	ldrh	r2, [r1, #4]
    cf2a:	798b      	ldrb	r3, [r1, #6]
    cf2c:	f8ad 2004 	strh.w	r2, [sp, #4]
    cf30:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    cf34:	4b1b      	ldr	r3, [pc, #108]	; (cfa4 <cdcdf_acm_req+0xe8>)
    cf36:	691b      	ldr	r3, [r3, #16]
    cf38:	b113      	cbz	r3, cf40 <cdcdf_acm_req+0x84>
    cf3a:	4668      	mov	r0, sp
    cf3c:	4798      	blx	r3
    cf3e:	b1f8      	cbz	r0, cf80 <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
    cf40:	4b18      	ldr	r3, [pc, #96]	; (cfa4 <cdcdf_acm_req+0xe8>)
    cf42:	aa02      	add	r2, sp, #8
    cf44:	e912 0003 	ldmdb	r2, {r0, r1}
    cf48:	6098      	str	r0, [r3, #8]
    cf4a:	8199      	strh	r1, [r3, #12]
    cf4c:	0c09      	lsrs	r1, r1, #16
    cf4e:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
    cf50:	2000      	movs	r0, #0
    cf52:	e7d4      	b.n	cefe <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    cf54:	2300      	movs	r3, #0
    cf56:	2207      	movs	r2, #7
    cf58:	4628      	mov	r0, r5
    cf5a:	4c15      	ldr	r4, [pc, #84]	; (cfb0 <cdcdf_acm_req+0xf4>)
    cf5c:	47a0      	blx	r4
    cf5e:	e7ce      	b.n	cefe <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
    cf60:	2300      	movs	r3, #0
    cf62:	461a      	mov	r2, r3
    cf64:	4619      	mov	r1, r3
    cf66:	4618      	mov	r0, r3
    cf68:	4d11      	ldr	r5, [pc, #68]	; (cfb0 <cdcdf_acm_req+0xf4>)
    cf6a:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    cf6c:	4b0d      	ldr	r3, [pc, #52]	; (cfa4 <cdcdf_acm_req+0xe8>)
    cf6e:	695b      	ldr	r3, [r3, #20]
    cf70:	b143      	cbz	r3, cf84 <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
    cf72:	8860      	ldrh	r0, [r4, #2]
    cf74:	4798      	blx	r3
		return ERR_NONE;
    cf76:	2000      	movs	r0, #0
    cf78:	e7c1      	b.n	cefe <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    cf7a:	f04f 30ff 	mov.w	r0, #4294967295
    cf7e:	e7be      	b.n	cefe <cdcdf_acm_req+0x42>
			return ERR_NONE;
    cf80:	2000      	movs	r0, #0
    cf82:	e7bc      	b.n	cefe <cdcdf_acm_req+0x42>
		return ERR_NONE;
    cf84:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
    cf86:	e7ba      	b.n	cefe <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    cf88:	f06f 0009 	mvn.w	r0, #9
    cf8c:	e7b7      	b.n	cefe <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    cf8e:	f06f 0009 	mvn.w	r0, #9
    cf92:	e7b4      	b.n	cefe <cdcdf_acm_req+0x42>
		return ERR_NONE;
    cf94:	2000      	movs	r0, #0
    cf96:	e7b2      	b.n	cefe <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
    cf98:	f06f 000c 	mvn.w	r0, #12
    cf9c:	e7af      	b.n	cefe <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    cf9e:	f04f 30ff 	mov.w	r0, #4294967295
    cfa2:	e7ac      	b.n	cefe <cdcdf_acm_req+0x42>
    cfa4:	20000e4c 	.word	0x20000e4c
    cfa8:	0000e095 	.word	0x0000e095
    cfac:	20000e54 	.word	0x20000e54
    cfb0:	0000db71 	.word	0x0000db71

0000cfb4 <cdcdf_acm_ctrl>:
{
    cfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cfb8:	b083      	sub	sp, #12
    cfba:	4616      	mov	r6, r2
	switch (ctrl) {
    cfbc:	2901      	cmp	r1, #1
    cfbe:	d066      	beq.n	d08e <cdcdf_acm_ctrl+0xda>
    cfc0:	b141      	cbz	r1, cfd4 <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
    cfc2:	2902      	cmp	r1, #2
    cfc4:	bf0c      	ite	eq
    cfc6:	f06f 001a 	mvneq.w	r0, #26
    cfca:	f06f 000c 	mvnne.w	r0, #12
}
    cfce:	b003      	add	sp, #12
    cfd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    cfd4:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
    cfd8:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    cfda:	2800      	cmp	r0, #0
    cfdc:	f000 8085 	beq.w	d0ea <cdcdf_acm_ctrl+0x136>
    cfe0:	f10a 3bff 	add.w	fp, sl, #4294967295
    cfe4:	f10a 0301 	add.w	r3, sl, #1
    cfe8:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    cfea:	4f46      	ldr	r7, [pc, #280]	; (d104 <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
    cfec:	f8df 9124 	ldr.w	r9, [pc, #292]	; d114 <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    cff0:	f8df 8124 	ldr.w	r8, [pc, #292]	; d118 <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
    cff4:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    cff6:	7943      	ldrb	r3, [r0, #5]
    cff8:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    cffc:	2b02      	cmp	r3, #2
    cffe:	d002      	beq.n	d006 <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
    d000:	f06f 0009 	mvn.w	r0, #9
    d004:	e7e3      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
    d006:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    d00a:	f89b 3000 	ldrb.w	r3, [fp]
    d00e:	429a      	cmp	r2, r3
    d010:	d06e      	beq.n	d0f0 <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    d012:	2bff      	cmp	r3, #255	; 0xff
    d014:	d16f      	bne.n	d0f6 <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    d016:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    d01a:	2205      	movs	r2, #5
    d01c:	6871      	ldr	r1, [r6, #4]
    d01e:	4b3a      	ldr	r3, [pc, #232]	; (d108 <cdcdf_acm_ctrl+0x154>)
    d020:	4798      	blx	r3
		while (NULL != ep) {
    d022:	4604      	mov	r4, r0
    d024:	b1f8      	cbz	r0, d066 <cdcdf_acm_ctrl+0xb2>
    d026:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
    d02a:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
    d02c:	7963      	ldrb	r3, [r4, #5]
    d02e:	7922      	ldrb	r2, [r4, #4]
    d030:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    d034:	b292      	uxth	r2, r2
    d036:	78e1      	ldrb	r1, [r4, #3]
    d038:	4628      	mov	r0, r5
    d03a:	47b8      	blx	r7
    d03c:	2800      	cmp	r0, #0
    d03e:	d15d      	bne.n	d0fc <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    d040:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    d044:	bf14      	ite	ne
    d046:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    d04a:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    d04e:	4628      	mov	r0, r5
    d050:	47c8      	blx	r9
			desc->sod = ep;
    d052:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    d054:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    d056:	6871      	ldr	r1, [r6, #4]
    d058:	4420      	add	r0, r4
    d05a:	47c0      	blx	r8
		while (NULL != ep) {
    d05c:	4604      	mov	r4, r0
    d05e:	2800      	cmp	r0, #0
    d060:	d1e3      	bne.n	d02a <cdcdf_acm_ctrl+0x76>
    d062:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    d066:	6833      	ldr	r3, [r6, #0]
    d068:	7818      	ldrb	r0, [r3, #0]
    d06a:	2204      	movs	r2, #4
    d06c:	6871      	ldr	r1, [r6, #4]
    d06e:	4418      	add	r0, r3
    d070:	4b25      	ldr	r3, [pc, #148]	; (d108 <cdcdf_acm_ctrl+0x154>)
    d072:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    d074:	9b00      	ldr	r3, [sp, #0]
    d076:	459b      	cmp	fp, r3
    d078:	d004      	beq.n	d084 <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
    d07a:	2800      	cmp	r0, #0
    d07c:	d1ba      	bne.n	cff4 <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
    d07e:	f06f 0009 	mvn.w	r0, #9
    d082:	e7a4      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
    d084:	2201      	movs	r2, #1
    d086:	4b21      	ldr	r3, [pc, #132]	; (d10c <cdcdf_acm_ctrl+0x158>)
    d088:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    d08a:	2000      	movs	r0, #0
    d08c:	e79f      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    d08e:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    d090:	b142      	cbz	r2, d0a4 <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
    d092:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    d094:	795b      	ldrb	r3, [r3, #5]
    d096:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    d09a:	2b02      	cmp	r3, #2
    d09c:	d002      	beq.n	d0a4 <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
    d09e:	f06f 0009 	mvn.w	r0, #9
    d0a2:	e794      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
    d0a4:	7823      	ldrb	r3, [r4, #0]
    d0a6:	2bff      	cmp	r3, #255	; 0xff
    d0a8:	d008      	beq.n	d0bc <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
    d0aa:	23ff      	movs	r3, #255	; 0xff
    d0ac:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    d0ae:	78a0      	ldrb	r0, [r4, #2]
    d0b0:	4298      	cmp	r0, r3
    d0b2:	d003      	beq.n	d0bc <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    d0b4:	4b16      	ldr	r3, [pc, #88]	; (d110 <cdcdf_acm_ctrl+0x15c>)
    d0b6:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    d0b8:	23ff      	movs	r3, #255	; 0xff
    d0ba:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    d0bc:	7863      	ldrb	r3, [r4, #1]
    d0be:	2bff      	cmp	r3, #255	; 0xff
    d0c0:	d008      	beq.n	d0d4 <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
    d0c2:	23ff      	movs	r3, #255	; 0xff
    d0c4:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    d0c6:	78e0      	ldrb	r0, [r4, #3]
    d0c8:	4298      	cmp	r0, r3
    d0ca:	d003      	beq.n	d0d4 <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    d0cc:	4b10      	ldr	r3, [pc, #64]	; (d110 <cdcdf_acm_ctrl+0x15c>)
    d0ce:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    d0d0:	23ff      	movs	r3, #255	; 0xff
    d0d2:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    d0d4:	7920      	ldrb	r0, [r4, #4]
    d0d6:	28ff      	cmp	r0, #255	; 0xff
    d0d8:	d003      	beq.n	d0e2 <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
    d0da:	4b0d      	ldr	r3, [pc, #52]	; (d110 <cdcdf_acm_ctrl+0x15c>)
    d0dc:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    d0de:	23ff      	movs	r3, #255	; 0xff
    d0e0:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    d0e2:	2000      	movs	r0, #0
    d0e4:	4b09      	ldr	r3, [pc, #36]	; (d10c <cdcdf_acm_ctrl+0x158>)
    d0e6:	7158      	strb	r0, [r3, #5]
    d0e8:	e771      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
    d0ea:	f06f 0009 	mvn.w	r0, #9
    d0ee:	e76e      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    d0f0:	f06f 0011 	mvn.w	r0, #17
    d0f4:	e76b      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    d0f6:	f06f 001b 	mvn.w	r0, #27
    d0fa:	e768      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
    d0fc:	f06f 0013 	mvn.w	r0, #19
    d100:	e765      	b.n	cfce <cdcdf_acm_ctrl+0x1a>
    d102:	bf00      	nop
    d104:	00008719 	.word	0x00008719
    d108:	0000e0b5 	.word	0x0000e0b5
    d10c:	20000e4c 	.word	0x20000e4c
    d110:	00008781 	.word	0x00008781
    d114:	000087ad 	.word	0x000087ad
    d118:	0000e0ef 	.word	0x0000e0ef

0000d11c <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    d11c:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    d11e:	4b0a      	ldr	r3, [pc, #40]	; (d148 <cdcdf_acm_init+0x2c>)
    d120:	4798      	blx	r3
    d122:	2801      	cmp	r0, #1
    d124:	d80c      	bhi.n	d140 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    d126:	4809      	ldr	r0, [pc, #36]	; (d14c <cdcdf_acm_init+0x30>)
    d128:	4b09      	ldr	r3, [pc, #36]	; (d150 <cdcdf_acm_init+0x34>)
    d12a:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    d12c:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    d12e:	3018      	adds	r0, #24
    d130:	4b08      	ldr	r3, [pc, #32]	; (d154 <cdcdf_acm_init+0x38>)
    d132:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    d134:	4908      	ldr	r1, [pc, #32]	; (d158 <cdcdf_acm_init+0x3c>)
    d136:	2001      	movs	r0, #1
    d138:	4b08      	ldr	r3, [pc, #32]	; (d15c <cdcdf_acm_init+0x40>)
    d13a:	4798      	blx	r3
	return ERR_NONE;
    d13c:	2000      	movs	r0, #0
    d13e:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    d140:	f06f 0010 	mvn.w	r0, #16
}
    d144:	bd08      	pop	{r3, pc}
    d146:	bf00      	nop
    d148:	0000e0a1 	.word	0x0000e0a1
    d14c:	20000e4c 	.word	0x20000e4c
    d150:	0000cfb5 	.word	0x0000cfb5
    d154:	0000e041 	.word	0x0000e041
    d158:	20000388 	.word	0x20000388
    d15c:	0000dfad 	.word	0x0000dfad

0000d160 <cdcdf_acm_read>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    d160:	4b07      	ldr	r3, [pc, #28]	; (d180 <cdcdf_acm_read+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    d162:	795b      	ldrb	r3, [r3, #5]
    d164:	b143      	cbz	r3, d178 <cdcdf_acm_read+0x18>
{
    d166:	b510      	push	{r4, lr}
    d168:	460a      	mov	r2, r1
    d16a:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    d16c:	2300      	movs	r3, #0
    d16e:	4804      	ldr	r0, [pc, #16]	; (d180 <cdcdf_acm_read+0x20>)
    d170:	7900      	ldrb	r0, [r0, #4]
    d172:	4c04      	ldr	r4, [pc, #16]	; (d184 <cdcdf_acm_read+0x24>)
    d174:	47a0      	blx	r4
    d176:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    d178:	f06f 0010 	mvn.w	r0, #16
    d17c:	4770      	bx	lr
    d17e:	bf00      	nop
    d180:	20000e4c 	.word	0x20000e4c
    d184:	0000db71 	.word	0x0000db71

0000d188 <cdcdf_acm_write>:
	return _cdcdf_acm_funcd.enabled;
    d188:	4b07      	ldr	r3, [pc, #28]	; (d1a8 <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    d18a:	795b      	ldrb	r3, [r3, #5]
    d18c:	b143      	cbz	r3, d1a0 <cdcdf_acm_write+0x18>
{
    d18e:	b510      	push	{r4, lr}
    d190:	460a      	mov	r2, r1
    d192:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    d194:	2301      	movs	r3, #1
    d196:	4804      	ldr	r0, [pc, #16]	; (d1a8 <cdcdf_acm_write+0x20>)
    d198:	78c0      	ldrb	r0, [r0, #3]
    d19a:	4c04      	ldr	r4, [pc, #16]	; (d1ac <cdcdf_acm_write+0x24>)
    d19c:	47a0      	blx	r4
    d19e:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    d1a0:	f06f 0010 	mvn.w	r0, #16
    d1a4:	4770      	bx	lr
    d1a6:	bf00      	nop
    d1a8:	20000e4c 	.word	0x20000e4c
    d1ac:	0000db71 	.word	0x0000db71

0000d1b0 <cdcdf_acm_register_callback>:
{
    d1b0:	b508      	push	{r3, lr}
	switch (cb_type) {
    d1b2:	2803      	cmp	r0, #3
    d1b4:	d81b      	bhi.n	d1ee <cdcdf_acm_register_callback+0x3e>
    d1b6:	e8df f000 	tbb	[pc, r0]
    d1ba:	0a02      	.short	0x0a02
    d1bc:	1612      	.short	0x1612
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    d1be:	460a      	mov	r2, r1
    d1c0:	2102      	movs	r1, #2
    d1c2:	4b0c      	ldr	r3, [pc, #48]	; (d1f4 <cdcdf_acm_register_callback+0x44>)
    d1c4:	7918      	ldrb	r0, [r3, #4]
    d1c6:	4b0c      	ldr	r3, [pc, #48]	; (d1f8 <cdcdf_acm_register_callback+0x48>)
    d1c8:	4798      	blx	r3
	return ERR_NONE;
    d1ca:	2000      	movs	r0, #0
		break;
    d1cc:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    d1ce:	460a      	mov	r2, r1
    d1d0:	2102      	movs	r1, #2
    d1d2:	4b08      	ldr	r3, [pc, #32]	; (d1f4 <cdcdf_acm_register_callback+0x44>)
    d1d4:	78d8      	ldrb	r0, [r3, #3]
    d1d6:	4b08      	ldr	r3, [pc, #32]	; (d1f8 <cdcdf_acm_register_callback+0x48>)
    d1d8:	4798      	blx	r3
	return ERR_NONE;
    d1da:	2000      	movs	r0, #0
		break;
    d1dc:	bd08      	pop	{r3, pc}
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
    d1de:	4b05      	ldr	r3, [pc, #20]	; (d1f4 <cdcdf_acm_register_callback+0x44>)
    d1e0:	6119      	str	r1, [r3, #16]
	return ERR_NONE;
    d1e2:	2000      	movs	r0, #0
		break;
    d1e4:	bd08      	pop	{r3, pc}
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
    d1e6:	4b03      	ldr	r3, [pc, #12]	; (d1f4 <cdcdf_acm_register_callback+0x44>)
    d1e8:	6159      	str	r1, [r3, #20]
	return ERR_NONE;
    d1ea:	2000      	movs	r0, #0
		break;
    d1ec:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    d1ee:	f06f 000c 	mvn.w	r0, #12
}
    d1f2:	bd08      	pop	{r3, pc}
    d1f4:	20000e4c 	.word	0x20000e4c
    d1f8:	00008981 	.word	0x00008981

0000d1fc <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    d1fc:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    d1fe:	780b      	ldrb	r3, [r1, #0]
    d200:	2b81      	cmp	r3, #129	; 0x81
    d202:	d010      	beq.n	d226 <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    d204:	f3c3 1341 	ubfx	r3, r3, #5, #2
    d208:	2b01      	cmp	r3, #1
    d20a:	d13f      	bne.n	d28c <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    d20c:	888a      	ldrh	r2, [r1, #4]
    d20e:	4b22      	ldr	r3, [pc, #136]	; (d298 <hid_keyboard_req+0x9c>)
    d210:	7b1b      	ldrb	r3, [r3, #12]
    d212:	429a      	cmp	r2, r3
    d214:	d13d      	bne.n	d292 <hid_keyboard_req+0x96>
			switch (req->bRequest) {
    d216:	784b      	ldrb	r3, [r1, #1]
    d218:	2b03      	cmp	r3, #3
    d21a:	d028      	beq.n	d26e <hid_keyboard_req+0x72>
    d21c:	2b0b      	cmp	r3, #11
    d21e:	d02c      	beq.n	d27a <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    d220:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    d224:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    d226:	784b      	ldrb	r3, [r1, #1]
    d228:	2b06      	cmp	r3, #6
    d22a:	d002      	beq.n	d232 <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
    d22c:	f06f 0009 	mvn.w	r0, #9
    d230:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    d232:	888a      	ldrh	r2, [r1, #4]
    d234:	4b18      	ldr	r3, [pc, #96]	; (d298 <hid_keyboard_req+0x9c>)
    d236:	7b1b      	ldrb	r3, [r3, #12]
    d238:	429a      	cmp	r2, r3
    d23a:	d002      	beq.n	d242 <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
    d23c:	f06f 0009 	mvn.w	r0, #9
    d240:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    d242:	884b      	ldrh	r3, [r1, #2]
    d244:	0a1b      	lsrs	r3, r3, #8
    d246:	2b21      	cmp	r3, #33	; 0x21
    d248:	d004      	beq.n	d254 <hid_keyboard_req+0x58>
    d24a:	2b22      	cmp	r3, #34	; 0x22
    d24c:	d009      	beq.n	d262 <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
    d24e:	f06f 000c 	mvn.w	r0, #12
    d252:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    d254:	4b10      	ldr	r3, [pc, #64]	; (d298 <hid_keyboard_req+0x9c>)
    d256:	6819      	ldr	r1, [r3, #0]
    d258:	2300      	movs	r3, #0
    d25a:	780a      	ldrb	r2, [r1, #0]
    d25c:	4c0f      	ldr	r4, [pc, #60]	; (d29c <hid_keyboard_req+0xa0>)
    d25e:	47a0      	blx	r4
    d260:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    d262:	2300      	movs	r3, #0
    d264:	223b      	movs	r2, #59	; 0x3b
    d266:	490e      	ldr	r1, [pc, #56]	; (d2a0 <hid_keyboard_req+0xa4>)
    d268:	4c0c      	ldr	r4, [pc, #48]	; (d29c <hid_keyboard_req+0xa0>)
    d26a:	47a0      	blx	r4
    d26c:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    d26e:	2300      	movs	r3, #0
    d270:	2201      	movs	r2, #1
    d272:	490c      	ldr	r1, [pc, #48]	; (d2a4 <hid_keyboard_req+0xa8>)
    d274:	4c09      	ldr	r4, [pc, #36]	; (d29c <hid_keyboard_req+0xa0>)
    d276:	47a0      	blx	r4
    d278:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
    d27a:	884a      	ldrh	r2, [r1, #2]
    d27c:	4b06      	ldr	r3, [pc, #24]	; (d298 <hid_keyboard_req+0x9c>)
    d27e:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    d280:	2300      	movs	r3, #0
    d282:	461a      	mov	r2, r3
    d284:	4619      	mov	r1, r3
    d286:	4c05      	ldr	r4, [pc, #20]	; (d29c <hid_keyboard_req+0xa0>)
    d288:	47a0      	blx	r4
    d28a:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    d28c:	f06f 0009 	mvn.w	r0, #9
    d290:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    d292:	f06f 0009 	mvn.w	r0, #9
    d296:	bd10      	pop	{r4, pc}
    d298:	20000e70 	.word	0x20000e70
    d29c:	0000db71 	.word	0x0000db71
    d2a0:	00010c28 	.word	0x00010c28
    d2a4:	20000e7f 	.word	0x20000e7f

0000d2a8 <hid_keyboard_ctrl>:
{
    d2a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d2ac:	4614      	mov	r4, r2
	switch (ctrl) {
    d2ae:	2901      	cmp	r1, #1
    d2b0:	d050      	beq.n	d354 <hid_keyboard_ctrl+0xac>
    d2b2:	b141      	cbz	r1, d2c6 <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
    d2b4:	2902      	cmp	r1, #2
    d2b6:	bf0c      	ite	eq
    d2b8:	f06f 051a 	mvneq.w	r5, #26
    d2bc:	f06f 050c 	mvnne.w	r5, #12
}
    d2c0:	4628      	mov	r0, r5
    d2c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    d2c6:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
    d2ca:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    d2cc:	2b00      	cmp	r3, #0
    d2ce:	d05e      	beq.n	d38e <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
    d2d0:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    d2d2:	795b      	ldrb	r3, [r3, #5]
    d2d4:	2b03      	cmp	r3, #3
    d2d6:	d15d      	bne.n	d394 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    d2d8:	f898 300c 	ldrb.w	r3, [r8, #12]
    d2dc:	429a      	cmp	r2, r3
    d2de:	d05c      	beq.n	d39a <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    d2e0:	2bff      	cmp	r3, #255	; 0xff
    d2e2:	d15d      	bne.n	d3a0 <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    d2e4:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    d2e8:	6823      	ldr	r3, [r4, #0]
    d2ea:	7818      	ldrb	r0, [r3, #0]
    d2ec:	2221      	movs	r2, #33	; 0x21
    d2ee:	6861      	ldr	r1, [r4, #4]
    d2f0:	4418      	add	r0, r3
    d2f2:	4b31      	ldr	r3, [pc, #196]	; (d3b8 <hid_keyboard_ctrl+0x110>)
    d2f4:	4798      	blx	r3
    d2f6:	4b31      	ldr	r3, [pc, #196]	; (d3bc <hid_keyboard_ctrl+0x114>)
    d2f8:	6018      	str	r0, [r3, #0]
    d2fa:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    d2fc:	f8df 90c4 	ldr.w	r9, [pc, #196]	; d3c4 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    d300:	f8df a0c4 	ldr.w	sl, [pc, #196]	; d3c8 <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
    d304:	f8df b0c4 	ldr.w	fp, [pc, #196]	; d3cc <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    d308:	6823      	ldr	r3, [r4, #0]
    d30a:	7818      	ldrb	r0, [r3, #0]
    d30c:	6861      	ldr	r1, [r4, #4]
    d30e:	4418      	add	r0, r3
    d310:	47c8      	blx	r9
		desc->sod = ep;
    d312:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
    d314:	2800      	cmp	r0, #0
    d316:	d046      	beq.n	d3a6 <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
    d318:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    d31a:	7943      	ldrb	r3, [r0, #5]
    d31c:	7902      	ldrb	r2, [r0, #4]
    d31e:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    d322:	b292      	uxth	r2, r2
    d324:	78c1      	ldrb	r1, [r0, #3]
    d326:	4638      	mov	r0, r7
    d328:	47d0      	blx	sl
    d32a:	4605      	mov	r5, r0
    d32c:	2800      	cmp	r0, #0
    d32e:	d13d      	bne.n	d3ac <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    d330:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    d334:	bf14      	ite	ne
    d336:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    d33a:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    d33e:	4638      	mov	r0, r7
    d340:	47d8      	blx	fp
    d342:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
    d344:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
    d348:	d1de      	bne.n	d308 <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
    d34a:	4b1c      	ldr	r3, [pc, #112]	; (d3bc <hid_keyboard_ctrl+0x114>)
    d34c:	2201      	movs	r2, #1
    d34e:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    d350:	741a      	strb	r2, [r3, #16]
    d352:	e7b5      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    d354:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    d356:	b11a      	cbz	r2, d360 <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
    d358:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    d35a:	795b      	ldrb	r3, [r3, #5]
    d35c:	2b03      	cmp	r3, #3
    d35e:	d128      	bne.n	d3b2 <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
    d360:	7b2b      	ldrb	r3, [r5, #12]
    d362:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    d364:	bf1c      	itt	ne
    d366:	23ff      	movne	r3, #255	; 0xff
    d368:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
    d36a:	7b68      	ldrb	r0, [r5, #13]
    d36c:	28ff      	cmp	r0, #255	; 0xff
    d36e:	d003      	beq.n	d378 <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
    d370:	4b13      	ldr	r3, [pc, #76]	; (d3c0 <hid_keyboard_ctrl+0x118>)
    d372:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    d374:	23ff      	movs	r3, #255	; 0xff
    d376:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
    d378:	7ba8      	ldrb	r0, [r5, #14]
    d37a:	28ff      	cmp	r0, #255	; 0xff
    d37c:	d003      	beq.n	d386 <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
    d37e:	4b10      	ldr	r3, [pc, #64]	; (d3c0 <hid_keyboard_ctrl+0x118>)
    d380:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    d382:	23ff      	movs	r3, #255	; 0xff
    d384:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
    d386:	2500      	movs	r5, #0
    d388:	4b0c      	ldr	r3, [pc, #48]	; (d3bc <hid_keyboard_ctrl+0x114>)
    d38a:	741d      	strb	r5, [r3, #16]
    d38c:	e798      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    d38e:	f06f 0509 	mvn.w	r5, #9
    d392:	e795      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    d394:	f06f 0509 	mvn.w	r5, #9
    d398:	e792      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
    d39a:	f06f 0511 	mvn.w	r5, #17
    d39e:	e78f      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
    d3a0:	f06f 051b 	mvn.w	r5, #27
    d3a4:	e78c      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    d3a6:	f06f 0509 	mvn.w	r5, #9
    d3aa:	e789      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
    d3ac:	f06f 0513 	mvn.w	r5, #19
    d3b0:	e786      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    d3b2:	f06f 0509 	mvn.w	r5, #9
    d3b6:	e783      	b.n	d2c0 <hid_keyboard_ctrl+0x18>
    d3b8:	0000e0b5 	.word	0x0000e0b5
    d3bc:	20000e70 	.word	0x20000e70
    d3c0:	00008781 	.word	0x00008781
    d3c4:	0000e0ef 	.word	0x0000e0ef
    d3c8:	00008719 	.word	0x00008719
    d3cc:	000087ad 	.word	0x000087ad

0000d3d0 <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    d3d0:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    d3d2:	4b0a      	ldr	r3, [pc, #40]	; (d3fc <hiddf_keyboard_init+0x2c>)
    d3d4:	4798      	blx	r3
    d3d6:	2801      	cmp	r0, #1
    d3d8:	d80c      	bhi.n	d3f4 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    d3da:	4809      	ldr	r0, [pc, #36]	; (d400 <hiddf_keyboard_init+0x30>)
    d3dc:	4b09      	ldr	r3, [pc, #36]	; (d404 <hiddf_keyboard_init+0x34>)
    d3de:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    d3e0:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
    d3e2:	3014      	adds	r0, #20
    d3e4:	4b08      	ldr	r3, [pc, #32]	; (d408 <hiddf_keyboard_init+0x38>)
    d3e6:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    d3e8:	4908      	ldr	r1, [pc, #32]	; (d40c <hiddf_keyboard_init+0x3c>)
    d3ea:	2001      	movs	r0, #1
    d3ec:	4b08      	ldr	r3, [pc, #32]	; (d410 <hiddf_keyboard_init+0x40>)
    d3ee:	4798      	blx	r3
	return ERR_NONE;
    d3f0:	2000      	movs	r0, #0
    d3f2:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    d3f4:	f06f 0010 	mvn.w	r0, #16
}
    d3f8:	bd08      	pop	{r3, pc}
    d3fa:	bf00      	nop
    d3fc:	0000e0a1 	.word	0x0000e0a1
    d400:	20000e70 	.word	0x20000e70
    d404:	0000d2a9 	.word	0x0000d2a9
    d408:	0000e041 	.word	0x0000e041
    d40c:	20000390 	.word	0x20000390
    d410:	0000dfad 	.word	0x0000dfad

0000d414 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    d414:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
    d416:	4b26      	ldr	r3, [pc, #152]	; (d4b0 <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    d418:	7c1b      	ldrb	r3, [r3, #16]
    d41a:	2b00      	cmp	r3, #0
    d41c:	d045      	beq.n	d4aa <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    d41e:	4a24      	ldr	r2, [pc, #144]	; (d4b0 <hiddf_keyboard_keys_state_change+0x9c>)
    d420:	2300      	movs	r3, #0
    d422:	6053      	str	r3, [r2, #4]
    d424:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
    d426:	b329      	cbz	r1, d474 <hiddf_keyboard_keys_state_change+0x60>
    d428:	4603      	mov	r3, r0
    d42a:	1e4d      	subs	r5, r1, #1
    d42c:	b2ed      	uxtb	r5, r5
    d42e:	3501      	adds	r5, #1
    d430:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    d434:	4405      	add	r5, r0
    d436:	2200      	movs	r2, #0
    d438:	e002      	b.n	d440 <hiddf_keyboard_keys_state_change+0x2c>
    d43a:	3303      	adds	r3, #3
    d43c:	42ab      	cmp	r3, r5
    d43e:	d005      	beq.n	d44c <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
    d440:	785c      	ldrb	r4, [r3, #1]
    d442:	2c00      	cmp	r4, #0
    d444:	d0f9      	beq.n	d43a <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
    d446:	3201      	adds	r2, #1
    d448:	b2d2      	uxtb	r2, r2
    d44a:	e7f6      	b.n	d43a <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
    d44c:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    d44e:	b2d2      	uxtb	r2, r2
    d450:	2a06      	cmp	r2, #6
    d452:	d809      	bhi.n	d468 <hiddf_keyboard_keys_state_change+0x54>
    d454:	4603      	mov	r3, r0
    d456:	1e4a      	subs	r2, r1, #1
    d458:	b2d2      	uxtb	r2, r2
    d45a:	3201      	adds	r2, #1
    d45c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    d460:	4410      	add	r0, r2
    d462:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    d464:	4d12      	ldr	r5, [pc, #72]	; (d4b0 <hiddf_keyboard_keys_state_change+0x9c>)
    d466:	e015      	b.n	d494 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    d468:	4b11      	ldr	r3, [pc, #68]	; (d4b0 <hiddf_keyboard_keys_state_change+0x9c>)
    d46a:	f04f 32ff 	mov.w	r2, #4294967295
    d46e:	f8c3 2006 	str.w	r2, [r3, #6]
    d472:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    d474:	480e      	ldr	r0, [pc, #56]	; (d4b0 <hiddf_keyboard_keys_state_change+0x9c>)
    d476:	2300      	movs	r3, #0
    d478:	2208      	movs	r2, #8
    d47a:	1d01      	adds	r1, r0, #4
    d47c:	7b40      	ldrb	r0, [r0, #13]
    d47e:	4c0d      	ldr	r4, [pc, #52]	; (d4b4 <hiddf_keyboard_keys_state_change+0xa0>)
    d480:	47a0      	blx	r4
    d482:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    d484:	1c62      	adds	r2, r4, #1
    d486:	7819      	ldrb	r1, [r3, #0]
    d488:	442c      	add	r4, r5
    d48a:	7121      	strb	r1, [r4, #4]
    d48c:	b2d4      	uxtb	r4, r2
    d48e:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
    d490:	4283      	cmp	r3, r0
    d492:	d0ef      	beq.n	d474 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    d494:	789a      	ldrb	r2, [r3, #2]
    d496:	2a01      	cmp	r2, #1
    d498:	d1f9      	bne.n	d48e <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
    d49a:	785a      	ldrb	r2, [r3, #1]
    d49c:	2a00      	cmp	r2, #0
    d49e:	d0f1      	beq.n	d484 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    d4a0:	792a      	ldrb	r2, [r5, #4]
    d4a2:	7819      	ldrb	r1, [r3, #0]
    d4a4:	430a      	orrs	r2, r1
    d4a6:	712a      	strb	r2, [r5, #4]
    d4a8:	e7f1      	b.n	d48e <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
    d4aa:	f06f 0010 	mvn.w	r0, #16
}
    d4ae:	bd38      	pop	{r3, r4, r5, pc}
    d4b0:	20000e70 	.word	0x20000e70
    d4b4:	0000db71 	.word	0x0000db71

0000d4b8 <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    d4b8:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    d4ba:	780b      	ldrb	r3, [r1, #0]
    d4bc:	2b81      	cmp	r3, #129	; 0x81
    d4be:	d010      	beq.n	d4e2 <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    d4c0:	f3c3 1341 	ubfx	r3, r3, #5, #2
    d4c4:	2b01      	cmp	r3, #1
    d4c6:	d13f      	bne.n	d548 <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    d4c8:	888a      	ldrh	r2, [r1, #4]
    d4ca:	4b22      	ldr	r3, [pc, #136]	; (d554 <hid_mouse_req+0x9c>)
    d4cc:	7a1b      	ldrb	r3, [r3, #8]
    d4ce:	429a      	cmp	r2, r3
    d4d0:	d13d      	bne.n	d54e <hid_mouse_req+0x96>
			switch (req->bRequest) {
    d4d2:	784b      	ldrb	r3, [r1, #1]
    d4d4:	2b03      	cmp	r3, #3
    d4d6:	d028      	beq.n	d52a <hid_mouse_req+0x72>
    d4d8:	2b0b      	cmp	r3, #11
    d4da:	d02c      	beq.n	d536 <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    d4dc:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    d4e0:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    d4e2:	784b      	ldrb	r3, [r1, #1]
    d4e4:	2b06      	cmp	r3, #6
    d4e6:	d002      	beq.n	d4ee <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
    d4e8:	f06f 0009 	mvn.w	r0, #9
    d4ec:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    d4ee:	888a      	ldrh	r2, [r1, #4]
    d4f0:	4b18      	ldr	r3, [pc, #96]	; (d554 <hid_mouse_req+0x9c>)
    d4f2:	7a1b      	ldrb	r3, [r3, #8]
    d4f4:	429a      	cmp	r2, r3
    d4f6:	d002      	beq.n	d4fe <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
    d4f8:	f06f 0009 	mvn.w	r0, #9
    d4fc:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    d4fe:	884b      	ldrh	r3, [r1, #2]
    d500:	0a1b      	lsrs	r3, r3, #8
    d502:	2b21      	cmp	r3, #33	; 0x21
    d504:	d004      	beq.n	d510 <hid_mouse_req+0x58>
    d506:	2b22      	cmp	r3, #34	; 0x22
    d508:	d009      	beq.n	d51e <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
    d50a:	f06f 000c 	mvn.w	r0, #12
    d50e:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    d510:	4b10      	ldr	r3, [pc, #64]	; (d554 <hid_mouse_req+0x9c>)
    d512:	6819      	ldr	r1, [r3, #0]
    d514:	2300      	movs	r3, #0
    d516:	780a      	ldrb	r2, [r1, #0]
    d518:	4c0f      	ldr	r4, [pc, #60]	; (d558 <hid_mouse_req+0xa0>)
    d51a:	47a0      	blx	r4
    d51c:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    d51e:	2300      	movs	r3, #0
    d520:	2234      	movs	r2, #52	; 0x34
    d522:	490e      	ldr	r1, [pc, #56]	; (d55c <hid_mouse_req+0xa4>)
    d524:	4c0c      	ldr	r4, [pc, #48]	; (d558 <hid_mouse_req+0xa0>)
    d526:	47a0      	blx	r4
    d528:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    d52a:	2300      	movs	r3, #0
    d52c:	2201      	movs	r2, #1
    d52e:	490c      	ldr	r1, [pc, #48]	; (d560 <hid_mouse_req+0xa8>)
    d530:	4c09      	ldr	r4, [pc, #36]	; (d558 <hid_mouse_req+0xa0>)
    d532:	47a0      	blx	r4
    d534:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
    d536:	884a      	ldrh	r2, [r1, #2]
    d538:	4b06      	ldr	r3, [pc, #24]	; (d554 <hid_mouse_req+0x9c>)
    d53a:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    d53c:	2300      	movs	r3, #0
    d53e:	461a      	mov	r2, r3
    d540:	4619      	mov	r1, r3
    d542:	4c05      	ldr	r4, [pc, #20]	; (d558 <hid_mouse_req+0xa0>)
    d544:	47a0      	blx	r4
    d546:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    d548:	f06f 0009 	mvn.w	r0, #9
    d54c:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    d54e:	f06f 0009 	mvn.w	r0, #9
    d552:	bd10      	pop	{r4, pc}
    d554:	20000e90 	.word	0x20000e90
    d558:	0000db71 	.word	0x0000db71
    d55c:	00010c64 	.word	0x00010c64
    d560:	20000e9a 	.word	0x20000e9a

0000d564 <hid_mouse_ctrl>:
{
    d564:	b570      	push	{r4, r5, r6, lr}
    d566:	4614      	mov	r4, r2
	switch (ctrl) {
    d568:	2901      	cmp	r1, #1
    d56a:	d040      	beq.n	d5ee <hid_mouse_ctrl+0x8a>
    d56c:	b139      	cbz	r1, d57e <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
    d56e:	2902      	cmp	r1, #2
    d570:	bf0c      	ite	eq
    d572:	f06f 041a 	mvneq.w	r4, #26
    d576:	f06f 040c 	mvnne.w	r4, #12
}
    d57a:	4620      	mov	r0, r4
    d57c:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    d57e:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
    d580:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    d582:	2b00      	cmp	r3, #0
    d584:	d049      	beq.n	d61a <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
    d586:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    d588:	795b      	ldrb	r3, [r3, #5]
    d58a:	2b03      	cmp	r3, #3
    d58c:	d148      	bne.n	d620 <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    d58e:	7a2b      	ldrb	r3, [r5, #8]
    d590:	429a      	cmp	r2, r3
    d592:	d048      	beq.n	d626 <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    d594:	2bff      	cmp	r3, #255	; 0xff
    d596:	d149      	bne.n	d62c <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    d598:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    d59a:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
    d59c:	7818      	ldrb	r0, [r3, #0]
    d59e:	2221      	movs	r2, #33	; 0x21
    d5a0:	6861      	ldr	r1, [r4, #4]
    d5a2:	4418      	add	r0, r3
    d5a4:	4b29      	ldr	r3, [pc, #164]	; (d64c <hid_mouse_ctrl+0xe8>)
    d5a6:	4798      	blx	r3
    d5a8:	4b29      	ldr	r3, [pc, #164]	; (d650 <hid_mouse_ctrl+0xec>)
    d5aa:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    d5ac:	6823      	ldr	r3, [r4, #0]
    d5ae:	7818      	ldrb	r0, [r3, #0]
    d5b0:	6861      	ldr	r1, [r4, #4]
    d5b2:	4418      	add	r0, r3
    d5b4:	4b27      	ldr	r3, [pc, #156]	; (d654 <hid_mouse_ctrl+0xf0>)
    d5b6:	4798      	blx	r3
	desc->sod = ep;
    d5b8:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    d5ba:	2800      	cmp	r0, #0
    d5bc:	d039      	beq.n	d632 <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
    d5be:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    d5c0:	7943      	ldrb	r3, [r0, #5]
    d5c2:	7902      	ldrb	r2, [r0, #4]
    d5c4:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    d5c8:	b292      	uxth	r2, r2
    d5ca:	78c1      	ldrb	r1, [r0, #3]
    d5cc:	4630      	mov	r0, r6
    d5ce:	4b22      	ldr	r3, [pc, #136]	; (d658 <hid_mouse_ctrl+0xf4>)
    d5d0:	4798      	blx	r3
    d5d2:	4604      	mov	r4, r0
    d5d4:	bb80      	cbnz	r0, d638 <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    d5d6:	f016 0f80 	tst.w	r6, #128	; 0x80
    d5da:	d030      	beq.n	d63e <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    d5dc:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    d5de:	4630      	mov	r0, r6
    d5e0:	4b1e      	ldr	r3, [pc, #120]	; (d65c <hid_mouse_ctrl+0xf8>)
    d5e2:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    d5e4:	4b1a      	ldr	r3, [pc, #104]	; (d650 <hid_mouse_ctrl+0xec>)
    d5e6:	2201      	movs	r2, #1
    d5e8:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
    d5ea:	72da      	strb	r2, [r3, #11]
    d5ec:	e7c5      	b.n	d57a <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    d5ee:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    d5f0:	b11a      	cbz	r2, d5fa <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
    d5f2:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    d5f4:	795b      	ldrb	r3, [r3, #5]
    d5f6:	2b03      	cmp	r3, #3
    d5f8:	d124      	bne.n	d644 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
    d5fa:	7a2b      	ldrb	r3, [r5, #8]
    d5fc:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    d5fe:	bf1c      	itt	ne
    d600:	23ff      	movne	r3, #255	; 0xff
    d602:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    d604:	7a68      	ldrb	r0, [r5, #9]
    d606:	28ff      	cmp	r0, #255	; 0xff
    d608:	d003      	beq.n	d612 <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
    d60a:	4b15      	ldr	r3, [pc, #84]	; (d660 <hid_mouse_ctrl+0xfc>)
    d60c:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    d60e:	23ff      	movs	r3, #255	; 0xff
    d610:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    d612:	2400      	movs	r4, #0
    d614:	4b0e      	ldr	r3, [pc, #56]	; (d650 <hid_mouse_ctrl+0xec>)
    d616:	72dc      	strb	r4, [r3, #11]
    d618:	e7af      	b.n	d57a <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    d61a:	f06f 0409 	mvn.w	r4, #9
    d61e:	e7ac      	b.n	d57a <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    d620:	f06f 0409 	mvn.w	r4, #9
    d624:	e7a9      	b.n	d57a <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
    d626:	f06f 0411 	mvn.w	r4, #17
    d62a:	e7a6      	b.n	d57a <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
    d62c:	f06f 041b 	mvn.w	r4, #27
    d630:	e7a3      	b.n	d57a <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    d632:	f06f 0409 	mvn.w	r4, #9
    d636:	e7a0      	b.n	d57a <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
    d638:	f06f 0413 	mvn.w	r4, #19
    d63c:	e79d      	b.n	d57a <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
    d63e:	f04f 34ff 	mov.w	r4, #4294967295
    d642:	e79a      	b.n	d57a <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
    d644:	f06f 0409 	mvn.w	r4, #9
    d648:	e797      	b.n	d57a <hid_mouse_ctrl+0x16>
    d64a:	bf00      	nop
    d64c:	0000e0b5 	.word	0x0000e0b5
    d650:	20000e90 	.word	0x20000e90
    d654:	0000e0ef 	.word	0x0000e0ef
    d658:	00008719 	.word	0x00008719
    d65c:	000087ad 	.word	0x000087ad
    d660:	00008781 	.word	0x00008781

0000d664 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    d664:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    d666:	4b0a      	ldr	r3, [pc, #40]	; (d690 <hiddf_mouse_init+0x2c>)
    d668:	4798      	blx	r3
    d66a:	2801      	cmp	r0, #1
    d66c:	d80c      	bhi.n	d688 <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    d66e:	4809      	ldr	r0, [pc, #36]	; (d694 <hiddf_mouse_init+0x30>)
    d670:	4b09      	ldr	r3, [pc, #36]	; (d698 <hiddf_mouse_init+0x34>)
    d672:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    d674:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
    d676:	300c      	adds	r0, #12
    d678:	4b08      	ldr	r3, [pc, #32]	; (d69c <hiddf_mouse_init+0x38>)
    d67a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    d67c:	4908      	ldr	r1, [pc, #32]	; (d6a0 <hiddf_mouse_init+0x3c>)
    d67e:	2001      	movs	r0, #1
    d680:	4b08      	ldr	r3, [pc, #32]	; (d6a4 <hiddf_mouse_init+0x40>)
    d682:	4798      	blx	r3
	return ERR_NONE;
    d684:	2000      	movs	r0, #0
    d686:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    d688:	f06f 0010 	mvn.w	r0, #16
}
    d68c:	bd08      	pop	{r3, pc}
    d68e:	bf00      	nop
    d690:	0000e0a1 	.word	0x0000e0a1
    d694:	20000e90 	.word	0x20000e90
    d698:	0000d565 	.word	0x0000d565
    d69c:	0000e041 	.word	0x0000e041
    d6a0:	20000398 	.word	0x20000398
    d6a4:	0000dfad 	.word	0x0000dfad

0000d6a8 <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    d6a8:	2200      	movs	r2, #0
    d6aa:	4b0d      	ldr	r3, [pc, #52]	; (d6e0 <hiddf_mouse_move+0x38>)
    d6ac:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
    d6ae:	2901      	cmp	r1, #1
    d6b0:	d00e      	beq.n	d6d0 <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    d6b2:	2902      	cmp	r1, #2
    d6b4:	d00e      	beq.n	d6d4 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
    d6b6:	2903      	cmp	r1, #3
    d6b8:	d10f      	bne.n	d6da <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    d6ba:	4b09      	ldr	r3, [pc, #36]	; (d6e0 <hiddf_mouse_move+0x38>)
    d6bc:	71d8      	strb	r0, [r3, #7]
{
    d6be:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    d6c0:	4807      	ldr	r0, [pc, #28]	; (d6e0 <hiddf_mouse_move+0x38>)
    d6c2:	2300      	movs	r3, #0
    d6c4:	2204      	movs	r2, #4
    d6c6:	1881      	adds	r1, r0, r2
    d6c8:	7a40      	ldrb	r0, [r0, #9]
    d6ca:	4c06      	ldr	r4, [pc, #24]	; (d6e4 <hiddf_mouse_move+0x3c>)
    d6cc:	47a0      	blx	r4
    d6ce:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    d6d0:	7158      	strb	r0, [r3, #5]
    d6d2:	e7f4      	b.n	d6be <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    d6d4:	4b02      	ldr	r3, [pc, #8]	; (d6e0 <hiddf_mouse_move+0x38>)
    d6d6:	7198      	strb	r0, [r3, #6]
    d6d8:	e7f1      	b.n	d6be <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
    d6da:	f06f 000c 	mvn.w	r0, #12
    d6de:	4770      	bx	lr
    d6e0:	20000e90 	.word	0x20000e90
    d6e4:	0000db71 	.word	0x0000db71

0000d6e8 <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    d6e8:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    d6ea:	780b      	ldrb	r3, [r1, #0]
    d6ec:	2b81      	cmp	r3, #129	; 0x81
    d6ee:	d014      	beq.n	d71a <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    d6f0:	f3c3 1341 	ubfx	r3, r3, #5, #2
    d6f4:	2b01      	cmp	r3, #1
    d6f6:	d132      	bne.n	d75e <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    d6f8:	888b      	ldrh	r3, [r1, #4]
    d6fa:	4a1c      	ldr	r2, [pc, #112]	; (d76c <audio_midi_req+0x84>)
    d6fc:	7912      	ldrb	r2, [r2, #4]
    d6fe:	429a      	cmp	r2, r3
    d700:	d003      	beq.n	d70a <audio_midi_req+0x22>
    d702:	4a1a      	ldr	r2, [pc, #104]	; (d76c <audio_midi_req+0x84>)
    d704:	7952      	ldrb	r2, [r2, #5]
    d706:	429a      	cmp	r2, r3
    d708:	d12c      	bne.n	d764 <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
    d70a:	784b      	ldrb	r3, [r1, #1]
    d70c:	2b03      	cmp	r3, #3
    d70e:	d017      	beq.n	d740 <audio_midi_req+0x58>
    d710:	2b0b      	cmp	r3, #11
    d712:	d01b      	beq.n	d74c <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
    d714:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    d718:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    d71a:	888b      	ldrh	r3, [r1, #4]
    d71c:	4a13      	ldr	r2, [pc, #76]	; (d76c <audio_midi_req+0x84>)
    d71e:	7912      	ldrb	r2, [r2, #4]
    d720:	429a      	cmp	r2, r3
    d722:	d006      	beq.n	d732 <audio_midi_req+0x4a>
    d724:	4a11      	ldr	r2, [pc, #68]	; (d76c <audio_midi_req+0x84>)
    d726:	7952      	ldrb	r2, [r2, #5]
    d728:	429a      	cmp	r2, r3
    d72a:	d002      	beq.n	d732 <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    d72c:	f06f 0009 	mvn.w	r0, #9
    d730:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    d732:	4b0e      	ldr	r3, [pc, #56]	; (d76c <audio_midi_req+0x84>)
    d734:	6819      	ldr	r1, [r3, #0]
    d736:	2300      	movs	r3, #0
    d738:	780a      	ldrb	r2, [r1, #0]
    d73a:	4c0d      	ldr	r4, [pc, #52]	; (d770 <audio_midi_req+0x88>)
    d73c:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
    d73e:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    d740:	2300      	movs	r3, #0
    d742:	2201      	movs	r2, #1
    d744:	490b      	ldr	r1, [pc, #44]	; (d774 <audio_midi_req+0x8c>)
    d746:	4c0a      	ldr	r4, [pc, #40]	; (d770 <audio_midi_req+0x88>)
    d748:	47a0      	blx	r4
    d74a:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
    d74c:	884a      	ldrh	r2, [r1, #2]
    d74e:	4b07      	ldr	r3, [pc, #28]	; (d76c <audio_midi_req+0x84>)
    d750:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    d752:	2300      	movs	r3, #0
    d754:	461a      	mov	r2, r3
    d756:	4619      	mov	r1, r3
    d758:	4c05      	ldr	r4, [pc, #20]	; (d770 <audio_midi_req+0x88>)
    d75a:	47a0      	blx	r4
    d75c:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
    d75e:	f06f 0009 	mvn.w	r0, #9
    d762:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    d764:	f06f 0009 	mvn.w	r0, #9
    d768:	bd10      	pop	{r4, pc}
    d76a:	bf00      	nop
    d76c:	20000ea8 	.word	0x20000ea8
    d770:	0000db71 	.word	0x0000db71
    d774:	20000eb0 	.word	0x20000eb0

0000d778 <audio_midi_ctrl>:
{
    d778:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    d77c:	b083      	sub	sp, #12
    d77e:	4615      	mov	r5, r2
	switch (ctrl) {
    d780:	2901      	cmp	r1, #1
    d782:	d07e      	beq.n	d882 <audio_midi_ctrl+0x10a>
    d784:	b141      	cbz	r1, d798 <audio_midi_ctrl+0x20>
		return ERR_INVALID_ARG;
    d786:	2902      	cmp	r1, #2
    d788:	bf0c      	ite	eq
    d78a:	f06f 001a 	mvneq.w	r0, #26
    d78e:	f06f 000c 	mvnne.w	r0, #12
}
    d792:	b003      	add	sp, #12
    d794:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    d798:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
    d79c:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    d79e:	2800      	cmp	r0, #0
    d7a0:	f000 8096 	beq.w	d8d0 <audio_midi_ctrl+0x158>
    d7a4:	f109 0604 	add.w	r6, r9, #4
    d7a8:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    d7aa:	f04f 0804 	mov.w	r8, #4
    d7ae:	4f54      	ldr	r7, [pc, #336]	; (d900 <audio_midi_ctrl+0x188>)
    d7b0:	e018      	b.n	d7e4 <audio_midi_ctrl+0x6c>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    d7b2:	f816 3b01 	ldrb.w	r3, [r6], #1
    d7b6:	429a      	cmp	r2, r3
    d7b8:	f000 8090 	beq.w	d8dc <audio_midi_ctrl+0x164>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    d7bc:	2bff      	cmp	r3, #255	; 0xff
    d7be:	f040 8090 	bne.w	d8e2 <audio_midi_ctrl+0x16a>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    d7c2:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    d7c6:	2c01      	cmp	r4, #1
    d7c8:	d015      	beq.n	d7f6 <audio_midi_ctrl+0x7e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    d7ca:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    d7cc:	7818      	ldrb	r0, [r3, #0]
    d7ce:	4642      	mov	r2, r8
    d7d0:	6869      	ldr	r1, [r5, #4]
    d7d2:	4418      	add	r0, r3
    d7d4:	47b8      	blx	r7
    d7d6:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
    d7d8:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    d7dc:	f000 808b 	beq.w	d8f6 <audio_midi_ctrl+0x17e>
		if (NULL == ifc) {
    d7e0:	2800      	cmp	r0, #0
    d7e2:	d078      	beq.n	d8d6 <audio_midi_ctrl+0x15e>
		ifc_desc.bInterfaceNumber = ifc[2];
    d7e4:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    d7e6:	7943      	ldrb	r3, [r0, #5]
    d7e8:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    d7ec:	2b01      	cmp	r3, #1
    d7ee:	d0e0      	beq.n	d7b2 <audio_midi_ctrl+0x3a>
			return ERR_NOT_FOUND;
    d7f0:	f06f 0009 	mvn.w	r0, #9
    d7f4:	e7cd      	b.n	d792 <audio_midi_ctrl+0x1a>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    d7f6:	2205      	movs	r2, #5
    d7f8:	6869      	ldr	r1, [r5, #4]
    d7fa:	4b41      	ldr	r3, [pc, #260]	; (d900 <audio_midi_ctrl+0x188>)
    d7fc:	4798      	blx	r3
    d7fe:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    d800:	4e40      	ldr	r6, [pc, #256]	; (d904 <audio_midi_ctrl+0x18c>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    d802:	f8df 8114 	ldr.w	r8, [pc, #276]	; d918 <audio_midi_ctrl+0x1a0>
					usb_d_ep_enable(func_data->func_ep_out);
    d806:	4f40      	ldr	r7, [pc, #256]	; (d908 <audio_midi_ctrl+0x190>)
			while (NULL != ep) {
    d808:	2c00      	cmp	r4, #0
    d80a:	d06d      	beq.n	d8e8 <audio_midi_ctrl+0x170>
				ep_desc.bEndpointAddress = ep[2];
    d80c:	78a3      	ldrb	r3, [r4, #2]
    d80e:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    d812:	78e3      	ldrb	r3, [r4, #3]
    d814:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    d818:	7962      	ldrb	r2, [r4, #5]
    d81a:	7923      	ldrb	r3, [r4, #4]
    d81c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    d820:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    d822:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    d826:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    d82a:	b2db      	uxtb	r3, r3
    d82c:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
    d82e:	2301      	movs	r3, #1
    d830:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    d832:	f89d 0002 	ldrb.w	r0, [sp, #2]
    d836:	f89d 1003 	ldrb.w	r1, [sp, #3]
    d83a:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    d83e:	b292      	uxth	r2, r2
    d840:	47c0      	blx	r8
    d842:	b2c0      	uxtb	r0, r0
    d844:	7170      	strb	r0, [r6, #5]
    d846:	b9a0      	cbnz	r0, d872 <audio_midi_ctrl+0xfa>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    d848:	f89d 3002 	ldrb.w	r3, [sp, #2]
    d84c:	f013 0f80 	tst.w	r3, #128	; 0x80
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    d850:	f89d 0002 	ldrb.w	r0, [sp, #2]
    d854:	b2c0      	uxtb	r0, r0
    d856:	bf14      	ite	ne
    d858:	f889 0006 	strbne.w	r0, [r9, #6]
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    d85c:	f889 0007 	strbeq.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    d860:	47b8      	blx	r7
				desc->sod = ep;
    d862:	602c      	str	r4, [r5, #0]
	return (desc + usb_desc_len(desc));
    d864:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    d866:	6869      	ldr	r1, [r5, #4]
    d868:	4420      	add	r0, r4
    d86a:	4b28      	ldr	r3, [pc, #160]	; (d90c <audio_midi_ctrl+0x194>)
    d86c:	4798      	blx	r3
    d86e:	4604      	mov	r4, r0
    d870:	e7ca      	b.n	d808 <audio_midi_ctrl+0x90>
					usb_debug2[6] = - usb_debug2[5];
    d872:	4a24      	ldr	r2, [pc, #144]	; (d904 <audio_midi_ctrl+0x18c>)
    d874:	7953      	ldrb	r3, [r2, #5]
    d876:	425b      	negs	r3, r3
    d878:	b2db      	uxtb	r3, r3
    d87a:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
    d87c:	f06f 0013 	mvn.w	r0, #19
    d880:	e787      	b.n	d792 <audio_midi_ctrl+0x1a>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    d882:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    d884:	b142      	cbz	r2, d898 <audio_midi_ctrl+0x120>
		ifc_desc.bInterfaceClass = desc->sod[5];
    d886:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    d888:	795b      	ldrb	r3, [r3, #5]
    d88a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    d88e:	2b01      	cmp	r3, #1
    d890:	d002      	beq.n	d898 <audio_midi_ctrl+0x120>
			return ERR_NOT_FOUND;
    d892:	f06f 0009 	mvn.w	r0, #9
    d896:	e77c      	b.n	d792 <audio_midi_ctrl+0x1a>
	if (func_data->func_iface[0] != 0xFF) {
    d898:	7923      	ldrb	r3, [r4, #4]
    d89a:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    d89c:	bf1c      	itt	ne
    d89e:	23ff      	movne	r3, #255	; 0xff
    d8a0:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
    d8a2:	7963      	ldrb	r3, [r4, #5]
    d8a4:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    d8a6:	bf1c      	itt	ne
    d8a8:	23ff      	movne	r3, #255	; 0xff
    d8aa:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
    d8ac:	79a0      	ldrb	r0, [r4, #6]
    d8ae:	28ff      	cmp	r0, #255	; 0xff
    d8b0:	d003      	beq.n	d8ba <audio_midi_ctrl+0x142>
		usb_d_ep_deinit(func_data->func_ep_in);
    d8b2:	4b17      	ldr	r3, [pc, #92]	; (d910 <audio_midi_ctrl+0x198>)
    d8b4:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    d8b6:	23ff      	movs	r3, #255	; 0xff
    d8b8:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
    d8ba:	79e0      	ldrb	r0, [r4, #7]
    d8bc:	28ff      	cmp	r0, #255	; 0xff
    d8be:	d003      	beq.n	d8c8 <audio_midi_ctrl+0x150>
		usb_d_ep_deinit(func_data->func_ep_out);
    d8c0:	4b13      	ldr	r3, [pc, #76]	; (d910 <audio_midi_ctrl+0x198>)
    d8c2:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    d8c4:	23ff      	movs	r3, #255	; 0xff
    d8c6:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
    d8c8:	2000      	movs	r0, #0
    d8ca:	4b12      	ldr	r3, [pc, #72]	; (d914 <audio_midi_ctrl+0x19c>)
    d8cc:	7358      	strb	r0, [r3, #13]
    d8ce:	e760      	b.n	d792 <audio_midi_ctrl+0x1a>
			return ERR_NOT_FOUND;
    d8d0:	f06f 0009 	mvn.w	r0, #9
    d8d4:	e75d      	b.n	d792 <audio_midi_ctrl+0x1a>
    d8d6:	f06f 0009 	mvn.w	r0, #9
    d8da:	e75a      	b.n	d792 <audio_midi_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    d8dc:	f06f 0011 	mvn.w	r0, #17
    d8e0:	e757      	b.n	d792 <audio_midi_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    d8e2:	f06f 001b 	mvn.w	r0, #27
    d8e6:	e754      	b.n	d792 <audio_midi_ctrl+0x1a>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    d8e8:	682b      	ldr	r3, [r5, #0]
    d8ea:	7818      	ldrb	r0, [r3, #0]
    d8ec:	2204      	movs	r2, #4
    d8ee:	6869      	ldr	r1, [r5, #4]
    d8f0:	4418      	add	r0, r3
    d8f2:	4b03      	ldr	r3, [pc, #12]	; (d900 <audio_midi_ctrl+0x188>)
    d8f4:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
    d8f6:	2201      	movs	r2, #1
    d8f8:	4b06      	ldr	r3, [pc, #24]	; (d914 <audio_midi_ctrl+0x19c>)
    d8fa:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
    d8fc:	2000      	movs	r0, #0
    d8fe:	e748      	b.n	d792 <audio_midi_ctrl+0x1a>
    d900:	0000e0b5 	.word	0x0000e0b5
    d904:	20013d50 	.word	0x20013d50
    d908:	000087ad 	.word	0x000087ad
    d90c:	0000e0ef 	.word	0x0000e0ef
    d910:	00008781 	.word	0x00008781
    d914:	20000ea8 	.word	0x20000ea8
    d918:	00008719 	.word	0x00008719

0000d91c <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    d91c:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    d91e:	4b0a      	ldr	r3, [pc, #40]	; (d948 <audiodf_midi_init+0x2c>)
    d920:	4798      	blx	r3
    d922:	2801      	cmp	r0, #1
    d924:	d80c      	bhi.n	d940 <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    d926:	4809      	ldr	r0, [pc, #36]	; (d94c <audiodf_midi_init+0x30>)
    d928:	4b09      	ldr	r3, [pc, #36]	; (d950 <audiodf_midi_init+0x34>)
    d92a:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    d92c:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
    d92e:	3010      	adds	r0, #16
    d930:	4b08      	ldr	r3, [pc, #32]	; (d954 <audiodf_midi_init+0x38>)
    d932:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    d934:	4908      	ldr	r1, [pc, #32]	; (d958 <audiodf_midi_init+0x3c>)
    d936:	2001      	movs	r0, #1
    d938:	4b08      	ldr	r3, [pc, #32]	; (d95c <audiodf_midi_init+0x40>)
    d93a:	4798      	blx	r3
	return ERR_NONE;
    d93c:	2000      	movs	r0, #0
    d93e:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    d940:	f06f 0010 	mvn.w	r0, #16
}
    d944:	bd08      	pop	{r3, pc}
    d946:	bf00      	nop
    d948:	0000e0a1 	.word	0x0000e0a1
    d94c:	20000ea8 	.word	0x20000ea8
    d950:	0000d779 	.word	0x0000d779
    d954:	0000e041 	.word	0x0000e041
    d958:	200003a0 	.word	0x200003a0
    d95c:	0000dfad 	.word	0x0000dfad

0000d960 <audiodf_midi_write>:
}



int32_t audiodf_midi_write(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    d960:	b510      	push	{r4, lr}
	if (!audiodf_midi_is_enabled()) {
		return ERR_DENIED;
	}
	
	// if previous xfer is completed
	_audiodf_midi_funcd.midi_report[0] = byte0;
    d962:	4c06      	ldr	r4, [pc, #24]	; (d97c <audiodf_midi_write+0x1c>)
    d964:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    d966:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    d968:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    d96a:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    d96c:	2300      	movs	r3, #0
    d96e:	2204      	movs	r2, #4
    d970:	f104 0109 	add.w	r1, r4, #9
    d974:	79a0      	ldrb	r0, [r4, #6]
    d976:	4c02      	ldr	r4, [pc, #8]	; (d980 <audiodf_midi_write+0x20>)
    d978:	47a0      	blx	r4
	
	
}
    d97a:	bd10      	pop	{r4, pc}
    d97c:	20000ea8 	.word	0x20000ea8
    d980:	0000db71 	.word	0x0000db71

0000d984 <audiodf_midi_read>:




int32_t audiodf_midi_read(uint8_t *buf, uint32_t size)
{
    d984:	b510      	push	{r4, lr}
	if (!audiodf_midi_is_enabled()) {
		return ERR_DENIED;
	}
		
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_out, buf, size, false);
    d986:	2300      	movs	r3, #0
    d988:	460a      	mov	r2, r1
    d98a:	4601      	mov	r1, r0
    d98c:	4802      	ldr	r0, [pc, #8]	; (d998 <audiodf_midi_read+0x14>)
    d98e:	79c0      	ldrb	r0, [r0, #7]
    d990:	4c02      	ldr	r4, [pc, #8]	; (d99c <audiodf_midi_read+0x18>)
    d992:	47a0      	blx	r4
}
    d994:	bd10      	pop	{r4, pc}
    d996:	bf00      	nop
    d998:	20000ea8 	.word	0x20000ea8
    d99c:	0000db71 	.word	0x0000db71

0000d9a0 <audiodf_midi_register_callback>:


int32_t audiodf_midi_register_callback(enum audiodf_midi_cb_type cb_type, FUNC_PTR func)
{
    d9a0:	b508      	push	{r3, lr}
	switch (cb_type) {
    d9a2:	b120      	cbz	r0, d9ae <audiodf_midi_register_callback+0xe>
    d9a4:	2801      	cmp	r0, #1
    d9a6:	d00a      	beq.n	d9be <audiodf_midi_register_callback+0x1e>
		break;
		case AUDIODF_MIDI_CB_WRITE:
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
		break;
		default:
		return ERR_INVALID_ARG;
    d9a8:	f06f 000c 	mvn.w	r0, #12
	}
	return ERR_NONE;
}
    d9ac:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    d9ae:	460a      	mov	r2, r1
    d9b0:	2102      	movs	r1, #2
    d9b2:	4b07      	ldr	r3, [pc, #28]	; (d9d0 <audiodf_midi_register_callback+0x30>)
    d9b4:	79d8      	ldrb	r0, [r3, #7]
    d9b6:	4b07      	ldr	r3, [pc, #28]	; (d9d4 <audiodf_midi_register_callback+0x34>)
    d9b8:	4798      	blx	r3
	return ERR_NONE;
    d9ba:	2000      	movs	r0, #0
		break;
    d9bc:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
    d9be:	460a      	mov	r2, r1
    d9c0:	2102      	movs	r1, #2
    d9c2:	4b03      	ldr	r3, [pc, #12]	; (d9d0 <audiodf_midi_register_callback+0x30>)
    d9c4:	7998      	ldrb	r0, [r3, #6]
    d9c6:	4b03      	ldr	r3, [pc, #12]	; (d9d4 <audiodf_midi_register_callback+0x34>)
    d9c8:	4798      	blx	r3
	return ERR_NONE;
    d9ca:	2000      	movs	r0, #0
		break;
    d9cc:	bd08      	pop	{r3, pc}
    d9ce:	bf00      	nop
    d9d0:	20000ea8 	.word	0x20000ea8
    d9d4:	00008981 	.word	0x00008981

0000d9d8 <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    d9d8:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    d9da:	4b07      	ldr	r3, [pc, #28]	; (d9f8 <usbdc_unconfig+0x20>)
    d9dc:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    d9de:	b14c      	cbz	r4, d9f4 <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
    d9e0:	2600      	movs	r6, #0
    d9e2:	2501      	movs	r5, #1
    d9e4:	6863      	ldr	r3, [r4, #4]
    d9e6:	4632      	mov	r2, r6
    d9e8:	4629      	mov	r1, r5
    d9ea:	4620      	mov	r0, r4
    d9ec:	4798      	blx	r3
		func = func->next;
    d9ee:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    d9f0:	2c00      	cmp	r4, #0
    d9f2:	d1f7      	bne.n	d9e4 <usbdc_unconfig+0xc>
    d9f4:	bd70      	pop	{r4, r5, r6, pc}
    d9f6:	bf00      	nop
    d9f8:	20000ec4 	.word	0x20000ec4

0000d9fc <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    d9fc:	b570      	push	{r4, r5, r6, lr}
    d9fe:	4606      	mov	r6, r0
    da00:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    da02:	4b07      	ldr	r3, [pc, #28]	; (da20 <usbdc_change_notify+0x24>)
    da04:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    da06:	b91c      	cbnz	r4, da10 <usbdc_change_notify+0x14>
    da08:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    da0a:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    da0c:	2c00      	cmp	r4, #0
    da0e:	d0fb      	beq.n	da08 <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
    da10:	6863      	ldr	r3, [r4, #4]
    da12:	2b00      	cmp	r3, #0
    da14:	d0f9      	beq.n	da0a <usbdc_change_notify+0xe>
			cg->cb(change, value);
    da16:	4629      	mov	r1, r5
    da18:	4630      	mov	r0, r6
    da1a:	4798      	blx	r3
    da1c:	e7f5      	b.n	da0a <usbdc_change_notify+0xe>
    da1e:	bf00      	nop
    da20:	20000ec4 	.word	0x20000ec4

0000da24 <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    da24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    da26:	4607      	mov	r7, r0
    da28:	460e      	mov	r6, r1
    da2a:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    da2c:	4b0c      	ldr	r3, [pc, #48]	; (da60 <usbdc_request_handler+0x3c>)
    da2e:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    da30:	b91c      	cbnz	r4, da3a <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
    da32:	2000      	movs	r0, #0
    da34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
    da36:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    da38:	b16c      	cbz	r4, da56 <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
    da3a:	6863      	ldr	r3, [r4, #4]
    da3c:	2b00      	cmp	r3, #0
    da3e:	d0fa      	beq.n	da36 <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
    da40:	462a      	mov	r2, r5
    da42:	4631      	mov	r1, r6
    da44:	4638      	mov	r0, r7
    da46:	4798      	blx	r3
			if (0 == rc) {
    da48:	b138      	cbz	r0, da5a <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
    da4a:	f110 0f0a 	cmn.w	r0, #10
    da4e:	d0f2      	beq.n	da36 <usbdc_request_handler+0x12>
				return -1;
    da50:	f04f 30ff 	mov.w	r0, #4294967295
}
    da54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    da56:	2000      	movs	r0, #0
    da58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    da5a:	2001      	movs	r0, #1
    da5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    da5e:	bf00      	nop
    da60:	20000ec4 	.word	0x20000ec4

0000da64 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    da64:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    da66:	4b06      	ldr	r3, [pc, #24]	; (da80 <usbd_sof_cb+0x1c>)
    da68:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
    da6a:	b91c      	cbnz	r4, da74 <usbd_sof_cb+0x10>
    da6c:	bd10      	pop	{r4, pc}
		sof = sof->next;
    da6e:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    da70:	2c00      	cmp	r4, #0
    da72:	d0fb      	beq.n	da6c <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
    da74:	6863      	ldr	r3, [r4, #4]
    da76:	2b00      	cmp	r3, #0
    da78:	d0f9      	beq.n	da6e <usbd_sof_cb+0xa>
			sof->cb();
    da7a:	4798      	blx	r3
    da7c:	e7f7      	b.n	da6e <usbd_sof_cb+0xa>
    da7e:	bf00      	nop
    da80:	20000ec4 	.word	0x20000ec4

0000da84 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    da84:	b510      	push	{r4, lr}
    da86:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
    da88:	b119      	cbz	r1, da92 <usbdc_cb_ctl_done+0xe>
    da8a:	2901      	cmp	r1, #1
    da8c:	d026      	beq.n	dadc <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
    da8e:	2000      	movs	r0, #0
    da90:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    da92:	7813      	ldrb	r3, [r2, #0]
    da94:	2b00      	cmp	r3, #0
    da96:	d1fa      	bne.n	da8e <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
    da98:	7853      	ldrb	r3, [r2, #1]
    da9a:	2b05      	cmp	r3, #5
    da9c:	d00f      	beq.n	dabe <usbdc_cb_ctl_done+0x3a>
    da9e:	2b09      	cmp	r3, #9
    daa0:	d1f5      	bne.n	da8e <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
    daa2:	8852      	ldrh	r2, [r2, #2]
    daa4:	4b10      	ldr	r3, [pc, #64]	; (dae8 <usbdc_cb_ctl_done+0x64>)
    daa6:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    daa8:	8863      	ldrh	r3, [r4, #2]
    daaa:	2b00      	cmp	r3, #0
    daac:	bf14      	ite	ne
    daae:	2104      	movne	r1, #4
    dab0:	2103      	moveq	r1, #3
    dab2:	4b0d      	ldr	r3, [pc, #52]	; (dae8 <usbdc_cb_ctl_done+0x64>)
    dab4:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    dab6:	2001      	movs	r0, #1
    dab8:	4b0c      	ldr	r3, [pc, #48]	; (daec <usbdc_cb_ctl_done+0x68>)
    daba:	4798      	blx	r3
    dabc:	e7e7      	b.n	da8e <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
    dabe:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
    dac0:	b2c0      	uxtb	r0, r0
    dac2:	4b0b      	ldr	r3, [pc, #44]	; (daf0 <usbdc_cb_ctl_done+0x6c>)
    dac4:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    dac6:	8863      	ldrh	r3, [r4, #2]
    dac8:	2b00      	cmp	r3, #0
    daca:	bf14      	ite	ne
    dacc:	2103      	movne	r1, #3
    dace:	2102      	moveq	r1, #2
    dad0:	4b05      	ldr	r3, [pc, #20]	; (dae8 <usbdc_cb_ctl_done+0x64>)
    dad2:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    dad4:	2001      	movs	r0, #1
    dad6:	4b05      	ldr	r3, [pc, #20]	; (daec <usbdc_cb_ctl_done+0x68>)
    dad8:	4798      	blx	r3
    dada:	e7d8      	b.n	da8e <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    dadc:	2201      	movs	r2, #1
    dade:	4621      	mov	r1, r4
    dae0:	2000      	movs	r0, #0
    dae2:	4b04      	ldr	r3, [pc, #16]	; (daf4 <usbdc_cb_ctl_done+0x70>)
    dae4:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
    dae6:	e7d2      	b.n	da8e <usbdc_cb_ctl_done+0xa>
    dae8:	20000ec4 	.word	0x20000ec4
    daec:	0000d9fd 	.word	0x0000d9fd
    daf0:	0000870d 	.word	0x0000870d
    daf4:	0000da25 	.word	0x0000da25

0000daf8 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    daf8:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    dafa:	4b0d      	ldr	r3, [pc, #52]	; (db30 <usbdc_reset+0x38>)
    dafc:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    dafe:	4d0d      	ldr	r5, [pc, #52]	; (db34 <usbdc_reset+0x3c>)
    db00:	2602      	movs	r6, #2
    db02:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    db04:	2400      	movs	r4, #0
    db06:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    db08:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    db0a:	4620      	mov	r0, r4
    db0c:	4b0a      	ldr	r3, [pc, #40]	; (db38 <usbdc_reset+0x40>)
    db0e:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    db10:	7f28      	ldrb	r0, [r5, #28]
    db12:	4b0a      	ldr	r3, [pc, #40]	; (db3c <usbdc_reset+0x44>)
    db14:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    db16:	4a0a      	ldr	r2, [pc, #40]	; (db40 <usbdc_reset+0x48>)
    db18:	4621      	mov	r1, r4
    db1a:	4620      	mov	r0, r4
    db1c:	4d09      	ldr	r5, [pc, #36]	; (db44 <usbdc_reset+0x4c>)
    db1e:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    db20:	4a09      	ldr	r2, [pc, #36]	; (db48 <usbdc_reset+0x50>)
    db22:	4631      	mov	r1, r6
    db24:	4620      	mov	r0, r4
    db26:	47a8      	blx	r5
	usb_d_ep_enable(0);
    db28:	4620      	mov	r0, r4
    db2a:	4b08      	ldr	r3, [pc, #32]	; (db4c <usbdc_reset+0x54>)
    db2c:	4798      	blx	r3
    db2e:	bd70      	pop	{r4, r5, r6, pc}
    db30:	0000d9d9 	.word	0x0000d9d9
    db34:	20000ec4 	.word	0x20000ec4
    db38:	00008781 	.word	0x00008781
    db3c:	0000876d 	.word	0x0000876d
    db40:	0000db91 	.word	0x0000db91
    db44:	00008981 	.word	0x00008981
    db48:	0000da85 	.word	0x0000da85
    db4c:	000087ad 	.word	0x000087ad

0000db50 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    db50:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    db52:	b110      	cbz	r0, db5a <usbd_event_cb+0xa>
    db54:	2801      	cmp	r0, #1
    db56:	d004      	beq.n	db62 <usbd_event_cb+0x12>
    db58:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    db5a:	2000      	movs	r0, #0
    db5c:	4b02      	ldr	r3, [pc, #8]	; (db68 <usbd_event_cb+0x18>)
    db5e:	4798      	blx	r3
		break;
    db60:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    db62:	4b02      	ldr	r3, [pc, #8]	; (db6c <usbd_event_cb+0x1c>)
    db64:	4798      	blx	r3
    db66:	bd08      	pop	{r3, pc}
    db68:	0000d9fd 	.word	0x0000d9fd
    db6c:	0000daf9 	.word	0x0000daf9

0000db70 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    db70:	b500      	push	{lr}
    db72:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    db74:	9101      	str	r1, [sp, #4]
    db76:	9202      	str	r2, [sp, #8]
    db78:	f88d 000c 	strb.w	r0, [sp, #12]
    db7c:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    db80:	a801      	add	r0, sp, #4
    db82:	4b02      	ldr	r3, [pc, #8]	; (db8c <usbdc_xfer+0x1c>)
    db84:	4798      	blx	r3
}
    db86:	b005      	add	sp, #20
    db88:	f85d fb04 	ldr.w	pc, [sp], #4
    db8c:	000087f9 	.word	0x000087f9

0000db90 <usbdc_cb_ctl_req>:
{
    db90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    db94:	b083      	sub	sp, #12
    db96:	4605      	mov	r5, r0
    db98:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    db9a:	2200      	movs	r2, #0
    db9c:	4b9b      	ldr	r3, [pc, #620]	; (de0c <usbdc_cb_ctl_req+0x27c>)
    db9e:	4798      	blx	r3
    dba0:	f1b0 3fff 	cmp.w	r0, #4294967295
    dba4:	d00b      	beq.n	dbbe <usbdc_cb_ctl_req+0x2e>
    dba6:	2801      	cmp	r0, #1
    dba8:	f000 81e3 	beq.w	df72 <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    dbac:	7823      	ldrb	r3, [r4, #0]
    dbae:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
    dbb2:	d008      	beq.n	dbc6 <usbdc_cb_ctl_req+0x36>
    dbb4:	2a80      	cmp	r2, #128	; 0x80
    dbb6:	f000 80f4 	beq.w	dda2 <usbdc_cb_ctl_req+0x212>
		return false;
    dbba:	2000      	movs	r0, #0
    dbbc:	e000      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    dbbe:	2000      	movs	r0, #0
}
    dbc0:	b003      	add	sp, #12
    dbc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
    dbc6:	7862      	ldrb	r2, [r4, #1]
    dbc8:	3a01      	subs	r2, #1
    dbca:	2a0a      	cmp	r2, #10
    dbcc:	f200 81d3 	bhi.w	df76 <usbdc_cb_ctl_req+0x3e6>
    dbd0:	e8df f012 	tbh	[pc, r2, lsl #1]
    dbd4:	01d10060 	.word	0x01d10060
    dbd8:	01d10076 	.word	0x01d10076
    dbdc:	01d1000b 	.word	0x01d1000b
    dbe0:	01d101d1 	.word	0x01d101d1
    dbe4:	01d10015 	.word	0x01d10015
    dbe8:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    dbea:	2301      	movs	r3, #1
    dbec:	2200      	movs	r2, #0
    dbee:	4611      	mov	r1, r2
    dbf0:	4628      	mov	r0, r5
    dbf2:	4c87      	ldr	r4, [pc, #540]	; (de10 <usbdc_cb_ctl_req+0x280>)
    dbf4:	47a0      	blx	r4
    dbf6:	fab0 f080 	clz	r0, r0
    dbfa:	0940      	lsrs	r0, r0, #5
    dbfc:	e7e0      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
    dbfe:	8862      	ldrh	r2, [r4, #2]
    dc00:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
    dc02:	b1ca      	cbz	r2, dc38 <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    dc04:	4b83      	ldr	r3, [pc, #524]	; (de14 <usbdc_cb_ctl_req+0x284>)
    dc06:	681b      	ldr	r3, [r3, #0]
    dc08:	6859      	ldr	r1, [r3, #4]
    dc0a:	6818      	ldr	r0, [r3, #0]
    dc0c:	4b82      	ldr	r3, [pc, #520]	; (de18 <usbdc_cb_ctl_req+0x288>)
    dc0e:	4798      	blx	r3
	if (NULL == cfg_desc) {
    dc10:	2800      	cmp	r0, #0
    dc12:	f000 81be 	beq.w	df92 <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
    dc16:	78c2      	ldrb	r2, [r0, #3]
    dc18:	7881      	ldrb	r1, [r0, #2]
    dc1a:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    dc1e:	fa10 f181 	uxtah	r1, r0, r1
    dc22:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    dc24:	2204      	movs	r2, #4
    dc26:	4b7d      	ldr	r3, [pc, #500]	; (de1c <usbdc_cb_ctl_req+0x28c>)
    dc28:	4798      	blx	r3
    dc2a:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    dc2c:	b130      	cbz	r0, dc3c <usbdc_cb_ctl_req+0xac>
    dc2e:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    dc30:	f8df 81e0 	ldr.w	r8, [pc, #480]	; de14 <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    dc34:	4f79      	ldr	r7, [pc, #484]	; (de1c <usbdc_cb_ctl_req+0x28c>)
    dc36:	e018      	b.n	dc6a <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
    dc38:	4b79      	ldr	r3, [pc, #484]	; (de20 <usbdc_cb_ctl_req+0x290>)
    dc3a:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    dc3c:	2301      	movs	r3, #1
    dc3e:	2200      	movs	r2, #0
    dc40:	4611      	mov	r1, r2
    dc42:	4628      	mov	r0, r5
    dc44:	4c72      	ldr	r4, [pc, #456]	; (de10 <usbdc_cb_ctl_req+0x280>)
    dc46:	47a0      	blx	r4
    dc48:	fab0 f080 	clz	r0, r0
    dc4c:	0940      	lsrs	r0, r0, #5
    dc4e:	e7b7      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
    dc50:	464c      	mov	r4, r9
    dc52:	e000      	b.n	dc56 <usbdc_cb_ctl_req+0xc6>
    dc54:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
    dc56:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    dc58:	7803      	ldrb	r3, [r0, #0]
    dc5a:	4418      	add	r0, r3
    dc5c:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    dc5e:	2204      	movs	r2, #4
    dc60:	9901      	ldr	r1, [sp, #4]
    dc62:	47b8      	blx	r7
    dc64:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    dc66:	2800      	cmp	r0, #0
    dc68:	d0e8      	beq.n	dc3c <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    dc6a:	f890 9002 	ldrb.w	r9, [r0, #2]
    dc6e:	45a1      	cmp	r9, r4
    dc70:	d0f1      	beq.n	dc56 <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    dc72:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
    dc76:	2c00      	cmp	r4, #0
    dc78:	d0ea      	beq.n	dc50 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    dc7a:	2600      	movs	r6, #0
    dc7c:	6863      	ldr	r3, [r4, #4]
    dc7e:	466a      	mov	r2, sp
    dc80:	4631      	mov	r1, r6
    dc82:	4620      	mov	r0, r4
    dc84:	4798      	blx	r3
    dc86:	2800      	cmp	r0, #0
    dc88:	d0e4      	beq.n	dc54 <usbdc_cb_ctl_req+0xc4>
					func = func->next;
    dc8a:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
    dc8c:	2c00      	cmp	r4, #0
    dc8e:	d1f5      	bne.n	dc7c <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
    dc90:	464c      	mov	r4, r9
    dc92:	e7e0      	b.n	dc56 <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    dc94:	f003 031f 	and.w	r3, r3, #31
    dc98:	2b02      	cmp	r3, #2
    dc9a:	f040 816e 	bne.w	df7a <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
    dc9e:	88e3      	ldrh	r3, [r4, #6]
    dca0:	b10b      	cbz	r3, dca6 <usbdc_cb_ctl_req+0x116>
			return false;
    dca2:	2000      	movs	r0, #0
    dca4:	e78c      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    dca6:	88a0      	ldrh	r0, [r4, #4]
    dca8:	2100      	movs	r1, #0
    dcaa:	b2c0      	uxtb	r0, r0
    dcac:	4b5d      	ldr	r3, [pc, #372]	; (de24 <usbdc_cb_ctl_req+0x294>)
    dcae:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    dcb0:	2301      	movs	r3, #1
    dcb2:	2200      	movs	r2, #0
    dcb4:	4611      	mov	r1, r2
    dcb6:	4628      	mov	r0, r5
    dcb8:	4c55      	ldr	r4, [pc, #340]	; (de10 <usbdc_cb_ctl_req+0x280>)
    dcba:	47a0      	blx	r4
		return true;
    dcbc:	2001      	movs	r0, #1
    dcbe:	e77f      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    dcc0:	f003 031f 	and.w	r3, r3, #31
    dcc4:	2b02      	cmp	r3, #2
    dcc6:	f040 815a 	bne.w	df7e <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
    dcca:	88e3      	ldrh	r3, [r4, #6]
    dccc:	b10b      	cbz	r3, dcd2 <usbdc_cb_ctl_req+0x142>
			return false;
    dcce:	2000      	movs	r0, #0
    dcd0:	e776      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    dcd2:	88a0      	ldrh	r0, [r4, #4]
    dcd4:	2101      	movs	r1, #1
    dcd6:	b2c0      	uxtb	r0, r0
    dcd8:	4b52      	ldr	r3, [pc, #328]	; (de24 <usbdc_cb_ctl_req+0x294>)
    dcda:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    dcdc:	2301      	movs	r3, #1
    dcde:	2200      	movs	r2, #0
    dce0:	4611      	mov	r1, r2
    dce2:	4628      	mov	r0, r5
    dce4:	4c4a      	ldr	r4, [pc, #296]	; (de10 <usbdc_cb_ctl_req+0x280>)
    dce6:	47a0      	blx	r4
		return true;
    dce8:	2001      	movs	r0, #1
    dcea:	e769      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
    dcec:	8866      	ldrh	r6, [r4, #2]
    dcee:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    dcf0:	4a48      	ldr	r2, [pc, #288]	; (de14 <usbdc_cb_ctl_req+0x284>)
    dcf2:	6813      	ldr	r3, [r2, #0]
    dcf4:	7ed2      	ldrb	r2, [r2, #27]
    dcf6:	6859      	ldr	r1, [r3, #4]
    dcf8:	6818      	ldr	r0, [r3, #0]
    dcfa:	4b47      	ldr	r3, [pc, #284]	; (de18 <usbdc_cb_ctl_req+0x288>)
    dcfc:	4798      	blx	r3
	if (NULL == ifc) {
    dcfe:	2800      	cmp	r0, #0
    dd00:	d045      	beq.n	dd8e <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
    dd02:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    dd04:	78c2      	ldrb	r2, [r0, #3]
    dd06:	7881      	ldrb	r1, [r0, #2]
    dd08:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    dd0c:	fa10 f181 	uxtah	r1, r0, r1
    dd10:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    dd12:	2204      	movs	r2, #4
    dd14:	4b41      	ldr	r3, [pc, #260]	; (de1c <usbdc_cb_ctl_req+0x28c>)
    dd16:	4798      	blx	r3
    dd18:	4603      	mov	r3, r0
    dd1a:	2800      	cmp	r0, #0
    dd1c:	d039      	beq.n	dd92 <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    dd1e:	2704      	movs	r7, #4
    dd20:	4d3e      	ldr	r5, [pc, #248]	; (de1c <usbdc_cb_ctl_req+0x28c>)
    dd22:	e008      	b.n	dd36 <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
    dd24:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    dd26:	7803      	ldrb	r3, [r0, #0]
    dd28:	4418      	add	r0, r3
    dd2a:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    dd2c:	463a      	mov	r2, r7
    dd2e:	9901      	ldr	r1, [sp, #4]
    dd30:	47a8      	blx	r5
		if (NULL == ifc) {
    dd32:	4603      	mov	r3, r0
    dd34:	b378      	cbz	r0, dd96 <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    dd36:	789a      	ldrb	r2, [r3, #2]
    dd38:	42a2      	cmp	r2, r4
    dd3a:	d1f3      	bne.n	dd24 <usbdc_cb_ctl_req+0x194>
    dd3c:	78da      	ldrb	r2, [r3, #3]
    dd3e:	42b2      	cmp	r2, r6
    dd40:	d1f0      	bne.n	dd24 <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
    dd42:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    dd44:	4b33      	ldr	r3, [pc, #204]	; (de14 <usbdc_cb_ctl_req+0x284>)
    dd46:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
    dd48:	b33d      	cbz	r5, dd9a <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    dd4a:	2701      	movs	r7, #1
    dd4c:	686b      	ldr	r3, [r5, #4]
    dd4e:	466a      	mov	r2, sp
    dd50:	4639      	mov	r1, r7
    dd52:	4628      	mov	r0, r5
    dd54:	4798      	blx	r3
    dd56:	b120      	cbz	r0, dd62 <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
    dd58:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    dd5a:	2d00      	cmp	r5, #0
    dd5c:	d1f6      	bne.n	dd4c <usbdc_cb_ctl_req+0x1bc>
	return false;
    dd5e:	2000      	movs	r0, #0
    dd60:	e72e      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    dd62:	686b      	ldr	r3, [r5, #4]
    dd64:	466a      	mov	r2, sp
    dd66:	2100      	movs	r1, #0
    dd68:	4628      	mov	r0, r5
    dd6a:	4798      	blx	r3
    dd6c:	b9b8      	cbnz	r0, dd9e <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
    dd6e:	b136      	cbz	r6, dd7e <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    dd70:	4a28      	ldr	r2, [pc, #160]	; (de14 <usbdc_cb_ctl_req+0x284>)
    dd72:	2301      	movs	r3, #1
    dd74:	fa03 f404 	lsl.w	r4, r3, r4
    dd78:	7f53      	ldrb	r3, [r2, #29]
    dd7a:	4323      	orrs	r3, r4
    dd7c:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    dd7e:	2300      	movs	r3, #0
    dd80:	461a      	mov	r2, r3
    dd82:	4619      	mov	r1, r3
    dd84:	4618      	mov	r0, r3
    dd86:	4c22      	ldr	r4, [pc, #136]	; (de10 <usbdc_cb_ctl_req+0x280>)
    dd88:	47a0      	blx	r4
			return true;
    dd8a:	2001      	movs	r0, #1
    dd8c:	e718      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    dd8e:	2000      	movs	r0, #0
    dd90:	e716      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    dd92:	2000      	movs	r0, #0
    dd94:	e714      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
			return false;
    dd96:	2000      	movs	r0, #0
    dd98:	e712      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
	return false;
    dd9a:	2000      	movs	r0, #0
    dd9c:	e710      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
			return false;
    dd9e:	2000      	movs	r0, #0
    dda0:	e70e      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
    dda2:	7862      	ldrb	r2, [r4, #1]
    dda4:	2a0a      	cmp	r2, #10
    dda6:	f200 80ec 	bhi.w	df82 <usbdc_cb_ctl_req+0x3f2>
    ddaa:	e8df f012 	tbh	[pc, r2, lsl #1]
    ddae:	008e      	.short	0x008e
    ddb0:	00ea00ea 	.word	0x00ea00ea
    ddb4:	00ea00ea 	.word	0x00ea00ea
    ddb8:	000b00ea 	.word	0x000b00ea
    ddbc:	008200ea 	.word	0x008200ea
    ddc0:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
    ddc4:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
    ddc6:	0a13      	lsrs	r3, r2, #8
    ddc8:	2b02      	cmp	r3, #2
    ddca:	d02d      	beq.n	de28 <usbdc_cb_ctl_req+0x298>
    ddcc:	2b03      	cmp	r3, #3
    ddce:	d050      	beq.n	de72 <usbdc_cb_ctl_req+0x2e2>
    ddd0:	2b01      	cmp	r3, #1
    ddd2:	d001      	beq.n	ddd8 <usbdc_cb_ctl_req+0x248>
	return false;
    ddd4:	2000      	movs	r0, #0
    ddd6:	e6f3      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
    ddd8:	88e2      	ldrh	r2, [r4, #6]
    ddda:	2a12      	cmp	r2, #18
    dddc:	bf28      	it	cs
    ddde:	2212      	movcs	r2, #18
    dde0:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    dde2:	4b0c      	ldr	r3, [pc, #48]	; (de14 <usbdc_cb_ctl_req+0x284>)
    dde4:	681b      	ldr	r3, [r3, #0]
    dde6:	2201      	movs	r2, #1
    dde8:	6859      	ldr	r1, [r3, #4]
    ddea:	6818      	ldr	r0, [r3, #0]
    ddec:	4b0b      	ldr	r3, [pc, #44]	; (de1c <usbdc_cb_ctl_req+0x28c>)
    ddee:	4798      	blx	r3
	if (!dev_desc) {
    ddf0:	4601      	mov	r1, r0
    ddf2:	2800      	cmp	r0, #0
    ddf4:	f000 80c7 	beq.w	df86 <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    ddf8:	2300      	movs	r3, #0
    ddfa:	4622      	mov	r2, r4
    ddfc:	4628      	mov	r0, r5
    ddfe:	4c04      	ldr	r4, [pc, #16]	; (de10 <usbdc_cb_ctl_req+0x280>)
    de00:	47a0      	blx	r4
    de02:	fab0 f080 	clz	r0, r0
    de06:	0940      	lsrs	r0, r0, #5
    de08:	e6da      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
    de0a:	bf00      	nop
    de0c:	0000da25 	.word	0x0000da25
    de10:	0000db71 	.word	0x0000db71
    de14:	20000ec4 	.word	0x20000ec4
    de18:	0000e135 	.word	0x0000e135
    de1c:	0000e0b5 	.word	0x0000e0b5
    de20:	0000d9d9 	.word	0x0000d9d9
    de24:	00008919 	.word	0x00008919
	uint16_t length   = req->wLength;
    de28:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    de2a:	4b5b      	ldr	r3, [pc, #364]	; (df98 <usbdc_cb_ctl_req+0x408>)
    de2c:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    de2e:	681b      	ldr	r3, [r3, #0]
    de30:	3201      	adds	r2, #1
    de32:	b2d2      	uxtb	r2, r2
    de34:	6859      	ldr	r1, [r3, #4]
    de36:	6818      	ldr	r0, [r3, #0]
    de38:	4b58      	ldr	r3, [pc, #352]	; (df9c <usbdc_cb_ctl_req+0x40c>)
    de3a:	4798      	blx	r3
	if (NULL == cfg_desc) {
    de3c:	4601      	mov	r1, r0
    de3e:	2800      	cmp	r0, #0
    de40:	f000 80a3 	beq.w	df8a <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
    de44:	78c3      	ldrb	r3, [r0, #3]
    de46:	7882      	ldrb	r2, [r0, #2]
    de48:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    de4c:	b292      	uxth	r2, r2
	if (length <= total_len) {
    de4e:	4294      	cmp	r4, r2
    de50:	d90d      	bls.n	de6e <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    de52:	3e01      	subs	r6, #1
    de54:	4226      	tst	r6, r4
    de56:	bf0c      	ite	eq
    de58:	2301      	moveq	r3, #1
    de5a:	2300      	movne	r3, #0
		length = total_len;
    de5c:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    de5e:	4622      	mov	r2, r4
    de60:	4628      	mov	r0, r5
    de62:	4c4f      	ldr	r4, [pc, #316]	; (dfa0 <usbdc_cb_ctl_req+0x410>)
    de64:	47a0      	blx	r4
    de66:	fab0 f080 	clz	r0, r0
    de6a:	0940      	lsrs	r0, r0, #5
    de6c:	e6a8      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    de6e:	2300      	movs	r3, #0
    de70:	e7f5      	b.n	de5e <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
    de72:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    de74:	4b48      	ldr	r3, [pc, #288]	; (df98 <usbdc_cb_ctl_req+0x408>)
    de76:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    de78:	681b      	ldr	r3, [r3, #0]
    de7a:	b2d2      	uxtb	r2, r2
    de7c:	6859      	ldr	r1, [r3, #4]
    de7e:	6818      	ldr	r0, [r3, #0]
    de80:	4b48      	ldr	r3, [pc, #288]	; (dfa4 <usbdc_cb_ctl_req+0x414>)
    de82:	4798      	blx	r3
	if (NULL == str_desc) {
    de84:	4601      	mov	r1, r0
    de86:	2800      	cmp	r0, #0
    de88:	f000 8081 	beq.w	df8e <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
    de8c:	7802      	ldrb	r2, [r0, #0]
    de8e:	4294      	cmp	r4, r2
    de90:	d90d      	bls.n	deae <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    de92:	3e01      	subs	r6, #1
    de94:	4226      	tst	r6, r4
    de96:	bf0c      	ite	eq
    de98:	2301      	moveq	r3, #1
    de9a:	2300      	movne	r3, #0
		length = str_desc[0];
    de9c:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    de9e:	4622      	mov	r2, r4
    dea0:	4628      	mov	r0, r5
    dea2:	4c3f      	ldr	r4, [pc, #252]	; (dfa0 <usbdc_cb_ctl_req+0x410>)
    dea4:	47a0      	blx	r4
    dea6:	fab0 f080 	clz	r0, r0
    deaa:	0940      	lsrs	r0, r0, #5
    deac:	e688      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    deae:	2300      	movs	r3, #0
    deb0:	e7f5      	b.n	de9e <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    deb2:	4939      	ldr	r1, [pc, #228]	; (df98 <usbdc_cb_ctl_req+0x408>)
    deb4:	694b      	ldr	r3, [r1, #20]
    deb6:	7eca      	ldrb	r2, [r1, #27]
    deb8:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    deba:	2300      	movs	r3, #0
    debc:	2201      	movs	r2, #1
    debe:	6949      	ldr	r1, [r1, #20]
    dec0:	4628      	mov	r0, r5
    dec2:	4c37      	ldr	r4, [pc, #220]	; (dfa0 <usbdc_cb_ctl_req+0x410>)
    dec4:	47a0      	blx	r4
		return true;
    dec6:	2001      	movs	r0, #1
    dec8:	e67a      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    deca:	f003 031f 	and.w	r3, r3, #31
    dece:	2b01      	cmp	r3, #1
    ded0:	d903      	bls.n	deda <usbdc_cb_ctl_req+0x34a>
    ded2:	2b02      	cmp	r3, #2
    ded4:	d010      	beq.n	def8 <usbdc_cb_ctl_req+0x368>
		return false;
    ded6:	2000      	movs	r0, #0
    ded8:	e672      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		st = 0;
    deda:	2300      	movs	r3, #0
    dedc:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
    dede:	492e      	ldr	r1, [pc, #184]	; (df98 <usbdc_cb_ctl_req+0x408>)
    dee0:	694b      	ldr	r3, [r1, #20]
    dee2:	f8bd 2000 	ldrh.w	r2, [sp]
    dee6:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    dee8:	2300      	movs	r3, #0
    deea:	2202      	movs	r2, #2
    deec:	6949      	ldr	r1, [r1, #20]
    deee:	4628      	mov	r0, r5
    def0:	4c2b      	ldr	r4, [pc, #172]	; (dfa0 <usbdc_cb_ctl_req+0x410>)
    def2:	47a0      	blx	r4
	return true;
    def4:	2001      	movs	r0, #1
    def6:	e663      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    def8:	88a0      	ldrh	r0, [r4, #4]
    defa:	2102      	movs	r1, #2
    defc:	b2c0      	uxtb	r0, r0
    defe:	4b2a      	ldr	r3, [pc, #168]	; (dfa8 <usbdc_cb_ctl_req+0x418>)
    df00:	4798      	blx	r3
		if (st < 0) {
    df02:	2800      	cmp	r0, #0
    df04:	db03      	blt.n	df0e <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
    df06:	f000 0001 	and.w	r0, r0, #1
    df0a:	9000      	str	r0, [sp, #0]
    df0c:	e7e7      	b.n	dede <usbdc_cb_ctl_req+0x34e>
			return false;
    df0e:	2000      	movs	r0, #0
    df10:	e656      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    df12:	4b21      	ldr	r3, [pc, #132]	; (df98 <usbdc_cb_ctl_req+0x408>)
    df14:	7f5b      	ldrb	r3, [r3, #29]
    df16:	88a2      	ldrh	r2, [r4, #4]
    df18:	4113      	asrs	r3, r2
    df1a:	f013 0f01 	tst.w	r3, #1
    df1e:	d012      	beq.n	df46 <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    df20:	4b1d      	ldr	r3, [pc, #116]	; (df98 <usbdc_cb_ctl_req+0x408>)
    df22:	691d      	ldr	r5, [r3, #16]
	return false;
    df24:	2000      	movs	r0, #0
	while (NULL != func) {
    df26:	2d00      	cmp	r5, #0
    df28:	f43f ae4a 	beq.w	dbc0 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    df2c:	2602      	movs	r6, #2
    df2e:	686b      	ldr	r3, [r5, #4]
    df30:	4622      	mov	r2, r4
    df32:	4631      	mov	r1, r6
    df34:	4628      	mov	r0, r5
    df36:	4798      	blx	r3
    df38:	2800      	cmp	r0, #0
    df3a:	da0f      	bge.n	df5c <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
    df3c:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    df3e:	2d00      	cmp	r5, #0
    df40:	d1f5      	bne.n	df2e <usbdc_cb_ctl_req+0x39e>
	return false;
    df42:	2000      	movs	r0, #0
    df44:	e63c      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
    df46:	4914      	ldr	r1, [pc, #80]	; (df98 <usbdc_cb_ctl_req+0x408>)
    df48:	694b      	ldr	r3, [r1, #20]
    df4a:	2000      	movs	r0, #0
    df4c:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    df4e:	4603      	mov	r3, r0
    df50:	2201      	movs	r2, #1
    df52:	6949      	ldr	r1, [r1, #20]
    df54:	4c12      	ldr	r4, [pc, #72]	; (dfa0 <usbdc_cb_ctl_req+0x410>)
    df56:	47a0      	blx	r4
		return true;
    df58:	2001      	movs	r0, #1
    df5a:	e631      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    df5c:	490e      	ldr	r1, [pc, #56]	; (df98 <usbdc_cb_ctl_req+0x408>)
    df5e:	694b      	ldr	r3, [r1, #20]
    df60:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    df62:	2300      	movs	r3, #0
    df64:	2201      	movs	r2, #1
    df66:	6949      	ldr	r1, [r1, #20]
    df68:	4618      	mov	r0, r3
    df6a:	4c0d      	ldr	r4, [pc, #52]	; (dfa0 <usbdc_cb_ctl_req+0x410>)
    df6c:	47a0      	blx	r4
			return true;
    df6e:	2001      	movs	r0, #1
    df70:	e626      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return true;
    df72:	2001      	movs	r0, #1
    df74:	e624      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    df76:	2000      	movs	r0, #0
    df78:	e622      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    df7a:	2000      	movs	r0, #0
    df7c:	e620      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    df7e:	2000      	movs	r0, #0
    df80:	e61e      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    df82:	2000      	movs	r0, #0
    df84:	e61c      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    df86:	2000      	movs	r0, #0
    df88:	e61a      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    df8a:	2000      	movs	r0, #0
    df8c:	e618      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
		return false;
    df8e:	2000      	movs	r0, #0
    df90:	e616      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
			return false;
    df92:	2000      	movs	r0, #0
    df94:	e614      	b.n	dbc0 <usbdc_cb_ctl_req+0x30>
    df96:	bf00      	nop
    df98:	20000ec4 	.word	0x20000ec4
    df9c:	0000e135 	.word	0x0000e135
    dfa0:	0000db71 	.word	0x0000db71
    dfa4:	0000e19d 	.word	0x0000e19d
    dfa8:	00008919 	.word	0x00008919

0000dfac <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    dfac:	b508      	push	{r3, lr}
	switch (type) {
    dfae:	2801      	cmp	r0, #1
    dfb0:	d007      	beq.n	dfc2 <usbdc_register_handler+0x16>
    dfb2:	b110      	cbz	r0, dfba <usbdc_register_handler+0xe>
    dfb4:	2802      	cmp	r0, #2
    dfb6:	d008      	beq.n	dfca <usbdc_register_handler+0x1e>
    dfb8:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    dfba:	4806      	ldr	r0, [pc, #24]	; (dfd4 <usbdc_register_handler+0x28>)
    dfbc:	4b06      	ldr	r3, [pc, #24]	; (dfd8 <usbdc_register_handler+0x2c>)
    dfbe:	4798      	blx	r3
		break;
    dfc0:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    dfc2:	4806      	ldr	r0, [pc, #24]	; (dfdc <usbdc_register_handler+0x30>)
    dfc4:	4b04      	ldr	r3, [pc, #16]	; (dfd8 <usbdc_register_handler+0x2c>)
    dfc6:	4798      	blx	r3
		break;
    dfc8:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    dfca:	4805      	ldr	r0, [pc, #20]	; (dfe0 <usbdc_register_handler+0x34>)
    dfcc:	4b02      	ldr	r3, [pc, #8]	; (dfd8 <usbdc_register_handler+0x2c>)
    dfce:	4798      	blx	r3
    dfd0:	bd08      	pop	{r3, pc}
    dfd2:	bf00      	nop
    dfd4:	20000ec8 	.word	0x20000ec8
    dfd8:	00008a29 	.word	0x00008a29
    dfdc:	20000ecc 	.word	0x20000ecc
    dfe0:	20000ed0 	.word	0x20000ed0

0000dfe4 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    dfe4:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    dfe6:	4605      	mov	r5, r0
    dfe8:	f240 3255 	movw	r2, #853	; 0x355
    dfec:	490c      	ldr	r1, [pc, #48]	; (e020 <usbdc_init+0x3c>)
    dfee:	3000      	adds	r0, #0
    dff0:	bf18      	it	ne
    dff2:	2001      	movne	r0, #1
    dff4:	4b0b      	ldr	r3, [pc, #44]	; (e024 <usbdc_init+0x40>)
    dff6:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    dff8:	4b0b      	ldr	r3, [pc, #44]	; (e028 <usbdc_init+0x44>)
    dffa:	4798      	blx	r3
	if (rc < 0) {
    dffc:	2800      	cmp	r0, #0
    dffe:	db0e      	blt.n	e01e <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    e000:	4c0a      	ldr	r4, [pc, #40]	; (e02c <usbdc_init+0x48>)
    e002:	2220      	movs	r2, #32
    e004:	2100      	movs	r1, #0
    e006:	4620      	mov	r0, r4
    e008:	4b09      	ldr	r3, [pc, #36]	; (e030 <usbdc_init+0x4c>)
    e00a:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    e00c:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    e00e:	4909      	ldr	r1, [pc, #36]	; (e034 <usbdc_init+0x50>)
    e010:	2000      	movs	r0, #0
    e012:	4c09      	ldr	r4, [pc, #36]	; (e038 <usbdc_init+0x54>)
    e014:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    e016:	4909      	ldr	r1, [pc, #36]	; (e03c <usbdc_init+0x58>)
    e018:	2001      	movs	r0, #1
    e01a:	47a0      	blx	r4

	return 0;
    e01c:	2000      	movs	r0, #0
}
    e01e:	bd38      	pop	{r3, r4, r5, pc}
    e020:	00010c98 	.word	0x00010c98
    e024:	000089cd 	.word	0x000089cd
    e028:	00008675 	.word	0x00008675
    e02c:	20000ec4 	.word	0x20000ec4
    e030:	0000eb83 	.word	0x0000eb83
    e034:	0000da65 	.word	0x0000da65
    e038:	000086dd 	.word	0x000086dd
    e03c:	0000db51 	.word	0x0000db51

0000e040 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    e040:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    e042:	4601      	mov	r1, r0
    e044:	4801      	ldr	r0, [pc, #4]	; (e04c <usbdc_register_function+0xc>)
    e046:	4b02      	ldr	r3, [pc, #8]	; (e050 <usbdc_register_function+0x10>)
    e048:	4798      	blx	r3
    e04a:	bd08      	pop	{r3, pc}
    e04c:	20000ed4 	.word	0x20000ed4
    e050:	00008a29 	.word	0x00008a29

0000e054 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    e054:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    e056:	4b0a      	ldr	r3, [pc, #40]	; (e080 <usbdc_start+0x2c>)
    e058:	7e9b      	ldrb	r3, [r3, #26]
    e05a:	b95b      	cbnz	r3, e074 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    e05c:	b168      	cbz	r0, e07a <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    e05e:	4b08      	ldr	r3, [pc, #32]	; (e080 <usbdc_start+0x2c>)
    e060:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    e062:	6802      	ldr	r2, [r0, #0]
    e064:	79d2      	ldrb	r2, [r2, #7]
    e066:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    e068:	2201      	movs	r2, #1
    e06a:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    e06c:	4b05      	ldr	r3, [pc, #20]	; (e084 <usbdc_start+0x30>)
    e06e:	4798      	blx	r3
	return ERR_NONE;
    e070:	2000      	movs	r0, #0
    e072:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    e074:	f06f 0003 	mvn.w	r0, #3
    e078:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    e07a:	f06f 0008 	mvn.w	r0, #8
}
    e07e:	bd08      	pop	{r3, pc}
    e080:	20000ec4 	.word	0x20000ec4
    e084:	000086e9 	.word	0x000086e9

0000e088 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    e088:	b508      	push	{r3, lr}
	usb_d_attach();
    e08a:	4b01      	ldr	r3, [pc, #4]	; (e090 <usbdc_attach+0x8>)
    e08c:	4798      	blx	r3
    e08e:	bd08      	pop	{r3, pc}
    e090:	000086f5 	.word	0x000086f5

0000e094 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    e094:	4b01      	ldr	r3, [pc, #4]	; (e09c <usbdc_get_ctrl_buffer+0x8>)
    e096:	6958      	ldr	r0, [r3, #20]
    e098:	4770      	bx	lr
    e09a:	bf00      	nop
    e09c:	20000ec4 	.word	0x20000ec4

0000e0a0 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    e0a0:	4b03      	ldr	r3, [pc, #12]	; (e0b0 <usbdc_get_state+0x10>)
    e0a2:	7e98      	ldrb	r0, [r3, #26]
    e0a4:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
    e0a8:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
    e0aa:	bf18      	it	ne
    e0ac:	2010      	movne	r0, #16
    e0ae:	4770      	bx	lr
    e0b0:	20000ec4 	.word	0x20000ec4

0000e0b4 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    e0b4:	4288      	cmp	r0, r1
    e0b6:	d214      	bcs.n	e0e2 <usb_find_desc+0x2e>
	return desc[0];
    e0b8:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    e0ba:	2b01      	cmp	r3, #1
    e0bc:	d913      	bls.n	e0e6 <usb_find_desc+0x32>
{
    e0be:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
    e0c0:	7844      	ldrb	r4, [r0, #1]
    e0c2:	4294      	cmp	r4, r2
    e0c4:	d00a      	beq.n	e0dc <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
    e0c6:	4418      	add	r0, r3
	while (desc < eof) {
    e0c8:	4281      	cmp	r1, r0
    e0ca:	d906      	bls.n	e0da <usb_find_desc+0x26>
	return desc[0];
    e0cc:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    e0ce:	2b01      	cmp	r3, #1
    e0d0:	d90b      	bls.n	e0ea <usb_find_desc+0x36>
	return desc[1];
    e0d2:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    e0d4:	4294      	cmp	r4, r2
    e0d6:	d1f6      	bne.n	e0c6 <usb_find_desc+0x12>
    e0d8:	e000      	b.n	e0dc <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    e0da:	2000      	movs	r0, #0
}
    e0dc:	f85d 4b04 	ldr.w	r4, [sp], #4
    e0e0:	4770      	bx	lr
	return NULL;
    e0e2:	2000      	movs	r0, #0
    e0e4:	4770      	bx	lr
		_desc_len_check();
    e0e6:	2000      	movs	r0, #0
    e0e8:	4770      	bx	lr
    e0ea:	2000      	movs	r0, #0
    e0ec:	e7f6      	b.n	e0dc <usb_find_desc+0x28>

0000e0ee <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    e0ee:	4288      	cmp	r0, r1
    e0f0:	d216      	bcs.n	e120 <usb_find_ep_desc+0x32>
	return desc[0];
    e0f2:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    e0f4:	2b01      	cmp	r3, #1
    e0f6:	d915      	bls.n	e124 <usb_find_ep_desc+0x36>
	return desc[1];
    e0f8:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    e0fa:	2a04      	cmp	r2, #4
    e0fc:	d014      	beq.n	e128 <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    e0fe:	2a05      	cmp	r2, #5
    e100:	d00b      	beq.n	e11a <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
    e102:	4418      	add	r0, r3
	while (desc < eof) {
    e104:	4281      	cmp	r1, r0
    e106:	d909      	bls.n	e11c <usb_find_ep_desc+0x2e>
	return desc[0];
    e108:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    e10a:	2b01      	cmp	r3, #1
    e10c:	d90e      	bls.n	e12c <usb_find_ep_desc+0x3e>
	return desc[1];
    e10e:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    e110:	2a04      	cmp	r2, #4
    e112:	d00d      	beq.n	e130 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    e114:	2a05      	cmp	r2, #5
    e116:	d1f4      	bne.n	e102 <usb_find_ep_desc+0x14>
    e118:	e00b      	b.n	e132 <usb_find_ep_desc+0x44>
    e11a:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    e11c:	2000      	movs	r0, #0
    e11e:	4770      	bx	lr
    e120:	2000      	movs	r0, #0
    e122:	4770      	bx	lr
		_desc_len_check();
    e124:	2000      	movs	r0, #0
    e126:	4770      	bx	lr
	return NULL;
    e128:	2000      	movs	r0, #0
    e12a:	4770      	bx	lr
		_desc_len_check();
    e12c:	2000      	movs	r0, #0
    e12e:	4770      	bx	lr
	return NULL;
    e130:	2000      	movs	r0, #0
}
    e132:	4770      	bx	lr

0000e134 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    e134:	b538      	push	{r3, r4, r5, lr}
    e136:	460c      	mov	r4, r1
    e138:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    e13a:	2202      	movs	r2, #2
    e13c:	4b16      	ldr	r3, [pc, #88]	; (e198 <usb_find_cfg_desc+0x64>)
    e13e:	4798      	blx	r3
	if (!desc) {
    e140:	4603      	mov	r3, r0
    e142:	b1e8      	cbz	r0, e180 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
    e144:	4284      	cmp	r4, r0
    e146:	d91d      	bls.n	e184 <usb_find_cfg_desc+0x50>
		_desc_len_check();
    e148:	7802      	ldrb	r2, [r0, #0]
    e14a:	2a01      	cmp	r2, #1
    e14c:	d91c      	bls.n	e188 <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
    e14e:	7842      	ldrb	r2, [r0, #1]
    e150:	2a02      	cmp	r2, #2
    e152:	d11b      	bne.n	e18c <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
    e154:	7942      	ldrb	r2, [r0, #5]
    e156:	42aa      	cmp	r2, r5
    e158:	d012      	beq.n	e180 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
    e15a:	78d9      	ldrb	r1, [r3, #3]
    e15c:	789a      	ldrb	r2, [r3, #2]
    e15e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    e162:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
    e166:	429c      	cmp	r4, r3
    e168:	d909      	bls.n	e17e <usb_find_cfg_desc+0x4a>
		_desc_len_check();
    e16a:	781a      	ldrb	r2, [r3, #0]
    e16c:	2a01      	cmp	r2, #1
    e16e:	d90f      	bls.n	e190 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
    e170:	785a      	ldrb	r2, [r3, #1]
    e172:	2a02      	cmp	r2, #2
    e174:	d10e      	bne.n	e194 <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
    e176:	795a      	ldrb	r2, [r3, #5]
    e178:	42aa      	cmp	r2, r5
    e17a:	d1ee      	bne.n	e15a <usb_find_cfg_desc+0x26>
    e17c:	e000      	b.n	e180 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    e17e:	2300      	movs	r3, #0
}
    e180:	4618      	mov	r0, r3
    e182:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
    e184:	2300      	movs	r3, #0
    e186:	e7fb      	b.n	e180 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    e188:	2300      	movs	r3, #0
    e18a:	e7f9      	b.n	e180 <usb_find_cfg_desc+0x4c>
	return NULL;
    e18c:	2300      	movs	r3, #0
    e18e:	e7f7      	b.n	e180 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    e190:	2300      	movs	r3, #0
    e192:	e7f5      	b.n	e180 <usb_find_cfg_desc+0x4c>
	return NULL;
    e194:	2300      	movs	r3, #0
    e196:	e7f3      	b.n	e180 <usb_find_cfg_desc+0x4c>
    e198:	0000e0b5 	.word	0x0000e0b5

0000e19c <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    e19c:	4288      	cmp	r0, r1
    e19e:	d217      	bcs.n	e1d0 <usb_find_str_desc+0x34>
{
    e1a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e1a4:	460d      	mov	r5, r1
    e1a6:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
    e1a8:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    e1aa:	f04f 0803 	mov.w	r8, #3
    e1ae:	4f0c      	ldr	r7, [pc, #48]	; (e1e0 <usb_find_str_desc+0x44>)
    e1b0:	4642      	mov	r2, r8
    e1b2:	4629      	mov	r1, r5
    e1b4:	47b8      	blx	r7
		if (desc) {
    e1b6:	4603      	mov	r3, r0
    e1b8:	b170      	cbz	r0, e1d8 <usb_find_str_desc+0x3c>
	return desc[0];
    e1ba:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    e1bc:	2801      	cmp	r0, #1
    e1be:	d90a      	bls.n	e1d6 <usb_find_str_desc+0x3a>
			if (i == str_index) {
    e1c0:	42a6      	cmp	r6, r4
    e1c2:	d009      	beq.n	e1d8 <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
    e1c4:	4418      	add	r0, r3
    e1c6:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
    e1c8:	4285      	cmp	r5, r0
    e1ca:	d8f1      	bhi.n	e1b0 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    e1cc:	2300      	movs	r3, #0
    e1ce:	e003      	b.n	e1d8 <usb_find_str_desc+0x3c>
    e1d0:	2300      	movs	r3, #0
}
    e1d2:	4618      	mov	r0, r3
    e1d4:	4770      	bx	lr
			_desc_len_check();
    e1d6:	2300      	movs	r3, #0
}
    e1d8:	4618      	mov	r0, r3
    e1da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e1de:	bf00      	nop
    e1e0:	0000e0b5 	.word	0x0000e0b5

0000e1e4 <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    e1e4:	4b3a      	ldr	r3, [pc, #232]	; (e2d0 <hiddf_demo_sof_event+0xec>)
    e1e6:	791b      	ldrb	r3, [r3, #4]
    e1e8:	2b0a      	cmp	r3, #10
    e1ea:	d803      	bhi.n	e1f4 <hiddf_demo_sof_event+0x10>
    e1ec:	3301      	adds	r3, #1
    e1ee:	4a38      	ldr	r2, [pc, #224]	; (e2d0 <hiddf_demo_sof_event+0xec>)
    e1f0:	7113      	strb	r3, [r2, #4]
    e1f2:	4770      	bx	lr
{
    e1f4:	b570      	push	{r4, r5, r6, lr}
    e1f6:	b084      	sub	sp, #16
		interval = 0;
    e1f8:	4b35      	ldr	r3, [pc, #212]	; (e2d0 <hiddf_demo_sof_event+0xec>)
    e1fa:	2200      	movs	r2, #0
    e1fc:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
    e1fe:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
    e200:	a801      	add	r0, sp, #4
    e202:	4b34      	ldr	r3, [pc, #208]	; (e2d4 <hiddf_demo_sof_event+0xf0>)
    e204:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    e206:	096b      	lsrs	r3, r5, #5
    e208:	4933      	ldr	r1, [pc, #204]	; (e2d8 <hiddf_demo_sof_event+0xf4>)
    e20a:	01db      	lsls	r3, r3, #7
    e20c:	18ca      	adds	r2, r1, r3
    e20e:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    e210:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    e212:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    e214:	405c      	eors	r4, r3
    e216:	400c      	ands	r4, r1
    e218:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    e21a:	a801      	add	r0, sp, #4
    e21c:	4b2f      	ldr	r3, [pc, #188]	; (e2dc <hiddf_demo_sof_event+0xf8>)
    e21e:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    e220:	f005 051f 	and.w	r5, r5, #31
    e224:	2301      	movs	r3, #1
    e226:	fa03 f505 	lsl.w	r5, r3, r5
    e22a:	4225      	tst	r5, r4
    e22c:	d040      	beq.n	e2b0 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
    e22e:	4b28      	ldr	r3, [pc, #160]	; (e2d0 <hiddf_demo_sof_event+0xec>)
    e230:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
    e232:	a802      	add	r0, sp, #8
    e234:	4b27      	ldr	r3, [pc, #156]	; (e2d4 <hiddf_demo_sof_event+0xf0>)
    e236:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    e238:	096b      	lsrs	r3, r5, #5
    e23a:	4927      	ldr	r1, [pc, #156]	; (e2d8 <hiddf_demo_sof_event+0xf4>)
    e23c:	01db      	lsls	r3, r3, #7
    e23e:	18ca      	adds	r2, r1, r3
    e240:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    e242:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    e244:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    e246:	405c      	eors	r4, r3
    e248:	400c      	ands	r4, r1
    e24a:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    e24c:	a802      	add	r0, sp, #8
    e24e:	4b23      	ldr	r3, [pc, #140]	; (e2dc <hiddf_demo_sof_event+0xf8>)
    e250:	4798      	blx	r3
    e252:	f005 051f 	and.w	r5, r5, #31
    e256:	2301      	movs	r3, #1
    e258:	fa03 f505 	lsl.w	r5, r3, r5
    e25c:	4225      	tst	r5, r4
    e25e:	d02d      	beq.n	e2bc <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    e260:	4d1b      	ldr	r5, [pc, #108]	; (e2d0 <hiddf_demo_sof_event+0xec>)
    e262:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
    e264:	a803      	add	r0, sp, #12
    e266:	4b1b      	ldr	r3, [pc, #108]	; (e2d4 <hiddf_demo_sof_event+0xf0>)
    e268:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    e26a:	0973      	lsrs	r3, r6, #5
    e26c:	491a      	ldr	r1, [pc, #104]	; (e2d8 <hiddf_demo_sof_event+0xf4>)
    e26e:	01db      	lsls	r3, r3, #7
    e270:	18ca      	adds	r2, r1, r3
    e272:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    e274:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    e276:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    e278:	405c      	eors	r4, r3
    e27a:	400c      	ands	r4, r1
    e27c:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    e27e:	a803      	add	r0, sp, #12
    e280:	4b16      	ldr	r3, [pc, #88]	; (e2dc <hiddf_demo_sof_event+0xf8>)
    e282:	4798      	blx	r3
    e284:	f006 061f 	and.w	r6, r6, #31
    e288:	2301      	movs	r3, #1
    e28a:	40b3      	lsls	r3, r6
    e28c:	401c      	ands	r4, r3
    e28e:	bf0c      	ite	eq
    e290:	2301      	moveq	r3, #1
    e292:	2300      	movne	r3, #0
    e294:	7d2a      	ldrb	r2, [r5, #20]
    e296:	429a      	cmp	r2, r3
    e298:	d008      	beq.n	e2ac <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
    e29a:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
    e29c:	b19c      	cbz	r4, e2c6 <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
    e29e:	2200      	movs	r2, #0
    e2a0:	4b0f      	ldr	r3, [pc, #60]	; (e2e0 <hiddf_demo_sof_event+0xfc>)
    e2a2:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
    e2a4:	2101      	movs	r1, #1
    e2a6:	480e      	ldr	r0, [pc, #56]	; (e2e0 <hiddf_demo_sof_event+0xfc>)
    e2a8:	4b0e      	ldr	r3, [pc, #56]	; (e2e4 <hiddf_demo_sof_event+0x100>)
    e2aa:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    e2ac:	b004      	add	sp, #16
    e2ae:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    e2b0:	4619      	mov	r1, r3
    e2b2:	f06f 0004 	mvn.w	r0, #4
    e2b6:	4b0c      	ldr	r3, [pc, #48]	; (e2e8 <hiddf_demo_sof_event+0x104>)
    e2b8:	4798      	blx	r3
    e2ba:	e7b8      	b.n	e22e <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    e2bc:	4619      	mov	r1, r3
    e2be:	2005      	movs	r0, #5
    e2c0:	4b09      	ldr	r3, [pc, #36]	; (e2e8 <hiddf_demo_sof_event+0x104>)
    e2c2:	4798      	blx	r3
    e2c4:	e7cc      	b.n	e260 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
    e2c6:	2201      	movs	r2, #1
    e2c8:	4b05      	ldr	r3, [pc, #20]	; (e2e0 <hiddf_demo_sof_event+0xfc>)
    e2ca:	709a      	strb	r2, [r3, #2]
    e2cc:	e7ea      	b.n	e2a4 <hiddf_demo_sof_event+0xc0>
    e2ce:	bf00      	nop
    e2d0:	20000ee4 	.word	0x20000ee4
    e2d4:	00007399 	.word	0x00007399
    e2d8:	41008000 	.word	0x41008000
    e2dc:	000073a7 	.word	0x000073a7
    e2e0:	200003a8 	.word	0x200003a8
    e2e4:	0000d415 	.word	0x0000d415
    e2e8:	0000d6a9 	.word	0x0000d6a9

0000e2ec <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    e2ec:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    e2ee:	4805      	ldr	r0, [pc, #20]	; (e304 <composite_device_init+0x18>)
    e2f0:	4b05      	ldr	r3, [pc, #20]	; (e308 <composite_device_init+0x1c>)
    e2f2:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    e2f4:	4b05      	ldr	r3, [pc, #20]	; (e30c <composite_device_init+0x20>)
    e2f6:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    e2f8:	4b05      	ldr	r3, [pc, #20]	; (e310 <composite_device_init+0x24>)
    e2fa:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
    e2fc:	4b05      	ldr	r3, [pc, #20]	; (e314 <composite_device_init+0x28>)
    e2fe:	4798      	blx	r3
    e300:	bd08      	pop	{r3, pc}
    e302:	bf00      	nop
    e304:	20000efc 	.word	0x20000efc
    e308:	0000dfe5 	.word	0x0000dfe5
    e30c:	0000d11d 	.word	0x0000d11d
    e310:	0000d665 	.word	0x0000d665
    e314:	0000d3d1 	.word	0x0000d3d1

0000e318 <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
    e318:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
    e31a:	4803      	ldr	r0, [pc, #12]	; (e328 <composite_device_start+0x10>)
    e31c:	4b03      	ldr	r3, [pc, #12]	; (e32c <composite_device_start+0x14>)
    e31e:	4798      	blx	r3
	usbdc_attach();
    e320:	4b03      	ldr	r3, [pc, #12]	; (e330 <composite_device_start+0x18>)
    e322:	4798      	blx	r3
    e324:	bd08      	pop	{r3, pc}
    e326:	bf00      	nop
    e328:	200003b4 	.word	0x200003b4
    e32c:	0000e055 	.word	0x0000e055
    e330:	0000e089 	.word	0x0000e089

0000e334 <usb_init>:
		}
	}
}

void usb_init(void)
{
    e334:	b508      	push	{r3, lr}

	composite_device_init();
    e336:	4b01      	ldr	r3, [pc, #4]	; (e33c <usb_init+0x8>)
    e338:	4798      	blx	r3
    e33a:	bd08      	pop	{r3, pc}
    e33c:	0000e2ed 	.word	0x0000e2ed

0000e340 <__aeabi_drsub>:
    e340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    e344:	e002      	b.n	e34c <__adddf3>
    e346:	bf00      	nop

0000e348 <__aeabi_dsub>:
    e348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000e34c <__adddf3>:
    e34c:	b530      	push	{r4, r5, lr}
    e34e:	ea4f 0441 	mov.w	r4, r1, lsl #1
    e352:	ea4f 0543 	mov.w	r5, r3, lsl #1
    e356:	ea94 0f05 	teq	r4, r5
    e35a:	bf08      	it	eq
    e35c:	ea90 0f02 	teqeq	r0, r2
    e360:	bf1f      	itttt	ne
    e362:	ea54 0c00 	orrsne.w	ip, r4, r0
    e366:	ea55 0c02 	orrsne.w	ip, r5, r2
    e36a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    e36e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    e372:	f000 80e2 	beq.w	e53a <__adddf3+0x1ee>
    e376:	ea4f 5454 	mov.w	r4, r4, lsr #21
    e37a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    e37e:	bfb8      	it	lt
    e380:	426d      	neglt	r5, r5
    e382:	dd0c      	ble.n	e39e <__adddf3+0x52>
    e384:	442c      	add	r4, r5
    e386:	ea80 0202 	eor.w	r2, r0, r2
    e38a:	ea81 0303 	eor.w	r3, r1, r3
    e38e:	ea82 0000 	eor.w	r0, r2, r0
    e392:	ea83 0101 	eor.w	r1, r3, r1
    e396:	ea80 0202 	eor.w	r2, r0, r2
    e39a:	ea81 0303 	eor.w	r3, r1, r3
    e39e:	2d36      	cmp	r5, #54	; 0x36
    e3a0:	bf88      	it	hi
    e3a2:	bd30      	pophi	{r4, r5, pc}
    e3a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    e3a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
    e3ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    e3b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    e3b4:	d002      	beq.n	e3bc <__adddf3+0x70>
    e3b6:	4240      	negs	r0, r0
    e3b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    e3bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    e3c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
    e3c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    e3c8:	d002      	beq.n	e3d0 <__adddf3+0x84>
    e3ca:	4252      	negs	r2, r2
    e3cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    e3d0:	ea94 0f05 	teq	r4, r5
    e3d4:	f000 80a7 	beq.w	e526 <__adddf3+0x1da>
    e3d8:	f1a4 0401 	sub.w	r4, r4, #1
    e3dc:	f1d5 0e20 	rsbs	lr, r5, #32
    e3e0:	db0d      	blt.n	e3fe <__adddf3+0xb2>
    e3e2:	fa02 fc0e 	lsl.w	ip, r2, lr
    e3e6:	fa22 f205 	lsr.w	r2, r2, r5
    e3ea:	1880      	adds	r0, r0, r2
    e3ec:	f141 0100 	adc.w	r1, r1, #0
    e3f0:	fa03 f20e 	lsl.w	r2, r3, lr
    e3f4:	1880      	adds	r0, r0, r2
    e3f6:	fa43 f305 	asr.w	r3, r3, r5
    e3fa:	4159      	adcs	r1, r3
    e3fc:	e00e      	b.n	e41c <__adddf3+0xd0>
    e3fe:	f1a5 0520 	sub.w	r5, r5, #32
    e402:	f10e 0e20 	add.w	lr, lr, #32
    e406:	2a01      	cmp	r2, #1
    e408:	fa03 fc0e 	lsl.w	ip, r3, lr
    e40c:	bf28      	it	cs
    e40e:	f04c 0c02 	orrcs.w	ip, ip, #2
    e412:	fa43 f305 	asr.w	r3, r3, r5
    e416:	18c0      	adds	r0, r0, r3
    e418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    e41c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    e420:	d507      	bpl.n	e432 <__adddf3+0xe6>
    e422:	f04f 0e00 	mov.w	lr, #0
    e426:	f1dc 0c00 	rsbs	ip, ip, #0
    e42a:	eb7e 0000 	sbcs.w	r0, lr, r0
    e42e:	eb6e 0101 	sbc.w	r1, lr, r1
    e432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    e436:	d31b      	bcc.n	e470 <__adddf3+0x124>
    e438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    e43c:	d30c      	bcc.n	e458 <__adddf3+0x10c>
    e43e:	0849      	lsrs	r1, r1, #1
    e440:	ea5f 0030 	movs.w	r0, r0, rrx
    e444:	ea4f 0c3c 	mov.w	ip, ip, rrx
    e448:	f104 0401 	add.w	r4, r4, #1
    e44c:	ea4f 5244 	mov.w	r2, r4, lsl #21
    e450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    e454:	f080 809a 	bcs.w	e58c <__adddf3+0x240>
    e458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    e45c:	bf08      	it	eq
    e45e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    e462:	f150 0000 	adcs.w	r0, r0, #0
    e466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    e46a:	ea41 0105 	orr.w	r1, r1, r5
    e46e:	bd30      	pop	{r4, r5, pc}
    e470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    e474:	4140      	adcs	r0, r0
    e476:	eb41 0101 	adc.w	r1, r1, r1
    e47a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    e47e:	f1a4 0401 	sub.w	r4, r4, #1
    e482:	d1e9      	bne.n	e458 <__adddf3+0x10c>
    e484:	f091 0f00 	teq	r1, #0
    e488:	bf04      	itt	eq
    e48a:	4601      	moveq	r1, r0
    e48c:	2000      	moveq	r0, #0
    e48e:	fab1 f381 	clz	r3, r1
    e492:	bf08      	it	eq
    e494:	3320      	addeq	r3, #32
    e496:	f1a3 030b 	sub.w	r3, r3, #11
    e49a:	f1b3 0220 	subs.w	r2, r3, #32
    e49e:	da0c      	bge.n	e4ba <__adddf3+0x16e>
    e4a0:	320c      	adds	r2, #12
    e4a2:	dd08      	ble.n	e4b6 <__adddf3+0x16a>
    e4a4:	f102 0c14 	add.w	ip, r2, #20
    e4a8:	f1c2 020c 	rsb	r2, r2, #12
    e4ac:	fa01 f00c 	lsl.w	r0, r1, ip
    e4b0:	fa21 f102 	lsr.w	r1, r1, r2
    e4b4:	e00c      	b.n	e4d0 <__adddf3+0x184>
    e4b6:	f102 0214 	add.w	r2, r2, #20
    e4ba:	bfd8      	it	le
    e4bc:	f1c2 0c20 	rsble	ip, r2, #32
    e4c0:	fa01 f102 	lsl.w	r1, r1, r2
    e4c4:	fa20 fc0c 	lsr.w	ip, r0, ip
    e4c8:	bfdc      	itt	le
    e4ca:	ea41 010c 	orrle.w	r1, r1, ip
    e4ce:	4090      	lslle	r0, r2
    e4d0:	1ae4      	subs	r4, r4, r3
    e4d2:	bfa2      	ittt	ge
    e4d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    e4d8:	4329      	orrge	r1, r5
    e4da:	bd30      	popge	{r4, r5, pc}
    e4dc:	ea6f 0404 	mvn.w	r4, r4
    e4e0:	3c1f      	subs	r4, #31
    e4e2:	da1c      	bge.n	e51e <__adddf3+0x1d2>
    e4e4:	340c      	adds	r4, #12
    e4e6:	dc0e      	bgt.n	e506 <__adddf3+0x1ba>
    e4e8:	f104 0414 	add.w	r4, r4, #20
    e4ec:	f1c4 0220 	rsb	r2, r4, #32
    e4f0:	fa20 f004 	lsr.w	r0, r0, r4
    e4f4:	fa01 f302 	lsl.w	r3, r1, r2
    e4f8:	ea40 0003 	orr.w	r0, r0, r3
    e4fc:	fa21 f304 	lsr.w	r3, r1, r4
    e500:	ea45 0103 	orr.w	r1, r5, r3
    e504:	bd30      	pop	{r4, r5, pc}
    e506:	f1c4 040c 	rsb	r4, r4, #12
    e50a:	f1c4 0220 	rsb	r2, r4, #32
    e50e:	fa20 f002 	lsr.w	r0, r0, r2
    e512:	fa01 f304 	lsl.w	r3, r1, r4
    e516:	ea40 0003 	orr.w	r0, r0, r3
    e51a:	4629      	mov	r1, r5
    e51c:	bd30      	pop	{r4, r5, pc}
    e51e:	fa21 f004 	lsr.w	r0, r1, r4
    e522:	4629      	mov	r1, r5
    e524:	bd30      	pop	{r4, r5, pc}
    e526:	f094 0f00 	teq	r4, #0
    e52a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    e52e:	bf06      	itte	eq
    e530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    e534:	3401      	addeq	r4, #1
    e536:	3d01      	subne	r5, #1
    e538:	e74e      	b.n	e3d8 <__adddf3+0x8c>
    e53a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    e53e:	bf18      	it	ne
    e540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    e544:	d029      	beq.n	e59a <__adddf3+0x24e>
    e546:	ea94 0f05 	teq	r4, r5
    e54a:	bf08      	it	eq
    e54c:	ea90 0f02 	teqeq	r0, r2
    e550:	d005      	beq.n	e55e <__adddf3+0x212>
    e552:	ea54 0c00 	orrs.w	ip, r4, r0
    e556:	bf04      	itt	eq
    e558:	4619      	moveq	r1, r3
    e55a:	4610      	moveq	r0, r2
    e55c:	bd30      	pop	{r4, r5, pc}
    e55e:	ea91 0f03 	teq	r1, r3
    e562:	bf1e      	ittt	ne
    e564:	2100      	movne	r1, #0
    e566:	2000      	movne	r0, #0
    e568:	bd30      	popne	{r4, r5, pc}
    e56a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    e56e:	d105      	bne.n	e57c <__adddf3+0x230>
    e570:	0040      	lsls	r0, r0, #1
    e572:	4149      	adcs	r1, r1
    e574:	bf28      	it	cs
    e576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    e57a:	bd30      	pop	{r4, r5, pc}
    e57c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    e580:	bf3c      	itt	cc
    e582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    e586:	bd30      	popcc	{r4, r5, pc}
    e588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    e58c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    e590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    e594:	f04f 0000 	mov.w	r0, #0
    e598:	bd30      	pop	{r4, r5, pc}
    e59a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    e59e:	bf1a      	itte	ne
    e5a0:	4619      	movne	r1, r3
    e5a2:	4610      	movne	r0, r2
    e5a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    e5a8:	bf1c      	itt	ne
    e5aa:	460b      	movne	r3, r1
    e5ac:	4602      	movne	r2, r0
    e5ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    e5b2:	bf06      	itte	eq
    e5b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    e5b8:	ea91 0f03 	teqeq	r1, r3
    e5bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    e5c0:	bd30      	pop	{r4, r5, pc}
    e5c2:	bf00      	nop

0000e5c4 <__aeabi_ui2d>:
    e5c4:	f090 0f00 	teq	r0, #0
    e5c8:	bf04      	itt	eq
    e5ca:	2100      	moveq	r1, #0
    e5cc:	4770      	bxeq	lr
    e5ce:	b530      	push	{r4, r5, lr}
    e5d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
    e5d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
    e5d8:	f04f 0500 	mov.w	r5, #0
    e5dc:	f04f 0100 	mov.w	r1, #0
    e5e0:	e750      	b.n	e484 <__adddf3+0x138>
    e5e2:	bf00      	nop

0000e5e4 <__aeabi_i2d>:
    e5e4:	f090 0f00 	teq	r0, #0
    e5e8:	bf04      	itt	eq
    e5ea:	2100      	moveq	r1, #0
    e5ec:	4770      	bxeq	lr
    e5ee:	b530      	push	{r4, r5, lr}
    e5f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
    e5f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
    e5f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    e5fc:	bf48      	it	mi
    e5fe:	4240      	negmi	r0, r0
    e600:	f04f 0100 	mov.w	r1, #0
    e604:	e73e      	b.n	e484 <__adddf3+0x138>
    e606:	bf00      	nop

0000e608 <__aeabi_f2d>:
    e608:	0042      	lsls	r2, r0, #1
    e60a:	ea4f 01e2 	mov.w	r1, r2, asr #3
    e60e:	ea4f 0131 	mov.w	r1, r1, rrx
    e612:	ea4f 7002 	mov.w	r0, r2, lsl #28
    e616:	bf1f      	itttt	ne
    e618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    e61c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    e620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    e624:	4770      	bxne	lr
    e626:	f092 0f00 	teq	r2, #0
    e62a:	bf14      	ite	ne
    e62c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    e630:	4770      	bxeq	lr
    e632:	b530      	push	{r4, r5, lr}
    e634:	f44f 7460 	mov.w	r4, #896	; 0x380
    e638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    e63c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    e640:	e720      	b.n	e484 <__adddf3+0x138>
    e642:	bf00      	nop

0000e644 <__aeabi_ul2d>:
    e644:	ea50 0201 	orrs.w	r2, r0, r1
    e648:	bf08      	it	eq
    e64a:	4770      	bxeq	lr
    e64c:	b530      	push	{r4, r5, lr}
    e64e:	f04f 0500 	mov.w	r5, #0
    e652:	e00a      	b.n	e66a <__aeabi_l2d+0x16>

0000e654 <__aeabi_l2d>:
    e654:	ea50 0201 	orrs.w	r2, r0, r1
    e658:	bf08      	it	eq
    e65a:	4770      	bxeq	lr
    e65c:	b530      	push	{r4, r5, lr}
    e65e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    e662:	d502      	bpl.n	e66a <__aeabi_l2d+0x16>
    e664:	4240      	negs	r0, r0
    e666:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    e66a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    e66e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    e672:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    e676:	f43f aedc 	beq.w	e432 <__adddf3+0xe6>
    e67a:	f04f 0203 	mov.w	r2, #3
    e67e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    e682:	bf18      	it	ne
    e684:	3203      	addne	r2, #3
    e686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    e68a:	bf18      	it	ne
    e68c:	3203      	addne	r2, #3
    e68e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    e692:	f1c2 0320 	rsb	r3, r2, #32
    e696:	fa00 fc03 	lsl.w	ip, r0, r3
    e69a:	fa20 f002 	lsr.w	r0, r0, r2
    e69e:	fa01 fe03 	lsl.w	lr, r1, r3
    e6a2:	ea40 000e 	orr.w	r0, r0, lr
    e6a6:	fa21 f102 	lsr.w	r1, r1, r2
    e6aa:	4414      	add	r4, r2
    e6ac:	e6c1      	b.n	e432 <__adddf3+0xe6>
    e6ae:	bf00      	nop

0000e6b0 <__aeabi_dmul>:
    e6b0:	b570      	push	{r4, r5, r6, lr}
    e6b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    e6b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    e6ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    e6be:	bf1d      	ittte	ne
    e6c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    e6c4:	ea94 0f0c 	teqne	r4, ip
    e6c8:	ea95 0f0c 	teqne	r5, ip
    e6cc:	f000 f8de 	bleq	e88c <__aeabi_dmul+0x1dc>
    e6d0:	442c      	add	r4, r5
    e6d2:	ea81 0603 	eor.w	r6, r1, r3
    e6d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    e6da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    e6de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    e6e2:	bf18      	it	ne
    e6e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    e6e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    e6ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    e6f0:	d038      	beq.n	e764 <__aeabi_dmul+0xb4>
    e6f2:	fba0 ce02 	umull	ip, lr, r0, r2
    e6f6:	f04f 0500 	mov.w	r5, #0
    e6fa:	fbe1 e502 	umlal	lr, r5, r1, r2
    e6fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    e702:	fbe0 e503 	umlal	lr, r5, r0, r3
    e706:	f04f 0600 	mov.w	r6, #0
    e70a:	fbe1 5603 	umlal	r5, r6, r1, r3
    e70e:	f09c 0f00 	teq	ip, #0
    e712:	bf18      	it	ne
    e714:	f04e 0e01 	orrne.w	lr, lr, #1
    e718:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    e71c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    e720:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    e724:	d204      	bcs.n	e730 <__aeabi_dmul+0x80>
    e726:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    e72a:	416d      	adcs	r5, r5
    e72c:	eb46 0606 	adc.w	r6, r6, r6
    e730:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    e734:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    e738:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    e73c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    e740:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    e744:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    e748:	bf88      	it	hi
    e74a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    e74e:	d81e      	bhi.n	e78e <__aeabi_dmul+0xde>
    e750:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    e754:	bf08      	it	eq
    e756:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    e75a:	f150 0000 	adcs.w	r0, r0, #0
    e75e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    e762:	bd70      	pop	{r4, r5, r6, pc}
    e764:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    e768:	ea46 0101 	orr.w	r1, r6, r1
    e76c:	ea40 0002 	orr.w	r0, r0, r2
    e770:	ea81 0103 	eor.w	r1, r1, r3
    e774:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    e778:	bfc2      	ittt	gt
    e77a:	ebd4 050c 	rsbsgt	r5, r4, ip
    e77e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    e782:	bd70      	popgt	{r4, r5, r6, pc}
    e784:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    e788:	f04f 0e00 	mov.w	lr, #0
    e78c:	3c01      	subs	r4, #1
    e78e:	f300 80ab 	bgt.w	e8e8 <__aeabi_dmul+0x238>
    e792:	f114 0f36 	cmn.w	r4, #54	; 0x36
    e796:	bfde      	ittt	le
    e798:	2000      	movle	r0, #0
    e79a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    e79e:	bd70      	pople	{r4, r5, r6, pc}
    e7a0:	f1c4 0400 	rsb	r4, r4, #0
    e7a4:	3c20      	subs	r4, #32
    e7a6:	da35      	bge.n	e814 <__aeabi_dmul+0x164>
    e7a8:	340c      	adds	r4, #12
    e7aa:	dc1b      	bgt.n	e7e4 <__aeabi_dmul+0x134>
    e7ac:	f104 0414 	add.w	r4, r4, #20
    e7b0:	f1c4 0520 	rsb	r5, r4, #32
    e7b4:	fa00 f305 	lsl.w	r3, r0, r5
    e7b8:	fa20 f004 	lsr.w	r0, r0, r4
    e7bc:	fa01 f205 	lsl.w	r2, r1, r5
    e7c0:	ea40 0002 	orr.w	r0, r0, r2
    e7c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    e7c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    e7cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    e7d0:	fa21 f604 	lsr.w	r6, r1, r4
    e7d4:	eb42 0106 	adc.w	r1, r2, r6
    e7d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    e7dc:	bf08      	it	eq
    e7de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    e7e2:	bd70      	pop	{r4, r5, r6, pc}
    e7e4:	f1c4 040c 	rsb	r4, r4, #12
    e7e8:	f1c4 0520 	rsb	r5, r4, #32
    e7ec:	fa00 f304 	lsl.w	r3, r0, r4
    e7f0:	fa20 f005 	lsr.w	r0, r0, r5
    e7f4:	fa01 f204 	lsl.w	r2, r1, r4
    e7f8:	ea40 0002 	orr.w	r0, r0, r2
    e7fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    e800:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    e804:	f141 0100 	adc.w	r1, r1, #0
    e808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    e80c:	bf08      	it	eq
    e80e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    e812:	bd70      	pop	{r4, r5, r6, pc}
    e814:	f1c4 0520 	rsb	r5, r4, #32
    e818:	fa00 f205 	lsl.w	r2, r0, r5
    e81c:	ea4e 0e02 	orr.w	lr, lr, r2
    e820:	fa20 f304 	lsr.w	r3, r0, r4
    e824:	fa01 f205 	lsl.w	r2, r1, r5
    e828:	ea43 0302 	orr.w	r3, r3, r2
    e82c:	fa21 f004 	lsr.w	r0, r1, r4
    e830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    e834:	fa21 f204 	lsr.w	r2, r1, r4
    e838:	ea20 0002 	bic.w	r0, r0, r2
    e83c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    e840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    e844:	bf08      	it	eq
    e846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    e84a:	bd70      	pop	{r4, r5, r6, pc}
    e84c:	f094 0f00 	teq	r4, #0
    e850:	d10f      	bne.n	e872 <__aeabi_dmul+0x1c2>
    e852:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    e856:	0040      	lsls	r0, r0, #1
    e858:	eb41 0101 	adc.w	r1, r1, r1
    e85c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    e860:	bf08      	it	eq
    e862:	3c01      	subeq	r4, #1
    e864:	d0f7      	beq.n	e856 <__aeabi_dmul+0x1a6>
    e866:	ea41 0106 	orr.w	r1, r1, r6
    e86a:	f095 0f00 	teq	r5, #0
    e86e:	bf18      	it	ne
    e870:	4770      	bxne	lr
    e872:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    e876:	0052      	lsls	r2, r2, #1
    e878:	eb43 0303 	adc.w	r3, r3, r3
    e87c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    e880:	bf08      	it	eq
    e882:	3d01      	subeq	r5, #1
    e884:	d0f7      	beq.n	e876 <__aeabi_dmul+0x1c6>
    e886:	ea43 0306 	orr.w	r3, r3, r6
    e88a:	4770      	bx	lr
    e88c:	ea94 0f0c 	teq	r4, ip
    e890:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    e894:	bf18      	it	ne
    e896:	ea95 0f0c 	teqne	r5, ip
    e89a:	d00c      	beq.n	e8b6 <__aeabi_dmul+0x206>
    e89c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    e8a0:	bf18      	it	ne
    e8a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    e8a6:	d1d1      	bne.n	e84c <__aeabi_dmul+0x19c>
    e8a8:	ea81 0103 	eor.w	r1, r1, r3
    e8ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    e8b0:	f04f 0000 	mov.w	r0, #0
    e8b4:	bd70      	pop	{r4, r5, r6, pc}
    e8b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    e8ba:	bf06      	itte	eq
    e8bc:	4610      	moveq	r0, r2
    e8be:	4619      	moveq	r1, r3
    e8c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    e8c4:	d019      	beq.n	e8fa <__aeabi_dmul+0x24a>
    e8c6:	ea94 0f0c 	teq	r4, ip
    e8ca:	d102      	bne.n	e8d2 <__aeabi_dmul+0x222>
    e8cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    e8d0:	d113      	bne.n	e8fa <__aeabi_dmul+0x24a>
    e8d2:	ea95 0f0c 	teq	r5, ip
    e8d6:	d105      	bne.n	e8e4 <__aeabi_dmul+0x234>
    e8d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    e8dc:	bf1c      	itt	ne
    e8de:	4610      	movne	r0, r2
    e8e0:	4619      	movne	r1, r3
    e8e2:	d10a      	bne.n	e8fa <__aeabi_dmul+0x24a>
    e8e4:	ea81 0103 	eor.w	r1, r1, r3
    e8e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    e8ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    e8f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    e8f4:	f04f 0000 	mov.w	r0, #0
    e8f8:	bd70      	pop	{r4, r5, r6, pc}
    e8fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    e8fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    e902:	bd70      	pop	{r4, r5, r6, pc}

0000e904 <__aeabi_ddiv>:
    e904:	b570      	push	{r4, r5, r6, lr}
    e906:	f04f 0cff 	mov.w	ip, #255	; 0xff
    e90a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    e90e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    e912:	bf1d      	ittte	ne
    e914:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    e918:	ea94 0f0c 	teqne	r4, ip
    e91c:	ea95 0f0c 	teqne	r5, ip
    e920:	f000 f8a7 	bleq	ea72 <__aeabi_ddiv+0x16e>
    e924:	eba4 0405 	sub.w	r4, r4, r5
    e928:	ea81 0e03 	eor.w	lr, r1, r3
    e92c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    e930:	ea4f 3101 	mov.w	r1, r1, lsl #12
    e934:	f000 8088 	beq.w	ea48 <__aeabi_ddiv+0x144>
    e938:	ea4f 3303 	mov.w	r3, r3, lsl #12
    e93c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    e940:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    e944:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    e948:	ea4f 2202 	mov.w	r2, r2, lsl #8
    e94c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    e950:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    e954:	ea4f 2600 	mov.w	r6, r0, lsl #8
    e958:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    e95c:	429d      	cmp	r5, r3
    e95e:	bf08      	it	eq
    e960:	4296      	cmpeq	r6, r2
    e962:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    e966:	f504 7440 	add.w	r4, r4, #768	; 0x300
    e96a:	d202      	bcs.n	e972 <__aeabi_ddiv+0x6e>
    e96c:	085b      	lsrs	r3, r3, #1
    e96e:	ea4f 0232 	mov.w	r2, r2, rrx
    e972:	1ab6      	subs	r6, r6, r2
    e974:	eb65 0503 	sbc.w	r5, r5, r3
    e978:	085b      	lsrs	r3, r3, #1
    e97a:	ea4f 0232 	mov.w	r2, r2, rrx
    e97e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    e982:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    e986:	ebb6 0e02 	subs.w	lr, r6, r2
    e98a:	eb75 0e03 	sbcs.w	lr, r5, r3
    e98e:	bf22      	ittt	cs
    e990:	1ab6      	subcs	r6, r6, r2
    e992:	4675      	movcs	r5, lr
    e994:	ea40 000c 	orrcs.w	r0, r0, ip
    e998:	085b      	lsrs	r3, r3, #1
    e99a:	ea4f 0232 	mov.w	r2, r2, rrx
    e99e:	ebb6 0e02 	subs.w	lr, r6, r2
    e9a2:	eb75 0e03 	sbcs.w	lr, r5, r3
    e9a6:	bf22      	ittt	cs
    e9a8:	1ab6      	subcs	r6, r6, r2
    e9aa:	4675      	movcs	r5, lr
    e9ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    e9b0:	085b      	lsrs	r3, r3, #1
    e9b2:	ea4f 0232 	mov.w	r2, r2, rrx
    e9b6:	ebb6 0e02 	subs.w	lr, r6, r2
    e9ba:	eb75 0e03 	sbcs.w	lr, r5, r3
    e9be:	bf22      	ittt	cs
    e9c0:	1ab6      	subcs	r6, r6, r2
    e9c2:	4675      	movcs	r5, lr
    e9c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    e9c8:	085b      	lsrs	r3, r3, #1
    e9ca:	ea4f 0232 	mov.w	r2, r2, rrx
    e9ce:	ebb6 0e02 	subs.w	lr, r6, r2
    e9d2:	eb75 0e03 	sbcs.w	lr, r5, r3
    e9d6:	bf22      	ittt	cs
    e9d8:	1ab6      	subcs	r6, r6, r2
    e9da:	4675      	movcs	r5, lr
    e9dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    e9e0:	ea55 0e06 	orrs.w	lr, r5, r6
    e9e4:	d018      	beq.n	ea18 <__aeabi_ddiv+0x114>
    e9e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
    e9ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    e9ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
    e9f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    e9f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    e9fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    e9fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    ea02:	d1c0      	bne.n	e986 <__aeabi_ddiv+0x82>
    ea04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    ea08:	d10b      	bne.n	ea22 <__aeabi_ddiv+0x11e>
    ea0a:	ea41 0100 	orr.w	r1, r1, r0
    ea0e:	f04f 0000 	mov.w	r0, #0
    ea12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    ea16:	e7b6      	b.n	e986 <__aeabi_ddiv+0x82>
    ea18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    ea1c:	bf04      	itt	eq
    ea1e:	4301      	orreq	r1, r0
    ea20:	2000      	moveq	r0, #0
    ea22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    ea26:	bf88      	it	hi
    ea28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    ea2c:	f63f aeaf 	bhi.w	e78e <__aeabi_dmul+0xde>
    ea30:	ebb5 0c03 	subs.w	ip, r5, r3
    ea34:	bf04      	itt	eq
    ea36:	ebb6 0c02 	subseq.w	ip, r6, r2
    ea3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    ea3e:	f150 0000 	adcs.w	r0, r0, #0
    ea42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    ea46:	bd70      	pop	{r4, r5, r6, pc}
    ea48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    ea4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    ea50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    ea54:	bfc2      	ittt	gt
    ea56:	ebd4 050c 	rsbsgt	r5, r4, ip
    ea5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    ea5e:	bd70      	popgt	{r4, r5, r6, pc}
    ea60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    ea64:	f04f 0e00 	mov.w	lr, #0
    ea68:	3c01      	subs	r4, #1
    ea6a:	e690      	b.n	e78e <__aeabi_dmul+0xde>
    ea6c:	ea45 0e06 	orr.w	lr, r5, r6
    ea70:	e68d      	b.n	e78e <__aeabi_dmul+0xde>
    ea72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    ea76:	ea94 0f0c 	teq	r4, ip
    ea7a:	bf08      	it	eq
    ea7c:	ea95 0f0c 	teqeq	r5, ip
    ea80:	f43f af3b 	beq.w	e8fa <__aeabi_dmul+0x24a>
    ea84:	ea94 0f0c 	teq	r4, ip
    ea88:	d10a      	bne.n	eaa0 <__aeabi_ddiv+0x19c>
    ea8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    ea8e:	f47f af34 	bne.w	e8fa <__aeabi_dmul+0x24a>
    ea92:	ea95 0f0c 	teq	r5, ip
    ea96:	f47f af25 	bne.w	e8e4 <__aeabi_dmul+0x234>
    ea9a:	4610      	mov	r0, r2
    ea9c:	4619      	mov	r1, r3
    ea9e:	e72c      	b.n	e8fa <__aeabi_dmul+0x24a>
    eaa0:	ea95 0f0c 	teq	r5, ip
    eaa4:	d106      	bne.n	eab4 <__aeabi_ddiv+0x1b0>
    eaa6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    eaaa:	f43f aefd 	beq.w	e8a8 <__aeabi_dmul+0x1f8>
    eaae:	4610      	mov	r0, r2
    eab0:	4619      	mov	r1, r3
    eab2:	e722      	b.n	e8fa <__aeabi_dmul+0x24a>
    eab4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    eab8:	bf18      	it	ne
    eaba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    eabe:	f47f aec5 	bne.w	e84c <__aeabi_dmul+0x19c>
    eac2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    eac6:	f47f af0d 	bne.w	e8e4 <__aeabi_dmul+0x234>
    eaca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    eace:	f47f aeeb 	bne.w	e8a8 <__aeabi_dmul+0x1f8>
    ead2:	e712      	b.n	e8fa <__aeabi_dmul+0x24a>

0000ead4 <__aeabi_d2uiz>:
    ead4:	004a      	lsls	r2, r1, #1
    ead6:	d211      	bcs.n	eafc <__aeabi_d2uiz+0x28>
    ead8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    eadc:	d211      	bcs.n	eb02 <__aeabi_d2uiz+0x2e>
    eade:	d50d      	bpl.n	eafc <__aeabi_d2uiz+0x28>
    eae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    eae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    eae8:	d40e      	bmi.n	eb08 <__aeabi_d2uiz+0x34>
    eaea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    eaee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    eaf2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    eaf6:	fa23 f002 	lsr.w	r0, r3, r2
    eafa:	4770      	bx	lr
    eafc:	f04f 0000 	mov.w	r0, #0
    eb00:	4770      	bx	lr
    eb02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    eb06:	d102      	bne.n	eb0e <__aeabi_d2uiz+0x3a>
    eb08:	f04f 30ff 	mov.w	r0, #4294967295
    eb0c:	4770      	bx	lr
    eb0e:	f04f 0000 	mov.w	r0, #0
    eb12:	4770      	bx	lr

0000eb14 <__libc_init_array>:
    eb14:	b570      	push	{r4, r5, r6, lr}
    eb16:	4e0d      	ldr	r6, [pc, #52]	; (eb4c <__libc_init_array+0x38>)
    eb18:	4c0d      	ldr	r4, [pc, #52]	; (eb50 <__libc_init_array+0x3c>)
    eb1a:	1ba4      	subs	r4, r4, r6
    eb1c:	10a4      	asrs	r4, r4, #2
    eb1e:	2500      	movs	r5, #0
    eb20:	42a5      	cmp	r5, r4
    eb22:	d109      	bne.n	eb38 <__libc_init_array+0x24>
    eb24:	4e0b      	ldr	r6, [pc, #44]	; (eb54 <__libc_init_array+0x40>)
    eb26:	4c0c      	ldr	r4, [pc, #48]	; (eb58 <__libc_init_array+0x44>)
    eb28:	f002 f90e 	bl	10d48 <_init>
    eb2c:	1ba4      	subs	r4, r4, r6
    eb2e:	10a4      	asrs	r4, r4, #2
    eb30:	2500      	movs	r5, #0
    eb32:	42a5      	cmp	r5, r4
    eb34:	d105      	bne.n	eb42 <__libc_init_array+0x2e>
    eb36:	bd70      	pop	{r4, r5, r6, pc}
    eb38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    eb3c:	4798      	blx	r3
    eb3e:	3501      	adds	r5, #1
    eb40:	e7ee      	b.n	eb20 <__libc_init_array+0xc>
    eb42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    eb46:	4798      	blx	r3
    eb48:	3501      	adds	r5, #1
    eb4a:	e7f2      	b.n	eb32 <__libc_init_array+0x1e>
    eb4c:	00010d54 	.word	0x00010d54
    eb50:	00010d54 	.word	0x00010d54
    eb54:	00010d54 	.word	0x00010d54
    eb58:	00010d58 	.word	0x00010d58

0000eb5c <malloc>:
    eb5c:	4b02      	ldr	r3, [pc, #8]	; (eb68 <malloc+0xc>)
    eb5e:	4601      	mov	r1, r0
    eb60:	6818      	ldr	r0, [r3, #0]
    eb62:	f000 b865 	b.w	ec30 <_malloc_r>
    eb66:	bf00      	nop
    eb68:	20000548 	.word	0x20000548

0000eb6c <memcpy>:
    eb6c:	b510      	push	{r4, lr}
    eb6e:	1e43      	subs	r3, r0, #1
    eb70:	440a      	add	r2, r1
    eb72:	4291      	cmp	r1, r2
    eb74:	d100      	bne.n	eb78 <memcpy+0xc>
    eb76:	bd10      	pop	{r4, pc}
    eb78:	f811 4b01 	ldrb.w	r4, [r1], #1
    eb7c:	f803 4f01 	strb.w	r4, [r3, #1]!
    eb80:	e7f7      	b.n	eb72 <memcpy+0x6>

0000eb82 <memset>:
    eb82:	4402      	add	r2, r0
    eb84:	4603      	mov	r3, r0
    eb86:	4293      	cmp	r3, r2
    eb88:	d100      	bne.n	eb8c <memset+0xa>
    eb8a:	4770      	bx	lr
    eb8c:	f803 1b01 	strb.w	r1, [r3], #1
    eb90:	e7f9      	b.n	eb86 <memset+0x4>
	...

0000eb94 <_free_r>:
    eb94:	b538      	push	{r3, r4, r5, lr}
    eb96:	4605      	mov	r5, r0
    eb98:	2900      	cmp	r1, #0
    eb9a:	d045      	beq.n	ec28 <_free_r+0x94>
    eb9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
    eba0:	1f0c      	subs	r4, r1, #4
    eba2:	2b00      	cmp	r3, #0
    eba4:	bfb8      	it	lt
    eba6:	18e4      	addlt	r4, r4, r3
    eba8:	f000 fcae 	bl	f508 <__malloc_lock>
    ebac:	4a1f      	ldr	r2, [pc, #124]	; (ec2c <_free_r+0x98>)
    ebae:	6813      	ldr	r3, [r2, #0]
    ebb0:	4610      	mov	r0, r2
    ebb2:	b933      	cbnz	r3, ebc2 <_free_r+0x2e>
    ebb4:	6063      	str	r3, [r4, #4]
    ebb6:	6014      	str	r4, [r2, #0]
    ebb8:	4628      	mov	r0, r5
    ebba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    ebbe:	f000 bca4 	b.w	f50a <__malloc_unlock>
    ebc2:	42a3      	cmp	r3, r4
    ebc4:	d90c      	bls.n	ebe0 <_free_r+0x4c>
    ebc6:	6821      	ldr	r1, [r4, #0]
    ebc8:	1862      	adds	r2, r4, r1
    ebca:	4293      	cmp	r3, r2
    ebcc:	bf04      	itt	eq
    ebce:	681a      	ldreq	r2, [r3, #0]
    ebd0:	685b      	ldreq	r3, [r3, #4]
    ebd2:	6063      	str	r3, [r4, #4]
    ebd4:	bf04      	itt	eq
    ebd6:	1852      	addeq	r2, r2, r1
    ebd8:	6022      	streq	r2, [r4, #0]
    ebda:	6004      	str	r4, [r0, #0]
    ebdc:	e7ec      	b.n	ebb8 <_free_r+0x24>
    ebde:	4613      	mov	r3, r2
    ebe0:	685a      	ldr	r2, [r3, #4]
    ebe2:	b10a      	cbz	r2, ebe8 <_free_r+0x54>
    ebe4:	42a2      	cmp	r2, r4
    ebe6:	d9fa      	bls.n	ebde <_free_r+0x4a>
    ebe8:	6819      	ldr	r1, [r3, #0]
    ebea:	1858      	adds	r0, r3, r1
    ebec:	42a0      	cmp	r0, r4
    ebee:	d10b      	bne.n	ec08 <_free_r+0x74>
    ebf0:	6820      	ldr	r0, [r4, #0]
    ebf2:	4401      	add	r1, r0
    ebf4:	1858      	adds	r0, r3, r1
    ebf6:	4282      	cmp	r2, r0
    ebf8:	6019      	str	r1, [r3, #0]
    ebfa:	d1dd      	bne.n	ebb8 <_free_r+0x24>
    ebfc:	6810      	ldr	r0, [r2, #0]
    ebfe:	6852      	ldr	r2, [r2, #4]
    ec00:	605a      	str	r2, [r3, #4]
    ec02:	4401      	add	r1, r0
    ec04:	6019      	str	r1, [r3, #0]
    ec06:	e7d7      	b.n	ebb8 <_free_r+0x24>
    ec08:	d902      	bls.n	ec10 <_free_r+0x7c>
    ec0a:	230c      	movs	r3, #12
    ec0c:	602b      	str	r3, [r5, #0]
    ec0e:	e7d3      	b.n	ebb8 <_free_r+0x24>
    ec10:	6820      	ldr	r0, [r4, #0]
    ec12:	1821      	adds	r1, r4, r0
    ec14:	428a      	cmp	r2, r1
    ec16:	bf04      	itt	eq
    ec18:	6811      	ldreq	r1, [r2, #0]
    ec1a:	6852      	ldreq	r2, [r2, #4]
    ec1c:	6062      	str	r2, [r4, #4]
    ec1e:	bf04      	itt	eq
    ec20:	1809      	addeq	r1, r1, r0
    ec22:	6021      	streq	r1, [r4, #0]
    ec24:	605c      	str	r4, [r3, #4]
    ec26:	e7c7      	b.n	ebb8 <_free_r+0x24>
    ec28:	bd38      	pop	{r3, r4, r5, pc}
    ec2a:	bf00      	nop
    ec2c:	20000f3c 	.word	0x20000f3c

0000ec30 <_malloc_r>:
    ec30:	b570      	push	{r4, r5, r6, lr}
    ec32:	1ccd      	adds	r5, r1, #3
    ec34:	f025 0503 	bic.w	r5, r5, #3
    ec38:	3508      	adds	r5, #8
    ec3a:	2d0c      	cmp	r5, #12
    ec3c:	bf38      	it	cc
    ec3e:	250c      	movcc	r5, #12
    ec40:	2d00      	cmp	r5, #0
    ec42:	4606      	mov	r6, r0
    ec44:	db01      	blt.n	ec4a <_malloc_r+0x1a>
    ec46:	42a9      	cmp	r1, r5
    ec48:	d903      	bls.n	ec52 <_malloc_r+0x22>
    ec4a:	230c      	movs	r3, #12
    ec4c:	6033      	str	r3, [r6, #0]
    ec4e:	2000      	movs	r0, #0
    ec50:	bd70      	pop	{r4, r5, r6, pc}
    ec52:	f000 fc59 	bl	f508 <__malloc_lock>
    ec56:	4a23      	ldr	r2, [pc, #140]	; (ece4 <_malloc_r+0xb4>)
    ec58:	6814      	ldr	r4, [r2, #0]
    ec5a:	4621      	mov	r1, r4
    ec5c:	b991      	cbnz	r1, ec84 <_malloc_r+0x54>
    ec5e:	4c22      	ldr	r4, [pc, #136]	; (ece8 <_malloc_r+0xb8>)
    ec60:	6823      	ldr	r3, [r4, #0]
    ec62:	b91b      	cbnz	r3, ec6c <_malloc_r+0x3c>
    ec64:	4630      	mov	r0, r6
    ec66:	f000 f8bd 	bl	ede4 <_sbrk_r>
    ec6a:	6020      	str	r0, [r4, #0]
    ec6c:	4629      	mov	r1, r5
    ec6e:	4630      	mov	r0, r6
    ec70:	f000 f8b8 	bl	ede4 <_sbrk_r>
    ec74:	1c43      	adds	r3, r0, #1
    ec76:	d126      	bne.n	ecc6 <_malloc_r+0x96>
    ec78:	230c      	movs	r3, #12
    ec7a:	6033      	str	r3, [r6, #0]
    ec7c:	4630      	mov	r0, r6
    ec7e:	f000 fc44 	bl	f50a <__malloc_unlock>
    ec82:	e7e4      	b.n	ec4e <_malloc_r+0x1e>
    ec84:	680b      	ldr	r3, [r1, #0]
    ec86:	1b5b      	subs	r3, r3, r5
    ec88:	d41a      	bmi.n	ecc0 <_malloc_r+0x90>
    ec8a:	2b0b      	cmp	r3, #11
    ec8c:	d90f      	bls.n	ecae <_malloc_r+0x7e>
    ec8e:	600b      	str	r3, [r1, #0]
    ec90:	50cd      	str	r5, [r1, r3]
    ec92:	18cc      	adds	r4, r1, r3
    ec94:	4630      	mov	r0, r6
    ec96:	f000 fc38 	bl	f50a <__malloc_unlock>
    ec9a:	f104 000b 	add.w	r0, r4, #11
    ec9e:	1d23      	adds	r3, r4, #4
    eca0:	f020 0007 	bic.w	r0, r0, #7
    eca4:	1ac3      	subs	r3, r0, r3
    eca6:	d01b      	beq.n	ece0 <_malloc_r+0xb0>
    eca8:	425a      	negs	r2, r3
    ecaa:	50e2      	str	r2, [r4, r3]
    ecac:	bd70      	pop	{r4, r5, r6, pc}
    ecae:	428c      	cmp	r4, r1
    ecb0:	bf0d      	iteet	eq
    ecb2:	6863      	ldreq	r3, [r4, #4]
    ecb4:	684b      	ldrne	r3, [r1, #4]
    ecb6:	6063      	strne	r3, [r4, #4]
    ecb8:	6013      	streq	r3, [r2, #0]
    ecba:	bf18      	it	ne
    ecbc:	460c      	movne	r4, r1
    ecbe:	e7e9      	b.n	ec94 <_malloc_r+0x64>
    ecc0:	460c      	mov	r4, r1
    ecc2:	6849      	ldr	r1, [r1, #4]
    ecc4:	e7ca      	b.n	ec5c <_malloc_r+0x2c>
    ecc6:	1cc4      	adds	r4, r0, #3
    ecc8:	f024 0403 	bic.w	r4, r4, #3
    eccc:	42a0      	cmp	r0, r4
    ecce:	d005      	beq.n	ecdc <_malloc_r+0xac>
    ecd0:	1a21      	subs	r1, r4, r0
    ecd2:	4630      	mov	r0, r6
    ecd4:	f000 f886 	bl	ede4 <_sbrk_r>
    ecd8:	3001      	adds	r0, #1
    ecda:	d0cd      	beq.n	ec78 <_malloc_r+0x48>
    ecdc:	6025      	str	r5, [r4, #0]
    ecde:	e7d9      	b.n	ec94 <_malloc_r+0x64>
    ece0:	bd70      	pop	{r4, r5, r6, pc}
    ece2:	bf00      	nop
    ece4:	20000f3c 	.word	0x20000f3c
    ece8:	20000f40 	.word	0x20000f40

0000ecec <iprintf>:
    ecec:	b40f      	push	{r0, r1, r2, r3}
    ecee:	4b0a      	ldr	r3, [pc, #40]	; (ed18 <iprintf+0x2c>)
    ecf0:	b513      	push	{r0, r1, r4, lr}
    ecf2:	681c      	ldr	r4, [r3, #0]
    ecf4:	b124      	cbz	r4, ed00 <iprintf+0x14>
    ecf6:	69a3      	ldr	r3, [r4, #24]
    ecf8:	b913      	cbnz	r3, ed00 <iprintf+0x14>
    ecfa:	4620      	mov	r0, r4
    ecfc:	f000 fb16 	bl	f32c <__sinit>
    ed00:	ab05      	add	r3, sp, #20
    ed02:	9a04      	ldr	r2, [sp, #16]
    ed04:	68a1      	ldr	r1, [r4, #8]
    ed06:	9301      	str	r3, [sp, #4]
    ed08:	4620      	mov	r0, r4
    ed0a:	f000 fd77 	bl	f7fc <_vfiprintf_r>
    ed0e:	b002      	add	sp, #8
    ed10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ed14:	b004      	add	sp, #16
    ed16:	4770      	bx	lr
    ed18:	20000548 	.word	0x20000548

0000ed1c <_puts_r>:
    ed1c:	b570      	push	{r4, r5, r6, lr}
    ed1e:	460e      	mov	r6, r1
    ed20:	4605      	mov	r5, r0
    ed22:	b118      	cbz	r0, ed2c <_puts_r+0x10>
    ed24:	6983      	ldr	r3, [r0, #24]
    ed26:	b90b      	cbnz	r3, ed2c <_puts_r+0x10>
    ed28:	f000 fb00 	bl	f32c <__sinit>
    ed2c:	69ab      	ldr	r3, [r5, #24]
    ed2e:	68ac      	ldr	r4, [r5, #8]
    ed30:	b913      	cbnz	r3, ed38 <_puts_r+0x1c>
    ed32:	4628      	mov	r0, r5
    ed34:	f000 fafa 	bl	f32c <__sinit>
    ed38:	4b23      	ldr	r3, [pc, #140]	; (edc8 <_puts_r+0xac>)
    ed3a:	429c      	cmp	r4, r3
    ed3c:	d117      	bne.n	ed6e <_puts_r+0x52>
    ed3e:	686c      	ldr	r4, [r5, #4]
    ed40:	89a3      	ldrh	r3, [r4, #12]
    ed42:	071b      	lsls	r3, r3, #28
    ed44:	d51d      	bpl.n	ed82 <_puts_r+0x66>
    ed46:	6923      	ldr	r3, [r4, #16]
    ed48:	b1db      	cbz	r3, ed82 <_puts_r+0x66>
    ed4a:	3e01      	subs	r6, #1
    ed4c:	68a3      	ldr	r3, [r4, #8]
    ed4e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    ed52:	3b01      	subs	r3, #1
    ed54:	60a3      	str	r3, [r4, #8]
    ed56:	b9e9      	cbnz	r1, ed94 <_puts_r+0x78>
    ed58:	2b00      	cmp	r3, #0
    ed5a:	da2e      	bge.n	edba <_puts_r+0x9e>
    ed5c:	4622      	mov	r2, r4
    ed5e:	210a      	movs	r1, #10
    ed60:	4628      	mov	r0, r5
    ed62:	f000 f931 	bl	efc8 <__swbuf_r>
    ed66:	3001      	adds	r0, #1
    ed68:	d011      	beq.n	ed8e <_puts_r+0x72>
    ed6a:	200a      	movs	r0, #10
    ed6c:	bd70      	pop	{r4, r5, r6, pc}
    ed6e:	4b17      	ldr	r3, [pc, #92]	; (edcc <_puts_r+0xb0>)
    ed70:	429c      	cmp	r4, r3
    ed72:	d101      	bne.n	ed78 <_puts_r+0x5c>
    ed74:	68ac      	ldr	r4, [r5, #8]
    ed76:	e7e3      	b.n	ed40 <_puts_r+0x24>
    ed78:	4b15      	ldr	r3, [pc, #84]	; (edd0 <_puts_r+0xb4>)
    ed7a:	429c      	cmp	r4, r3
    ed7c:	bf08      	it	eq
    ed7e:	68ec      	ldreq	r4, [r5, #12]
    ed80:	e7de      	b.n	ed40 <_puts_r+0x24>
    ed82:	4621      	mov	r1, r4
    ed84:	4628      	mov	r0, r5
    ed86:	f000 f971 	bl	f06c <__swsetup_r>
    ed8a:	2800      	cmp	r0, #0
    ed8c:	d0dd      	beq.n	ed4a <_puts_r+0x2e>
    ed8e:	f04f 30ff 	mov.w	r0, #4294967295
    ed92:	bd70      	pop	{r4, r5, r6, pc}
    ed94:	2b00      	cmp	r3, #0
    ed96:	da04      	bge.n	eda2 <_puts_r+0x86>
    ed98:	69a2      	ldr	r2, [r4, #24]
    ed9a:	4293      	cmp	r3, r2
    ed9c:	db06      	blt.n	edac <_puts_r+0x90>
    ed9e:	290a      	cmp	r1, #10
    eda0:	d004      	beq.n	edac <_puts_r+0x90>
    eda2:	6823      	ldr	r3, [r4, #0]
    eda4:	1c5a      	adds	r2, r3, #1
    eda6:	6022      	str	r2, [r4, #0]
    eda8:	7019      	strb	r1, [r3, #0]
    edaa:	e7cf      	b.n	ed4c <_puts_r+0x30>
    edac:	4622      	mov	r2, r4
    edae:	4628      	mov	r0, r5
    edb0:	f000 f90a 	bl	efc8 <__swbuf_r>
    edb4:	3001      	adds	r0, #1
    edb6:	d1c9      	bne.n	ed4c <_puts_r+0x30>
    edb8:	e7e9      	b.n	ed8e <_puts_r+0x72>
    edba:	6823      	ldr	r3, [r4, #0]
    edbc:	200a      	movs	r0, #10
    edbe:	1c5a      	adds	r2, r3, #1
    edc0:	6022      	str	r2, [r4, #0]
    edc2:	7018      	strb	r0, [r3, #0]
    edc4:	bd70      	pop	{r4, r5, r6, pc}
    edc6:	bf00      	nop
    edc8:	00010cd4 	.word	0x00010cd4
    edcc:	00010cf4 	.word	0x00010cf4
    edd0:	00010cb4 	.word	0x00010cb4

0000edd4 <puts>:
    edd4:	4b02      	ldr	r3, [pc, #8]	; (ede0 <puts+0xc>)
    edd6:	4601      	mov	r1, r0
    edd8:	6818      	ldr	r0, [r3, #0]
    edda:	f7ff bf9f 	b.w	ed1c <_puts_r>
    edde:	bf00      	nop
    ede0:	20000548 	.word	0x20000548

0000ede4 <_sbrk_r>:
    ede4:	b538      	push	{r3, r4, r5, lr}
    ede6:	4c06      	ldr	r4, [pc, #24]	; (ee00 <_sbrk_r+0x1c>)
    ede8:	2300      	movs	r3, #0
    edea:	4605      	mov	r5, r0
    edec:	4608      	mov	r0, r1
    edee:	6023      	str	r3, [r4, #0]
    edf0:	f7f9 febc 	bl	8b6c <_sbrk>
    edf4:	1c43      	adds	r3, r0, #1
    edf6:	d102      	bne.n	edfe <_sbrk_r+0x1a>
    edf8:	6823      	ldr	r3, [r4, #0]
    edfa:	b103      	cbz	r3, edfe <_sbrk_r+0x1a>
    edfc:	602b      	str	r3, [r5, #0]
    edfe:	bd38      	pop	{r3, r4, r5, pc}
    ee00:	20013d5c 	.word	0x20013d5c

0000ee04 <setbuf>:
    ee04:	2900      	cmp	r1, #0
    ee06:	f44f 6380 	mov.w	r3, #1024	; 0x400
    ee0a:	bf0c      	ite	eq
    ee0c:	2202      	moveq	r2, #2
    ee0e:	2200      	movne	r2, #0
    ee10:	f000 b800 	b.w	ee14 <setvbuf>

0000ee14 <setvbuf>:
    ee14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    ee18:	461d      	mov	r5, r3
    ee1a:	4b51      	ldr	r3, [pc, #324]	; (ef60 <setvbuf+0x14c>)
    ee1c:	681e      	ldr	r6, [r3, #0]
    ee1e:	4604      	mov	r4, r0
    ee20:	460f      	mov	r7, r1
    ee22:	4690      	mov	r8, r2
    ee24:	b126      	cbz	r6, ee30 <setvbuf+0x1c>
    ee26:	69b3      	ldr	r3, [r6, #24]
    ee28:	b913      	cbnz	r3, ee30 <setvbuf+0x1c>
    ee2a:	4630      	mov	r0, r6
    ee2c:	f000 fa7e 	bl	f32c <__sinit>
    ee30:	4b4c      	ldr	r3, [pc, #304]	; (ef64 <setvbuf+0x150>)
    ee32:	429c      	cmp	r4, r3
    ee34:	d152      	bne.n	eedc <setvbuf+0xc8>
    ee36:	6874      	ldr	r4, [r6, #4]
    ee38:	f1b8 0f02 	cmp.w	r8, #2
    ee3c:	d006      	beq.n	ee4c <setvbuf+0x38>
    ee3e:	f1b8 0f01 	cmp.w	r8, #1
    ee42:	f200 8089 	bhi.w	ef58 <setvbuf+0x144>
    ee46:	2d00      	cmp	r5, #0
    ee48:	f2c0 8086 	blt.w	ef58 <setvbuf+0x144>
    ee4c:	4621      	mov	r1, r4
    ee4e:	4630      	mov	r0, r6
    ee50:	f000 fa02 	bl	f258 <_fflush_r>
    ee54:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ee56:	b141      	cbz	r1, ee6a <setvbuf+0x56>
    ee58:	f104 0344 	add.w	r3, r4, #68	; 0x44
    ee5c:	4299      	cmp	r1, r3
    ee5e:	d002      	beq.n	ee66 <setvbuf+0x52>
    ee60:	4630      	mov	r0, r6
    ee62:	f7ff fe97 	bl	eb94 <_free_r>
    ee66:	2300      	movs	r3, #0
    ee68:	6363      	str	r3, [r4, #52]	; 0x34
    ee6a:	2300      	movs	r3, #0
    ee6c:	61a3      	str	r3, [r4, #24]
    ee6e:	6063      	str	r3, [r4, #4]
    ee70:	89a3      	ldrh	r3, [r4, #12]
    ee72:	061b      	lsls	r3, r3, #24
    ee74:	d503      	bpl.n	ee7e <setvbuf+0x6a>
    ee76:	6921      	ldr	r1, [r4, #16]
    ee78:	4630      	mov	r0, r6
    ee7a:	f7ff fe8b 	bl	eb94 <_free_r>
    ee7e:	89a3      	ldrh	r3, [r4, #12]
    ee80:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    ee84:	f023 0303 	bic.w	r3, r3, #3
    ee88:	f1b8 0f02 	cmp.w	r8, #2
    ee8c:	81a3      	strh	r3, [r4, #12]
    ee8e:	d05d      	beq.n	ef4c <setvbuf+0x138>
    ee90:	ab01      	add	r3, sp, #4
    ee92:	466a      	mov	r2, sp
    ee94:	4621      	mov	r1, r4
    ee96:	4630      	mov	r0, r6
    ee98:	f000 fad2 	bl	f440 <__swhatbuf_r>
    ee9c:	89a3      	ldrh	r3, [r4, #12]
    ee9e:	4318      	orrs	r0, r3
    eea0:	81a0      	strh	r0, [r4, #12]
    eea2:	bb2d      	cbnz	r5, eef0 <setvbuf+0xdc>
    eea4:	9d00      	ldr	r5, [sp, #0]
    eea6:	4628      	mov	r0, r5
    eea8:	f7ff fe58 	bl	eb5c <malloc>
    eeac:	4607      	mov	r7, r0
    eeae:	2800      	cmp	r0, #0
    eeb0:	d14e      	bne.n	ef50 <setvbuf+0x13c>
    eeb2:	f8dd 9000 	ldr.w	r9, [sp]
    eeb6:	45a9      	cmp	r9, r5
    eeb8:	d13c      	bne.n	ef34 <setvbuf+0x120>
    eeba:	f04f 30ff 	mov.w	r0, #4294967295
    eebe:	89a3      	ldrh	r3, [r4, #12]
    eec0:	f043 0302 	orr.w	r3, r3, #2
    eec4:	81a3      	strh	r3, [r4, #12]
    eec6:	2300      	movs	r3, #0
    eec8:	60a3      	str	r3, [r4, #8]
    eeca:	f104 0347 	add.w	r3, r4, #71	; 0x47
    eece:	6023      	str	r3, [r4, #0]
    eed0:	6123      	str	r3, [r4, #16]
    eed2:	2301      	movs	r3, #1
    eed4:	6163      	str	r3, [r4, #20]
    eed6:	b003      	add	sp, #12
    eed8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    eedc:	4b22      	ldr	r3, [pc, #136]	; (ef68 <setvbuf+0x154>)
    eede:	429c      	cmp	r4, r3
    eee0:	d101      	bne.n	eee6 <setvbuf+0xd2>
    eee2:	68b4      	ldr	r4, [r6, #8]
    eee4:	e7a8      	b.n	ee38 <setvbuf+0x24>
    eee6:	4b21      	ldr	r3, [pc, #132]	; (ef6c <setvbuf+0x158>)
    eee8:	429c      	cmp	r4, r3
    eeea:	bf08      	it	eq
    eeec:	68f4      	ldreq	r4, [r6, #12]
    eeee:	e7a3      	b.n	ee38 <setvbuf+0x24>
    eef0:	2f00      	cmp	r7, #0
    eef2:	d0d8      	beq.n	eea6 <setvbuf+0x92>
    eef4:	69b3      	ldr	r3, [r6, #24]
    eef6:	b913      	cbnz	r3, eefe <setvbuf+0xea>
    eef8:	4630      	mov	r0, r6
    eefa:	f000 fa17 	bl	f32c <__sinit>
    eefe:	f1b8 0f01 	cmp.w	r8, #1
    ef02:	bf08      	it	eq
    ef04:	89a3      	ldrheq	r3, [r4, #12]
    ef06:	6027      	str	r7, [r4, #0]
    ef08:	bf04      	itt	eq
    ef0a:	f043 0301 	orreq.w	r3, r3, #1
    ef0e:	81a3      	strheq	r3, [r4, #12]
    ef10:	89a3      	ldrh	r3, [r4, #12]
    ef12:	6127      	str	r7, [r4, #16]
    ef14:	f013 0008 	ands.w	r0, r3, #8
    ef18:	6165      	str	r5, [r4, #20]
    ef1a:	d01b      	beq.n	ef54 <setvbuf+0x140>
    ef1c:	f013 0001 	ands.w	r0, r3, #1
    ef20:	bf18      	it	ne
    ef22:	426d      	negne	r5, r5
    ef24:	f04f 0300 	mov.w	r3, #0
    ef28:	bf1d      	ittte	ne
    ef2a:	60a3      	strne	r3, [r4, #8]
    ef2c:	61a5      	strne	r5, [r4, #24]
    ef2e:	4618      	movne	r0, r3
    ef30:	60a5      	streq	r5, [r4, #8]
    ef32:	e7d0      	b.n	eed6 <setvbuf+0xc2>
    ef34:	4648      	mov	r0, r9
    ef36:	f7ff fe11 	bl	eb5c <malloc>
    ef3a:	4607      	mov	r7, r0
    ef3c:	2800      	cmp	r0, #0
    ef3e:	d0bc      	beq.n	eeba <setvbuf+0xa6>
    ef40:	89a3      	ldrh	r3, [r4, #12]
    ef42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    ef46:	81a3      	strh	r3, [r4, #12]
    ef48:	464d      	mov	r5, r9
    ef4a:	e7d3      	b.n	eef4 <setvbuf+0xe0>
    ef4c:	2000      	movs	r0, #0
    ef4e:	e7b6      	b.n	eebe <setvbuf+0xaa>
    ef50:	46a9      	mov	r9, r5
    ef52:	e7f5      	b.n	ef40 <setvbuf+0x12c>
    ef54:	60a0      	str	r0, [r4, #8]
    ef56:	e7be      	b.n	eed6 <setvbuf+0xc2>
    ef58:	f04f 30ff 	mov.w	r0, #4294967295
    ef5c:	e7bb      	b.n	eed6 <setvbuf+0xc2>
    ef5e:	bf00      	nop
    ef60:	20000548 	.word	0x20000548
    ef64:	00010cd4 	.word	0x00010cd4
    ef68:	00010cf4 	.word	0x00010cf4
    ef6c:	00010cb4 	.word	0x00010cb4

0000ef70 <siprintf>:
    ef70:	b40e      	push	{r1, r2, r3}
    ef72:	b500      	push	{lr}
    ef74:	b09c      	sub	sp, #112	; 0x70
    ef76:	f44f 7102 	mov.w	r1, #520	; 0x208
    ef7a:	ab1d      	add	r3, sp, #116	; 0x74
    ef7c:	f8ad 1014 	strh.w	r1, [sp, #20]
    ef80:	9002      	str	r0, [sp, #8]
    ef82:	9006      	str	r0, [sp, #24]
    ef84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    ef88:	480a      	ldr	r0, [pc, #40]	; (efb4 <siprintf+0x44>)
    ef8a:	9104      	str	r1, [sp, #16]
    ef8c:	9107      	str	r1, [sp, #28]
    ef8e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    ef92:	f853 2b04 	ldr.w	r2, [r3], #4
    ef96:	f8ad 1016 	strh.w	r1, [sp, #22]
    ef9a:	6800      	ldr	r0, [r0, #0]
    ef9c:	9301      	str	r3, [sp, #4]
    ef9e:	a902      	add	r1, sp, #8
    efa0:	f000 fb10 	bl	f5c4 <_svfiprintf_r>
    efa4:	9b02      	ldr	r3, [sp, #8]
    efa6:	2200      	movs	r2, #0
    efa8:	701a      	strb	r2, [r3, #0]
    efaa:	b01c      	add	sp, #112	; 0x70
    efac:	f85d eb04 	ldr.w	lr, [sp], #4
    efb0:	b003      	add	sp, #12
    efb2:	4770      	bx	lr
    efb4:	20000548 	.word	0x20000548

0000efb8 <strlen>:
    efb8:	4603      	mov	r3, r0
    efba:	f813 2b01 	ldrb.w	r2, [r3], #1
    efbe:	2a00      	cmp	r2, #0
    efc0:	d1fb      	bne.n	efba <strlen+0x2>
    efc2:	1a18      	subs	r0, r3, r0
    efc4:	3801      	subs	r0, #1
    efc6:	4770      	bx	lr

0000efc8 <__swbuf_r>:
    efc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    efca:	460e      	mov	r6, r1
    efcc:	4614      	mov	r4, r2
    efce:	4605      	mov	r5, r0
    efd0:	b118      	cbz	r0, efda <__swbuf_r+0x12>
    efd2:	6983      	ldr	r3, [r0, #24]
    efd4:	b90b      	cbnz	r3, efda <__swbuf_r+0x12>
    efd6:	f000 f9a9 	bl	f32c <__sinit>
    efda:	4b21      	ldr	r3, [pc, #132]	; (f060 <__swbuf_r+0x98>)
    efdc:	429c      	cmp	r4, r3
    efde:	d12a      	bne.n	f036 <__swbuf_r+0x6e>
    efe0:	686c      	ldr	r4, [r5, #4]
    efe2:	69a3      	ldr	r3, [r4, #24]
    efe4:	60a3      	str	r3, [r4, #8]
    efe6:	89a3      	ldrh	r3, [r4, #12]
    efe8:	071a      	lsls	r2, r3, #28
    efea:	d52e      	bpl.n	f04a <__swbuf_r+0x82>
    efec:	6923      	ldr	r3, [r4, #16]
    efee:	b363      	cbz	r3, f04a <__swbuf_r+0x82>
    eff0:	6923      	ldr	r3, [r4, #16]
    eff2:	6820      	ldr	r0, [r4, #0]
    eff4:	1ac0      	subs	r0, r0, r3
    eff6:	6963      	ldr	r3, [r4, #20]
    eff8:	b2f6      	uxtb	r6, r6
    effa:	4298      	cmp	r0, r3
    effc:	4637      	mov	r7, r6
    effe:	db04      	blt.n	f00a <__swbuf_r+0x42>
    f000:	4621      	mov	r1, r4
    f002:	4628      	mov	r0, r5
    f004:	f000 f928 	bl	f258 <_fflush_r>
    f008:	bb28      	cbnz	r0, f056 <__swbuf_r+0x8e>
    f00a:	68a3      	ldr	r3, [r4, #8]
    f00c:	3b01      	subs	r3, #1
    f00e:	60a3      	str	r3, [r4, #8]
    f010:	6823      	ldr	r3, [r4, #0]
    f012:	1c5a      	adds	r2, r3, #1
    f014:	6022      	str	r2, [r4, #0]
    f016:	701e      	strb	r6, [r3, #0]
    f018:	6963      	ldr	r3, [r4, #20]
    f01a:	3001      	adds	r0, #1
    f01c:	4298      	cmp	r0, r3
    f01e:	d004      	beq.n	f02a <__swbuf_r+0x62>
    f020:	89a3      	ldrh	r3, [r4, #12]
    f022:	07db      	lsls	r3, r3, #31
    f024:	d519      	bpl.n	f05a <__swbuf_r+0x92>
    f026:	2e0a      	cmp	r6, #10
    f028:	d117      	bne.n	f05a <__swbuf_r+0x92>
    f02a:	4621      	mov	r1, r4
    f02c:	4628      	mov	r0, r5
    f02e:	f000 f913 	bl	f258 <_fflush_r>
    f032:	b190      	cbz	r0, f05a <__swbuf_r+0x92>
    f034:	e00f      	b.n	f056 <__swbuf_r+0x8e>
    f036:	4b0b      	ldr	r3, [pc, #44]	; (f064 <__swbuf_r+0x9c>)
    f038:	429c      	cmp	r4, r3
    f03a:	d101      	bne.n	f040 <__swbuf_r+0x78>
    f03c:	68ac      	ldr	r4, [r5, #8]
    f03e:	e7d0      	b.n	efe2 <__swbuf_r+0x1a>
    f040:	4b09      	ldr	r3, [pc, #36]	; (f068 <__swbuf_r+0xa0>)
    f042:	429c      	cmp	r4, r3
    f044:	bf08      	it	eq
    f046:	68ec      	ldreq	r4, [r5, #12]
    f048:	e7cb      	b.n	efe2 <__swbuf_r+0x1a>
    f04a:	4621      	mov	r1, r4
    f04c:	4628      	mov	r0, r5
    f04e:	f000 f80d 	bl	f06c <__swsetup_r>
    f052:	2800      	cmp	r0, #0
    f054:	d0cc      	beq.n	eff0 <__swbuf_r+0x28>
    f056:	f04f 37ff 	mov.w	r7, #4294967295
    f05a:	4638      	mov	r0, r7
    f05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f05e:	bf00      	nop
    f060:	00010cd4 	.word	0x00010cd4
    f064:	00010cf4 	.word	0x00010cf4
    f068:	00010cb4 	.word	0x00010cb4

0000f06c <__swsetup_r>:
    f06c:	4b32      	ldr	r3, [pc, #200]	; (f138 <__swsetup_r+0xcc>)
    f06e:	b570      	push	{r4, r5, r6, lr}
    f070:	681d      	ldr	r5, [r3, #0]
    f072:	4606      	mov	r6, r0
    f074:	460c      	mov	r4, r1
    f076:	b125      	cbz	r5, f082 <__swsetup_r+0x16>
    f078:	69ab      	ldr	r3, [r5, #24]
    f07a:	b913      	cbnz	r3, f082 <__swsetup_r+0x16>
    f07c:	4628      	mov	r0, r5
    f07e:	f000 f955 	bl	f32c <__sinit>
    f082:	4b2e      	ldr	r3, [pc, #184]	; (f13c <__swsetup_r+0xd0>)
    f084:	429c      	cmp	r4, r3
    f086:	d10f      	bne.n	f0a8 <__swsetup_r+0x3c>
    f088:	686c      	ldr	r4, [r5, #4]
    f08a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    f08e:	b29a      	uxth	r2, r3
    f090:	0715      	lsls	r5, r2, #28
    f092:	d42c      	bmi.n	f0ee <__swsetup_r+0x82>
    f094:	06d0      	lsls	r0, r2, #27
    f096:	d411      	bmi.n	f0bc <__swsetup_r+0x50>
    f098:	2209      	movs	r2, #9
    f09a:	6032      	str	r2, [r6, #0]
    f09c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    f0a0:	81a3      	strh	r3, [r4, #12]
    f0a2:	f04f 30ff 	mov.w	r0, #4294967295
    f0a6:	bd70      	pop	{r4, r5, r6, pc}
    f0a8:	4b25      	ldr	r3, [pc, #148]	; (f140 <__swsetup_r+0xd4>)
    f0aa:	429c      	cmp	r4, r3
    f0ac:	d101      	bne.n	f0b2 <__swsetup_r+0x46>
    f0ae:	68ac      	ldr	r4, [r5, #8]
    f0b0:	e7eb      	b.n	f08a <__swsetup_r+0x1e>
    f0b2:	4b24      	ldr	r3, [pc, #144]	; (f144 <__swsetup_r+0xd8>)
    f0b4:	429c      	cmp	r4, r3
    f0b6:	bf08      	it	eq
    f0b8:	68ec      	ldreq	r4, [r5, #12]
    f0ba:	e7e6      	b.n	f08a <__swsetup_r+0x1e>
    f0bc:	0751      	lsls	r1, r2, #29
    f0be:	d512      	bpl.n	f0e6 <__swsetup_r+0x7a>
    f0c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
    f0c2:	b141      	cbz	r1, f0d6 <__swsetup_r+0x6a>
    f0c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
    f0c8:	4299      	cmp	r1, r3
    f0ca:	d002      	beq.n	f0d2 <__swsetup_r+0x66>
    f0cc:	4630      	mov	r0, r6
    f0ce:	f7ff fd61 	bl	eb94 <_free_r>
    f0d2:	2300      	movs	r3, #0
    f0d4:	6363      	str	r3, [r4, #52]	; 0x34
    f0d6:	89a3      	ldrh	r3, [r4, #12]
    f0d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    f0dc:	81a3      	strh	r3, [r4, #12]
    f0de:	2300      	movs	r3, #0
    f0e0:	6063      	str	r3, [r4, #4]
    f0e2:	6923      	ldr	r3, [r4, #16]
    f0e4:	6023      	str	r3, [r4, #0]
    f0e6:	89a3      	ldrh	r3, [r4, #12]
    f0e8:	f043 0308 	orr.w	r3, r3, #8
    f0ec:	81a3      	strh	r3, [r4, #12]
    f0ee:	6923      	ldr	r3, [r4, #16]
    f0f0:	b94b      	cbnz	r3, f106 <__swsetup_r+0x9a>
    f0f2:	89a3      	ldrh	r3, [r4, #12]
    f0f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
    f0f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    f0fc:	d003      	beq.n	f106 <__swsetup_r+0x9a>
    f0fe:	4621      	mov	r1, r4
    f100:	4630      	mov	r0, r6
    f102:	f000 f9c1 	bl	f488 <__smakebuf_r>
    f106:	89a2      	ldrh	r2, [r4, #12]
    f108:	f012 0301 	ands.w	r3, r2, #1
    f10c:	d00c      	beq.n	f128 <__swsetup_r+0xbc>
    f10e:	2300      	movs	r3, #0
    f110:	60a3      	str	r3, [r4, #8]
    f112:	6963      	ldr	r3, [r4, #20]
    f114:	425b      	negs	r3, r3
    f116:	61a3      	str	r3, [r4, #24]
    f118:	6923      	ldr	r3, [r4, #16]
    f11a:	b953      	cbnz	r3, f132 <__swsetup_r+0xc6>
    f11c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    f120:	f013 0080 	ands.w	r0, r3, #128	; 0x80
    f124:	d1ba      	bne.n	f09c <__swsetup_r+0x30>
    f126:	bd70      	pop	{r4, r5, r6, pc}
    f128:	0792      	lsls	r2, r2, #30
    f12a:	bf58      	it	pl
    f12c:	6963      	ldrpl	r3, [r4, #20]
    f12e:	60a3      	str	r3, [r4, #8]
    f130:	e7f2      	b.n	f118 <__swsetup_r+0xac>
    f132:	2000      	movs	r0, #0
    f134:	e7f7      	b.n	f126 <__swsetup_r+0xba>
    f136:	bf00      	nop
    f138:	20000548 	.word	0x20000548
    f13c:	00010cd4 	.word	0x00010cd4
    f140:	00010cf4 	.word	0x00010cf4
    f144:	00010cb4 	.word	0x00010cb4

0000f148 <__sflush_r>:
    f148:	898a      	ldrh	r2, [r1, #12]
    f14a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f14e:	4605      	mov	r5, r0
    f150:	0710      	lsls	r0, r2, #28
    f152:	460c      	mov	r4, r1
    f154:	d45a      	bmi.n	f20c <__sflush_r+0xc4>
    f156:	684b      	ldr	r3, [r1, #4]
    f158:	2b00      	cmp	r3, #0
    f15a:	dc05      	bgt.n	f168 <__sflush_r+0x20>
    f15c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    f15e:	2b00      	cmp	r3, #0
    f160:	dc02      	bgt.n	f168 <__sflush_r+0x20>
    f162:	2000      	movs	r0, #0
    f164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f168:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    f16a:	2e00      	cmp	r6, #0
    f16c:	d0f9      	beq.n	f162 <__sflush_r+0x1a>
    f16e:	2300      	movs	r3, #0
    f170:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    f174:	682f      	ldr	r7, [r5, #0]
    f176:	602b      	str	r3, [r5, #0]
    f178:	d033      	beq.n	f1e2 <__sflush_r+0x9a>
    f17a:	6d60      	ldr	r0, [r4, #84]	; 0x54
    f17c:	89a3      	ldrh	r3, [r4, #12]
    f17e:	075a      	lsls	r2, r3, #29
    f180:	d505      	bpl.n	f18e <__sflush_r+0x46>
    f182:	6863      	ldr	r3, [r4, #4]
    f184:	1ac0      	subs	r0, r0, r3
    f186:	6b63      	ldr	r3, [r4, #52]	; 0x34
    f188:	b10b      	cbz	r3, f18e <__sflush_r+0x46>
    f18a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    f18c:	1ac0      	subs	r0, r0, r3
    f18e:	2300      	movs	r3, #0
    f190:	4602      	mov	r2, r0
    f192:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    f194:	6a21      	ldr	r1, [r4, #32]
    f196:	4628      	mov	r0, r5
    f198:	47b0      	blx	r6
    f19a:	1c43      	adds	r3, r0, #1
    f19c:	89a3      	ldrh	r3, [r4, #12]
    f19e:	d106      	bne.n	f1ae <__sflush_r+0x66>
    f1a0:	6829      	ldr	r1, [r5, #0]
    f1a2:	291d      	cmp	r1, #29
    f1a4:	d84b      	bhi.n	f23e <__sflush_r+0xf6>
    f1a6:	4a2b      	ldr	r2, [pc, #172]	; (f254 <__sflush_r+0x10c>)
    f1a8:	40ca      	lsrs	r2, r1
    f1aa:	07d6      	lsls	r6, r2, #31
    f1ac:	d547      	bpl.n	f23e <__sflush_r+0xf6>
    f1ae:	2200      	movs	r2, #0
    f1b0:	6062      	str	r2, [r4, #4]
    f1b2:	04d9      	lsls	r1, r3, #19
    f1b4:	6922      	ldr	r2, [r4, #16]
    f1b6:	6022      	str	r2, [r4, #0]
    f1b8:	d504      	bpl.n	f1c4 <__sflush_r+0x7c>
    f1ba:	1c42      	adds	r2, r0, #1
    f1bc:	d101      	bne.n	f1c2 <__sflush_r+0x7a>
    f1be:	682b      	ldr	r3, [r5, #0]
    f1c0:	b903      	cbnz	r3, f1c4 <__sflush_r+0x7c>
    f1c2:	6560      	str	r0, [r4, #84]	; 0x54
    f1c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    f1c6:	602f      	str	r7, [r5, #0]
    f1c8:	2900      	cmp	r1, #0
    f1ca:	d0ca      	beq.n	f162 <__sflush_r+0x1a>
    f1cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
    f1d0:	4299      	cmp	r1, r3
    f1d2:	d002      	beq.n	f1da <__sflush_r+0x92>
    f1d4:	4628      	mov	r0, r5
    f1d6:	f7ff fcdd 	bl	eb94 <_free_r>
    f1da:	2000      	movs	r0, #0
    f1dc:	6360      	str	r0, [r4, #52]	; 0x34
    f1de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f1e2:	6a21      	ldr	r1, [r4, #32]
    f1e4:	2301      	movs	r3, #1
    f1e6:	4628      	mov	r0, r5
    f1e8:	47b0      	blx	r6
    f1ea:	1c41      	adds	r1, r0, #1
    f1ec:	d1c6      	bne.n	f17c <__sflush_r+0x34>
    f1ee:	682b      	ldr	r3, [r5, #0]
    f1f0:	2b00      	cmp	r3, #0
    f1f2:	d0c3      	beq.n	f17c <__sflush_r+0x34>
    f1f4:	2b1d      	cmp	r3, #29
    f1f6:	d001      	beq.n	f1fc <__sflush_r+0xb4>
    f1f8:	2b16      	cmp	r3, #22
    f1fa:	d101      	bne.n	f200 <__sflush_r+0xb8>
    f1fc:	602f      	str	r7, [r5, #0]
    f1fe:	e7b0      	b.n	f162 <__sflush_r+0x1a>
    f200:	89a3      	ldrh	r3, [r4, #12]
    f202:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    f206:	81a3      	strh	r3, [r4, #12]
    f208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f20c:	690f      	ldr	r7, [r1, #16]
    f20e:	2f00      	cmp	r7, #0
    f210:	d0a7      	beq.n	f162 <__sflush_r+0x1a>
    f212:	0793      	lsls	r3, r2, #30
    f214:	680e      	ldr	r6, [r1, #0]
    f216:	bf08      	it	eq
    f218:	694b      	ldreq	r3, [r1, #20]
    f21a:	600f      	str	r7, [r1, #0]
    f21c:	bf18      	it	ne
    f21e:	2300      	movne	r3, #0
    f220:	eba6 0807 	sub.w	r8, r6, r7
    f224:	608b      	str	r3, [r1, #8]
    f226:	f1b8 0f00 	cmp.w	r8, #0
    f22a:	dd9a      	ble.n	f162 <__sflush_r+0x1a>
    f22c:	4643      	mov	r3, r8
    f22e:	463a      	mov	r2, r7
    f230:	6a21      	ldr	r1, [r4, #32]
    f232:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    f234:	4628      	mov	r0, r5
    f236:	47b0      	blx	r6
    f238:	2800      	cmp	r0, #0
    f23a:	dc07      	bgt.n	f24c <__sflush_r+0x104>
    f23c:	89a3      	ldrh	r3, [r4, #12]
    f23e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    f242:	81a3      	strh	r3, [r4, #12]
    f244:	f04f 30ff 	mov.w	r0, #4294967295
    f248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f24c:	4407      	add	r7, r0
    f24e:	eba8 0800 	sub.w	r8, r8, r0
    f252:	e7e8      	b.n	f226 <__sflush_r+0xde>
    f254:	20400001 	.word	0x20400001

0000f258 <_fflush_r>:
    f258:	b538      	push	{r3, r4, r5, lr}
    f25a:	690b      	ldr	r3, [r1, #16]
    f25c:	4605      	mov	r5, r0
    f25e:	460c      	mov	r4, r1
    f260:	b1db      	cbz	r3, f29a <_fflush_r+0x42>
    f262:	b118      	cbz	r0, f26c <_fflush_r+0x14>
    f264:	6983      	ldr	r3, [r0, #24]
    f266:	b90b      	cbnz	r3, f26c <_fflush_r+0x14>
    f268:	f000 f860 	bl	f32c <__sinit>
    f26c:	4b0c      	ldr	r3, [pc, #48]	; (f2a0 <_fflush_r+0x48>)
    f26e:	429c      	cmp	r4, r3
    f270:	d109      	bne.n	f286 <_fflush_r+0x2e>
    f272:	686c      	ldr	r4, [r5, #4]
    f274:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    f278:	b17b      	cbz	r3, f29a <_fflush_r+0x42>
    f27a:	4621      	mov	r1, r4
    f27c:	4628      	mov	r0, r5
    f27e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    f282:	f7ff bf61 	b.w	f148 <__sflush_r>
    f286:	4b07      	ldr	r3, [pc, #28]	; (f2a4 <_fflush_r+0x4c>)
    f288:	429c      	cmp	r4, r3
    f28a:	d101      	bne.n	f290 <_fflush_r+0x38>
    f28c:	68ac      	ldr	r4, [r5, #8]
    f28e:	e7f1      	b.n	f274 <_fflush_r+0x1c>
    f290:	4b05      	ldr	r3, [pc, #20]	; (f2a8 <_fflush_r+0x50>)
    f292:	429c      	cmp	r4, r3
    f294:	bf08      	it	eq
    f296:	68ec      	ldreq	r4, [r5, #12]
    f298:	e7ec      	b.n	f274 <_fflush_r+0x1c>
    f29a:	2000      	movs	r0, #0
    f29c:	bd38      	pop	{r3, r4, r5, pc}
    f29e:	bf00      	nop
    f2a0:	00010cd4 	.word	0x00010cd4
    f2a4:	00010cf4 	.word	0x00010cf4
    f2a8:	00010cb4 	.word	0x00010cb4

0000f2ac <_cleanup_r>:
    f2ac:	4901      	ldr	r1, [pc, #4]	; (f2b4 <_cleanup_r+0x8>)
    f2ae:	f000 b8a9 	b.w	f404 <_fwalk_reent>
    f2b2:	bf00      	nop
    f2b4:	0000f259 	.word	0x0000f259

0000f2b8 <std.isra.0>:
    f2b8:	2300      	movs	r3, #0
    f2ba:	b510      	push	{r4, lr}
    f2bc:	4604      	mov	r4, r0
    f2be:	6003      	str	r3, [r0, #0]
    f2c0:	6043      	str	r3, [r0, #4]
    f2c2:	6083      	str	r3, [r0, #8]
    f2c4:	8181      	strh	r1, [r0, #12]
    f2c6:	6643      	str	r3, [r0, #100]	; 0x64
    f2c8:	81c2      	strh	r2, [r0, #14]
    f2ca:	6103      	str	r3, [r0, #16]
    f2cc:	6143      	str	r3, [r0, #20]
    f2ce:	6183      	str	r3, [r0, #24]
    f2d0:	4619      	mov	r1, r3
    f2d2:	2208      	movs	r2, #8
    f2d4:	305c      	adds	r0, #92	; 0x5c
    f2d6:	f7ff fc54 	bl	eb82 <memset>
    f2da:	4b05      	ldr	r3, [pc, #20]	; (f2f0 <std.isra.0+0x38>)
    f2dc:	6263      	str	r3, [r4, #36]	; 0x24
    f2de:	4b05      	ldr	r3, [pc, #20]	; (f2f4 <std.isra.0+0x3c>)
    f2e0:	62a3      	str	r3, [r4, #40]	; 0x28
    f2e2:	4b05      	ldr	r3, [pc, #20]	; (f2f8 <std.isra.0+0x40>)
    f2e4:	62e3      	str	r3, [r4, #44]	; 0x2c
    f2e6:	4b05      	ldr	r3, [pc, #20]	; (f2fc <std.isra.0+0x44>)
    f2e8:	6224      	str	r4, [r4, #32]
    f2ea:	6323      	str	r3, [r4, #48]	; 0x30
    f2ec:	bd10      	pop	{r4, pc}
    f2ee:	bf00      	nop
    f2f0:	0000fd55 	.word	0x0000fd55
    f2f4:	0000fd77 	.word	0x0000fd77
    f2f8:	0000fdaf 	.word	0x0000fdaf
    f2fc:	0000fdd3 	.word	0x0000fdd3

0000f300 <__sfmoreglue>:
    f300:	b570      	push	{r4, r5, r6, lr}
    f302:	1e4a      	subs	r2, r1, #1
    f304:	2568      	movs	r5, #104	; 0x68
    f306:	4355      	muls	r5, r2
    f308:	460e      	mov	r6, r1
    f30a:	f105 0174 	add.w	r1, r5, #116	; 0x74
    f30e:	f7ff fc8f 	bl	ec30 <_malloc_r>
    f312:	4604      	mov	r4, r0
    f314:	b140      	cbz	r0, f328 <__sfmoreglue+0x28>
    f316:	2100      	movs	r1, #0
    f318:	e880 0042 	stmia.w	r0, {r1, r6}
    f31c:	300c      	adds	r0, #12
    f31e:	60a0      	str	r0, [r4, #8]
    f320:	f105 0268 	add.w	r2, r5, #104	; 0x68
    f324:	f7ff fc2d 	bl	eb82 <memset>
    f328:	4620      	mov	r0, r4
    f32a:	bd70      	pop	{r4, r5, r6, pc}

0000f32c <__sinit>:
    f32c:	6983      	ldr	r3, [r0, #24]
    f32e:	b510      	push	{r4, lr}
    f330:	4604      	mov	r4, r0
    f332:	bb33      	cbnz	r3, f382 <__sinit+0x56>
    f334:	6483      	str	r3, [r0, #72]	; 0x48
    f336:	64c3      	str	r3, [r0, #76]	; 0x4c
    f338:	6503      	str	r3, [r0, #80]	; 0x50
    f33a:	4b12      	ldr	r3, [pc, #72]	; (f384 <__sinit+0x58>)
    f33c:	4a12      	ldr	r2, [pc, #72]	; (f388 <__sinit+0x5c>)
    f33e:	681b      	ldr	r3, [r3, #0]
    f340:	6282      	str	r2, [r0, #40]	; 0x28
    f342:	4298      	cmp	r0, r3
    f344:	bf04      	itt	eq
    f346:	2301      	moveq	r3, #1
    f348:	6183      	streq	r3, [r0, #24]
    f34a:	f000 f81f 	bl	f38c <__sfp>
    f34e:	6060      	str	r0, [r4, #4]
    f350:	4620      	mov	r0, r4
    f352:	f000 f81b 	bl	f38c <__sfp>
    f356:	60a0      	str	r0, [r4, #8]
    f358:	4620      	mov	r0, r4
    f35a:	f000 f817 	bl	f38c <__sfp>
    f35e:	2200      	movs	r2, #0
    f360:	60e0      	str	r0, [r4, #12]
    f362:	2104      	movs	r1, #4
    f364:	6860      	ldr	r0, [r4, #4]
    f366:	f7ff ffa7 	bl	f2b8 <std.isra.0>
    f36a:	2201      	movs	r2, #1
    f36c:	2109      	movs	r1, #9
    f36e:	68a0      	ldr	r0, [r4, #8]
    f370:	f7ff ffa2 	bl	f2b8 <std.isra.0>
    f374:	2202      	movs	r2, #2
    f376:	2112      	movs	r1, #18
    f378:	68e0      	ldr	r0, [r4, #12]
    f37a:	f7ff ff9d 	bl	f2b8 <std.isra.0>
    f37e:	2301      	movs	r3, #1
    f380:	61a3      	str	r3, [r4, #24]
    f382:	bd10      	pop	{r4, pc}
    f384:	00010cb0 	.word	0x00010cb0
    f388:	0000f2ad 	.word	0x0000f2ad

0000f38c <__sfp>:
    f38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f38e:	4b1c      	ldr	r3, [pc, #112]	; (f400 <__sfp+0x74>)
    f390:	681e      	ldr	r6, [r3, #0]
    f392:	69b3      	ldr	r3, [r6, #24]
    f394:	4607      	mov	r7, r0
    f396:	b913      	cbnz	r3, f39e <__sfp+0x12>
    f398:	4630      	mov	r0, r6
    f39a:	f7ff ffc7 	bl	f32c <__sinit>
    f39e:	3648      	adds	r6, #72	; 0x48
    f3a0:	68b4      	ldr	r4, [r6, #8]
    f3a2:	6873      	ldr	r3, [r6, #4]
    f3a4:	3b01      	subs	r3, #1
    f3a6:	d503      	bpl.n	f3b0 <__sfp+0x24>
    f3a8:	6833      	ldr	r3, [r6, #0]
    f3aa:	b133      	cbz	r3, f3ba <__sfp+0x2e>
    f3ac:	6836      	ldr	r6, [r6, #0]
    f3ae:	e7f7      	b.n	f3a0 <__sfp+0x14>
    f3b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    f3b4:	b16d      	cbz	r5, f3d2 <__sfp+0x46>
    f3b6:	3468      	adds	r4, #104	; 0x68
    f3b8:	e7f4      	b.n	f3a4 <__sfp+0x18>
    f3ba:	2104      	movs	r1, #4
    f3bc:	4638      	mov	r0, r7
    f3be:	f7ff ff9f 	bl	f300 <__sfmoreglue>
    f3c2:	6030      	str	r0, [r6, #0]
    f3c4:	2800      	cmp	r0, #0
    f3c6:	d1f1      	bne.n	f3ac <__sfp+0x20>
    f3c8:	230c      	movs	r3, #12
    f3ca:	603b      	str	r3, [r7, #0]
    f3cc:	4604      	mov	r4, r0
    f3ce:	4620      	mov	r0, r4
    f3d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f3d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    f3d6:	81e3      	strh	r3, [r4, #14]
    f3d8:	2301      	movs	r3, #1
    f3da:	81a3      	strh	r3, [r4, #12]
    f3dc:	6665      	str	r5, [r4, #100]	; 0x64
    f3de:	6025      	str	r5, [r4, #0]
    f3e0:	60a5      	str	r5, [r4, #8]
    f3e2:	6065      	str	r5, [r4, #4]
    f3e4:	6125      	str	r5, [r4, #16]
    f3e6:	6165      	str	r5, [r4, #20]
    f3e8:	61a5      	str	r5, [r4, #24]
    f3ea:	2208      	movs	r2, #8
    f3ec:	4629      	mov	r1, r5
    f3ee:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    f3f2:	f7ff fbc6 	bl	eb82 <memset>
    f3f6:	6365      	str	r5, [r4, #52]	; 0x34
    f3f8:	63a5      	str	r5, [r4, #56]	; 0x38
    f3fa:	64a5      	str	r5, [r4, #72]	; 0x48
    f3fc:	64e5      	str	r5, [r4, #76]	; 0x4c
    f3fe:	e7e6      	b.n	f3ce <__sfp+0x42>
    f400:	00010cb0 	.word	0x00010cb0

0000f404 <_fwalk_reent>:
    f404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f408:	4680      	mov	r8, r0
    f40a:	4689      	mov	r9, r1
    f40c:	f100 0448 	add.w	r4, r0, #72	; 0x48
    f410:	2600      	movs	r6, #0
    f412:	b914      	cbnz	r4, f41a <_fwalk_reent+0x16>
    f414:	4630      	mov	r0, r6
    f416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f41a:	68a5      	ldr	r5, [r4, #8]
    f41c:	6867      	ldr	r7, [r4, #4]
    f41e:	3f01      	subs	r7, #1
    f420:	d501      	bpl.n	f426 <_fwalk_reent+0x22>
    f422:	6824      	ldr	r4, [r4, #0]
    f424:	e7f5      	b.n	f412 <_fwalk_reent+0xe>
    f426:	89ab      	ldrh	r3, [r5, #12]
    f428:	2b01      	cmp	r3, #1
    f42a:	d907      	bls.n	f43c <_fwalk_reent+0x38>
    f42c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    f430:	3301      	adds	r3, #1
    f432:	d003      	beq.n	f43c <_fwalk_reent+0x38>
    f434:	4629      	mov	r1, r5
    f436:	4640      	mov	r0, r8
    f438:	47c8      	blx	r9
    f43a:	4306      	orrs	r6, r0
    f43c:	3568      	adds	r5, #104	; 0x68
    f43e:	e7ee      	b.n	f41e <_fwalk_reent+0x1a>

0000f440 <__swhatbuf_r>:
    f440:	b570      	push	{r4, r5, r6, lr}
    f442:	460e      	mov	r6, r1
    f444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    f448:	2900      	cmp	r1, #0
    f44a:	b090      	sub	sp, #64	; 0x40
    f44c:	4614      	mov	r4, r2
    f44e:	461d      	mov	r5, r3
    f450:	da07      	bge.n	f462 <__swhatbuf_r+0x22>
    f452:	2300      	movs	r3, #0
    f454:	602b      	str	r3, [r5, #0]
    f456:	89b3      	ldrh	r3, [r6, #12]
    f458:	061a      	lsls	r2, r3, #24
    f45a:	d410      	bmi.n	f47e <__swhatbuf_r+0x3e>
    f45c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    f460:	e00e      	b.n	f480 <__swhatbuf_r+0x40>
    f462:	aa01      	add	r2, sp, #4
    f464:	f000 fcdc 	bl	fe20 <_fstat_r>
    f468:	2800      	cmp	r0, #0
    f46a:	dbf2      	blt.n	f452 <__swhatbuf_r+0x12>
    f46c:	9a02      	ldr	r2, [sp, #8]
    f46e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    f472:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    f476:	425a      	negs	r2, r3
    f478:	415a      	adcs	r2, r3
    f47a:	602a      	str	r2, [r5, #0]
    f47c:	e7ee      	b.n	f45c <__swhatbuf_r+0x1c>
    f47e:	2340      	movs	r3, #64	; 0x40
    f480:	2000      	movs	r0, #0
    f482:	6023      	str	r3, [r4, #0]
    f484:	b010      	add	sp, #64	; 0x40
    f486:	bd70      	pop	{r4, r5, r6, pc}

0000f488 <__smakebuf_r>:
    f488:	898b      	ldrh	r3, [r1, #12]
    f48a:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f48c:	079d      	lsls	r5, r3, #30
    f48e:	4606      	mov	r6, r0
    f490:	460c      	mov	r4, r1
    f492:	d507      	bpl.n	f4a4 <__smakebuf_r+0x1c>
    f494:	f104 0347 	add.w	r3, r4, #71	; 0x47
    f498:	6023      	str	r3, [r4, #0]
    f49a:	6123      	str	r3, [r4, #16]
    f49c:	2301      	movs	r3, #1
    f49e:	6163      	str	r3, [r4, #20]
    f4a0:	b002      	add	sp, #8
    f4a2:	bd70      	pop	{r4, r5, r6, pc}
    f4a4:	ab01      	add	r3, sp, #4
    f4a6:	466a      	mov	r2, sp
    f4a8:	f7ff ffca 	bl	f440 <__swhatbuf_r>
    f4ac:	9900      	ldr	r1, [sp, #0]
    f4ae:	4605      	mov	r5, r0
    f4b0:	4630      	mov	r0, r6
    f4b2:	f7ff fbbd 	bl	ec30 <_malloc_r>
    f4b6:	b948      	cbnz	r0, f4cc <__smakebuf_r+0x44>
    f4b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    f4bc:	059a      	lsls	r2, r3, #22
    f4be:	d4ef      	bmi.n	f4a0 <__smakebuf_r+0x18>
    f4c0:	f023 0303 	bic.w	r3, r3, #3
    f4c4:	f043 0302 	orr.w	r3, r3, #2
    f4c8:	81a3      	strh	r3, [r4, #12]
    f4ca:	e7e3      	b.n	f494 <__smakebuf_r+0xc>
    f4cc:	4b0d      	ldr	r3, [pc, #52]	; (f504 <__smakebuf_r+0x7c>)
    f4ce:	62b3      	str	r3, [r6, #40]	; 0x28
    f4d0:	89a3      	ldrh	r3, [r4, #12]
    f4d2:	6020      	str	r0, [r4, #0]
    f4d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    f4d8:	81a3      	strh	r3, [r4, #12]
    f4da:	9b00      	ldr	r3, [sp, #0]
    f4dc:	6163      	str	r3, [r4, #20]
    f4de:	9b01      	ldr	r3, [sp, #4]
    f4e0:	6120      	str	r0, [r4, #16]
    f4e2:	b15b      	cbz	r3, f4fc <__smakebuf_r+0x74>
    f4e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    f4e8:	4630      	mov	r0, r6
    f4ea:	f000 fcab 	bl	fe44 <_isatty_r>
    f4ee:	b128      	cbz	r0, f4fc <__smakebuf_r+0x74>
    f4f0:	89a3      	ldrh	r3, [r4, #12]
    f4f2:	f023 0303 	bic.w	r3, r3, #3
    f4f6:	f043 0301 	orr.w	r3, r3, #1
    f4fa:	81a3      	strh	r3, [r4, #12]
    f4fc:	89a3      	ldrh	r3, [r4, #12]
    f4fe:	431d      	orrs	r5, r3
    f500:	81a5      	strh	r5, [r4, #12]
    f502:	e7cd      	b.n	f4a0 <__smakebuf_r+0x18>
    f504:	0000f2ad 	.word	0x0000f2ad

0000f508 <__malloc_lock>:
    f508:	4770      	bx	lr

0000f50a <__malloc_unlock>:
    f50a:	4770      	bx	lr

0000f50c <__ssputs_r>:
    f50c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f510:	688e      	ldr	r6, [r1, #8]
    f512:	429e      	cmp	r6, r3
    f514:	4682      	mov	sl, r0
    f516:	460c      	mov	r4, r1
    f518:	4691      	mov	r9, r2
    f51a:	4698      	mov	r8, r3
    f51c:	d835      	bhi.n	f58a <__ssputs_r+0x7e>
    f51e:	898a      	ldrh	r2, [r1, #12]
    f520:	f412 6f90 	tst.w	r2, #1152	; 0x480
    f524:	d031      	beq.n	f58a <__ssputs_r+0x7e>
    f526:	6825      	ldr	r5, [r4, #0]
    f528:	6909      	ldr	r1, [r1, #16]
    f52a:	1a6f      	subs	r7, r5, r1
    f52c:	6965      	ldr	r5, [r4, #20]
    f52e:	2302      	movs	r3, #2
    f530:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    f534:	fb95 f5f3 	sdiv	r5, r5, r3
    f538:	f108 0301 	add.w	r3, r8, #1
    f53c:	443b      	add	r3, r7
    f53e:	429d      	cmp	r5, r3
    f540:	bf38      	it	cc
    f542:	461d      	movcc	r5, r3
    f544:	0553      	lsls	r3, r2, #21
    f546:	d531      	bpl.n	f5ac <__ssputs_r+0xa0>
    f548:	4629      	mov	r1, r5
    f54a:	f7ff fb71 	bl	ec30 <_malloc_r>
    f54e:	4606      	mov	r6, r0
    f550:	b950      	cbnz	r0, f568 <__ssputs_r+0x5c>
    f552:	230c      	movs	r3, #12
    f554:	f8ca 3000 	str.w	r3, [sl]
    f558:	89a3      	ldrh	r3, [r4, #12]
    f55a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    f55e:	81a3      	strh	r3, [r4, #12]
    f560:	f04f 30ff 	mov.w	r0, #4294967295
    f564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f568:	463a      	mov	r2, r7
    f56a:	6921      	ldr	r1, [r4, #16]
    f56c:	f7ff fafe 	bl	eb6c <memcpy>
    f570:	89a3      	ldrh	r3, [r4, #12]
    f572:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    f576:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    f57a:	81a3      	strh	r3, [r4, #12]
    f57c:	6126      	str	r6, [r4, #16]
    f57e:	6165      	str	r5, [r4, #20]
    f580:	443e      	add	r6, r7
    f582:	1bed      	subs	r5, r5, r7
    f584:	6026      	str	r6, [r4, #0]
    f586:	60a5      	str	r5, [r4, #8]
    f588:	4646      	mov	r6, r8
    f58a:	4546      	cmp	r6, r8
    f58c:	bf28      	it	cs
    f58e:	4646      	movcs	r6, r8
    f590:	4632      	mov	r2, r6
    f592:	4649      	mov	r1, r9
    f594:	6820      	ldr	r0, [r4, #0]
    f596:	f000 fccb 	bl	ff30 <memmove>
    f59a:	68a3      	ldr	r3, [r4, #8]
    f59c:	1b9b      	subs	r3, r3, r6
    f59e:	60a3      	str	r3, [r4, #8]
    f5a0:	6823      	ldr	r3, [r4, #0]
    f5a2:	441e      	add	r6, r3
    f5a4:	6026      	str	r6, [r4, #0]
    f5a6:	2000      	movs	r0, #0
    f5a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f5ac:	462a      	mov	r2, r5
    f5ae:	f000 fcd9 	bl	ff64 <_realloc_r>
    f5b2:	4606      	mov	r6, r0
    f5b4:	2800      	cmp	r0, #0
    f5b6:	d1e1      	bne.n	f57c <__ssputs_r+0x70>
    f5b8:	6921      	ldr	r1, [r4, #16]
    f5ba:	4650      	mov	r0, sl
    f5bc:	f7ff faea 	bl	eb94 <_free_r>
    f5c0:	e7c7      	b.n	f552 <__ssputs_r+0x46>
	...

0000f5c4 <_svfiprintf_r>:
    f5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f5c8:	b09d      	sub	sp, #116	; 0x74
    f5ca:	4680      	mov	r8, r0
    f5cc:	9303      	str	r3, [sp, #12]
    f5ce:	898b      	ldrh	r3, [r1, #12]
    f5d0:	061c      	lsls	r4, r3, #24
    f5d2:	460d      	mov	r5, r1
    f5d4:	4616      	mov	r6, r2
    f5d6:	d50f      	bpl.n	f5f8 <_svfiprintf_r+0x34>
    f5d8:	690b      	ldr	r3, [r1, #16]
    f5da:	b96b      	cbnz	r3, f5f8 <_svfiprintf_r+0x34>
    f5dc:	2140      	movs	r1, #64	; 0x40
    f5de:	f7ff fb27 	bl	ec30 <_malloc_r>
    f5e2:	6028      	str	r0, [r5, #0]
    f5e4:	6128      	str	r0, [r5, #16]
    f5e6:	b928      	cbnz	r0, f5f4 <_svfiprintf_r+0x30>
    f5e8:	230c      	movs	r3, #12
    f5ea:	f8c8 3000 	str.w	r3, [r8]
    f5ee:	f04f 30ff 	mov.w	r0, #4294967295
    f5f2:	e0c5      	b.n	f780 <_svfiprintf_r+0x1bc>
    f5f4:	2340      	movs	r3, #64	; 0x40
    f5f6:	616b      	str	r3, [r5, #20]
    f5f8:	2300      	movs	r3, #0
    f5fa:	9309      	str	r3, [sp, #36]	; 0x24
    f5fc:	2320      	movs	r3, #32
    f5fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    f602:	2330      	movs	r3, #48	; 0x30
    f604:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    f608:	f04f 0b01 	mov.w	fp, #1
    f60c:	4637      	mov	r7, r6
    f60e:	463c      	mov	r4, r7
    f610:	f814 3b01 	ldrb.w	r3, [r4], #1
    f614:	2b00      	cmp	r3, #0
    f616:	d13c      	bne.n	f692 <_svfiprintf_r+0xce>
    f618:	ebb7 0a06 	subs.w	sl, r7, r6
    f61c:	d00b      	beq.n	f636 <_svfiprintf_r+0x72>
    f61e:	4653      	mov	r3, sl
    f620:	4632      	mov	r2, r6
    f622:	4629      	mov	r1, r5
    f624:	4640      	mov	r0, r8
    f626:	f7ff ff71 	bl	f50c <__ssputs_r>
    f62a:	3001      	adds	r0, #1
    f62c:	f000 80a3 	beq.w	f776 <_svfiprintf_r+0x1b2>
    f630:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f632:	4453      	add	r3, sl
    f634:	9309      	str	r3, [sp, #36]	; 0x24
    f636:	783b      	ldrb	r3, [r7, #0]
    f638:	2b00      	cmp	r3, #0
    f63a:	f000 809c 	beq.w	f776 <_svfiprintf_r+0x1b2>
    f63e:	2300      	movs	r3, #0
    f640:	f04f 32ff 	mov.w	r2, #4294967295
    f644:	9304      	str	r3, [sp, #16]
    f646:	9307      	str	r3, [sp, #28]
    f648:	9205      	str	r2, [sp, #20]
    f64a:	9306      	str	r3, [sp, #24]
    f64c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    f650:	931a      	str	r3, [sp, #104]	; 0x68
    f652:	2205      	movs	r2, #5
    f654:	7821      	ldrb	r1, [r4, #0]
    f656:	4850      	ldr	r0, [pc, #320]	; (f798 <_svfiprintf_r+0x1d4>)
    f658:	f000 fc1a 	bl	fe90 <memchr>
    f65c:	1c67      	adds	r7, r4, #1
    f65e:	9b04      	ldr	r3, [sp, #16]
    f660:	b9d8      	cbnz	r0, f69a <_svfiprintf_r+0xd6>
    f662:	06d9      	lsls	r1, r3, #27
    f664:	bf44      	itt	mi
    f666:	2220      	movmi	r2, #32
    f668:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    f66c:	071a      	lsls	r2, r3, #28
    f66e:	bf44      	itt	mi
    f670:	222b      	movmi	r2, #43	; 0x2b
    f672:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    f676:	7822      	ldrb	r2, [r4, #0]
    f678:	2a2a      	cmp	r2, #42	; 0x2a
    f67a:	d016      	beq.n	f6aa <_svfiprintf_r+0xe6>
    f67c:	9a07      	ldr	r2, [sp, #28]
    f67e:	2100      	movs	r1, #0
    f680:	200a      	movs	r0, #10
    f682:	4627      	mov	r7, r4
    f684:	3401      	adds	r4, #1
    f686:	783b      	ldrb	r3, [r7, #0]
    f688:	3b30      	subs	r3, #48	; 0x30
    f68a:	2b09      	cmp	r3, #9
    f68c:	d951      	bls.n	f732 <_svfiprintf_r+0x16e>
    f68e:	b1c9      	cbz	r1, f6c4 <_svfiprintf_r+0x100>
    f690:	e011      	b.n	f6b6 <_svfiprintf_r+0xf2>
    f692:	2b25      	cmp	r3, #37	; 0x25
    f694:	d0c0      	beq.n	f618 <_svfiprintf_r+0x54>
    f696:	4627      	mov	r7, r4
    f698:	e7b9      	b.n	f60e <_svfiprintf_r+0x4a>
    f69a:	4a3f      	ldr	r2, [pc, #252]	; (f798 <_svfiprintf_r+0x1d4>)
    f69c:	1a80      	subs	r0, r0, r2
    f69e:	fa0b f000 	lsl.w	r0, fp, r0
    f6a2:	4318      	orrs	r0, r3
    f6a4:	9004      	str	r0, [sp, #16]
    f6a6:	463c      	mov	r4, r7
    f6a8:	e7d3      	b.n	f652 <_svfiprintf_r+0x8e>
    f6aa:	9a03      	ldr	r2, [sp, #12]
    f6ac:	1d11      	adds	r1, r2, #4
    f6ae:	6812      	ldr	r2, [r2, #0]
    f6b0:	9103      	str	r1, [sp, #12]
    f6b2:	2a00      	cmp	r2, #0
    f6b4:	db01      	blt.n	f6ba <_svfiprintf_r+0xf6>
    f6b6:	9207      	str	r2, [sp, #28]
    f6b8:	e004      	b.n	f6c4 <_svfiprintf_r+0x100>
    f6ba:	4252      	negs	r2, r2
    f6bc:	f043 0302 	orr.w	r3, r3, #2
    f6c0:	9207      	str	r2, [sp, #28]
    f6c2:	9304      	str	r3, [sp, #16]
    f6c4:	783b      	ldrb	r3, [r7, #0]
    f6c6:	2b2e      	cmp	r3, #46	; 0x2e
    f6c8:	d10e      	bne.n	f6e8 <_svfiprintf_r+0x124>
    f6ca:	787b      	ldrb	r3, [r7, #1]
    f6cc:	2b2a      	cmp	r3, #42	; 0x2a
    f6ce:	f107 0101 	add.w	r1, r7, #1
    f6d2:	d132      	bne.n	f73a <_svfiprintf_r+0x176>
    f6d4:	9b03      	ldr	r3, [sp, #12]
    f6d6:	1d1a      	adds	r2, r3, #4
    f6d8:	681b      	ldr	r3, [r3, #0]
    f6da:	9203      	str	r2, [sp, #12]
    f6dc:	2b00      	cmp	r3, #0
    f6de:	bfb8      	it	lt
    f6e0:	f04f 33ff 	movlt.w	r3, #4294967295
    f6e4:	3702      	adds	r7, #2
    f6e6:	9305      	str	r3, [sp, #20]
    f6e8:	4c2c      	ldr	r4, [pc, #176]	; (f79c <_svfiprintf_r+0x1d8>)
    f6ea:	7839      	ldrb	r1, [r7, #0]
    f6ec:	2203      	movs	r2, #3
    f6ee:	4620      	mov	r0, r4
    f6f0:	f000 fbce 	bl	fe90 <memchr>
    f6f4:	b138      	cbz	r0, f706 <_svfiprintf_r+0x142>
    f6f6:	2340      	movs	r3, #64	; 0x40
    f6f8:	1b00      	subs	r0, r0, r4
    f6fa:	fa03 f000 	lsl.w	r0, r3, r0
    f6fe:	9b04      	ldr	r3, [sp, #16]
    f700:	4303      	orrs	r3, r0
    f702:	9304      	str	r3, [sp, #16]
    f704:	3701      	adds	r7, #1
    f706:	7839      	ldrb	r1, [r7, #0]
    f708:	4825      	ldr	r0, [pc, #148]	; (f7a0 <_svfiprintf_r+0x1dc>)
    f70a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    f70e:	2206      	movs	r2, #6
    f710:	1c7e      	adds	r6, r7, #1
    f712:	f000 fbbd 	bl	fe90 <memchr>
    f716:	2800      	cmp	r0, #0
    f718:	d035      	beq.n	f786 <_svfiprintf_r+0x1c2>
    f71a:	4b22      	ldr	r3, [pc, #136]	; (f7a4 <_svfiprintf_r+0x1e0>)
    f71c:	b9fb      	cbnz	r3, f75e <_svfiprintf_r+0x19a>
    f71e:	9b03      	ldr	r3, [sp, #12]
    f720:	3307      	adds	r3, #7
    f722:	f023 0307 	bic.w	r3, r3, #7
    f726:	3308      	adds	r3, #8
    f728:	9303      	str	r3, [sp, #12]
    f72a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f72c:	444b      	add	r3, r9
    f72e:	9309      	str	r3, [sp, #36]	; 0x24
    f730:	e76c      	b.n	f60c <_svfiprintf_r+0x48>
    f732:	fb00 3202 	mla	r2, r0, r2, r3
    f736:	2101      	movs	r1, #1
    f738:	e7a3      	b.n	f682 <_svfiprintf_r+0xbe>
    f73a:	2300      	movs	r3, #0
    f73c:	9305      	str	r3, [sp, #20]
    f73e:	4618      	mov	r0, r3
    f740:	240a      	movs	r4, #10
    f742:	460f      	mov	r7, r1
    f744:	3101      	adds	r1, #1
    f746:	783a      	ldrb	r2, [r7, #0]
    f748:	3a30      	subs	r2, #48	; 0x30
    f74a:	2a09      	cmp	r2, #9
    f74c:	d903      	bls.n	f756 <_svfiprintf_r+0x192>
    f74e:	2b00      	cmp	r3, #0
    f750:	d0ca      	beq.n	f6e8 <_svfiprintf_r+0x124>
    f752:	9005      	str	r0, [sp, #20]
    f754:	e7c8      	b.n	f6e8 <_svfiprintf_r+0x124>
    f756:	fb04 2000 	mla	r0, r4, r0, r2
    f75a:	2301      	movs	r3, #1
    f75c:	e7f1      	b.n	f742 <_svfiprintf_r+0x17e>
    f75e:	ab03      	add	r3, sp, #12
    f760:	9300      	str	r3, [sp, #0]
    f762:	462a      	mov	r2, r5
    f764:	4b10      	ldr	r3, [pc, #64]	; (f7a8 <_svfiprintf_r+0x1e4>)
    f766:	a904      	add	r1, sp, #16
    f768:	4640      	mov	r0, r8
    f76a:	f3af 8000 	nop.w
    f76e:	f1b0 3fff 	cmp.w	r0, #4294967295
    f772:	4681      	mov	r9, r0
    f774:	d1d9      	bne.n	f72a <_svfiprintf_r+0x166>
    f776:	89ab      	ldrh	r3, [r5, #12]
    f778:	065b      	lsls	r3, r3, #25
    f77a:	f53f af38 	bmi.w	f5ee <_svfiprintf_r+0x2a>
    f77e:	9809      	ldr	r0, [sp, #36]	; 0x24
    f780:	b01d      	add	sp, #116	; 0x74
    f782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f786:	ab03      	add	r3, sp, #12
    f788:	9300      	str	r3, [sp, #0]
    f78a:	462a      	mov	r2, r5
    f78c:	4b06      	ldr	r3, [pc, #24]	; (f7a8 <_svfiprintf_r+0x1e4>)
    f78e:	a904      	add	r1, sp, #16
    f790:	4640      	mov	r0, r8
    f792:	f000 f9bf 	bl	fb14 <_printf_i>
    f796:	e7ea      	b.n	f76e <_svfiprintf_r+0x1aa>
    f798:	00010d14 	.word	0x00010d14
    f79c:	00010d1a 	.word	0x00010d1a
    f7a0:	00010d1e 	.word	0x00010d1e
    f7a4:	00000000 	.word	0x00000000
    f7a8:	0000f50d 	.word	0x0000f50d

0000f7ac <__sfputc_r>:
    f7ac:	6893      	ldr	r3, [r2, #8]
    f7ae:	3b01      	subs	r3, #1
    f7b0:	2b00      	cmp	r3, #0
    f7b2:	b410      	push	{r4}
    f7b4:	6093      	str	r3, [r2, #8]
    f7b6:	da08      	bge.n	f7ca <__sfputc_r+0x1e>
    f7b8:	6994      	ldr	r4, [r2, #24]
    f7ba:	42a3      	cmp	r3, r4
    f7bc:	db02      	blt.n	f7c4 <__sfputc_r+0x18>
    f7be:	b2cb      	uxtb	r3, r1
    f7c0:	2b0a      	cmp	r3, #10
    f7c2:	d102      	bne.n	f7ca <__sfputc_r+0x1e>
    f7c4:	bc10      	pop	{r4}
    f7c6:	f7ff bbff 	b.w	efc8 <__swbuf_r>
    f7ca:	6813      	ldr	r3, [r2, #0]
    f7cc:	1c58      	adds	r0, r3, #1
    f7ce:	6010      	str	r0, [r2, #0]
    f7d0:	7019      	strb	r1, [r3, #0]
    f7d2:	b2c8      	uxtb	r0, r1
    f7d4:	bc10      	pop	{r4}
    f7d6:	4770      	bx	lr

0000f7d8 <__sfputs_r>:
    f7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f7da:	4606      	mov	r6, r0
    f7dc:	460f      	mov	r7, r1
    f7de:	4614      	mov	r4, r2
    f7e0:	18d5      	adds	r5, r2, r3
    f7e2:	42ac      	cmp	r4, r5
    f7e4:	d101      	bne.n	f7ea <__sfputs_r+0x12>
    f7e6:	2000      	movs	r0, #0
    f7e8:	e007      	b.n	f7fa <__sfputs_r+0x22>
    f7ea:	463a      	mov	r2, r7
    f7ec:	f814 1b01 	ldrb.w	r1, [r4], #1
    f7f0:	4630      	mov	r0, r6
    f7f2:	f7ff ffdb 	bl	f7ac <__sfputc_r>
    f7f6:	1c43      	adds	r3, r0, #1
    f7f8:	d1f3      	bne.n	f7e2 <__sfputs_r+0xa>
    f7fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f7fc <_vfiprintf_r>:
    f7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f800:	b09d      	sub	sp, #116	; 0x74
    f802:	460c      	mov	r4, r1
    f804:	4617      	mov	r7, r2
    f806:	9303      	str	r3, [sp, #12]
    f808:	4606      	mov	r6, r0
    f80a:	b118      	cbz	r0, f814 <_vfiprintf_r+0x18>
    f80c:	6983      	ldr	r3, [r0, #24]
    f80e:	b90b      	cbnz	r3, f814 <_vfiprintf_r+0x18>
    f810:	f7ff fd8c 	bl	f32c <__sinit>
    f814:	4b7c      	ldr	r3, [pc, #496]	; (fa08 <_vfiprintf_r+0x20c>)
    f816:	429c      	cmp	r4, r3
    f818:	d157      	bne.n	f8ca <_vfiprintf_r+0xce>
    f81a:	6874      	ldr	r4, [r6, #4]
    f81c:	89a3      	ldrh	r3, [r4, #12]
    f81e:	0718      	lsls	r0, r3, #28
    f820:	d55d      	bpl.n	f8de <_vfiprintf_r+0xe2>
    f822:	6923      	ldr	r3, [r4, #16]
    f824:	2b00      	cmp	r3, #0
    f826:	d05a      	beq.n	f8de <_vfiprintf_r+0xe2>
    f828:	2300      	movs	r3, #0
    f82a:	9309      	str	r3, [sp, #36]	; 0x24
    f82c:	2320      	movs	r3, #32
    f82e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    f832:	2330      	movs	r3, #48	; 0x30
    f834:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    f838:	f04f 0b01 	mov.w	fp, #1
    f83c:	46b8      	mov	r8, r7
    f83e:	4645      	mov	r5, r8
    f840:	f815 3b01 	ldrb.w	r3, [r5], #1
    f844:	2b00      	cmp	r3, #0
    f846:	d155      	bne.n	f8f4 <_vfiprintf_r+0xf8>
    f848:	ebb8 0a07 	subs.w	sl, r8, r7
    f84c:	d00b      	beq.n	f866 <_vfiprintf_r+0x6a>
    f84e:	4653      	mov	r3, sl
    f850:	463a      	mov	r2, r7
    f852:	4621      	mov	r1, r4
    f854:	4630      	mov	r0, r6
    f856:	f7ff ffbf 	bl	f7d8 <__sfputs_r>
    f85a:	3001      	adds	r0, #1
    f85c:	f000 80c4 	beq.w	f9e8 <_vfiprintf_r+0x1ec>
    f860:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f862:	4453      	add	r3, sl
    f864:	9309      	str	r3, [sp, #36]	; 0x24
    f866:	f898 3000 	ldrb.w	r3, [r8]
    f86a:	2b00      	cmp	r3, #0
    f86c:	f000 80bc 	beq.w	f9e8 <_vfiprintf_r+0x1ec>
    f870:	2300      	movs	r3, #0
    f872:	f04f 32ff 	mov.w	r2, #4294967295
    f876:	9304      	str	r3, [sp, #16]
    f878:	9307      	str	r3, [sp, #28]
    f87a:	9205      	str	r2, [sp, #20]
    f87c:	9306      	str	r3, [sp, #24]
    f87e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    f882:	931a      	str	r3, [sp, #104]	; 0x68
    f884:	2205      	movs	r2, #5
    f886:	7829      	ldrb	r1, [r5, #0]
    f888:	4860      	ldr	r0, [pc, #384]	; (fa0c <_vfiprintf_r+0x210>)
    f88a:	f000 fb01 	bl	fe90 <memchr>
    f88e:	f105 0801 	add.w	r8, r5, #1
    f892:	9b04      	ldr	r3, [sp, #16]
    f894:	2800      	cmp	r0, #0
    f896:	d131      	bne.n	f8fc <_vfiprintf_r+0x100>
    f898:	06d9      	lsls	r1, r3, #27
    f89a:	bf44      	itt	mi
    f89c:	2220      	movmi	r2, #32
    f89e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    f8a2:	071a      	lsls	r2, r3, #28
    f8a4:	bf44      	itt	mi
    f8a6:	222b      	movmi	r2, #43	; 0x2b
    f8a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    f8ac:	782a      	ldrb	r2, [r5, #0]
    f8ae:	2a2a      	cmp	r2, #42	; 0x2a
    f8b0:	d02c      	beq.n	f90c <_vfiprintf_r+0x110>
    f8b2:	9a07      	ldr	r2, [sp, #28]
    f8b4:	2100      	movs	r1, #0
    f8b6:	200a      	movs	r0, #10
    f8b8:	46a8      	mov	r8, r5
    f8ba:	3501      	adds	r5, #1
    f8bc:	f898 3000 	ldrb.w	r3, [r8]
    f8c0:	3b30      	subs	r3, #48	; 0x30
    f8c2:	2b09      	cmp	r3, #9
    f8c4:	d96d      	bls.n	f9a2 <_vfiprintf_r+0x1a6>
    f8c6:	b371      	cbz	r1, f926 <_vfiprintf_r+0x12a>
    f8c8:	e026      	b.n	f918 <_vfiprintf_r+0x11c>
    f8ca:	4b51      	ldr	r3, [pc, #324]	; (fa10 <_vfiprintf_r+0x214>)
    f8cc:	429c      	cmp	r4, r3
    f8ce:	d101      	bne.n	f8d4 <_vfiprintf_r+0xd8>
    f8d0:	68b4      	ldr	r4, [r6, #8]
    f8d2:	e7a3      	b.n	f81c <_vfiprintf_r+0x20>
    f8d4:	4b4f      	ldr	r3, [pc, #316]	; (fa14 <_vfiprintf_r+0x218>)
    f8d6:	429c      	cmp	r4, r3
    f8d8:	bf08      	it	eq
    f8da:	68f4      	ldreq	r4, [r6, #12]
    f8dc:	e79e      	b.n	f81c <_vfiprintf_r+0x20>
    f8de:	4621      	mov	r1, r4
    f8e0:	4630      	mov	r0, r6
    f8e2:	f7ff fbc3 	bl	f06c <__swsetup_r>
    f8e6:	2800      	cmp	r0, #0
    f8e8:	d09e      	beq.n	f828 <_vfiprintf_r+0x2c>
    f8ea:	f04f 30ff 	mov.w	r0, #4294967295
    f8ee:	b01d      	add	sp, #116	; 0x74
    f8f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f8f4:	2b25      	cmp	r3, #37	; 0x25
    f8f6:	d0a7      	beq.n	f848 <_vfiprintf_r+0x4c>
    f8f8:	46a8      	mov	r8, r5
    f8fa:	e7a0      	b.n	f83e <_vfiprintf_r+0x42>
    f8fc:	4a43      	ldr	r2, [pc, #268]	; (fa0c <_vfiprintf_r+0x210>)
    f8fe:	1a80      	subs	r0, r0, r2
    f900:	fa0b f000 	lsl.w	r0, fp, r0
    f904:	4318      	orrs	r0, r3
    f906:	9004      	str	r0, [sp, #16]
    f908:	4645      	mov	r5, r8
    f90a:	e7bb      	b.n	f884 <_vfiprintf_r+0x88>
    f90c:	9a03      	ldr	r2, [sp, #12]
    f90e:	1d11      	adds	r1, r2, #4
    f910:	6812      	ldr	r2, [r2, #0]
    f912:	9103      	str	r1, [sp, #12]
    f914:	2a00      	cmp	r2, #0
    f916:	db01      	blt.n	f91c <_vfiprintf_r+0x120>
    f918:	9207      	str	r2, [sp, #28]
    f91a:	e004      	b.n	f926 <_vfiprintf_r+0x12a>
    f91c:	4252      	negs	r2, r2
    f91e:	f043 0302 	orr.w	r3, r3, #2
    f922:	9207      	str	r2, [sp, #28]
    f924:	9304      	str	r3, [sp, #16]
    f926:	f898 3000 	ldrb.w	r3, [r8]
    f92a:	2b2e      	cmp	r3, #46	; 0x2e
    f92c:	d110      	bne.n	f950 <_vfiprintf_r+0x154>
    f92e:	f898 3001 	ldrb.w	r3, [r8, #1]
    f932:	2b2a      	cmp	r3, #42	; 0x2a
    f934:	f108 0101 	add.w	r1, r8, #1
    f938:	d137      	bne.n	f9aa <_vfiprintf_r+0x1ae>
    f93a:	9b03      	ldr	r3, [sp, #12]
    f93c:	1d1a      	adds	r2, r3, #4
    f93e:	681b      	ldr	r3, [r3, #0]
    f940:	9203      	str	r2, [sp, #12]
    f942:	2b00      	cmp	r3, #0
    f944:	bfb8      	it	lt
    f946:	f04f 33ff 	movlt.w	r3, #4294967295
    f94a:	f108 0802 	add.w	r8, r8, #2
    f94e:	9305      	str	r3, [sp, #20]
    f950:	4d31      	ldr	r5, [pc, #196]	; (fa18 <_vfiprintf_r+0x21c>)
    f952:	f898 1000 	ldrb.w	r1, [r8]
    f956:	2203      	movs	r2, #3
    f958:	4628      	mov	r0, r5
    f95a:	f000 fa99 	bl	fe90 <memchr>
    f95e:	b140      	cbz	r0, f972 <_vfiprintf_r+0x176>
    f960:	2340      	movs	r3, #64	; 0x40
    f962:	1b40      	subs	r0, r0, r5
    f964:	fa03 f000 	lsl.w	r0, r3, r0
    f968:	9b04      	ldr	r3, [sp, #16]
    f96a:	4303      	orrs	r3, r0
    f96c:	9304      	str	r3, [sp, #16]
    f96e:	f108 0801 	add.w	r8, r8, #1
    f972:	f898 1000 	ldrb.w	r1, [r8]
    f976:	4829      	ldr	r0, [pc, #164]	; (fa1c <_vfiprintf_r+0x220>)
    f978:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    f97c:	2206      	movs	r2, #6
    f97e:	f108 0701 	add.w	r7, r8, #1
    f982:	f000 fa85 	bl	fe90 <memchr>
    f986:	2800      	cmp	r0, #0
    f988:	d034      	beq.n	f9f4 <_vfiprintf_r+0x1f8>
    f98a:	4b25      	ldr	r3, [pc, #148]	; (fa20 <_vfiprintf_r+0x224>)
    f98c:	bb03      	cbnz	r3, f9d0 <_vfiprintf_r+0x1d4>
    f98e:	9b03      	ldr	r3, [sp, #12]
    f990:	3307      	adds	r3, #7
    f992:	f023 0307 	bic.w	r3, r3, #7
    f996:	3308      	adds	r3, #8
    f998:	9303      	str	r3, [sp, #12]
    f99a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f99c:	444b      	add	r3, r9
    f99e:	9309      	str	r3, [sp, #36]	; 0x24
    f9a0:	e74c      	b.n	f83c <_vfiprintf_r+0x40>
    f9a2:	fb00 3202 	mla	r2, r0, r2, r3
    f9a6:	2101      	movs	r1, #1
    f9a8:	e786      	b.n	f8b8 <_vfiprintf_r+0xbc>
    f9aa:	2300      	movs	r3, #0
    f9ac:	9305      	str	r3, [sp, #20]
    f9ae:	4618      	mov	r0, r3
    f9b0:	250a      	movs	r5, #10
    f9b2:	4688      	mov	r8, r1
    f9b4:	3101      	adds	r1, #1
    f9b6:	f898 2000 	ldrb.w	r2, [r8]
    f9ba:	3a30      	subs	r2, #48	; 0x30
    f9bc:	2a09      	cmp	r2, #9
    f9be:	d903      	bls.n	f9c8 <_vfiprintf_r+0x1cc>
    f9c0:	2b00      	cmp	r3, #0
    f9c2:	d0c5      	beq.n	f950 <_vfiprintf_r+0x154>
    f9c4:	9005      	str	r0, [sp, #20]
    f9c6:	e7c3      	b.n	f950 <_vfiprintf_r+0x154>
    f9c8:	fb05 2000 	mla	r0, r5, r0, r2
    f9cc:	2301      	movs	r3, #1
    f9ce:	e7f0      	b.n	f9b2 <_vfiprintf_r+0x1b6>
    f9d0:	ab03      	add	r3, sp, #12
    f9d2:	9300      	str	r3, [sp, #0]
    f9d4:	4622      	mov	r2, r4
    f9d6:	4b13      	ldr	r3, [pc, #76]	; (fa24 <_vfiprintf_r+0x228>)
    f9d8:	a904      	add	r1, sp, #16
    f9da:	4630      	mov	r0, r6
    f9dc:	f3af 8000 	nop.w
    f9e0:	f1b0 3fff 	cmp.w	r0, #4294967295
    f9e4:	4681      	mov	r9, r0
    f9e6:	d1d8      	bne.n	f99a <_vfiprintf_r+0x19e>
    f9e8:	89a3      	ldrh	r3, [r4, #12]
    f9ea:	065b      	lsls	r3, r3, #25
    f9ec:	f53f af7d 	bmi.w	f8ea <_vfiprintf_r+0xee>
    f9f0:	9809      	ldr	r0, [sp, #36]	; 0x24
    f9f2:	e77c      	b.n	f8ee <_vfiprintf_r+0xf2>
    f9f4:	ab03      	add	r3, sp, #12
    f9f6:	9300      	str	r3, [sp, #0]
    f9f8:	4622      	mov	r2, r4
    f9fa:	4b0a      	ldr	r3, [pc, #40]	; (fa24 <_vfiprintf_r+0x228>)
    f9fc:	a904      	add	r1, sp, #16
    f9fe:	4630      	mov	r0, r6
    fa00:	f000 f888 	bl	fb14 <_printf_i>
    fa04:	e7ec      	b.n	f9e0 <_vfiprintf_r+0x1e4>
    fa06:	bf00      	nop
    fa08:	00010cd4 	.word	0x00010cd4
    fa0c:	00010d14 	.word	0x00010d14
    fa10:	00010cf4 	.word	0x00010cf4
    fa14:	00010cb4 	.word	0x00010cb4
    fa18:	00010d1a 	.word	0x00010d1a
    fa1c:	00010d1e 	.word	0x00010d1e
    fa20:	00000000 	.word	0x00000000
    fa24:	0000f7d9 	.word	0x0000f7d9

0000fa28 <_printf_common>:
    fa28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    fa2c:	4691      	mov	r9, r2
    fa2e:	461f      	mov	r7, r3
    fa30:	688a      	ldr	r2, [r1, #8]
    fa32:	690b      	ldr	r3, [r1, #16]
    fa34:	f8dd 8020 	ldr.w	r8, [sp, #32]
    fa38:	4293      	cmp	r3, r2
    fa3a:	bfb8      	it	lt
    fa3c:	4613      	movlt	r3, r2
    fa3e:	f8c9 3000 	str.w	r3, [r9]
    fa42:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    fa46:	4606      	mov	r6, r0
    fa48:	460c      	mov	r4, r1
    fa4a:	b112      	cbz	r2, fa52 <_printf_common+0x2a>
    fa4c:	3301      	adds	r3, #1
    fa4e:	f8c9 3000 	str.w	r3, [r9]
    fa52:	6823      	ldr	r3, [r4, #0]
    fa54:	0699      	lsls	r1, r3, #26
    fa56:	bf42      	ittt	mi
    fa58:	f8d9 3000 	ldrmi.w	r3, [r9]
    fa5c:	3302      	addmi	r3, #2
    fa5e:	f8c9 3000 	strmi.w	r3, [r9]
    fa62:	6825      	ldr	r5, [r4, #0]
    fa64:	f015 0506 	ands.w	r5, r5, #6
    fa68:	d107      	bne.n	fa7a <_printf_common+0x52>
    fa6a:	f104 0a19 	add.w	sl, r4, #25
    fa6e:	68e3      	ldr	r3, [r4, #12]
    fa70:	f8d9 2000 	ldr.w	r2, [r9]
    fa74:	1a9b      	subs	r3, r3, r2
    fa76:	429d      	cmp	r5, r3
    fa78:	db29      	blt.n	face <_printf_common+0xa6>
    fa7a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    fa7e:	6822      	ldr	r2, [r4, #0]
    fa80:	3300      	adds	r3, #0
    fa82:	bf18      	it	ne
    fa84:	2301      	movne	r3, #1
    fa86:	0692      	lsls	r2, r2, #26
    fa88:	d42e      	bmi.n	fae8 <_printf_common+0xc0>
    fa8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
    fa8e:	4639      	mov	r1, r7
    fa90:	4630      	mov	r0, r6
    fa92:	47c0      	blx	r8
    fa94:	3001      	adds	r0, #1
    fa96:	d021      	beq.n	fadc <_printf_common+0xb4>
    fa98:	6823      	ldr	r3, [r4, #0]
    fa9a:	68e5      	ldr	r5, [r4, #12]
    fa9c:	f8d9 2000 	ldr.w	r2, [r9]
    faa0:	f003 0306 	and.w	r3, r3, #6
    faa4:	2b04      	cmp	r3, #4
    faa6:	bf08      	it	eq
    faa8:	1aad      	subeq	r5, r5, r2
    faaa:	68a3      	ldr	r3, [r4, #8]
    faac:	6922      	ldr	r2, [r4, #16]
    faae:	bf0c      	ite	eq
    fab0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    fab4:	2500      	movne	r5, #0
    fab6:	4293      	cmp	r3, r2
    fab8:	bfc4      	itt	gt
    faba:	1a9b      	subgt	r3, r3, r2
    fabc:	18ed      	addgt	r5, r5, r3
    fabe:	f04f 0900 	mov.w	r9, #0
    fac2:	341a      	adds	r4, #26
    fac4:	454d      	cmp	r5, r9
    fac6:	d11b      	bne.n	fb00 <_printf_common+0xd8>
    fac8:	2000      	movs	r0, #0
    faca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    face:	2301      	movs	r3, #1
    fad0:	4652      	mov	r2, sl
    fad2:	4639      	mov	r1, r7
    fad4:	4630      	mov	r0, r6
    fad6:	47c0      	blx	r8
    fad8:	3001      	adds	r0, #1
    fada:	d103      	bne.n	fae4 <_printf_common+0xbc>
    fadc:	f04f 30ff 	mov.w	r0, #4294967295
    fae0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    fae4:	3501      	adds	r5, #1
    fae6:	e7c2      	b.n	fa6e <_printf_common+0x46>
    fae8:	18e1      	adds	r1, r4, r3
    faea:	1c5a      	adds	r2, r3, #1
    faec:	2030      	movs	r0, #48	; 0x30
    faee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    faf2:	4422      	add	r2, r4
    faf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    faf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    fafc:	3302      	adds	r3, #2
    fafe:	e7c4      	b.n	fa8a <_printf_common+0x62>
    fb00:	2301      	movs	r3, #1
    fb02:	4622      	mov	r2, r4
    fb04:	4639      	mov	r1, r7
    fb06:	4630      	mov	r0, r6
    fb08:	47c0      	blx	r8
    fb0a:	3001      	adds	r0, #1
    fb0c:	d0e6      	beq.n	fadc <_printf_common+0xb4>
    fb0e:	f109 0901 	add.w	r9, r9, #1
    fb12:	e7d7      	b.n	fac4 <_printf_common+0x9c>

0000fb14 <_printf_i>:
    fb14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    fb18:	4617      	mov	r7, r2
    fb1a:	7e0a      	ldrb	r2, [r1, #24]
    fb1c:	b085      	sub	sp, #20
    fb1e:	2a6e      	cmp	r2, #110	; 0x6e
    fb20:	4698      	mov	r8, r3
    fb22:	4606      	mov	r6, r0
    fb24:	460c      	mov	r4, r1
    fb26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    fb28:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    fb2c:	f000 80bc 	beq.w	fca8 <_printf_i+0x194>
    fb30:	d81a      	bhi.n	fb68 <_printf_i+0x54>
    fb32:	2a63      	cmp	r2, #99	; 0x63
    fb34:	d02e      	beq.n	fb94 <_printf_i+0x80>
    fb36:	d80a      	bhi.n	fb4e <_printf_i+0x3a>
    fb38:	2a00      	cmp	r2, #0
    fb3a:	f000 80c8 	beq.w	fcce <_printf_i+0x1ba>
    fb3e:	2a58      	cmp	r2, #88	; 0x58
    fb40:	f000 808a 	beq.w	fc58 <_printf_i+0x144>
    fb44:	f104 0542 	add.w	r5, r4, #66	; 0x42
    fb48:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    fb4c:	e02a      	b.n	fba4 <_printf_i+0x90>
    fb4e:	2a64      	cmp	r2, #100	; 0x64
    fb50:	d001      	beq.n	fb56 <_printf_i+0x42>
    fb52:	2a69      	cmp	r2, #105	; 0x69
    fb54:	d1f6      	bne.n	fb44 <_printf_i+0x30>
    fb56:	6821      	ldr	r1, [r4, #0]
    fb58:	681a      	ldr	r2, [r3, #0]
    fb5a:	f011 0f80 	tst.w	r1, #128	; 0x80
    fb5e:	d023      	beq.n	fba8 <_printf_i+0x94>
    fb60:	1d11      	adds	r1, r2, #4
    fb62:	6019      	str	r1, [r3, #0]
    fb64:	6813      	ldr	r3, [r2, #0]
    fb66:	e027      	b.n	fbb8 <_printf_i+0xa4>
    fb68:	2a73      	cmp	r2, #115	; 0x73
    fb6a:	f000 80b4 	beq.w	fcd6 <_printf_i+0x1c2>
    fb6e:	d808      	bhi.n	fb82 <_printf_i+0x6e>
    fb70:	2a6f      	cmp	r2, #111	; 0x6f
    fb72:	d02a      	beq.n	fbca <_printf_i+0xb6>
    fb74:	2a70      	cmp	r2, #112	; 0x70
    fb76:	d1e5      	bne.n	fb44 <_printf_i+0x30>
    fb78:	680a      	ldr	r2, [r1, #0]
    fb7a:	f042 0220 	orr.w	r2, r2, #32
    fb7e:	600a      	str	r2, [r1, #0]
    fb80:	e003      	b.n	fb8a <_printf_i+0x76>
    fb82:	2a75      	cmp	r2, #117	; 0x75
    fb84:	d021      	beq.n	fbca <_printf_i+0xb6>
    fb86:	2a78      	cmp	r2, #120	; 0x78
    fb88:	d1dc      	bne.n	fb44 <_printf_i+0x30>
    fb8a:	2278      	movs	r2, #120	; 0x78
    fb8c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    fb90:	496e      	ldr	r1, [pc, #440]	; (fd4c <_printf_i+0x238>)
    fb92:	e064      	b.n	fc5e <_printf_i+0x14a>
    fb94:	681a      	ldr	r2, [r3, #0]
    fb96:	f101 0542 	add.w	r5, r1, #66	; 0x42
    fb9a:	1d11      	adds	r1, r2, #4
    fb9c:	6019      	str	r1, [r3, #0]
    fb9e:	6813      	ldr	r3, [r2, #0]
    fba0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    fba4:	2301      	movs	r3, #1
    fba6:	e0a3      	b.n	fcf0 <_printf_i+0x1dc>
    fba8:	f011 0f40 	tst.w	r1, #64	; 0x40
    fbac:	f102 0104 	add.w	r1, r2, #4
    fbb0:	6019      	str	r1, [r3, #0]
    fbb2:	d0d7      	beq.n	fb64 <_printf_i+0x50>
    fbb4:	f9b2 3000 	ldrsh.w	r3, [r2]
    fbb8:	2b00      	cmp	r3, #0
    fbba:	da03      	bge.n	fbc4 <_printf_i+0xb0>
    fbbc:	222d      	movs	r2, #45	; 0x2d
    fbbe:	425b      	negs	r3, r3
    fbc0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    fbc4:	4962      	ldr	r1, [pc, #392]	; (fd50 <_printf_i+0x23c>)
    fbc6:	220a      	movs	r2, #10
    fbc8:	e017      	b.n	fbfa <_printf_i+0xe6>
    fbca:	6820      	ldr	r0, [r4, #0]
    fbcc:	6819      	ldr	r1, [r3, #0]
    fbce:	f010 0f80 	tst.w	r0, #128	; 0x80
    fbd2:	d003      	beq.n	fbdc <_printf_i+0xc8>
    fbd4:	1d08      	adds	r0, r1, #4
    fbd6:	6018      	str	r0, [r3, #0]
    fbd8:	680b      	ldr	r3, [r1, #0]
    fbda:	e006      	b.n	fbea <_printf_i+0xd6>
    fbdc:	f010 0f40 	tst.w	r0, #64	; 0x40
    fbe0:	f101 0004 	add.w	r0, r1, #4
    fbe4:	6018      	str	r0, [r3, #0]
    fbe6:	d0f7      	beq.n	fbd8 <_printf_i+0xc4>
    fbe8:	880b      	ldrh	r3, [r1, #0]
    fbea:	4959      	ldr	r1, [pc, #356]	; (fd50 <_printf_i+0x23c>)
    fbec:	2a6f      	cmp	r2, #111	; 0x6f
    fbee:	bf14      	ite	ne
    fbf0:	220a      	movne	r2, #10
    fbf2:	2208      	moveq	r2, #8
    fbf4:	2000      	movs	r0, #0
    fbf6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    fbfa:	6865      	ldr	r5, [r4, #4]
    fbfc:	60a5      	str	r5, [r4, #8]
    fbfe:	2d00      	cmp	r5, #0
    fc00:	f2c0 809c 	blt.w	fd3c <_printf_i+0x228>
    fc04:	6820      	ldr	r0, [r4, #0]
    fc06:	f020 0004 	bic.w	r0, r0, #4
    fc0a:	6020      	str	r0, [r4, #0]
    fc0c:	2b00      	cmp	r3, #0
    fc0e:	d13f      	bne.n	fc90 <_printf_i+0x17c>
    fc10:	2d00      	cmp	r5, #0
    fc12:	f040 8095 	bne.w	fd40 <_printf_i+0x22c>
    fc16:	4675      	mov	r5, lr
    fc18:	2a08      	cmp	r2, #8
    fc1a:	d10b      	bne.n	fc34 <_printf_i+0x120>
    fc1c:	6823      	ldr	r3, [r4, #0]
    fc1e:	07da      	lsls	r2, r3, #31
    fc20:	d508      	bpl.n	fc34 <_printf_i+0x120>
    fc22:	6923      	ldr	r3, [r4, #16]
    fc24:	6862      	ldr	r2, [r4, #4]
    fc26:	429a      	cmp	r2, r3
    fc28:	bfde      	ittt	le
    fc2a:	2330      	movle	r3, #48	; 0x30
    fc2c:	f805 3c01 	strble.w	r3, [r5, #-1]
    fc30:	f105 35ff 	addle.w	r5, r5, #4294967295
    fc34:	ebae 0305 	sub.w	r3, lr, r5
    fc38:	6123      	str	r3, [r4, #16]
    fc3a:	f8cd 8000 	str.w	r8, [sp]
    fc3e:	463b      	mov	r3, r7
    fc40:	aa03      	add	r2, sp, #12
    fc42:	4621      	mov	r1, r4
    fc44:	4630      	mov	r0, r6
    fc46:	f7ff feef 	bl	fa28 <_printf_common>
    fc4a:	3001      	adds	r0, #1
    fc4c:	d155      	bne.n	fcfa <_printf_i+0x1e6>
    fc4e:	f04f 30ff 	mov.w	r0, #4294967295
    fc52:	b005      	add	sp, #20
    fc54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    fc58:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    fc5c:	493c      	ldr	r1, [pc, #240]	; (fd50 <_printf_i+0x23c>)
    fc5e:	6822      	ldr	r2, [r4, #0]
    fc60:	6818      	ldr	r0, [r3, #0]
    fc62:	f012 0f80 	tst.w	r2, #128	; 0x80
    fc66:	f100 0504 	add.w	r5, r0, #4
    fc6a:	601d      	str	r5, [r3, #0]
    fc6c:	d001      	beq.n	fc72 <_printf_i+0x15e>
    fc6e:	6803      	ldr	r3, [r0, #0]
    fc70:	e002      	b.n	fc78 <_printf_i+0x164>
    fc72:	0655      	lsls	r5, r2, #25
    fc74:	d5fb      	bpl.n	fc6e <_printf_i+0x15a>
    fc76:	8803      	ldrh	r3, [r0, #0]
    fc78:	07d0      	lsls	r0, r2, #31
    fc7a:	bf44      	itt	mi
    fc7c:	f042 0220 	orrmi.w	r2, r2, #32
    fc80:	6022      	strmi	r2, [r4, #0]
    fc82:	b91b      	cbnz	r3, fc8c <_printf_i+0x178>
    fc84:	6822      	ldr	r2, [r4, #0]
    fc86:	f022 0220 	bic.w	r2, r2, #32
    fc8a:	6022      	str	r2, [r4, #0]
    fc8c:	2210      	movs	r2, #16
    fc8e:	e7b1      	b.n	fbf4 <_printf_i+0xe0>
    fc90:	4675      	mov	r5, lr
    fc92:	fbb3 f0f2 	udiv	r0, r3, r2
    fc96:	fb02 3310 	mls	r3, r2, r0, r3
    fc9a:	5ccb      	ldrb	r3, [r1, r3]
    fc9c:	f805 3d01 	strb.w	r3, [r5, #-1]!
    fca0:	4603      	mov	r3, r0
    fca2:	2800      	cmp	r0, #0
    fca4:	d1f5      	bne.n	fc92 <_printf_i+0x17e>
    fca6:	e7b7      	b.n	fc18 <_printf_i+0x104>
    fca8:	6808      	ldr	r0, [r1, #0]
    fcaa:	681a      	ldr	r2, [r3, #0]
    fcac:	6949      	ldr	r1, [r1, #20]
    fcae:	f010 0f80 	tst.w	r0, #128	; 0x80
    fcb2:	d004      	beq.n	fcbe <_printf_i+0x1aa>
    fcb4:	1d10      	adds	r0, r2, #4
    fcb6:	6018      	str	r0, [r3, #0]
    fcb8:	6813      	ldr	r3, [r2, #0]
    fcba:	6019      	str	r1, [r3, #0]
    fcbc:	e007      	b.n	fcce <_printf_i+0x1ba>
    fcbe:	f010 0f40 	tst.w	r0, #64	; 0x40
    fcc2:	f102 0004 	add.w	r0, r2, #4
    fcc6:	6018      	str	r0, [r3, #0]
    fcc8:	6813      	ldr	r3, [r2, #0]
    fcca:	d0f6      	beq.n	fcba <_printf_i+0x1a6>
    fccc:	8019      	strh	r1, [r3, #0]
    fcce:	2300      	movs	r3, #0
    fcd0:	6123      	str	r3, [r4, #16]
    fcd2:	4675      	mov	r5, lr
    fcd4:	e7b1      	b.n	fc3a <_printf_i+0x126>
    fcd6:	681a      	ldr	r2, [r3, #0]
    fcd8:	1d11      	adds	r1, r2, #4
    fcda:	6019      	str	r1, [r3, #0]
    fcdc:	6815      	ldr	r5, [r2, #0]
    fcde:	6862      	ldr	r2, [r4, #4]
    fce0:	2100      	movs	r1, #0
    fce2:	4628      	mov	r0, r5
    fce4:	f000 f8d4 	bl	fe90 <memchr>
    fce8:	b108      	cbz	r0, fcee <_printf_i+0x1da>
    fcea:	1b40      	subs	r0, r0, r5
    fcec:	6060      	str	r0, [r4, #4]
    fcee:	6863      	ldr	r3, [r4, #4]
    fcf0:	6123      	str	r3, [r4, #16]
    fcf2:	2300      	movs	r3, #0
    fcf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    fcf8:	e79f      	b.n	fc3a <_printf_i+0x126>
    fcfa:	6923      	ldr	r3, [r4, #16]
    fcfc:	462a      	mov	r2, r5
    fcfe:	4639      	mov	r1, r7
    fd00:	4630      	mov	r0, r6
    fd02:	47c0      	blx	r8
    fd04:	3001      	adds	r0, #1
    fd06:	d0a2      	beq.n	fc4e <_printf_i+0x13a>
    fd08:	6823      	ldr	r3, [r4, #0]
    fd0a:	079b      	lsls	r3, r3, #30
    fd0c:	d507      	bpl.n	fd1e <_printf_i+0x20a>
    fd0e:	2500      	movs	r5, #0
    fd10:	f104 0919 	add.w	r9, r4, #25
    fd14:	68e3      	ldr	r3, [r4, #12]
    fd16:	9a03      	ldr	r2, [sp, #12]
    fd18:	1a9b      	subs	r3, r3, r2
    fd1a:	429d      	cmp	r5, r3
    fd1c:	db05      	blt.n	fd2a <_printf_i+0x216>
    fd1e:	68e0      	ldr	r0, [r4, #12]
    fd20:	9b03      	ldr	r3, [sp, #12]
    fd22:	4298      	cmp	r0, r3
    fd24:	bfb8      	it	lt
    fd26:	4618      	movlt	r0, r3
    fd28:	e793      	b.n	fc52 <_printf_i+0x13e>
    fd2a:	2301      	movs	r3, #1
    fd2c:	464a      	mov	r2, r9
    fd2e:	4639      	mov	r1, r7
    fd30:	4630      	mov	r0, r6
    fd32:	47c0      	blx	r8
    fd34:	3001      	adds	r0, #1
    fd36:	d08a      	beq.n	fc4e <_printf_i+0x13a>
    fd38:	3501      	adds	r5, #1
    fd3a:	e7eb      	b.n	fd14 <_printf_i+0x200>
    fd3c:	2b00      	cmp	r3, #0
    fd3e:	d1a7      	bne.n	fc90 <_printf_i+0x17c>
    fd40:	780b      	ldrb	r3, [r1, #0]
    fd42:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    fd46:	f104 0542 	add.w	r5, r4, #66	; 0x42
    fd4a:	e765      	b.n	fc18 <_printf_i+0x104>
    fd4c:	00010d36 	.word	0x00010d36
    fd50:	00010d25 	.word	0x00010d25

0000fd54 <__sread>:
    fd54:	b510      	push	{r4, lr}
    fd56:	460c      	mov	r4, r1
    fd58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fd5c:	f000 f928 	bl	ffb0 <_read_r>
    fd60:	2800      	cmp	r0, #0
    fd62:	bfab      	itete	ge
    fd64:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    fd66:	89a3      	ldrhlt	r3, [r4, #12]
    fd68:	181b      	addge	r3, r3, r0
    fd6a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    fd6e:	bfac      	ite	ge
    fd70:	6563      	strge	r3, [r4, #84]	; 0x54
    fd72:	81a3      	strhlt	r3, [r4, #12]
    fd74:	bd10      	pop	{r4, pc}

0000fd76 <__swrite>:
    fd76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fd7a:	461f      	mov	r7, r3
    fd7c:	898b      	ldrh	r3, [r1, #12]
    fd7e:	05db      	lsls	r3, r3, #23
    fd80:	4605      	mov	r5, r0
    fd82:	460c      	mov	r4, r1
    fd84:	4616      	mov	r6, r2
    fd86:	d505      	bpl.n	fd94 <__swrite+0x1e>
    fd88:	2302      	movs	r3, #2
    fd8a:	2200      	movs	r2, #0
    fd8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fd90:	f000 f868 	bl	fe64 <_lseek_r>
    fd94:	89a3      	ldrh	r3, [r4, #12]
    fd96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    fd9a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    fd9e:	81a3      	strh	r3, [r4, #12]
    fda0:	4632      	mov	r2, r6
    fda2:	463b      	mov	r3, r7
    fda4:	4628      	mov	r0, r5
    fda6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    fdaa:	f000 b817 	b.w	fddc <_write_r>

0000fdae <__sseek>:
    fdae:	b510      	push	{r4, lr}
    fdb0:	460c      	mov	r4, r1
    fdb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fdb6:	f000 f855 	bl	fe64 <_lseek_r>
    fdba:	1c43      	adds	r3, r0, #1
    fdbc:	89a3      	ldrh	r3, [r4, #12]
    fdbe:	bf15      	itete	ne
    fdc0:	6560      	strne	r0, [r4, #84]	; 0x54
    fdc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    fdc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    fdca:	81a3      	strheq	r3, [r4, #12]
    fdcc:	bf18      	it	ne
    fdce:	81a3      	strhne	r3, [r4, #12]
    fdd0:	bd10      	pop	{r4, pc}

0000fdd2 <__sclose>:
    fdd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    fdd6:	f000 b813 	b.w	fe00 <_close_r>
	...

0000fddc <_write_r>:
    fddc:	b538      	push	{r3, r4, r5, lr}
    fdde:	4c07      	ldr	r4, [pc, #28]	; (fdfc <_write_r+0x20>)
    fde0:	4605      	mov	r5, r0
    fde2:	4608      	mov	r0, r1
    fde4:	4611      	mov	r1, r2
    fde6:	2200      	movs	r2, #0
    fde8:	6022      	str	r2, [r4, #0]
    fdea:	461a      	mov	r2, r3
    fdec:	f7fd f80a 	bl	ce04 <_write>
    fdf0:	1c43      	adds	r3, r0, #1
    fdf2:	d102      	bne.n	fdfa <_write_r+0x1e>
    fdf4:	6823      	ldr	r3, [r4, #0]
    fdf6:	b103      	cbz	r3, fdfa <_write_r+0x1e>
    fdf8:	602b      	str	r3, [r5, #0]
    fdfa:	bd38      	pop	{r3, r4, r5, pc}
    fdfc:	20013d5c 	.word	0x20013d5c

0000fe00 <_close_r>:
    fe00:	b538      	push	{r3, r4, r5, lr}
    fe02:	4c06      	ldr	r4, [pc, #24]	; (fe1c <_close_r+0x1c>)
    fe04:	2300      	movs	r3, #0
    fe06:	4605      	mov	r5, r0
    fe08:	4608      	mov	r0, r1
    fe0a:	6023      	str	r3, [r4, #0]
    fe0c:	f7f8 fec0 	bl	8b90 <_close>
    fe10:	1c43      	adds	r3, r0, #1
    fe12:	d102      	bne.n	fe1a <_close_r+0x1a>
    fe14:	6823      	ldr	r3, [r4, #0]
    fe16:	b103      	cbz	r3, fe1a <_close_r+0x1a>
    fe18:	602b      	str	r3, [r5, #0]
    fe1a:	bd38      	pop	{r3, r4, r5, pc}
    fe1c:	20013d5c 	.word	0x20013d5c

0000fe20 <_fstat_r>:
    fe20:	b538      	push	{r3, r4, r5, lr}
    fe22:	4c07      	ldr	r4, [pc, #28]	; (fe40 <_fstat_r+0x20>)
    fe24:	2300      	movs	r3, #0
    fe26:	4605      	mov	r5, r0
    fe28:	4608      	mov	r0, r1
    fe2a:	4611      	mov	r1, r2
    fe2c:	6023      	str	r3, [r4, #0]
    fe2e:	f7f8 feb2 	bl	8b96 <_fstat>
    fe32:	1c43      	adds	r3, r0, #1
    fe34:	d102      	bne.n	fe3c <_fstat_r+0x1c>
    fe36:	6823      	ldr	r3, [r4, #0]
    fe38:	b103      	cbz	r3, fe3c <_fstat_r+0x1c>
    fe3a:	602b      	str	r3, [r5, #0]
    fe3c:	bd38      	pop	{r3, r4, r5, pc}
    fe3e:	bf00      	nop
    fe40:	20013d5c 	.word	0x20013d5c

0000fe44 <_isatty_r>:
    fe44:	b538      	push	{r3, r4, r5, lr}
    fe46:	4c06      	ldr	r4, [pc, #24]	; (fe60 <_isatty_r+0x1c>)
    fe48:	2300      	movs	r3, #0
    fe4a:	4605      	mov	r5, r0
    fe4c:	4608      	mov	r0, r1
    fe4e:	6023      	str	r3, [r4, #0]
    fe50:	f7f8 fea6 	bl	8ba0 <_isatty>
    fe54:	1c43      	adds	r3, r0, #1
    fe56:	d102      	bne.n	fe5e <_isatty_r+0x1a>
    fe58:	6823      	ldr	r3, [r4, #0]
    fe5a:	b103      	cbz	r3, fe5e <_isatty_r+0x1a>
    fe5c:	602b      	str	r3, [r5, #0]
    fe5e:	bd38      	pop	{r3, r4, r5, pc}
    fe60:	20013d5c 	.word	0x20013d5c

0000fe64 <_lseek_r>:
    fe64:	b538      	push	{r3, r4, r5, lr}
    fe66:	4c07      	ldr	r4, [pc, #28]	; (fe84 <_lseek_r+0x20>)
    fe68:	4605      	mov	r5, r0
    fe6a:	4608      	mov	r0, r1
    fe6c:	4611      	mov	r1, r2
    fe6e:	2200      	movs	r2, #0
    fe70:	6022      	str	r2, [r4, #0]
    fe72:	461a      	mov	r2, r3
    fe74:	f7f8 fe96 	bl	8ba4 <_lseek>
    fe78:	1c43      	adds	r3, r0, #1
    fe7a:	d102      	bne.n	fe82 <_lseek_r+0x1e>
    fe7c:	6823      	ldr	r3, [r4, #0]
    fe7e:	b103      	cbz	r3, fe82 <_lseek_r+0x1e>
    fe80:	602b      	str	r3, [r5, #0]
    fe82:	bd38      	pop	{r3, r4, r5, pc}
    fe84:	20013d5c 	.word	0x20013d5c
	...

0000fe90 <memchr>:
    fe90:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    fe94:	2a10      	cmp	r2, #16
    fe96:	db2b      	blt.n	fef0 <memchr+0x60>
    fe98:	f010 0f07 	tst.w	r0, #7
    fe9c:	d008      	beq.n	feb0 <memchr+0x20>
    fe9e:	f810 3b01 	ldrb.w	r3, [r0], #1
    fea2:	3a01      	subs	r2, #1
    fea4:	428b      	cmp	r3, r1
    fea6:	d02d      	beq.n	ff04 <memchr+0x74>
    fea8:	f010 0f07 	tst.w	r0, #7
    feac:	b342      	cbz	r2, ff00 <memchr+0x70>
    feae:	d1f6      	bne.n	fe9e <memchr+0xe>
    feb0:	b4f0      	push	{r4, r5, r6, r7}
    feb2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    feb6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    feba:	f022 0407 	bic.w	r4, r2, #7
    febe:	f07f 0700 	mvns.w	r7, #0
    fec2:	2300      	movs	r3, #0
    fec4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    fec8:	3c08      	subs	r4, #8
    feca:	ea85 0501 	eor.w	r5, r5, r1
    fece:	ea86 0601 	eor.w	r6, r6, r1
    fed2:	fa85 f547 	uadd8	r5, r5, r7
    fed6:	faa3 f587 	sel	r5, r3, r7
    feda:	fa86 f647 	uadd8	r6, r6, r7
    fede:	faa5 f687 	sel	r6, r5, r7
    fee2:	b98e      	cbnz	r6, ff08 <memchr+0x78>
    fee4:	d1ee      	bne.n	fec4 <memchr+0x34>
    fee6:	bcf0      	pop	{r4, r5, r6, r7}
    fee8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    feec:	f002 0207 	and.w	r2, r2, #7
    fef0:	b132      	cbz	r2, ff00 <memchr+0x70>
    fef2:	f810 3b01 	ldrb.w	r3, [r0], #1
    fef6:	3a01      	subs	r2, #1
    fef8:	ea83 0301 	eor.w	r3, r3, r1
    fefc:	b113      	cbz	r3, ff04 <memchr+0x74>
    fefe:	d1f8      	bne.n	fef2 <memchr+0x62>
    ff00:	2000      	movs	r0, #0
    ff02:	4770      	bx	lr
    ff04:	3801      	subs	r0, #1
    ff06:	4770      	bx	lr
    ff08:	2d00      	cmp	r5, #0
    ff0a:	bf06      	itte	eq
    ff0c:	4635      	moveq	r5, r6
    ff0e:	3803      	subeq	r0, #3
    ff10:	3807      	subne	r0, #7
    ff12:	f015 0f01 	tst.w	r5, #1
    ff16:	d107      	bne.n	ff28 <memchr+0x98>
    ff18:	3001      	adds	r0, #1
    ff1a:	f415 7f80 	tst.w	r5, #256	; 0x100
    ff1e:	bf02      	ittt	eq
    ff20:	3001      	addeq	r0, #1
    ff22:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    ff26:	3001      	addeq	r0, #1
    ff28:	bcf0      	pop	{r4, r5, r6, r7}
    ff2a:	3801      	subs	r0, #1
    ff2c:	4770      	bx	lr
    ff2e:	bf00      	nop

0000ff30 <memmove>:
    ff30:	4288      	cmp	r0, r1
    ff32:	b510      	push	{r4, lr}
    ff34:	eb01 0302 	add.w	r3, r1, r2
    ff38:	d803      	bhi.n	ff42 <memmove+0x12>
    ff3a:	1e42      	subs	r2, r0, #1
    ff3c:	4299      	cmp	r1, r3
    ff3e:	d10c      	bne.n	ff5a <memmove+0x2a>
    ff40:	bd10      	pop	{r4, pc}
    ff42:	4298      	cmp	r0, r3
    ff44:	d2f9      	bcs.n	ff3a <memmove+0xa>
    ff46:	1881      	adds	r1, r0, r2
    ff48:	1ad2      	subs	r2, r2, r3
    ff4a:	42d3      	cmn	r3, r2
    ff4c:	d100      	bne.n	ff50 <memmove+0x20>
    ff4e:	bd10      	pop	{r4, pc}
    ff50:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    ff54:	f801 4d01 	strb.w	r4, [r1, #-1]!
    ff58:	e7f7      	b.n	ff4a <memmove+0x1a>
    ff5a:	f811 4b01 	ldrb.w	r4, [r1], #1
    ff5e:	f802 4f01 	strb.w	r4, [r2, #1]!
    ff62:	e7eb      	b.n	ff3c <memmove+0xc>

0000ff64 <_realloc_r>:
    ff64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ff66:	4607      	mov	r7, r0
    ff68:	4614      	mov	r4, r2
    ff6a:	460e      	mov	r6, r1
    ff6c:	b921      	cbnz	r1, ff78 <_realloc_r+0x14>
    ff6e:	4611      	mov	r1, r2
    ff70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ff74:	f7fe be5c 	b.w	ec30 <_malloc_r>
    ff78:	b922      	cbnz	r2, ff84 <_realloc_r+0x20>
    ff7a:	f7fe fe0b 	bl	eb94 <_free_r>
    ff7e:	4625      	mov	r5, r4
    ff80:	4628      	mov	r0, r5
    ff82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ff84:	f000 f826 	bl	ffd4 <_malloc_usable_size_r>
    ff88:	4284      	cmp	r4, r0
    ff8a:	d90f      	bls.n	ffac <_realloc_r+0x48>
    ff8c:	4621      	mov	r1, r4
    ff8e:	4638      	mov	r0, r7
    ff90:	f7fe fe4e 	bl	ec30 <_malloc_r>
    ff94:	4605      	mov	r5, r0
    ff96:	2800      	cmp	r0, #0
    ff98:	d0f2      	beq.n	ff80 <_realloc_r+0x1c>
    ff9a:	4631      	mov	r1, r6
    ff9c:	4622      	mov	r2, r4
    ff9e:	f7fe fde5 	bl	eb6c <memcpy>
    ffa2:	4631      	mov	r1, r6
    ffa4:	4638      	mov	r0, r7
    ffa6:	f7fe fdf5 	bl	eb94 <_free_r>
    ffaa:	e7e9      	b.n	ff80 <_realloc_r+0x1c>
    ffac:	4635      	mov	r5, r6
    ffae:	e7e7      	b.n	ff80 <_realloc_r+0x1c>

0000ffb0 <_read_r>:
    ffb0:	b538      	push	{r3, r4, r5, lr}
    ffb2:	4c07      	ldr	r4, [pc, #28]	; (ffd0 <_read_r+0x20>)
    ffb4:	4605      	mov	r5, r0
    ffb6:	4608      	mov	r0, r1
    ffb8:	4611      	mov	r1, r2
    ffba:	2200      	movs	r2, #0
    ffbc:	6022      	str	r2, [r4, #0]
    ffbe:	461a      	mov	r2, r3
    ffc0:	f7fc ff10 	bl	cde4 <_read>
    ffc4:	1c43      	adds	r3, r0, #1
    ffc6:	d102      	bne.n	ffce <_read_r+0x1e>
    ffc8:	6823      	ldr	r3, [r4, #0]
    ffca:	b103      	cbz	r3, ffce <_read_r+0x1e>
    ffcc:	602b      	str	r3, [r5, #0]
    ffce:	bd38      	pop	{r3, r4, r5, pc}
    ffd0:	20013d5c 	.word	0x20013d5c

0000ffd4 <_malloc_usable_size_r>:
    ffd4:	f851 0c04 	ldr.w	r0, [r1, #-4]
    ffd8:	2800      	cmp	r0, #0
    ffda:	f1a0 0004 	sub.w	r0, r0, #4
    ffde:	bfbc      	itt	lt
    ffe0:	580b      	ldrlt	r3, [r1, r0]
    ffe2:	18c0      	addlt	r0, r0, r3
    ffe4:	4770      	bx	lr
    ffe6:	0000      	movs	r0, r0
    ffe8:	682f2e2e 	.word	0x682f2e2e
    ffec:	692f6c61 	.word	0x692f6c61
    fff0:	756c636e 	.word	0x756c636e
    fff4:	682f6564 	.word	0x682f6564
    fff8:	775f6c61 	.word	0x775f6c61
    fffc:	682e7464 	.word	0x682e7464
   10000:	00000000 	.word	0x00000000
   10004:	7974227b 	.word	0x7974227b
   10008:	3a226570 	.word	0x3a226570
   1000c:	43574822 	.word	0x43574822
   10010:	2c224746 	.word	0x2c224746
   10014:	61642220 	.word	0x61642220
   10018:	3a226174 	.word	0x3a226174
   1001c:	64252220 	.word	0x64252220
   10020:	0a0d7d22 	.word	0x0a0d7d22
   10024:	00000000 	.word	0x00000000
   10028:	55204f4e 	.word	0x55204f4e
   1002c:	20524553 	.word	0x20524553
   10030:	20574f52 	.word	0x20574f52
   10034:	43454843 	.word	0x43454843
   10038:	0000214b 	.word	0x0000214b
   1003c:	7974227b 	.word	0x7974227b
   10040:	3a226570 	.word	0x3a226570
   10044:	52415722 	.word	0x52415722
   10048:	474e494e 	.word	0x474e494e
   1004c:	22202c22 	.word	0x22202c22
   10050:	61746164 	.word	0x61746164
   10054:	5b203a22 	.word	0x5b203a22
   10058:	22732522 	.word	0x22732522
   1005c:	0a0d7d5d 	.word	0x0a0d7d5d
   10060:	00000000 	.word	0x00000000
   10064:	55206f4e 	.word	0x55206f4e
   10068:	2074696e 	.word	0x2074696e
   1006c:	74736554 	.word	0x74736554
   10070:	00000000 	.word	0x00000000
   10074:	48206f4e 	.word	0x48206f4e
   10078:	77647261 	.word	0x77647261
   1007c:	20657261 	.word	0x20657261
   10080:	74736554 	.word	0x74736554
   10084:	00000000 	.word	0x00000000
   10088:	64616552 	.word	0x64616552
   1008c:	20676e69 	.word	0x20676e69
   10090:	72657355 	.word	0x72657355
   10094:	776f5220 	.word	0x776f5220
   10098:	00000000 	.word	0x00000000
   1009c:	7974227b 	.word	0x7974227b
   100a0:	3a226570 	.word	0x3a226570
   100a4:	474f4c22 	.word	0x474f4c22
   100a8:	22202c22 	.word	0x22202c22
   100ac:	61746164 	.word	0x61746164
   100b0:	5b203a22 	.word	0x5b203a22
   100b4:	22732522 	.word	0x22732522
   100b8:	0a0d7d5d 	.word	0x0a0d7d5d
   100bc:	00000000 	.word	0x00000000
   100c0:	69726556 	.word	0x69726556
   100c4:	6e697966 	.word	0x6e697966
   100c8:	73552067 	.word	0x73552067
   100cc:	52207265 	.word	0x52207265
   100d0:	0000776f 	.word	0x0000776f
   100d4:	61647055 	.word	0x61647055
   100d8:	676e6974 	.word	0x676e6974
   100dc:	65735520 	.word	0x65735520
   100e0:	6f522072 	.word	0x6f522072
   100e4:	00000077 	.word	0x00000077
   100e8:	74737953 	.word	0x74737953
   100ec:	52206d65 	.word	0x52206d65
   100f0:	74657365 	.word	0x74657365
   100f4:	00000000 	.word	0x00000000
   100f8:	68636e55 	.word	0x68636e55
   100fc:	65676e61 	.word	0x65676e61
   10100:	73552064 	.word	0x73552064
   10104:	52207265 	.word	0x52207265
   10108:	0000776f 	.word	0x0000776f
   1010c:	63256325 	.word	0x63256325
   10110:	2e2e2e2e 	.word	0x2e2e2e2e
   10114:	2e2e2e2e 	.word	0x2e2e2e2e
   10118:	2e2e2e2e 	.word	0x2e2e2e2e
   1011c:	00006325 	.word	0x00006325
   10120:	78323025 	.word	0x78323025
   10124:	0000000a 	.word	0x0000000a
   10128:	30256325 	.word	0x30256325
   1012c:	25657833 	.word	0x25657833
   10130:	00000063 	.word	0x00000063
   10134:	6d617246 	.word	0x6d617246
   10138:	74532065 	.word	0x74532065
   1013c:	20747261 	.word	0x20747261
   10140:	7366664f 	.word	0x7366664f
   10144:	00007465 	.word	0x00007465
   10148:	6e6e6f43 	.word	0x6e6e6f43
   1014c:	00746365 	.word	0x00746365
   10150:	7974227b 	.word	0x7974227b
   10154:	3a226570 	.word	0x3a226570
   10158:	41572220 	.word	0x41572220
   1015c:	4e494e52 	.word	0x4e494e52
   10160:	202c2247 	.word	0x202c2247
   10164:	74616422 	.word	0x74616422
   10168:	203a2261 	.word	0x203a2261
   1016c:	6e55225b 	.word	0x6e55225b
   10170:	776f6e6b 	.word	0x776f6e6b
   10174:	73654d20 	.word	0x73654d20
   10178:	65676173 	.word	0x65676173
   1017c:	70795420 	.word	0x70795420
   10180:	7d5d2265 	.word	0x7d5d2265
   10184:	0000000d 	.word	0x0000000d
   10188:	7974227b 	.word	0x7974227b
   1018c:	3a226570 	.word	0x3a226570
   10190:	41572220 	.word	0x41572220
   10194:	4e494e52 	.word	0x4e494e52
   10198:	202c2247 	.word	0x202c2247
   1019c:	74616422 	.word	0x74616422
   101a0:	203a2261 	.word	0x203a2261
   101a4:	6e49225b 	.word	0x6e49225b
   101a8:	696c6176 	.word	0x696c6176
   101ac:	68432064 	.word	0x68432064
   101b0:	736b6365 	.word	0x736b6365
   101b4:	5d226d75 	.word	0x5d226d75
   101b8:	00000d7d 	.word	0x00000d7d
   101bc:	7974227b 	.word	0x7974227b
   101c0:	3a226570 	.word	0x3a226570
   101c4:	52452220 	.word	0x52452220
   101c8:	22524f52 	.word	0x22524f52
   101cc:	6422202c 	.word	0x6422202c
   101d0:	22617461 	.word	0x22617461
   101d4:	225b203a 	.word	0x225b203a
   101d8:	69726150 	.word	0x69726150
   101dc:	45207974 	.word	0x45207974
   101e0:	726f7272 	.word	0x726f7272
   101e4:	0d7d5d22 	.word	0x0d7d5d22
   101e8:	00000000 	.word	0x00000000
   101ec:	656d6954 	.word	0x656d6954
   101f0:	2074756f 	.word	0x2074756f
   101f4:	63736944 	.word	0x63736944
   101f8:	656e6e6f 	.word	0x656e6e6f
   101fc:	26207463 	.word	0x26207463
   10200:	73655220 	.word	0x73655220
   10204:	52207465 	.word	0x52207465
   10208:	69656365 	.word	0x69656365
   1020c:	00726576 	.word	0x00726576
   10210:	656d6954 	.word	0x656d6954
   10214:	2074756f 	.word	0x2074756f
   10218:	65522026 	.word	0x65522026
   1021c:	20746573 	.word	0x20746573
   10220:	65636552 	.word	0x65636552
   10224:	72657669 	.word	0x72657669
   10228:	00000000 	.word	0x00000000
   1022c:	645f7872 	.word	0x645f7872
   10230:	6c62756f 	.word	0x6c62756f
   10234:	75625f65 	.word	0x75625f65
   10238:	72656666 	.word	0x72656666
   1023c:	65766f20 	.word	0x65766f20
   10240:	6e757272 	.word	0x6e757272
   10244:	00000000 	.word	0x00000000
   10248:	63256325 	.word	0x63256325
   1024c:	63256325 	.word	0x63256325
   10250:	78323025 	.word	0x78323025
   10254:	78323025 	.word	0x78323025
   10258:	78323025 	.word	0x78323025
   1025c:	30306325 	.word	0x30306325
   10260:	0000000a 	.word	0x0000000a
   10264:	30256325 	.word	0x30256325
   10268:	2e5f7833 	.word	0x2e5f7833
   1026c:	2e2e2e2e 	.word	0x2e2e2e2e
   10270:	0063252e 	.word	0x0063252e
   10274:	30353002 	.word	0x30353002
   10278:	30304265 	.word	0x30304265
   1027c:	30313030 	.word	0x30313030
   10280:	00000330 	.word	0x00000330
   10284:	30256325 	.word	0x30256325
   10288:	2e5f7833 	.word	0x2e5f7833
   1028c:	2e2e2e2e 	.word	0x2e2e2e2e
   10290:	252e2e2e 	.word	0x252e2e2e
   10294:	00000063 	.word	0x00000063
   10298:	30353002 	.word	0x30353002
   1029c:	30304265 	.word	0x30304265
   102a0:	42383030 	.word	0x42383030
   102a4:	30020334 	.word	0x30020334
   102a8:	42653033 	.word	0x42653033
   102ac:	00000335 	.word	0x00000335
   102b0:	30353002 	.word	0x30353002
   102b4:	30304265 	.word	0x30304265
   102b8:	42393030 	.word	0x42393030
   102bc:	00000334 	.word	0x00000334
   102c0:	30353002 	.word	0x30353002
   102c4:	30304265 	.word	0x30304265
   102c8:	42613030 	.word	0x42613030
   102cc:	30020334 	.word	0x30020334
   102d0:	42653033 	.word	0x42653033
   102d4:	00000330 	.word	0x00000330
   102d8:	30353002 	.word	0x30353002
   102dc:	30304265 	.word	0x30304265
   102e0:	42623030 	.word	0x42623030
   102e4:	30020334 	.word	0x30020334
   102e8:	42663033 	.word	0x42663033
   102ec:	00000330 	.word	0x00000330
   102f0:	50204955 	.word	0x50204955
   102f4:	7265776f 	.word	0x7265776f
   102f8:	616e4520 	.word	0x616e4520
   102fc:	00656c62 	.word	0x00656c62
   10300:	74696e49 	.word	0x74696e49
   10304:	646f4d20 	.word	0x646f4d20
   10308:	3a656c75 	.word	0x3a656c75
   1030c:	314f5020 	.word	0x314f5020
   10310:	00000036 	.word	0x00000036
   10314:	74696e49 	.word	0x74696e49
   10318:	646f4d20 	.word	0x646f4d20
   1031c:	3a656c75 	.word	0x3a656c75
   10320:	31554220 	.word	0x31554220
   10324:	00000036 	.word	0x00000036
   10328:	74696e49 	.word	0x74696e49
   1032c:	646f4d20 	.word	0x646f4d20
   10330:	3a656c75 	.word	0x3a656c75
   10334:	46425020 	.word	0x46425020
   10338:	00000034 	.word	0x00000034
   1033c:	74696e49 	.word	0x74696e49
   10340:	646f4d20 	.word	0x646f4d20
   10344:	3a656c75 	.word	0x3a656c75
   10348:	314e4520 	.word	0x314e4520
   1034c:	00000036 	.word	0x00000036
   10350:	74696e49 	.word	0x74696e49
   10354:	646f4d20 	.word	0x646f4d20
   10358:	3a656c75 	.word	0x3a656c75
   1035c:	6b6e5520 	.word	0x6b6e5520
   10360:	6e776f6e 	.word	0x6e776f6e
   10364:	646f4d20 	.word	0x646f4d20
   10368:	00656c75 	.word	0x00656c75
   1036c:	46435748 	.word	0x46435748
   10370:	694d2047 	.word	0x694d2047
   10374:	74616d73 	.word	0x74616d73
   10378:	00006863 	.word	0x00006863
   1037c:	0f0e0d0c 	.word	0x0f0e0d0c
   10380:	0b0a0908 	.word	0x0b0a0908
   10384:	07060504 	.word	0x07060504
   10388:	03020100 	.word	0x03020100
   1038c:	0f0e0d0c 	.word	0x0f0e0d0c
   10390:	0b0a0908 	.word	0x0b0a0908
   10394:	07060504 	.word	0x07060504
   10398:	03020100 	.word	0x03020100
   1039c:	0f0e0d0c 	.word	0x0f0e0d0c
   103a0:	0b0a0908 	.word	0x0b0a0908
   103a4:	07060504 	.word	0x07060504
   103a8:	03020100 	.word	0x03020100
   103ac:	0f0e0d0c 	.word	0x0f0e0d0c
   103b0:	0b0a0908 	.word	0x0b0a0908
   103b4:	07060504 	.word	0x07060504
   103b8:	03020100 	.word	0x03020100
   103bc:	30256325 	.word	0x30256325
   103c0:	2e5f7833 	.word	0x2e5f7833
   103c4:	252e2e2e 	.word	0x252e2e2e
   103c8:	00000063 	.word	0x00000063
   103cc:	30256325 	.word	0x30256325
   103d0:	00657833 	.word	0x00657833
   103d4:	00002023 	.word	0x00002023
   103d8:	00002320 	.word	0x00002320
   103dc:	78383025 	.word	0x78383025
   103e0:	00000000 	.word	0x00000000
   103e4:	64697267 	.word	0x64697267
   103e8:	7379735f 	.word	0x7379735f
   103ec:	68633a3a 	.word	0x68633a3a
   103f0:	736b6365 	.word	0x736b6365
   103f4:	00006d75 	.word	0x00006d75
   103f8:	63656843 	.word	0x63656843
   103fc:	6d75736b 	.word	0x6d75736b
   10400:	61655220 	.word	0x61655220
   10404:	61432f64 	.word	0x61432f64
   10408:	6c75636c 	.word	0x6c75636c
   1040c:	00657461 	.word	0x00657461
   10410:	6b636170 	.word	0x6b636170
   10414:	257b7465 	.word	0x257b7465
   10418:	25202c64 	.word	0x25202c64
   1041c:	25202c64 	.word	0x25202c64
   10420:	25202c64 	.word	0x25202c64
   10424:	25202c64 	.word	0x25202c64
   10428:	25202c64 	.word	0x25202c64
   1042c:	25202c64 	.word	0x25202c64
   10430:	25202c64 	.word	0x25202c64
   10434:	52207d64 	.word	0x52207d64
   10438:	3a646165 	.word	0x3a646165
   1043c:	2c642520 	.word	0x2c642520
   10440:	6c614320 	.word	0x6c614320
   10444:	616c7563 	.word	0x616c7563
   10448:	203a6574 	.word	0x203a6574
   1044c:	00006425 	.word	0x00006425
   10450:	63656843 	.word	0x63656843
   10454:	6d75736b 	.word	0x6d75736b
   10458:	69725720 	.word	0x69725720
   1045c:	432f6574 	.word	0x432f6574
   10460:	75636c61 	.word	0x75636c61
   10464:	6574616c 	.word	0x6574616c
   10468:	00000000 	.word	0x00000000
   1046c:	63656843 	.word	0x63656843
   10470:	6d75736b 	.word	0x6d75736b
   10474:	65764f20 	.word	0x65764f20
   10478:	69727772 	.word	0x69727772
   1047c:	00006574 	.word	0x00006574
   10480:	61726150 	.word	0x61726150
   10484:	72706170 	.word	0x72706170
   10488:	73616b69 	.word	0x73616b69
   1048c:	00000000 	.word	0x00000000
   10490:	200012a4 	.word	0x200012a4
   10494:	20010950 	.word	0x20010950
   10498:	2000a9b4 	.word	0x2000a9b4
   1049c:	20007a64 	.word	0x20007a64
   104a0:	30256325 	.word	0x30256325
   104a4:	2e5f7833 	.word	0x2e5f7833
   104a8:	2e2e2e2e 	.word	0x2e2e2e2e
   104ac:	0000002e 	.word	0x0000002e
   104b0:	31343002 	.word	0x31343002
   104b4:	30304165 	.word	0x30304165
   104b8:	42314231 	.word	0x42314231
   104bc:	03334232 	.word	0x03334232
   104c0:	31343002 	.word	0x31343002
   104c4:	30304165 	.word	0x30304165
   104c8:	42314232 	.word	0x42314232
   104cc:	03334232 	.word	0x03334232
   104d0:	00000000 	.word	0x00000000
   104d4:	30303002 	.word	0x30303002
   104d8:	39303065 	.word	0x39303065
   104dc:	41304130 	.word	0x41304130
   104e0:	30020336 	.word	0x30020336
   104e4:	41653034 	.word	0x41653034
   104e8:	41313030 	.word	0x41313030
   104ec:	00000337 	.word	0x00000337
   104f0:	30303002 	.word	0x30303002
   104f4:	38303065 	.word	0x38303065
   104f8:	41304130 	.word	0x41304130
   104fc:	30020336 	.word	0x30020336
   10500:	41653034 	.word	0x41653034
   10504:	41313030 	.word	0x41313030
   10508:	00000337 	.word	0x00000337
   1050c:	30303002 	.word	0x30303002
   10510:	62303065 	.word	0x62303065
   10514:	41304130 	.word	0x41304130
   10518:	30020332 	.word	0x30020332
   1051c:	41653034 	.word	0x41653034
   10520:	41313030 	.word	0x41313030
   10524:	00000333 	.word	0x00000333
   10528:	2e2e6325 	.word	0x2e2e6325
   1052c:	0000000a 	.word	0x0000000a
   10530:	6f727245 	.word	0x6f727245
   10534:	00000072 	.word	0x00000072
   10538:	69676552 	.word	0x69676552
   1053c:	72657473 	.word	0x72657473
   10540:	74634120 	.word	0x74634120
   10544:	006e6f69 	.word	0x006e6f69
   10548:	6e657645 	.word	0x6e657645
   1054c:	6f4e2074 	.word	0x6f4e2074
   10550:	6f462074 	.word	0x6f462074
   10554:	00646e75 	.word	0x00646e75
   10558:	63734520 	.word	0x63734520
   1055c:	64657061 	.word	0x64657061
   10560:	61684320 	.word	0x61684320
   10564:	6f462072 	.word	0x6f462072
   10568:	20646e75 	.word	0x20646e75
   1056c:	00000000 	.word	0x00000000
   10570:	30353002 	.word	0x30353002
   10574:	41304265 	.word	0x41304265
   10578:	30303030 	.word	0x30303030
   1057c:	00000330 	.word	0x00000330
   10580:	30353002 	.word	0x30353002
   10584:	41304265 	.word	0x41304265
   10588:	41343030 	.word	0x41343030
   1058c:	00000336 	.word	0x00000336
   10590:	30353002 	.word	0x30353002
   10594:	41304265 	.word	0x41304265
   10598:	41353030 	.word	0x41353030
   1059c:	00000336 	.word	0x00000336
   105a0:	30353002 	.word	0x30353002
   105a4:	41304265 	.word	0x41304265
   105a8:	41323030 	.word	0x41323030
   105ac:	00000332 	.word	0x00000332
   105b0:	30353002 	.word	0x30353002
   105b4:	41304265 	.word	0x41304265
   105b8:	41313030 	.word	0x41313030
   105bc:	00000332 	.word	0x00000332
   105c0:	682f2e2e 	.word	0x682f2e2e
   105c4:	732f6c61 	.word	0x732f6c61
   105c8:	682f6372 	.word	0x682f6372
   105cc:	615f6c61 	.word	0x615f6c61
   105d0:	615f6364 	.word	0x615f6364
   105d4:	636e7973 	.word	0x636e7973
   105d8:	0000632e 	.word	0x0000632e
   105dc:	682f2e2e 	.word	0x682f2e2e
   105e0:	732f6c61 	.word	0x732f6c61
   105e4:	682f6372 	.word	0x682f6372
   105e8:	635f6c61 	.word	0x635f6c61
   105ec:	735f6372 	.word	0x735f6372
   105f0:	2e636e79 	.word	0x2e636e79
   105f4:	00000063 	.word	0x00000063
   105f8:	682f2e2e 	.word	0x682f2e2e
   105fc:	732f6c61 	.word	0x732f6c61
   10600:	682f6372 	.word	0x682f6372
   10604:	665f6c61 	.word	0x665f6c61
   10608:	6873616c 	.word	0x6873616c
   1060c:	0000632e 	.word	0x0000632e
   10610:	682f2e2e 	.word	0x682f2e2e
   10614:	732f6c61 	.word	0x732f6c61
   10618:	682f6372 	.word	0x682f6372
   1061c:	695f6c61 	.word	0x695f6c61
   10620:	6d5f6332 	.word	0x6d5f6332
   10624:	7973615f 	.word	0x7973615f
   10628:	632e636e 	.word	0x632e636e
   1062c:	00000000 	.word	0x00000000
   10630:	682f2e2e 	.word	0x682f2e2e
   10634:	732f6c61 	.word	0x732f6c61
   10638:	682f6372 	.word	0x682f6372
   1063c:	695f6c61 	.word	0x695f6c61
   10640:	00632e6f 	.word	0x00632e6f
   10644:	682f2e2e 	.word	0x682f2e2e
   10648:	732f6c61 	.word	0x732f6c61
   1064c:	682f6372 	.word	0x682f6372
   10650:	715f6c61 	.word	0x715f6c61
   10654:	5f697073 	.word	0x5f697073
   10658:	2e616d64 	.word	0x2e616d64
   1065c:	00000063 	.word	0x00000063
   10660:	682f2e2e 	.word	0x682f2e2e
   10664:	732f6c61 	.word	0x732f6c61
   10668:	682f6372 	.word	0x682f6372
   1066c:	735f6c61 	.word	0x735f6c61
   10670:	6d5f6970 	.word	0x6d5f6970
   10674:	7973615f 	.word	0x7973615f
   10678:	632e636e 	.word	0x632e636e
   1067c:	00000000 	.word	0x00000000
   10680:	682f2e2e 	.word	0x682f2e2e
   10684:	732f6c61 	.word	0x732f6c61
   10688:	682f6372 	.word	0x682f6372
   1068c:	735f6c61 	.word	0x735f6c61
   10690:	6d5f6970 	.word	0x6d5f6970
   10694:	616d645f 	.word	0x616d645f
   10698:	0000632e 	.word	0x0000632e
   1069c:	682f2e2e 	.word	0x682f2e2e
   106a0:	732f6c61 	.word	0x732f6c61
   106a4:	682f6372 	.word	0x682f6372
   106a8:	745f6c61 	.word	0x745f6c61
   106ac:	72656d69 	.word	0x72656d69
   106b0:	0000632e 	.word	0x0000632e
   106b4:	682f2e2e 	.word	0x682f2e2e
   106b8:	732f6c61 	.word	0x732f6c61
   106bc:	682f6372 	.word	0x682f6372
   106c0:	755f6c61 	.word	0x755f6c61
   106c4:	74726173 	.word	0x74726173
   106c8:	7973615f 	.word	0x7973615f
   106cc:	632e636e 	.word	0x632e636e
   106d0:	00000000 	.word	0x00000000
   106d4:	682f2e2e 	.word	0x682f2e2e
   106d8:	732f6c61 	.word	0x732f6c61
   106dc:	682f6372 	.word	0x682f6372
   106e0:	755f6c61 	.word	0x755f6c61
   106e4:	74726173 	.word	0x74726173
   106e8:	6e79735f 	.word	0x6e79735f
   106ec:	00632e63 	.word	0x00632e63
   106f0:	682f2e2e 	.word	0x682f2e2e
   106f4:	752f6c61 	.word	0x752f6c61
   106f8:	736c6974 	.word	0x736c6974
   106fc:	6372732f 	.word	0x6372732f
   10700:	6974752f 	.word	0x6974752f
   10704:	6c5f736c 	.word	0x6c5f736c
   10708:	2e747369 	.word	0x2e747369
   1070c:	00000063 	.word	0x00000063
   10710:	682f2e2e 	.word	0x682f2e2e
   10714:	752f6c61 	.word	0x752f6c61
   10718:	736c6974 	.word	0x736c6974
   1071c:	6372732f 	.word	0x6372732f
   10720:	6974752f 	.word	0x6974752f
   10724:	725f736c 	.word	0x725f736c
   10728:	62676e69 	.word	0x62676e69
   1072c:	65666675 	.word	0x65666675
   10730:	00632e72 	.word	0x00632e72

00010734 <_adcs>:
   10734:	01000000 0003000c 00041807 00000000     ................
   10744:	0014080b 00010000 000c0100 18040003     ................
   10754:	00000004 080b0000 00000014 682f2e2e     ............../h
   10764:	612f6c70 682f6364 615f6c70 632e6364     pl/adc/hpl_adc.c
   10774:	00000000                                ....

00010778 <_cfgs>:
   10778:	00200600 08068000 00200400 08068000     .. ....... .....
   10788:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
   107a8:	00200b00 14000003 00200a00 08000002     .. ....... .....
   107b8:	00201300 14000003 00000000 00000000     .. .............
	...
   10868:	00005400 1c000000 00005300 0c000000     .T.......S......

00010878 <user_mux_confs>:
	...
   108a4:	04030201 04030201 00000000 00000000     ................
	...

000108bc <channel_confs>:
   108bc:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

000108fc <interrupt_cfg>:
   108fc:	00000002 00000002 00000002 00000002     ................
	...
   1097c:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
   1098c:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
   1099c:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
   109ac:	69707371 0000632e 682f2e2e 722f6c70     qspi.c..../hpl/r
   109bc:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
   109cc:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
   109dc:	43000000 43000400 43000800 43000c00     ...C...C...C...C

000109ec <_usarts>:
   109ec:	00000000 40100004 00030000 00700002     .......@......p.
   109fc:	0000aaaa 00000000 00000001 40100004     ...............@
   10a0c:	00030000 00700002 0000aaaa 00000000     ......p.........
   10a1c:	00000002 40100004 00030000 00700002     .......@......p.
   10a2c:	00005555 00000000 00000004 40100004     UU.............@
   10a3c:	00030000 00700002 0000aaaa 00000000     ......p.........
   10a4c:	00000006 40100004 00030000 00700002     .......@......p.
   10a5c:	0000aaaa 00000000                       ........

00010a64 <_i2cms>:
   10a64:	00000005 00200014 00000100 0000e6e5     ...... .........
   10a74:	00d70000 02dc6c00                       .....l..

00010a7c <sercomspi_regs>:
   10a7c:	3020000c 00020000 00000000 01ff0005     .. 0............
   10a8c:	20000c03 00000000 00000000 ff000600     ... ............
   10a9c:	00000701 682f2e2e 732f6c70 6f637265     ....../hpl/serco
   10aac:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
   10abc:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
   10acc:	42001400 42001800 43001400 43001800     ...B...B...C...C

00010adc <_tcs>:
   10adc:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
   10aec:	00000000 006c0001 00000308 00000021     ......l.....!...
   10afc:	00003a98 00000000 006d0002 00000308     .:........m.....
   10b0c:	00000021 00003a98 00000000 006e0003     !....:........n.
   10b1c:	00000308 00000021 00003a98 00000000     ....!....:......
   10b2c:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
   10b3c:	0000632e                                .c..

00010b40 <_usb_ep_cfgs>:
   10b40:	20000db0 00000000 00000040 00000000     ... ....@.......
	...
   10b58:	20000da8 00000000 00000008 20000d68     ... ........h.. 
   10b68:	20000d60 00080040 00000000 00000000     `.. @...........
	...
   10b80:	20000d20 00400000 682f2e2e 772f6c70      .. ..@.../hpl/w
   10b90:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
   10ba0:	72617453 6e492074 61697469 657a696c     Start Initialize
   10bb0:	00000064 20313544 74696e49 00000000     d...D51 Init....
   10bc0:	706d6f43 7469736f 65442065 65636976     Composite Device
   10bd0:	696e4920 6c616974 64657a69 00000000      Initialized....
   10be0:	64697247 646f4d20 20656c75 74696e49     Grid Module Init
   10bf0:	696c6169 0064657a 65746e45 676e6972     ialized.Entering
   10c00:	69614d20 6f4c206e 0000706f 706d6f43      Main Loop..Comp
   10c10:	7469736f 65442065 65636976 6e6f4320     osite Device Con
   10c20:	7463656e 00006465                       nected..

00010c28 <keyboard_report_desc>:
   10c28:	06090105 070501a1 e729e019 01250015     ..........)...%.
   10c38:	08950175 01810281 65290019 65250015     u.........)e..%e
   10c48:	06950875 08050081 05290119 01250015     u.........)...%.
   10c58:	05950175 03950291 00c00191              u...........

00010c64 <mouse_report_desc>:
   10c64:	02090105 010901a1 090500a1 03290119     ..............).
   10c74:	01250015 03950175 05750281 01810195     ..%.u.....u.....
   10c84:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
   10c94:	c0c00681 752f2e2e 642f6273 63697665     ....../usb/devic
   10ca4:	73752f65 2e636462 00000063              e/usbdc.c...

00010cb0 <_global_impure_ptr>:
   10cb0:	2000054c                                L.. 

00010cb4 <__sf_fake_stderr>:
	...

00010cd4 <__sf_fake_stdin>:
	...

00010cf4 <__sf_fake_stdout>:
	...
   10d14:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
   10d24:	32313000 36353433 41393837 45444342     .0123456789ABCDE
   10d34:	31300046 35343332 39383736 64636261     F.0123456789abcd
   10d44:	00006665                                ef..

00010d48 <_init>:
   10d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10d4a:	bf00      	nop
   10d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   10d4e:	bc08      	pop	{r3}
   10d50:	469e      	mov	lr, r3
   10d52:	4770      	bx	lr

00010d54 <__init_array_start>:
   10d54:	00000289 	.word	0x00000289

00010d58 <_fini>:
   10d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10d5a:	bf00      	nop
   10d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   10d5e:	bc08      	pop	{r3}
   10d60:	469e      	mov	lr, r3
   10d62:	4770      	bx	lr

00010d64 <__fini_array_start>:
   10d64:	00000265 	.word	0x00000265
