Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jun 25 11:45:18 2022
| Host         : DESKTOP-8IH5T52 running 64-bit major release  (build 9200)
| Command      : report_drc -file stream_acc_design_wrapper_drc_routed.rpt -pb stream_acc_design_wrapper_drc_routed.pb -rpx stream_acc_design_wrapper_drc_routed.rpx
| Design       : stream_acc_design_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 26
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 2          |
| DPOP-1 | Warning  | PREG Output pipelining | 12         |
| DPOP-2 | Warning  | MREG Output pipelining | 12         |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2 input stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0 input stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_2/y_out2 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_2/y_out2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_2/y_out2__0 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_2/y_out2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_3/y_out2 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_3/y_out2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_3/y_out2__0 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_3/y_out2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_4/y_out2 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_4/y_out2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_4/y_out2__0 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_4/y_out2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_5/y_out2 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_5/y_out2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_5/y_out2__0 output stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_5/y_out2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_0/y_out2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_1/y_out2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_2/y_out2 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_2/y_out2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_2/y_out2__0 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_2/y_out2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_3/y_out2 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_3/y_out2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_3/y_out2__0 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_3/y_out2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_4/y_out2 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_4/y_out2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_4/y_out2__0 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_4/y_out2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_5/y_out2 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_5/y_out2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_5/y_out2__0 multiplier stage stream_acc_design_i/polynomial_stream_acc_0/inst/polynomial_pipe_rtl_inst/polynomial_step_5/y_out2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


