// Seed: 2134156816
module module_0 ();
  logic id_1;
  logic id_2 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd5,
    parameter id_1 = 32'd1,
    parameter id_3 = 32'd61,
    parameter id_6 = 32'd30
) (
    input wand _id_0,
    input supply1 _id_1
);
  logic [-1 'b0 : -1] _id_3;
  logic [id_1 : 1] id_4 = id_1;
  wire id_5;
  initial id_4 = -1'h0;
  wire [-1 : id_0] _id_6;
  module_0 modCall_1 ();
  logic [id_0 : id_0] id_7;
  wire  [id_6 : id_3] id_8;
endmodule
