# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -gui . 
# Start time: 15:03:27 on May 09,2023
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 15:03:27 on May 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:03:42 on May 09,2023
# vlog -reportprogress 300 Butterfly.v Complex_MUX2x1.v Complex_Multiplier.v Complex_shift_right.v MUX1_Control_unit_IFFT.v Memory_Shifter.v Multiplier.v SDF_Stage_IFFT.v Top_IFFT.v Top_IFFT_tb.v Top_controller_IFFT.v Twiddle_Address_gen_IFFT.v Twiddle_Factor_IFFT.v delay_unit.v 
# -- Compiling module Butterfly
# -- Compiling module Complex_MUX2x1
# -- Compiling module Complex_Multiplier
# -- Compiling module Complex_shift_right
# -- Compiling module MUX1_Control_unit_IFFT
# -- Compiling module Memory_Shifter
# -- Compiling module Multiplier
# -- Compiling module SDF_Stage_IFFT
# -- Compiling module Top_IFFT
# -- Compiling module Top_IFFT_tb
# -- Compiling module Top_controller_IFFT
# -- Compiling module Twiddle_Address_gen_IFFT
# -- Compiling module Twiddle_Factor_IFFT
# -- Compiling module delay_unit
# 
# Top level modules:
# 	Top_IFFT_tb
# End time: 15:03:43 on May 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.Top_IFFT_tb 
# Start time: 15:03:43 on May 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "MUX1_Control_unit_IFFT(fast__4)".
# ** Note: (vopt-143) Recognized 1 FSM in module "MUX1_Control_unit_IFFT(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "MUX1_Control_unit_IFFT(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "MUX1_Control_unit_IFFT(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "MUX1_Control_unit_IFFT(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "MUX1_Control_unit_IFFT(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "MUX1_Control_unit_IFFT(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Top_controller_IFFT(fast)".
# ** Warning: Twiddle_Address_gen_IFFT.v(48): (vopt-2697) MSB -1 of part-select into 'counter_seq' is out of bounds.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.Top_IFFT_tb(fast)
# Loading work.Top_IFFT(fast)
# Loading work.Complex_shift_right(fast)
# Loading work.delay_unit(fast)
# Loading work.delay_unit(fast__1)
# Loading work.SDF_Stage_IFFT(fast)
# Loading work.Complex_Multiplier(fast)
# Loading work.Multiplier(fast)
# Loading work.delay_unit(fast__2)
# Loading work.Complex_MUX2x1(fast)
# Loading work.Memory_Shifter(fast)
# Loading work.Butterfly(fast)
# Loading work.MUX1_Control_unit_IFFT(fast)
# Loading work.Twiddle_Address_gen_IFFT(fast)
# Loading work.Twiddle_Factor_IFFT(fast)
# Loading work.SDF_Stage_IFFT(fast__1)
# Loading work.Memory_Shifter(fast__1)
# Loading work.MUX1_Control_unit_IFFT(fast__1)
# Loading work.Twiddle_Address_gen_IFFT(fast__1)
# Loading work.SDF_Stage_IFFT(fast__2)
# Loading work.Memory_Shifter(fast__2)
# Loading work.MUX1_Control_unit_IFFT(fast__2)
# Loading work.Twiddle_Address_gen_IFFT(fast__2)
# Loading work.SDF_Stage_IFFT(fast__3)
# Loading work.Memory_Shifter(fast__3)
# Loading work.MUX1_Control_unit_IFFT(fast__3)
# Loading work.Twiddle_Address_gen_IFFT(fast__3)
# Loading work.SDF_Stage_IFFT(fast__4)
# Loading work.Memory_Shifter(fast__4)
# Loading work.MUX1_Control_unit_IFFT(fast__4)
# Loading work.Twiddle_Address_gen_IFFT(fast__4)
# Loading work.SDF_Stage_IFFT(fast__5)
# Loading work.Memory_Shifter(fast__5)
# Loading work.MUX1_Control_unit_IFFT(fast__5)
# Loading work.Twiddle_Address_gen_IFFT(fast__5)
# Loading work.SDF_Stage_IFFT(fast__6)
# Loading work.Memory_Shifter(fast__6)
# Loading work.MUX1_Control_unit_IFFT(fast__6)
# Loading work.Twiddle_Address_gen_IFFT(fast__6)
# Loading work.Top_controller_IFFT(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'shift_mag'. The port definition is at: Complex_shift_right.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /Top_IFFT_tb/DUT/SHIFT_RIGHT File: Top_IFFT.v Line: 29
# ** Note: $stop    : Top_IFFT_tb.v(95)
#    Time: 3850 ns  Iteration: 0  Instance: /Top_IFFT_tb
# Break in Module Top_IFFT_tb at Top_IFFT_tb.v line 95
# End time: 15:25:04 on May 09,2023, Elapsed time: 0:21:21
# Errors: 0, Warnings: 2
