=====
SETUP
8.700
5.471
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_1_s0
5.471
=====
SETUP
8.700
5.471
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_2_s0
5.471
=====
SETUP
8.700
5.471
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_3_s0
5.471
=====
SETUP
8.700
5.471
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_4_s0
5.471
=====
SETUP
8.700
5.471
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_5_s0
5.471
=====
SETUP
8.700
5.471
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_6_s0
5.471
=====
SETUP
8.700
5.471
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_12_s0
5.471
=====
SETUP
8.733
5.438
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_7_s0
5.438
=====
SETUP
8.733
5.438
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_8_s0
5.438
=====
SETUP
8.733
5.438
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_9_s0
5.438
=====
SETUP
8.733
5.438
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_10_s0
5.438
=====
SETUP
8.733
5.438
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_13_s0
5.438
=====
SETUP
8.733
5.438
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_14_s0
5.438
=====
SETUP
8.733
5.438
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_15_s0
5.438
=====
SETUP
8.805
5.367
14.171
RESET_n_s2
2.162
2.394
uart_tx_inst/tx_ready_s3
4.009
4.579
uart_tx_inst/tx_reg_s0
5.367
=====
SETUP
8.923
5.249
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/cycle_cnt_15_s7
4.531
5.101
uart_rx_inst/cycle_cnt_11_s0
5.249
=====
SETUP
9.106
5.066
14.171
RESET_n_s2
2.162
2.394
uart_tx_inst/tx_reg_s2
2.833
3.403
uart_tx_inst/tx_reg_s0
5.066
=====
SETUP
9.270
4.902
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/cycle_cnt_15_s6
3.785
4.355
uart_rx_inst/n242_s8
4.531
4.902
uart_rx_inst/cycle_cnt_0_s5
4.902
=====
SETUP
9.459
4.712
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/rx_data_7_s3
3.785
4.355
uart_rx_inst/rx_data_1_s0
4.712
=====
SETUP
9.459
4.712
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/rx_data_7_s3
3.785
4.355
uart_rx_inst/rx_data_3_s0
4.712
=====
SETUP
9.459
4.712
14.171
rx_clear_s1
2.162
2.394
uart_rx_inst/n6_s0
3.058
3.607
uart_rx_inst/rx_data_7_s3
3.785
4.355
uart_rx_inst/rx_data_7_s0
4.712
=====
SETUP
9.475
4.696
14.171
RESET_n_s2
2.162
2.394
uart_tx_inst/cycle_cnt_15_s2
2.833
3.403
uart_tx_inst/bit_cnt_3_s5
3.577
4.147
uart_tx_inst/send_buf_3_s0
4.696
=====
SETUP
9.475
4.696
14.171
RESET_n_s2
2.162
2.394
uart_tx_inst/cycle_cnt_15_s2
2.833
3.403
uart_tx_inst/bit_cnt_3_s5
3.577
4.147
uart_tx_inst/send_buf_4_s0
4.696
=====
SETUP
9.475
4.696
14.171
RESET_n_s2
2.162
2.394
uart_tx_inst/cycle_cnt_15_s2
2.833
3.403
uart_tx_inst/bit_cnt_3_s5
3.577
4.147
uart_tx_inst/send_buf_5_s0
4.696
=====
SETUP
9.475
4.696
14.171
RESET_n_s2
2.162
2.394
uart_tx_inst/cycle_cnt_15_s2
2.833
3.403
uart_tx_inst/bit_cnt_3_s5
3.577
4.147
uart_tx_inst/send_buf_6_s0
4.696
=====
HOLD
0.075
2.224
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_ready_s0
1.539
1.741
LED_G_4_s0
2.224
=====
HOLD
0.143
2.292
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_1_s0
1.539
1.741
n239_s6
2.002
2.292
io_data_1_s0
2.292
=====
HOLD
0.204
2.353
2.149
sys_clk_ibuf
0.000
0.675
uart_tx_inst/tx_ready_s2
1.539
1.741
n238_s6
1.989
2.353
io_data_2_s0
2.353
=====
HOLD
0.240
2.389
2.149
sys_clk_ibuf
0.000
0.675
uart_tx_inst/tx_ready_s2
1.539
1.741
LED_B_4_s0
2.389
=====
HOLD
0.351
2.500
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_3_s0
1.539
1.741
n237_s6
2.136
2.500
io_data_3_s0
2.500
=====
HOLD
0.356
2.505
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_7_s0
1.539
1.741
n233_s6
2.273
2.505
io_data_7_s0
2.505
=====
HOLD
0.414
2.563
2.149
sys_clk_ibuf
0.000
0.675
uart_rx_inst/rx_data_0_s0
1.539
1.741
n240_s6
2.273
2.563
io_data_0_s0
2.563
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_2_s0
1.539
1.741
uart_tx_inst/n160_s3
1.744
1.976
uart_tx_inst/cycle_cnt_2_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_13_s0
1.539
1.741
uart_rx_inst/n229_s6
1.744
1.976
uart_rx_inst/cycle_cnt_13_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_2_s0
1.539
1.741
uart_rx_inst/n224_s8
1.744
1.976
uart_rx_inst/bit_cnt_2_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_3_s0
1.539
1.741
uart_rx_inst/n223_s6
1.744
1.976
uart_rx_inst/bit_cnt_3_s0
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/sout_s4
1.539
1.741
onboard_rgb_led/n298_s19
1.744
1.976
onboard_rgb_led/sout_s4
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/clk_count_10_s1
1.539
1.741
onboard_rgb_led/n307_s15
1.744
1.976
onboard_rgb_led/clk_count_10_s1
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/clk_count_14_s1
1.539
1.741
onboard_rgb_led/n303_s15
1.744
1.976
onboard_rgb_led/clk_count_14_s1
1.976
=====
HOLD
0.425
1.976
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/bit_count_2_s0
1.539
1.741
onboard_rgb_led/n320_s9
1.744
1.976
onboard_rgb_led/bit_count_2_s0
1.976
=====
HOLD
0.425
2.539
2.114
reset_cnt_2_s0
2.103
2.305
n78_s
2.307
2.539
reset_cnt_2_s0
2.539
=====
HOLD
0.425
2.539
2.114
reset_cnt_6_s0
2.103
2.305
n74_s
2.307
2.539
reset_cnt_6_s0
2.539
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/tx_ready_s2
1.539
1.741
uart_tx_inst/n195_s3
1.745
1.977
uart_tx_inst/tx_ready_s2
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_0_s2
1.539
1.741
uart_tx_inst/n137_s3
1.745
1.977
uart_tx_inst/bit_cnt_0_s2
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_14_s0
1.539
1.741
uart_tx_inst/n148_s1
1.745
1.977
uart_tx_inst/cycle_cnt_14_s0
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_5_s0
1.539
1.741
uart_rx_inst/n237_s7
1.745
1.977
uart_rx_inst/cycle_cnt_5_s0
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_8_s0
1.539
1.741
uart_rx_inst/n234_s6
1.745
1.977
uart_rx_inst/cycle_cnt_8_s0
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_0_s0
1.539
1.741
uart_rx_inst/n226_s6
1.745
1.977
uart_rx_inst/bit_cnt_0_s0
1.977
=====
HOLD
0.427
1.977
1.550
sys_clk_ibuf
0.000
0.675
onboard_rgb_led/clk_count_4_s1
1.539
1.741
onboard_rgb_led/n313_s15
1.745
1.977
onboard_rgb_led/clk_count_4_s1
1.977
=====
HOLD
0.428
1.978
1.550
sys_clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_0_s0
1.539
1.741
uart_tx_inst/n162_s1
1.746
1.978
uart_tx_inst/cycle_cnt_0_s0
1.978
