
*** Running vivado
    with args -log ConvAccelerator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ConvAccelerator.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ConvAccelerator.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
Command: synth_design -top ConvAccelerator -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7724
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1071.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ConvAccelerator' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ConvAccelerator.vhd:103]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MyAccelerator_v2_0_S00_AXI' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/MyAccelerator_v2_0_S00_AXI.vhd:5' bound to instance 'MyAccelerator_v2_0_S00_AXI_inst' of component 'MyAccelerator_v2_0_S00_AXI' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ConvAccelerator.vhd:405]
INFO: [Synth 8-638] synthesizing module 'MyAccelerator_v2_0_S00_AXI' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/MyAccelerator_v2_0_S00_AXI.vhd:108]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MyAccelerator_v2_0_S00_AXI' (1#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/MyAccelerator_v2_0_S00_AXI.vhd:108]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'main_fsm' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/main_fsm.vhd:5' bound to instance 'main_fsm_dut' of component 'main_fsm' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ConvAccelerator.vhd:454]
INFO: [Synth 8-638] synthesizing module 'main_fsm' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/main_fsm.vhd:58]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'main_fsm' (2#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/main_fsm.vhd:58]
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'weight_buffer' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/weight_buffer.vhd:7' bound to instance 'weight_buffer_dut' of component 'weight_buffer' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ConvAccelerator.vhd:498]
INFO: [Synth 8-638] synthesizing module 'weight_buffer' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/weight_buffer.vhd:45]
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'w_sticker' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/w_sticker.vhd:14' bound to instance 'stick' of component 'w_sticker' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/weight_buffer.vhd:106]
INFO: [Synth 8-638] synthesizing module 'w_sticker' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/w_sticker.vhd:35]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'w_sticker' (3#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/w_sticker.vhd:35]
	Parameter DATA_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DIS_RAM_SP' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/DIS_RAM_SP.vhd:9' bound to instance 'ram0' of component 'DIS_RAM_SP' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/weight_buffer.vhd:122]
INFO: [Synth 8-638] synthesizing module 'DIS_RAM_SP' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/DIS_RAM_SP.vhd:24]
	Parameter DATA_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DIS_RAM_SP' (4#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/DIS_RAM_SP.vhd:24]
	Parameter DATA_WIDTH bound to: 800 - type: integer 
	Parameter MEM_DEPTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'DIS_RAM_SP' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/DIS_RAM_SP.vhd:9' bound to instance 'ram1' of component 'DIS_RAM_SP' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/weight_buffer.vhd:135]
INFO: [Synth 8-226] default block is never used [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/weight_buffer.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'weight_buffer' (5#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/weight_buffer.vhd:45]
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'data_buffer' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:10' bound to instance 'data_buffer_dut' of component 'data_buffer' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ConvAccelerator.vhd:524]
INFO: [Synth 8-638] synthesizing module 'data_buffer' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:44]
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:17]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff' (6#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:17]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'dff' declared at 'D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/dff.vhd:4' bound to instance 'ddfx' of component 'dff' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:192]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_buffer' (7#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/data_buffer.vhd:44]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ALU.vhd:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ALU.vhd:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ACCU' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ACCU.vhd:71]
	Parameter INPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter STRIDE_BIT_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_DEPTH_BIT_WIDTH bound to: 13 - type: integer 
	Parameter KERNEL_SIZE_BIT_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_SIZE_BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_INPUT_SIZE bound to: 32 - type: integer 
	Parameter MAX_KERNEL_SIZE bound to: 5 - type: integer 
	Parameter MAX_COMPUTE_BYTE bound to: 25 - type: integer 
	Parameter MAX_KERNEL_DEPTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_ADDR_RAM_2D_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter ROW_BIT_WIDTH bound to: 5 - type: integer 
	Parameter COL_BIT_WIDTH bound to: 10 - type: integer 
	Parameter RAM_DEPTH bound to: 16384 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DEPTH bound to: 16384 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_SP' [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/BRAM_SP.vhd:23]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_DEPTH bound to: 16384 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM_SP' (9#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/BRAM_SP.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ACCU' (10#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ACCU.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ConvAccelerator' (11#1) [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/sources_1/imports/hdl/ConvAccelerator.vhd:103]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.270 ; gain = 51.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.270 ; gain = 51.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1123.270 ; gain = 51.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 1123.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/constrs_1/new/my_constrain.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg*/C' matched to 'pin' objects. [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/constrs_1/new/my_constrain.xdc:4]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'MyAccelerator_v2_0_S00_AXI_inst/slv_reg1_reg*/C' matched to 'pin' objects. [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/constrs_1/new/my_constrain.xdc:5]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'MyAccelerator_v2_0_S00_AXI_inst/output_size_reg*/C' matched to 'pin' objects. [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/constrs_1/new/my_constrain.xdc:6]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/constrs_1/new/my_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Master_Thesis/Vivado/IpProj/IpProj.srcs/constrs_1/new/my_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ConvAccelerator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ConvAccelerator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1273.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1273.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.547 ; gain = 201.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.547 ; gain = 201.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.547 ; gain = 201.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1273.547 ; gain = 201.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 23    
	               32 Bit    Registers := 291   
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Multipliers : 
	              32x32  Multipliers := 10    
+---RAMs : 
	            1024K Bit	(16384 X 64 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  800 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 192   
	   6 Input   32 Bit        Muxes := 5     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 45    
	  10 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP minusOp, operation Mode is: (C:0xffffffffffff)+A*B.
DSP Report: operator minusOp is absorbed into DSP minusOp.
DSP Report: operator L is absorbed into DSP minusOp.
DSP Report: Generating DSP minusOp, operation Mode is: (C:0xffffffffffff)+A*B.
DSP Report: operator minusOp is absorbed into DSP minusOp.
DSP Report: operator L is absorbed into DSP minusOp.
DSP Report: Generating DSP m4r_reg, operation Mode is: (A*B)'.
DSP Report: register m4r_reg is absorbed into DSP m4r_reg.
DSP Report: operator m4 is absorbed into DSP m4r_reg.
DSP Report: operator m4 is absorbed into DSP m4r_reg.
DSP Report: Generating DSP m4rp_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register m4rp_reg is absorbed into DSP m4rp_reg.
DSP Report: register m4r_reg is absorbed into DSP m4rp_reg.
DSP Report: operator m4 is absorbed into DSP m4rp_reg.
DSP Report: operator m4 is absorbed into DSP m4rp_reg.
DSP Report: Generating DSP m4, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register m4r_reg is absorbed into DSP m4.
DSP Report: register m4r_reg is absorbed into DSP m4.
DSP Report: register m4rp_reg is absorbed into DSP m4.
DSP Report: operator m4 is absorbed into DSP m4.
DSP Report: operator m4 is absorbed into DSP m4.
DSP Report: Generating DSP m4rpp_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register m4r_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4r_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4rpp_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4rp_reg is absorbed into DSP m4rpp_reg.
DSP Report: operator m4 is absorbed into DSP m4rpp_reg.
DSP Report: operator m4 is absorbed into DSP m4rpp_reg.
DSP Report: Generating DSP m3, operation Mode is: A*B.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: Generating DSP m3r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m3r_reg is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: Generating DSP m3, operation Mode is: A*B.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: Generating DSP m3r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m3r_reg is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: Generating DSP m2, operation Mode is: A*B.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: Generating DSP m2r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m2r_reg is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: Generating DSP m2, operation Mode is: A*B.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: Generating DSP m2r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m2r_reg is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: Generating DSP m1, operation Mode is: A*B.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: Generating DSP m1r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m1r_reg is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: Generating DSP m1, operation Mode is: A*B.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: Generating DSP m1r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m1r_reg is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: Generating DSP m0, operation Mode is: A*B.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: Generating DSP m0r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m0r_reg is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: Generating DSP m0, operation Mode is: A*B.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: Generating DSP m0r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m0r_reg is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: Generating DSP m4r_reg, operation Mode is: (A*B)'.
DSP Report: register m4r_reg is absorbed into DSP m4r_reg.
DSP Report: operator m4 is absorbed into DSP m4r_reg.
DSP Report: operator m4 is absorbed into DSP m4r_reg.
DSP Report: Generating DSP m4rp_reg, operation Mode is: (PCIN>>17)+(A*B)'.
DSP Report: register m4rp_reg is absorbed into DSP m4rp_reg.
DSP Report: register m4r_reg is absorbed into DSP m4rp_reg.
DSP Report: operator m4 is absorbed into DSP m4rp_reg.
DSP Report: operator m4 is absorbed into DSP m4rp_reg.
DSP Report: Generating DSP m4, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register m4r_reg is absorbed into DSP m4.
DSP Report: register m4r_reg is absorbed into DSP m4.
DSP Report: register m4rp_reg is absorbed into DSP m4.
DSP Report: operator m4 is absorbed into DSP m4.
DSP Report: operator m4 is absorbed into DSP m4.
DSP Report: Generating DSP m4rpp_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register m4r_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4r_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4rpp_reg is absorbed into DSP m4rpp_reg.
DSP Report: register m4rp_reg is absorbed into DSP m4rpp_reg.
DSP Report: operator m4 is absorbed into DSP m4rpp_reg.
DSP Report: operator m4 is absorbed into DSP m4rpp_reg.
DSP Report: Generating DSP m3, operation Mode is: A*B.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: Generating DSP m3r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m3r_reg is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: Generating DSP m3, operation Mode is: A*B.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: operator m3 is absorbed into DSP m3.
DSP Report: Generating DSP m3r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m3r_reg is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: operator m3 is absorbed into DSP m3r_reg.
DSP Report: Generating DSP m2, operation Mode is: A*B.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: Generating DSP m2r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m2r_reg is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: Generating DSP m2, operation Mode is: A*B.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: operator m2 is absorbed into DSP m2.
DSP Report: Generating DSP m2r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m2r_reg is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: operator m2 is absorbed into DSP m2r_reg.
DSP Report: Generating DSP m1, operation Mode is: A*B.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: Generating DSP m1r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m1r_reg is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: Generating DSP m1, operation Mode is: A*B.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: operator m1 is absorbed into DSP m1.
DSP Report: Generating DSP m1r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m1r_reg is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: operator m1 is absorbed into DSP m1r_reg.
DSP Report: Generating DSP m0, operation Mode is: A*B.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: Generating DSP m0r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m0r_reg is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: Generating DSP m0, operation Mode is: A*B.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: operator m0 is absorbed into DSP m0.
DSP Report: Generating DSP m0r_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register m0r_reg is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
DSP Report: operator m0 is absorbed into DSP m0r_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1326.184 ; gain = 254.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ConvAccelerator | accu_dut/BRAM0/RAM_reg | 16 K x 64(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------+--------------------------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object                     | Inference | Size (Depth x Width) | Primitives      | 
+----------------+--------------------------------+-----------+----------------------+-----------------+
|ConvAccelerator | weight_buffer_dut/ram0/RAM_reg | Implied   | 16 x 800             | RAM16X1S x 800	 | 
|ConvAccelerator | weight_buffer_dut/ram1/RAM_reg | Implied   | 16 x 800             | RAM16X1S x 800	 | 
+----------------+--------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|main_fsm    | (C:0xffffffffffff)+A*B | 16     | 8      | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ACCU        | (C:0xffffffffffff)+A*B | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU         | (A*B)'                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ALU         | (PCIN>>17)+(A*B)'      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ALU         | PCIN+(A2*B2)'          | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ALU         | (PCIN>>17)+(A2*B2)'    | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | (A*B)'                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ALU         | (PCIN>>17)+(A*B)'      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ALU         | PCIN+(A2*B2)'          | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ALU         | (PCIN>>17)+(A2*B2)'    | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|ALU         | A*B                    | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B         | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1355.570 ; gain = 283.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 1603.203 ; gain = 531.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ConvAccelerator | accu_dut/BRAM0/RAM_reg | 16 K x 64(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+----------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+----------------+--------------------------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object                     | Inference | Size (Depth x Width) | Primitives      | 
+----------------+--------------------------------+-----------+----------------------+-----------------+
|ConvAccelerator | weight_buffer_dut/ram0/RAM_reg | Implied   | 16 x 800             | RAM16X1S x 800	 | 
|ConvAccelerator | weight_buffer_dut/ram1/RAM_reg | Implied   | 16 x 800             | RAM16X1S x 800	 | 
+----------------+--------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance accu_dut/BRAM0/RAM_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1604.219 ; gain = 532.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1604.219 ; gain = 532.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1604.219 ; gain = 532.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1604.219 ; gain = 532.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1604.219 ; gain = 532.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 1604.219 ; gain = 532.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 1604.219 ; gain = 532.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   354|
|3     |DSP48E1  |    42|
|12    |LUT1     |   149|
|13    |LUT2     |  2307|
|14    |LUT3     |  4647|
|15    |LUT4     |   212|
|16    |LUT5     |  1095|
|17    |LUT6     |  1644|
|18    |RAM16X1S |  1600|
|19    |RAMB36E1 |    32|
|20    |FDCE     |  5137|
|21    |FDPE     |    18|
|22    |FDRE     |  4631|
|23    |FDSE     |     5|
|24    |IBUF     |    84|
|25    |OBUF     |    80|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:03 . Memory (MB): peak = 1604.219 ; gain = 532.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:51 ; elapsed = 00:01:59 . Memory (MB): peak = 1604.219 ; gain = 382.289
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 1604.219 ; gain = 532.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1604.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1604.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1600 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1600 instances

INFO: [Common 17-83] Releasing license: Synthesis
177 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 1604.219 ; gain = 532.566
INFO: [Common 17-1381] The checkpoint 'D:/Master_Thesis/Vivado/IpProj/IpProj.runs/synth_1/ConvAccelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ConvAccelerator_utilization_synth.rpt -pb ConvAccelerator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 17 15:19:35 2021...
