###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        46142   # Number of WRITE/WRITEP commands
num_reads_done                 =      1730691   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1421315   # Number of read row buffer hits
num_read_cmds                  =      1730674   # Number of READ/READP commands
num_writes_done                =        46142   # Number of read requests issued
num_write_row_hits             =        28827   # Number of write row buffer hits
num_act_cmds                   =       328908   # Number of ACT commands
num_pre_cmds                   =       328877   # Number of PRE commands
num_ondemand_pres              =       303982   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9557372   # Cyles of rank active rank.0
rank_active_cycles.1           =      9366944   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       442628   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       633056   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1647491   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        54501   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        17665   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12384   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10288   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6521   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4600   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3238   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2243   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1921   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15981   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           23   # Write cmd latency (cycles)
write_latency[100-119]         =           35   # Write cmd latency (cycles)
write_latency[120-139]         =           62   # Write cmd latency (cycles)
write_latency[140-159]         =           70   # Write cmd latency (cycles)
write_latency[160-179]         =           95   # Write cmd latency (cycles)
write_latency[180-199]         =          141   # Write cmd latency (cycles)
write_latency[200-]            =        45693   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       419488   # Read request latency (cycles)
read_latency[40-59]            =       175190   # Read request latency (cycles)
read_latency[60-79]            =       166539   # Read request latency (cycles)
read_latency[80-99]            =       109236   # Read request latency (cycles)
read_latency[100-119]          =        88627   # Read request latency (cycles)
read_latency[120-139]          =        78551   # Read request latency (cycles)
read_latency[140-159]          =        63703   # Read request latency (cycles)
read_latency[160-179]          =        53447   # Read request latency (cycles)
read_latency[180-199]          =        46097   # Read request latency (cycles)
read_latency[200-]             =       529796   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.30341e+08   # Write energy
read_energy                    =  6.97808e+09   # Read energy
act_energy                     =  8.99892e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.12461e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.03867e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9638e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84497e+09   # Active standby energy rank.1
average_read_latency           =      235.332   # Average read request latency (cycles)
average_interarrival           =      5.62775   # Average request interarrival latency (cycles)
total_energy                   =  2.11381e+10   # Total energy (pJ)
average_power                  =      2113.81   # Average power (mW)
average_bandwidth              =      15.1623   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        46901   # Number of WRITE/WRITEP commands
num_reads_done                 =      1759673   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1462183   # Number of read row buffer hits
num_read_cmds                  =      1759665   # Number of READ/READP commands
num_writes_done                =        46901   # Number of read requests issued
num_write_row_hits             =        29293   # Number of write row buffer hits
num_act_cmds                   =       317294   # Number of ACT commands
num_pre_cmds                   =       317265   # Number of PRE commands
num_ondemand_pres              =       291921   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9477695   # Cyles of rank active rank.0
rank_active_cycles.1           =      9426323   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       522305   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       573677   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1676365   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        56852   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        17289   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        12563   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9673   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6192   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4517   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3113   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2228   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1917   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15865   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            7   # Write cmd latency (cycles)
write_latency[60-79]           =           13   # Write cmd latency (cycles)
write_latency[80-99]           =           32   # Write cmd latency (cycles)
write_latency[100-119]         =           37   # Write cmd latency (cycles)
write_latency[120-139]         =           64   # Write cmd latency (cycles)
write_latency[140-159]         =           96   # Write cmd latency (cycles)
write_latency[160-179]         =          132   # Write cmd latency (cycles)
write_latency[180-199]         =          141   # Write cmd latency (cycles)
write_latency[200-]            =        46376   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       430225   # Read request latency (cycles)
read_latency[40-59]            =       180668   # Read request latency (cycles)
read_latency[60-79]            =       173426   # Read request latency (cycles)
read_latency[80-99]            =       111040   # Read request latency (cycles)
read_latency[100-119]          =        89050   # Read request latency (cycles)
read_latency[120-139]          =        79344   # Read request latency (cycles)
read_latency[140-159]          =        63307   # Read request latency (cycles)
read_latency[160-179]          =        51763   # Read request latency (cycles)
read_latency[180-199]          =        43807   # Read request latency (cycles)
read_latency[200-]             =       537036   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.3413e+08   # Write energy
read_energy                    =  7.09497e+09   # Read energy
act_energy                     =  8.68116e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.50706e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.75365e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91408e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88203e+09   # Active standby energy rank.1
average_read_latency           =      246.779   # Average read request latency (cycles)
average_interarrival           =       5.5351   # Average request interarrival latency (cycles)
total_energy                   =   2.1224e+10   # Total energy (pJ)
average_power                  =       2122.4   # Average power (mW)
average_bandwidth              =      15.4161   # Average bandwidth
