Project Information                          c:\snj\pt5220\sbp\pld\uproc00.rpt

MAX+plus II Compiler Report File
Version 8.2 1/12/98
Compiled: 04/08/99 15:32:28

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

uproc00   EPF6016TC144-2   13       21       0       24          1  %

User Pins:                 13       21       0  



Project Information                          c:\snj\pt5220\sbp\pld\uproc00.rpt

** FILE HIERARCHY **



|74138:1|
|74138:13|
|74374:24|
|74374:29|
|74374:27|


Device-Specific Information:                 c:\snj\pt5220\sbp\pld\uproc00.rpt
uproc00

***** Logic for device 'uproc00' compiled without errors.




Device: EPF6016TC144-2

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    Low-Voltage I/O                            = OFF

                                   W                               R R                    
                             S     R   W                         R E E                    
                             I   1 I   R                         E A A                    
                     R       N   0 T   I D               R R R R A D D   R                
                     E       G A M E   T U               E E E E D _ _   E             G  
                     A       L _ H _ D E A             ^ S S S S _ D D   S I           P  
                 D D D D     E B Z P 1 _ L F   F ^ V   D E E E E H R R   E N L G D D D S  
                 B B _ B   S _ _ _ H _ O _ I S R D C   A R R R R P A A   R T E _ B B B _  
                 U U N U A U S S S A S C S E A A C C G T V V V V O M M F V E V S U U U S  
                 S S O S D P E E E S E X E L M M L I N A E E E E S S B V E R E E S S S E  
                 6 5 T 2 D R L L L E L O L D P E K O D 0 D D D D 0 Y U 8 D N L L 7 4 3 L  
               --------------------------------------------------------------------------_ 
              / 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110   |_ 
             /    143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109    | 
      DBUS0 |  1                                                                         108 | FREQ_SEL 
      DBUS1 |  2                                                                         107 | RESERVED 
   RESERVED |  3                                                                         106 | RESERVED 
       ^nCE |  4                                                                         105 | ^CONF_DONE 
        GND |  5                                                                         104 | VCCIO 
     VCCINT |  6                                                                         103 | VCCINT 
      VCCIO |  7                                                                         102 | GND 
   RESERVED |  8                                                                         101 | RESERVED 
   RESERVED |  9                                                                         100 | RESERVED 
   RESERVED | 10                                                                          99 | RESERVED 
   RESERVED | 11                                                                          98 | RESERVED 
   RESERVED | 12                                                                          97 | RESERVED 
   RESERVED | 13                                                                          96 | RESERVED 
   RESERVED | 14                                                                          95 | RESERVED 
   RESERVED | 15                                                                          94 | RESERVED 
   RESERVED | 16                                                                          93 | RESERVED 
     ABUS15 | 17                                                                          92 | ABUS13 
        GND | 18                                                                          91 | VCCIO 
      VCCIO | 19                             EPF6016TC144-2                               90 | GND 
  WRITE_NOT | 20                                                                          89 | ABUS14 
   RESERVED | 21                                                                          88 | RESERVED 
   RESERVED | 22                                                                          87 | RESERVED 
   RESERVED | 23                                                                          86 | RESERVED 
   RESERVED | 24                                                                          85 | RESERVED 
   RESERVED | 25                                                                          84 | RESERVED 
   RESERVED | 26                                                                          83 | RESERVED 
   RESERVED | 27                                                                          82 | RESERVED 
   RESERVED | 28                                                                          81 | RESERVED 
   RESERVED | 29                                                                          80 | RESERVED 
        GND | 30                                                                          79 | RESERVED 
     VCCINT | 31                                                                          78 | VCCIO 
      VCCIO | 32                                                                          77 | VCCINT 
      ^MSEL | 33                                                                          76 | GND 
   RESERVED | 34                                                                          75 | RESERVED 
   RESERVED | 35                                                                          74 | RESERVED 
   RESERVED | 36                                                                          73 | RESERVED 
            |      38  40  42  44  46  48  50  52  54  56  58  60  62  64  66  68  70  72  _| 
             \   37  39  41  43  45  47  49  51  53  55  57  59  61  63  65  67  69  71   | 
              \--------------------------------------------------------------------------- 
                 R R R R R R R R R R R R R R R R ^ G V ^ R R R R R R R R R R R R R R R R  
                 E E E E E E E E E E E E E E E E n N C n E E E E E E E E E E E E E E E E  
                 S S S S S S S S S S S S S S S S C D C S S S S S S S S S S S S S S S S S  
                 E E E E E E E E E E E E E E E E O   I T E E E E E E E E E E E E E E E E  
                 R R R R R R R R R R R R R R R R N   O A R R R R R R R R R R R R R R R R  
                 V V V V V V V V V V V V V V V V F     T V V V V V V V V V V V V V V V V  
                 E E E E E E E E E E E E E E E E I     U E E E E E E E E E E E E E E E E  
                 D D D D D D D D D D D D D D D D G     S D D D D D D D D D D D D D D D D  
                                                                                          
                                                                                          
                                                                                          


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 or 3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System-Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.

Device-Specific Information:                 c:\snj\pt5220\sbp\pld\uproc00.rpt
uproc00

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1       7/10( 70%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      6/22( 27%)    4/22( 18%)      1/4
A2       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A3       4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      1/4
A4       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A5       4/10( 40%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      4/22( 18%)    2/22(  9%)      1/4
A6       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      1/4
A7       2/10( 20%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      3/22( 13%)    2/22(  9%)      0/4
A8       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      1/4
A9       1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A10      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4
A11      1/10( 10%)   0/10(  0%)   0/10(  0%)    0/2    0/2      0/1     0/1      2/22(  9%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            30/113    ( 26%)
Total logic cells used:                         24/1320   (  1%)
Average fan-in:                                 2.00/4    ( 50%)
Total fan-in:                                  48/5280    (  0%)

Total input pins required:                      13
Total output pins required:                     21
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     24
Total flipflops required:                       16
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                         0/1320   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      7   1   4   1   4   1   2   1   1   1   1   0   0   0   0   0   0   0   0   0   0   0     24
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:   7   1   4   1   4   1   2   1   1   1   1   0   0   0   0   0   0   0   0   0   0   0     24



Device-Specific Information:                 c:\snj\pt5220\sbp\pld\uproc00.rpt
uproc00

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code     INP  FBK  OUT  FBK  Name
  92      -    -    --      INPUT              0    0    0    8  ABUS13
  89      -    -    --      INPUT              0    0    0    8  ABUS14
  17      -    -    --      INPUT              0    0    0    8  ABUS15
   1      -    A    --      INPUT              0    0    0    2  DBUS0
   2      -    A    --      INPUT              0    0    0    2  DBUS1
 141      -    A    --      INPUT              0    0    0    3  DBUS2
 110      -    A    --      INPUT              0    0    0    1  DBUS3
 111      -    A    --      INPUT              0    0    0    1  DBUS4
 143      -    A    --      INPUT              0    0    0    3  DBUS5
 144      -    A    --      INPUT              0    0    0    2  DBUS6
 112      -    A    --      INPUT              0    0    0    2  DBUS7
 142      -    A    --      INPUT              0    0    0    3  READ_NOT
  20      -    -    --      INPUT              0    0    0    5  WRITE_NOT


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:                 c:\snj\pt5220\sbp\pld\uproc00.rpt
uproc00

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code     INP  FBK  OUT  FBK  Name
 137      -    -    04     OUTPUT          $   0    1    0    0  A_B_SEL
 140      -    -    01     OUTPUT          $   0    1    0    0  ADD
 132      -    -    08     OUTPUT          $   0    1    0    0  DUAL_SEL
 134      -    -    07     OUTPUT              0    1    0    0  D1_SEL
 131      -    -    09     OUTPUT              0    1    0    0  FIELD
 129      -    -    11     OUTPUT              0    1    0    0  FRAME
 108      -    A    --     OUTPUT              0    1    0    0  FREQ_SEL
 117      -    -    18     OUTPUT              0    1    0    0  FV8
 109      -    A    --     OUTPUT              0    1    0    0  GPS_SEL
 113      -    -    22     OUTPUT              0    1    0    0  G_SEL
 115      -    -    20     OUTPUT              0    1    0    0  INTERN
 114      -    -    21     OUTPUT              0    1    0    0  LEVEL
 118      -    -    18     OUTPUT              0    1    0    0  READ_DRAMBU
 119      -    -    17     OUTPUT              0    1    0    0  READ_DRAMSY
 120      -    -    16     OUTPUT              0    1    0    0  READ_HPOS0
 130      -    -    10     OUTPUT              0    1    0    0  SAMP
 138      -    -    03     OUTPUT          $   0    1    0    0  SINGLE_SEL
 139      -    -    02     OUTPUT          $   0    1    0    0  SUPR
 133      -    -    07     OUTPUT          $   0    1    0    0  WRITE_OCXO
 135      -    -    06     OUTPUT          $   0    1    0    0  WRITE_PHASE
 136      -    -    05     OUTPUT              0    1    0    0  10MHZ_SEL


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:                 c:\snj\pt5220\sbp\pld\uproc00.rpt
uproc00

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code     INP  FBK  OUT  FBK  Name
   -      2    A    07       AND2       !     4    0    1    0  |74138:1|Y0N (|74138:1|:15)
   -      3    A    09       AND2       !     4    0    1    0  |74138:1|Y2N (|74138:1|:17)
   -      2    A    11       AND2       !     4    0    1    0  |74138:1|Y3N (|74138:1|:18)
   -      4    A    01       AND2       !     4    0    0    6  |74138:13|Y1N (|74138:13|:16)
   -      3    A    05       AND2       !     4    0    0    2  |74138:13|Y2N (|74138:13|:17)
   -      2    A    05       AND2       !     4    0    1    0  |74138:13|Y3N (|74138:13|:18)
   -      2    A    10       AND2       !     4    0    0    8  |74138:13|Y6N (|74138:13|:21)
   -      1    A    07       AND2       !     4    0    1    0  |74138:13|Y7N (|74138:13|:22)
   -      2    A    01        DFF             1    1    1    0  |74374:24|:13
   -      1    A    01        DFF             1    1    1    0  |74374:24|:14
   -      3    A    01        DFF             1    1    1    0  |74374:24|:15
   -      5    A    01        DFF             1    1    1    0  |74374:24|:18
   -      6    A    01        DFF             1    1    1    0  |74374:24|:19
   -      7    A    01        DFF             1    1    1    0  |74374:24|:20
   -      5    A    05        DFF             1    1    1    0  |74374:27|:15
   -      4    A    05        DFF             1    1    1    0  |74374:27|:18
   -      2    A    02        DFF             1    1    1    0  |74374:29|:13
   -      2    A    04        DFF             1    1    1    0  |74374:29|:14
   -      2    A    06        DFF             1    1    1    0  |74374:29|:15
   -      4    A    03        DFF             1    1    1    0  |74374:29|:16
   -      2    A    03        DFF             1    1    1    0  |74374:29|:17
   -      2    A    08        DFF             1    1    1    0  |74374:29|:18
   -      6    A    03        DFF             1    1    1    0  |74374:29|:19
   -      1    A    03        DFF             1    1    1    0  |74374:29|:20


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:                 c:\snj\pt5220\sbp\pld\uproc00.rpt
uproc00

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      12/ 96( 12%)    12/ 48( 25%)     0/ 48(  0%)    9/20( 45%)      2/20( 10%)     0/20(  0%)
B:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
E:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
F:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
05:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
07:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
08:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)


Device-Specific Information:                 c:\snj\pt5220\sbp\pld\uproc00.rpt
uproc00

** CLOCK SIGNALS **

Type     Fan-out       Name
LCELL        8         |74138:13|Y6N
LCELL        6         |74138:13|Y1N
LCELL        2         |74138:13|Y2N


Device-Specific Information:                 c:\snj\pt5220\sbp\pld\uproc00.rpt
uproc00

** EQUATIONS **

ABUS13   : INPUT;
ABUS14   : INPUT;
ABUS15   : INPUT;
DBUS0    : INPUT;
DBUS1    : INPUT;
DBUS2    : INPUT;
DBUS3    : INPUT;
DBUS4    : INPUT;
DBUS5    : INPUT;
DBUS6    : INPUT;
DBUS7    : INPUT;
READ_NOT : INPUT;
WRITE_NOT : INPUT;

-- Node name is 'A_B_SEL' 
-- Equation name is 'A_B_SEL', type is output 
A_B_SEL  =  _LC1_A3;

-- Node name is 'ADD' 
-- Equation name is 'ADD', type is output 
ADD      =  _LC2_A1;

-- Node name is 'DUAL_SEL' 
-- Equation name is 'DUAL_SEL', type is output 
DUAL_SEL =  _LC2_A8;

-- Node name is 'D1_SEL' 
-- Equation name is 'D1_SEL', type is output 
D1_SEL   =  _LC2_A3;

-- Node name is 'FIELD' 
-- Equation name is 'FIELD', type is output 
FIELD    =  _LC5_A1;

-- Node name is 'FRAME' 
-- Equation name is 'FRAME', type is output 
FRAME    =  _LC6_A1;

-- Node name is 'FREQ_SEL' 
-- Equation name is 'FREQ_SEL', type is output 
FREQ_SEL =  _LC2_A6;

-- Node name is 'FV8' 
-- Equation name is 'FV8', type is output 
FV8      =  _LC7_A1;

-- Node name is 'GPS_SEL' 
-- Equation name is 'GPS_SEL', type is output 
GPS_SEL  =  _LC2_A4;

-- Node name is 'G_SEL' 
-- Equation name is 'G_SEL', type is output 
G_SEL    =  _LC2_A2;

-- Node name is 'INTERN' 
-- Equation name is 'INTERN', type is output 
INTERN   =  _LC5_A5;

-- Node name is 'LEVEL' 
-- Equation name is 'LEVEL', type is output 
LEVEL    =  _LC4_A5;

-- Node name is 'READ_DRAMBU' 
-- Equation name is 'READ_DRAMBU', type is output 
READ_DRAMBU = !_LC2_A11;

-- Node name is 'READ_DRAMSY' 
-- Equation name is 'READ_DRAMSY', type is output 
READ_DRAMSY = !_LC3_A9;

-- Node name is 'READ_HPOS0' 
-- Equation name is 'READ_HPOS0', type is output 
READ_HPOS0 = !_LC2_A7;

-- Node name is 'SAMP' 
-- Equation name is 'SAMP', type is output 
SAMP     =  _LC3_A1;

-- Node name is 'SINGLE_SEL' 
-- Equation name is 'SINGLE_SEL', type is output 
SINGLE_SEL =  _LC6_A3;

-- Node name is 'SUPR' 
-- Equation name is 'SUPR', type is output 
SUPR     =  _LC1_A1;

-- Node name is 'WRITE_OCXO' 
-- Equation name is 'WRITE_OCXO', type is output 
WRITE_OCXO = !_LC1_A7;

-- Node name is 'WRITE_PHASE' 
-- Equation name is 'WRITE_PHASE', type is output 
WRITE_PHASE = !_LC2_A5;

-- Node name is '10MHZ_SEL' 
-- Equation name is '10MHZ_SEL', type is output 
10MHZ_SEL =  _LC4_A3;

-- Node name is '|74138:1|:15' = '|74138:1|Y0N' 
-- Equation name is '_LC2_A7', type is buried 
!_LC2_A7 = _LC2_A7~NOT;
_LC2_A7~NOT = LCELL( _EQ001);
  _EQ001 = !ABUS13 & !ABUS14 & !ABUS15 & !READ_NOT;

-- Node name is '|74138:1|:17' = '|74138:1|Y2N' 
-- Equation name is '_LC3_A9', type is buried 
!_LC3_A9 = _LC3_A9~NOT;
_LC3_A9~NOT = LCELL( _EQ002);
  _EQ002 = !ABUS13 &  ABUS14 & !ABUS15 & !READ_NOT;

-- Node name is '|74138:1|:18' = '|74138:1|Y3N' 
-- Equation name is '_LC2_A11', type is buried 
!_LC2_A11 = _LC2_A11~NOT;
_LC2_A11~NOT = LCELL( _EQ003);
  _EQ003 =  ABUS13 &  ABUS14 & !ABUS15 & !READ_NOT;

-- Node name is '|74138:13|:16' = '|74138:13|Y1N' 
-- Equation name is '_LC4_A1', type is buried 
!_LC4_A1 = _LC4_A1~NOT;
_LC4_A1~NOT = LCELL( _EQ004);
  _EQ004 =  ABUS13 & !ABUS14 & !ABUS15 & !WRITE_NOT;

-- Node name is '|74138:13|:17' = '|74138:13|Y2N' 
-- Equation name is '_LC3_A5', type is buried 
!_LC3_A5 = _LC3_A5~NOT;
_LC3_A5~NOT = LCELL( _EQ005);
  _EQ005 = !ABUS13 &  ABUS14 & !ABUS15 & !WRITE_NOT;

-- Node name is '|74138:13|:18' = '|74138:13|Y3N' 
-- Equation name is '_LC2_A5', type is buried 
!_LC2_A5 = _LC2_A5~NOT;
_LC2_A5~NOT = LCELL( _EQ006);
  _EQ006 =  ABUS13 &  ABUS14 & !ABUS15 & !WRITE_NOT;

-- Node name is '|74138:13|:21' = '|74138:13|Y6N' 
-- Equation name is '_LC2_A10', type is buried 
!_LC2_A10 = _LC2_A10~NOT;
_LC2_A10~NOT = LCELL( _EQ007);
  _EQ007 = !ABUS13 &  ABUS14 &  ABUS15 & !WRITE_NOT;

-- Node name is '|74138:13|:22' = '|74138:13|Y7N' 
-- Equation name is '_LC1_A7', type is buried 
!_LC1_A7 = _LC1_A7~NOT;
_LC1_A7~NOT = LCELL( _EQ008);
  _EQ008 =  ABUS13 &  ABUS14 &  ABUS15 & !WRITE_NOT;

-- Node name is '|74374:24|:13' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = DFF( DBUS0, !_LC4_A1,  VCC,  VCC);

-- Node name is '|74374:24|:14' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFF( DBUS1, !_LC4_A1,  VCC,  VCC);

-- Node name is '|74374:24|:15' 
-- Equation name is '_LC3_A1', type is buried 
_LC3_A1  = DFF( DBUS2, !_LC4_A1,  VCC,  VCC);

-- Node name is '|74374:24|:18' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = DFF( DBUS5, !_LC4_A1,  VCC,  VCC);

-- Node name is '|74374:24|:19' 
-- Equation name is '_LC6_A1', type is buried 
_LC6_A1  = DFF( DBUS6, !_LC4_A1,  VCC,  VCC);

-- Node name is '|74374:24|:20' 
-- Equation name is '_LC7_A1', type is buried 
_LC7_A1  = DFF( DBUS7, !_LC4_A1,  VCC,  VCC);

-- Node name is '|74374:27|:15' 
-- Equation name is '_LC5_A5', type is buried 
_LC5_A5  = DFF( DBUS2, !_LC3_A5,  VCC,  VCC);

-- Node name is '|74374:27|:18' 
-- Equation name is '_LC4_A5', type is buried 
_LC4_A5  = DFF( DBUS5, !_LC3_A5,  VCC,  VCC);

-- Node name is '|74374:29|:13' 
-- Equation name is '_LC2_A2', type is buried 
_LC2_A2  = DFF( DBUS0, !_LC2_A10,  VCC,  VCC);

-- Node name is '|74374:29|:14' 
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = DFF( DBUS1, !_LC2_A10,  VCC,  VCC);

-- Node name is '|74374:29|:15' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = DFF( DBUS2, !_LC2_A10,  VCC,  VCC);

-- Node name is '|74374:29|:16' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = DFF( DBUS3, !_LC2_A10,  VCC,  VCC);

-- Node name is '|74374:29|:17' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFF( DBUS4, !_LC2_A10,  VCC,  VCC);

-- Node name is '|74374:29|:18' 
-- Equation name is '_LC2_A8', type is buried 
_LC2_A8  = DFF( DBUS5, !_LC2_A10,  VCC,  VCC);

-- Node name is '|74374:29|:19' 
-- Equation name is '_LC6_A3', type is buried 
_LC6_A3  = DFF( DBUS6, !_LC2_A10,  VCC,  VCC);

-- Node name is '|74374:29|:20' 
-- Equation name is '_LC1_A3', type is buried 
_LC1_A3  = DFF( DBUS7, !_LC2_A10,  VCC,  VCC);



Project Information                          c:\snj\pt5220\sbp\pld\uproc00.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:02
   Fitter                                 00:00:29
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:37


Memory Allocated
-----------------

Peak memory allocated during compilation  = 13,772K
