{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523996692266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523996692266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 15:24:52 2018 " "Processing started: Tue Apr 17 15:24:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523996692266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523996692266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523996692266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523996693213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 3 3 " "Found 3 design units, including 3 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos_lut " "Found entity 2: cos_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""} { "Info" "ISGN_ENTITY_NAME" "3 ray_lut " "Found entity 3: ray_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_lut.sv 2 2 " "Found 2 design units, including 2 entities, in source file ang_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 y_ang_lut " "Found entity 1: y_ang_lut" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""} { "Info" "ISGN_ENTITY_NAME" "2 x_ang_lut " "Found entity 2: x_ang_lut" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_mouse_controller.sv(15) " "Verilog HDL information at ps2_mouse_controller.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523996704695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2m " "Found entity 1: ps2m" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_level " "Found entity 1: final_top_level" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector.sv 7 7 " "Found 7 design units, including 7 entities, in source file vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_vector " "Found entity 1: add_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_vector " "Found entity 2: sub_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_real " "Found entity 3: mult_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""} { "Info" "ISGN_ENTITY_NAME" "4 div_real " "Found entity 4: div_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""} { "Info" "ISGN_ENTITY_NAME" "5 dot_product_scale " "Found entity 5: dot_product_scale" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""} { "Info" "ISGN_ENTITY_NAME" "6 normalize_vector " "Found entity 6: normalize_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""} { "Info" "ISGN_ENTITY_NAME" "7 sqrt_real " "Found entity 7: sqrt_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sphere_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_reg " "Found entity 1: sphere_reg" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeupdate.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeupdate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment_write " "Found entity 1: increment_write" {  } { { "WriteUpdate.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/WriteUpdate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/color_mapper.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523996704727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523996704727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dPhi ang_lut.sv(133) " "Verilog HDL Implicit Net warning at ang_lut.sv(133): created implicit net for \"dPhi\"" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523996704727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk final_top_level.sv(41) " "Verilog HDL Implicit Net warning at final_top_level.sv(41): created implicit net for \"Clk\"" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523996704727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Write_Index frame_buffer.sv(14) " "Verilog HDL Implicit Net warning at frame_buffer.sv(14): created implicit net for \"Write_Index\"" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523996704727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Read_Index frame_buffer.sv(15) " "Verilog HDL Implicit Net warning at frame_buffer.sv(15): created implicit net for \"Read_Index\"" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523996704727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "radsq collision_detection.sv(21) " "Verilog HDL Implicit Net warning at collision_detection.sv(21): created implicit net for \"radsq\"" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523996704727 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk lut.sv(56) " "Verilog HDL error at lut.sv(56): object \"clk\" is not declared" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1523996704727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.0/Programs/385FinalProject/output_files/final_project_top.map.smsg " "Generated suppressed messages file C:/altera/15.0/Programs/385FinalProject/output_files/final_project_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523996704758 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523996705008 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 17 15:25:05 2018 " "Processing ended: Tue Apr 17 15:25:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523996705008 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523996705008 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523996705008 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523996705008 ""}
