{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ansiportlist_2.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 74,
        "elaboration_time(ms)": 55.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 55.7,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ansiportlist.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 72.7,
        "elaboration_time(ms)": 59.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 59.6,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binops.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 74.4,
        "elaboration_time(ms)": 55.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 56.3,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "blob_merge.v",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 7443,
        "elaboration_time(ms)": 7299,
        "optimization_time(ms)": 18.1,
        "techmap_time(ms)": 70.2,
        "synthesis_time(ms)": 7387.3,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 17895,
        "latch": 532,
        "Adder": 3476,
        "generic logic size": 4,
        "Longest Path": 307,
        "Average Path": 4,
        "Estimated LUTs": 19287,
        "Total Node": 21904
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_base_memory.v",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 71.2,
        "elaboration_time(ms)": 52.7,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.9,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 4,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 17
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_DL_four_bit_adder_continuous_assign_using_vectors.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 75,
        "elaboration_time(ms)": 56.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 56.5,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bm_sfifo_rtl.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 111,
        "elaboration_time(ms)": 97.1,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 97.9,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 61,
        "latch": 12,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 61,
        "Total Node": 97
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_cordic_v_18_18_18.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 2096.5,
        "elaboration_time(ms)": 2001.4,
        "optimization_time(ms)": 10.6,
        "techmap_time(ms)": 30.3,
        "synthesis_time(ms)": 2042.3,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7433,
        "latch": 2052,
        "Adder": 1711,
        "generic logic size": 4,
        "Longest Path": 857,
        "Average Path": 4,
        "Estimated LUTs": 7685,
        "Total Node": 11197
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_cordic_v_8_8_8.v",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 579.1,
        "elaboration_time(ms)": 548,
        "optimization_time(ms)": 1.7,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 554.2,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1542,
        "latch": 432,
        "Adder": 360,
        "generic logic size": 4,
        "Longest Path": 227,
        "Average Path": 4,
        "Estimated LUTs": 1574,
        "Total Node": 2335
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fft_256_8.v",
        "max_rss(MiB)": 37.1,
        "exec_time(ms)": 5094.7,
        "elaboration_time(ms)": 5002.6,
        "optimization_time(ms)": 3.5,
        "techmap_time(ms)": 37.4,
        "synthesis_time(ms)": 5043.5,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 9242,
        "latch": 2631,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 308,
        "Average Path": 6,
        "Estimated LUTs": 9862,
        "Total Node": 12453
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fir_24_16_16.v",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 2562.6,
        "elaboration_time(ms)": 2486.3,
        "optimization_time(ms)": 5.5,
        "techmap_time(ms)": 21.9,
        "synthesis_time(ms)": 2513.8,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 400,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 98,
        "Average Path": 5,
        "Estimated LUTs": 400,
        "Total Node": 3380
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "cf_fir_3_8_8.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 178.5,
        "elaboration_time(ms)": 158.7,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 159.3,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 32,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 240
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ch_intrinsics.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 251.5,
        "elaboration_time(ms)": 231.6,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 232.7,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 437,
        "latch": 199,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 3,
        "Estimated LUTs": 462,
        "Total Node": 645
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "CRC33_D264.v",
        "max_rss(MiB)": 12.6,
        "exec_time(ms)": 512,
        "elaboration_time(ms)": 485.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 6.3,
        "synthesis_time(ms)": 491.9,
        "Pi": 297,
        "Po": 33,
        "logic element": 1656,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 6,
        "Estimated LUTs": 1656,
        "Total Node": 1656
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq1.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 204.1,
        "elaboration_time(ms)": 182.3,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 1.3,
        "synthesis_time(ms)": 184,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 86,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 882
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "diffeq2.v",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 116.4,
        "elaboration_time(ms)": 95.6,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 96.6,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 585
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "fir_scu_rtl_restructured_for_cmm_exp.v",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 317,
        "elaboration_time(ms)": 294.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 297.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 731,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 4,
        "Estimated LUTs": 802,
        "Total Node": 969
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "iir1.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 330.3,
        "elaboration_time(ms)": 306.3,
        "optimization_time(ms)": 0.9,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 309.9,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 778,
        "latch": 188,
        "Adder": 173,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 106,
        "Average Path": 5,
        "Estimated LUTs": 782,
        "Total Node": 1146
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "iir_no_combinational.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 275.4,
        "elaboration_time(ms)": 256.2,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 256.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 25,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 27,
        "Total Node": 42
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LU8PEEng.v",
        "max_rss(MiB)": 235.9,
        "exec_time(ms)": 23145.5,
        "elaboration_time(ms)": 22638.8,
        "optimization_time(ms)": 85.7,
        "techmap_time(ms)": 251.4,
        "synthesis_time(ms)": 22975.9,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53045,
        "latch": 6468,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 4914,
        "Average Path": 4,
        "Estimated LUTs": 56402,
        "Total Node": 65680
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "matmul.v",
        "warnings": [
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~2) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~3) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~4) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~5) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~6) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~7) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~8) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~9) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~10) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~11) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~12) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~13) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~14) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~15) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~16) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~17) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~18) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~19) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~20) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~21) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~22) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~23) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~24) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~25) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~26) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~27) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~28) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~29) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~30) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$lt_A_Y_$mux_S_Y_$add_A_Y~31) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~2) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~3) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~4) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~5) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~6) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~7) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~8) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~9) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~10) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~11) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~12) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~13) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~14) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~15) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~16) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~17) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~18) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~19) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~20) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~21) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~22) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~23) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~24) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~25) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~26) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~27) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~28) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~29) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~30) exceeds the size of its connected port, will be left unconnected",
            "[NETLIST] Input pin (matrix_multiplication^addr_tmp_$sub_A_Y_$add_B_Y~31) exceeds the size of its connected port, will be left unconnected"
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 149.9,
        "elaboration_time(ms)": 131.3,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 131.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 28,
        "latch": 5,
        "Adder": 13,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 28,
        "Total Node": 49
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mcml.v",
        "max_rss(MiB)": 646.9,
        "exec_time(ms)": 105390.7,
        "elaboration_time(ms)": 104318.4,
        "optimization_time(ms)": 114.3,
        "techmap_time(ms)": 551,
        "synthesis_time(ms)": 104983.7,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184107,
        "latch": 51617,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 19905,
        "Average Path": 4,
        "Estimated LUTs": 192917,
        "Total Node": 263458
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memory_controller.v",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 100.9,
        "elaboration_time(ms)": 81.2,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 81.4,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "latch": 12,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Total Node": 21
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mkPktMerge.v",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 1000.3,
        "elaboration_time(ms)": 939.7,
        "optimization_time(ms)": 12.6,
        "techmap_time(ms)": 11.7,
        "synthesis_time(ms)": 964,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 515,
        "latch": 36,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 105,
        "Average Path": 4,
        "Estimated LUTs": 515,
        "Total Node": 1053
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "oc54_cpu.v",
        "max_rss(MiB)": 20.3,
        "exec_time(ms)": 1589.6,
        "elaboration_time(ms)": 1532.4,
        "optimization_time(ms)": 2,
        "techmap_time(ms)": 21.6,
        "synthesis_time(ms)": 1556.2,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 3937,
        "latch": 419,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1040,
        "Average Path": 4,
        "Estimated LUTs": 4142,
        "Total Node": 4857
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "paj_framebuftop_hierarchy_no_mem_no_combinational.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 518.3,
        "elaboration_time(ms)": 490.1,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 5.7,
        "synthesis_time(ms)": 496.5,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1586,
        "latch": 599,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 90,
        "Average Path": 4,
        "Estimated LUTs": 1633,
        "Total Node": 2328
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sha.v",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 1548.8,
        "elaboration_time(ms)": 1496.4,
        "optimization_time(ms)": 1.1,
        "techmap_time(ms)": 18.3,
        "synthesis_time(ms)": 1515.8,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4838,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2427,
        "Average Path": 4,
        "Estimated LUTs": 5061,
        "Total Node": 6058
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision0.v",
        "max_rss(MiB)": 71.3,
        "exec_time(ms)": 15185.3,
        "elaboration_time(ms)": 15043.5,
        "optimization_time(ms)": 24,
        "techmap_time(ms)": 44.5,
        "synthesis_time(ms)": 15112,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 11063,
        "latch": 12272,
        "Adder": 2815,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 183,
        "Average Path": 4,
        "Estimated LUTs": 11207,
        "Total Node": 27175
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision1.v",
        "max_rss(MiB)": 91,
        "exec_time(ms)": 5716.8,
        "elaboration_time(ms)": 5550.8,
        "optimization_time(ms)": 14.5,
        "techmap_time(ms)": 67.7,
        "synthesis_time(ms)": 5632.9,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11231,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 4,
        "Estimated LUTs": 11258,
        "Total Node": 25189
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision2.v",
        "max_rss(MiB)": 110.6,
        "exec_time(ms)": 4772.3,
        "elaboration_time(ms)": 4530.8,
        "optimization_time(ms)": 30.1,
        "techmap_time(ms)": 83.7,
        "synthesis_time(ms)": 4644.6,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10247,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10261,
        "Total Node": 39870
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "stereovision3.v",
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 803.2,
        "elaboration_time(ms)": 758.9,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 3.8,
        "synthesis_time(ms)": 762.9,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1140,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 1453,
        "Total Node": 1269
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
