TimeQuest Timing Analyzer report for servo
Sun May 28 19:54:30 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_1mhz'
 13. Slow 1200mV 85C Model Setup: 'mclk'
 14. Slow 1200mV 85C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
 15. Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 16. Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 17. Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_1mhz'
 18. Slow 1200mV 85C Model Hold: 'mclk'
 19. Slow 1200mV 85C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'
 57. Slow 1200mV 0C Model Setup: 'mclk'
 58. Slow 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
 59. Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
 60. Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
 61. Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'
 62. Slow 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
 63. Slow 1200mV 0C Model Hold: 'mclk'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 94. Fast 1200mV 0C Model Setup Summary
 95. Fast 1200mV 0C Model Hold Summary
 96. Fast 1200mV 0C Model Recovery Summary
 97. Fast 1200mV 0C Model Removal Summary
 98. Fast 1200mV 0C Model Minimum Pulse Width Summary
 99. Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'
100. Fast 1200mV 0C Model Setup: 'mclk'
101. Fast 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'
102. Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'
103. Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'
104. Fast 1200mV 0C Model Hold: 'mclk'
105. Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'
106. Fast 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Propagation Delay
116. Minimum Propagation Delay
117. MTBF Summary
118. Synchronizer Summary
119. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
137. Multicorner Timing Analysis Summary
138. Setup Times
139. Hold Times
140. Clock to Output Times
141. Minimum Clock to Output Times
142. Propagation Delay
143. Minimum Propagation Delay
144. Board Trace Model Assignments
145. Input Transition Times
146. Signal Integrity Metrics (Slow 1200mv 0c Model)
147. Signal Integrity Metrics (Slow 1200mv 85c Model)
148. Signal Integrity Metrics (Fast 1200mv 0c Model)
149. Setup Transfers
150. Hold Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; servo                                              ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; clk_200hz:clk_200hz|clk_200hz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_200hz:clk_200hz|clk_200hz }     ;
; clock_100hz:clock_100hz|clk_100hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_100hz:clock_100hz|clk_100hz } ;
; clock_var:clock_var|clk_1mhz      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_var:clock_var|clk_1mhz }      ;
; mclk                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mclk }                              ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 172.27 MHz ; 172.27 MHz      ; clock_var:clock_var|clk_1mhz      ;                                                ;
; 222.37 MHz ; 222.37 MHz      ; mclk                              ;                                                ;
; 256.61 MHz ; 256.61 MHz      ; clk_200hz:clk_200hz|clk_200hz     ;                                                ;
; 290.44 MHz ; 270.78 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -4.805 ; -293.032      ;
; mclk                              ; -3.497 ; -143.062      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.897 ; -87.024       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.443 ; -62.183       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.337 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.385 ; 0.000         ;
; mclk                              ; 0.401 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.402 ; 0.000         ;
+-----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -110.940      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.693 ; -76.922       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.693 ; -71.044       ;
; clock_var:clock_var|clk_1mhz      ; -1.285 ; -104.085      ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                           ;
+--------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.805 ; motor1:motor1|control[4]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.721      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.789 ; motor1:motor1|control[2]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.705      ;
; -4.742 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 6.030      ;
; -4.742 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 6.030      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.729 ; motor1:motor1|control[11] ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.645      ;
; -4.726 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 6.014      ;
; -4.726 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 6.014      ;
; -4.695 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.300      ; 5.993      ;
; -4.679 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.300      ; 5.977      ;
; -4.666 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 5.954      ;
; -4.666 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 5.954      ;
; -4.665 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.084     ; 5.579      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.665 ; motor1:motor1|control[8]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.476     ; 5.187      ;
; -4.649 ; motor1:motor1|control[2]  ; motor1:motor1|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.084     ; 5.563      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.623 ; motor1:motor1|control[3]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.539      ;
; -4.619 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.300      ; 5.917      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.605 ; motor1:motor1|control[1]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.521      ;
; -4.602 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.104     ; 5.496      ;
; -4.602 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.104     ; 5.496      ;
; -4.589 ; motor1:motor1|control[11] ; motor1:motor1|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.084     ; 5.503      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.567 ; motor1:motor1|control[7]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.483      ;
; -4.560 ; motor1:motor1|control[3]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 5.848      ;
; -4.560 ; motor1:motor1|control[3]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 5.848      ;
; -4.558 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[9] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.094     ; 5.462      ;
; -4.557 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.094     ; 5.461      ;
; -4.555 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.094     ; 5.459      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.546 ; motor1:motor1|control[5]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.082     ; 5.462      ;
; -4.542 ; motor1:motor1|control[1]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.290      ; 5.830      ;
+--------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mclk'                                                                                                                      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.497 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 4.380      ;
; -3.410 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 4.293      ;
; -3.306 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 4.189      ;
; -3.297 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 4.180      ;
; -3.272 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 4.155      ;
; -3.262 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.083     ; 4.177      ;
; -3.251 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 4.134      ;
; -3.187 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 4.070      ;
; -3.102 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.985      ;
; -3.101 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.083     ; 4.016      ;
; -3.077 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.960      ;
; -3.075 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.958      ;
; -3.070 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.953      ;
; -3.051 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.934      ;
; -2.977 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.860      ;
; -2.959 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.842      ;
; -2.949 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.832      ;
; -2.948 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.831      ;
; -2.942 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.825      ;
; -2.894 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.811      ;
; -2.892 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.775      ;
; -2.878 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.795      ;
; -2.850 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.733      ;
; -2.849 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.732      ;
; -2.796 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.712      ;
; -2.786 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.669      ;
; -2.772 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.688      ;
; -2.771 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.687      ;
; -2.751 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.667      ;
; -2.721 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.604      ;
; -2.721 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.637      ;
; -2.711 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.627      ;
; -2.709 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.626      ;
; -2.708 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.625      ;
; -2.707 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.624      ;
; -2.703 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.619      ;
; -2.702 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.618      ;
; -2.702 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.618      ;
; -2.681 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.598      ;
; -2.672 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.588      ;
; -2.663 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.579      ;
; -2.660 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.543      ;
; -2.634 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.549      ;
; -2.631 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.548      ;
; -2.602 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.518      ;
; -2.601 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.517      ;
; -2.597 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.514      ;
; -2.596 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.513      ;
; -2.595 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.512      ;
; -2.562 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.479      ;
; -2.556 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.473      ;
; -2.555 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.471      ;
; -2.555 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.472      ;
; -2.554 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.471      ;
; -2.550 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.466      ;
; -2.547 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.464      ;
; -2.546 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.463      ;
; -2.545 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.462      ;
; -2.535 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.451      ;
; -2.533 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.449      ;
; -2.532 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.448      ;
; -2.521 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.437      ;
; -2.518 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.434      ;
; -2.516 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.431      ;
; -2.505 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.388      ;
; -2.502 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.418      ;
; -2.498 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.381      ;
; -2.496 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.413      ;
; -2.495 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.412      ;
; -2.494 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.411      ;
; -2.491 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.407      ;
; -2.485 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.402      ;
; -2.474 ; transmitter:uart_Tx|data[1]         ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.514     ; 2.958      ;
; -2.460 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.377      ;
; -2.438 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.355      ;
; -2.437 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.354      ;
; -2.436 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.353      ;
; -2.424 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.340      ;
; -2.418 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.301      ;
; -2.411 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.115     ; 3.294      ;
; -2.401 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.317      ;
; -2.397 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.313      ;
; -2.378 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.295      ;
; -2.377 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.294      ;
; -2.376 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.293      ;
; -2.365 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.281      ;
; -2.362 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.278      ;
; -2.355 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.270      ;
; -2.353 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.083     ; 3.268      ;
; -2.353 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.269      ;
; -2.349 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.265      ;
; -2.343 ; transmitter:uart_Tx|data[5]         ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.514     ; 2.827      ;
; -2.342 ; clock_var:clock_var|counter[5]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.259      ;
; -2.340 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.257      ;
; -2.339 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.256      ;
; -2.338 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.081     ; 3.255      ;
; -2.338 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.254      ;
; -2.336 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.252      ;
; -2.333 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.249      ;
; -2.329 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.082     ; 3.245      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.897 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.816      ;
; -2.896 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.815      ;
; -2.805 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.722      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.721      ;
; -2.803 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.721      ;
; -2.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.687      ;
; -2.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.686      ;
; -2.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.668      ;
; -2.748 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.667      ;
; -2.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.660      ;
; -2.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.659      ;
; -2.723 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.642      ;
; -2.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.641      ;
; -2.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.633      ;
; -2.703 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.619      ;
; -2.692 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.610      ;
; -2.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.586      ;
; -2.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.586      ;
; -2.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.586      ;
; -2.667 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.586      ;
; -2.654 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.572      ;
; -2.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.561      ;
; -2.641 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.558      ;
; -2.640 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.557      ;
; -2.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.557      ;
; -2.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.543      ;
; -2.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.537      ;
; -2.606 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.525      ;
; -2.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.524      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.729      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.729      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.729      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.729      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.729      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.729      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.729      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.729      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.519      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.519      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.519      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.519      ;
; -2.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.519      ;
; -2.598 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.514      ;
; -2.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.502      ;
; -2.575 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.492      ;
; -2.575 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.492      ;
; -2.575 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.492      ;
; -2.575 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.492      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.483      ;
; -2.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.479      ;
; -2.557 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.475      ;
; -2.543 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.459      ;
; -2.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.460      ;
; -2.539 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.457      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.457      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.457      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.457      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.457      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.452      ;
; -2.533 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.452      ;
; -2.532 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.451      ;
; -2.523 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.440      ;
; -2.522 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.439      ;
; -2.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.438      ;
; -2.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.438      ;
; -2.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.438      ;
; -2.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.438      ;
; -2.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.434      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.429      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.635      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.635      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.635      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.635      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.635      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.635      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.635      ;
; -2.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.201      ; 3.635      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.081     ; 3.428      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.430      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.430      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.430      ;
; -2.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.430      ;
; -2.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.417      ;
; -2.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.417      ;
; -2.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.417      ;
; -2.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.417      ;
; -2.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.082     ; 3.417      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.080     ; 3.414      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.412      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.412      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.412      ;
; -2.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.079     ; 3.412      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.600      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.600      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.600      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.600      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.600      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.600      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.600      ;
; -2.475 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.203      ; 3.600      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.765      ;
; -2.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.765      ;
; -2.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.770      ;
; -2.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.739      ;
; -2.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.739      ;
; -2.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.744      ;
; -2.415 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.737      ;
; -2.415 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.737      ;
; -2.413 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.741      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.721      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.721      ;
; -2.397 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.725      ;
; -2.298 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.597      ;
; -2.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.596      ;
; -2.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.596      ;
; -2.297 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.596      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.595      ;
; -2.293 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.592      ;
; -2.292 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.591      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.590      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.590      ;
; -2.291 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.590      ;
; -2.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.589      ;
; -2.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.586      ;
; -2.285 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.607      ;
; -2.285 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.607      ;
; -2.284 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.583      ;
; -2.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.611      ;
; -2.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.582      ;
; -2.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.582      ;
; -2.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.582      ;
; -2.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.581      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.579      ;
; -2.279 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.578      ;
; -2.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.575      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.574      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.574      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.574      ;
; -2.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.573      ;
; -2.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.573      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.570      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.565      ;
; -2.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.584      ;
; -2.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.584      ;
; -2.261 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.589      ;
; -2.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.557      ;
; -2.162 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.461      ;
; -2.161 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.460      ;
; -2.161 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.460      ;
; -2.161 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.460      ;
; -2.160 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.459      ;
; -2.157 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.456      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.477      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.477      ;
; -2.154 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.482      ;
; -2.144 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.443      ;
; -2.129 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.451      ;
; -2.129 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.451      ;
; -2.128 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.456      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.127 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.044      ;
; -2.113 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.435      ;
; -2.113 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.435      ;
; -2.112 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.440      ;
; -2.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.433      ;
; -2.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.284      ; 3.433      ;
; -2.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.410      ;
; -2.110 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.290      ; 3.438      ;
; -2.110 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.409      ;
; -2.110 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.409      ;
; -2.107 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.406      ;
; -2.106 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.405      ;
; -2.103 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.402      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.018      ;
; -2.100 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.423      ;
; -2.100 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.285      ; 3.423      ;
; -2.099 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.291      ; 3.428      ;
; -2.098 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.397      ;
; -2.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.301      ; 3.396      ;
; -2.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.012      ;
; -2.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.012      ;
; -2.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.012      ;
; -2.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.012      ;
; -2.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.012      ;
; -2.095 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.081     ; 3.012      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.337 ; motor1:motor1|data_out[4]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.951      ; 1.530      ;
; 0.348 ; motor1:motor1|data_out[10]                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.961      ; 1.551      ;
; 0.367 ; motor1:motor1|data_out[3]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.961      ; 1.570      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.039      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; motor1:motor1|data_out[8]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.951      ; 1.580      ;
; 0.392 ; motor1:motor1|data_out[0]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.951      ; 1.585      ;
; 0.403 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.067      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.687      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.069      ;
; 0.406 ; motor1:motor1|data_out[5]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.961      ; 1.609      ;
; 0.411 ; motor1:motor1|data_out[9]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.961      ; 1.614      ;
; 0.427 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.710      ;
; 0.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.696      ;
; 0.432 ; motor1:motor1|data_out[1]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.951      ; 1.625      ;
; 0.459 ; motor1:motor1|data_out[11]                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.961      ; 1.662      ;
; 0.476 ; motor1:motor1|data_out[2]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.951      ; 1.669      ;
; 0.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.177      ;
; 0.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.810      ;
; 0.553 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.081      ; 0.820      ;
; 0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 0.863      ;
; 0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 0.887      ;
; 0.622 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.905      ;
; 0.643 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.926      ;
; 0.658 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.941      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.942      ;
; 0.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.948      ;
; 0.668 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.951      ;
; 0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.952      ;
; 0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.955      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.963      ;
; 0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.982      ;
; 0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 0.987      ;
; 0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.371      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.372      ;
; 0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.032      ;
; 0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.072      ;
; 0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.489      ;
; 0.902 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.185      ;
; 0.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.199      ;
; 0.923 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.587      ;
; 0.925 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.208      ;
; 0.929 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.212      ;
; 0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.606      ;
; 0.980 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.645      ;
; 1.006 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.670      ;
; 1.018 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.301      ;
; 1.020 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.303      ;
; 1.037 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.320      ;
; 1.042 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.325      ;
; 1.045 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.328      ;
; 1.046 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.329      ;
; 1.063 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.346      ;
; 1.066 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.349      ;
; 1.067 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.350      ;
; 1.093 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.376      ;
; 1.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.394      ;
; 1.111 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.394      ;
; 1.112 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.395      ;
; 1.117 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.393      ;
; 1.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.395      ;
; 1.140 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.805      ;
; 1.140 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.805      ;
; 1.140 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.805      ;
; 1.140 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.805      ;
; 1.140 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.805      ;
; 1.140 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 1.805      ;
; 1.144 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.427      ;
; 1.169 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.445      ;
; 1.172 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.455      ;
; 1.177 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.080      ; 1.443      ;
; 1.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.459      ;
; 1.198 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.481      ;
; 1.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.486      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.442      ; 1.888      ;
; 1.255 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.538      ;
; 1.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.541      ;
; 1.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.090      ; 1.535      ;
; 1.259 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.542      ;
; 1.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.551      ;
; 1.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.301     ; 1.168      ;
; 1.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.570      ;
; 1.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.570      ;
; 1.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.097      ; 1.571      ;
; 1.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.301     ; 1.180      ;
; 1.335 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 2.000      ;
; 1.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.448      ; 2.008      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 2.007      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.301     ; 1.228      ;
; 1.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 2.010      ;
; 1.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.479      ; 2.011      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                           ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.385 ; motor1:motor1|data_reg[7] ; motor1:motor1|data_reg[7] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; motor1:motor1|data_reg[6] ; motor1:motor1|data_reg[6] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; motor1:motor1|data_reg[5] ; motor1:motor1|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; motor1:motor1|data_reg[4] ; motor1:motor1|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; motor1:motor1|data_reg[3] ; motor1:motor1|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; motor1:motor1|data_reg[2] ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; motor1:motor1|data_reg[1] ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; motor1:motor1|data_reg[0] ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 0.669      ;
; 0.402 ; motor2:motor2|control[10] ; motor2:motor2|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; motor2:motor2|control[1]  ; motor2:motor2|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; motor2:motor2|control[9]  ; motor2:motor2|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; motor2:motor2|control[8]  ; motor2:motor2|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; motor2:motor2|control[5]  ; motor2:motor2|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; motor2:motor2|control[6]  ; motor2:motor2|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; motor2:motor2|control[2]  ; motor2:motor2|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.657 ; motor1:motor1|counter[13] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; motor1:motor1|counter[12] ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.924      ;
; 0.661 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.928      ;
; 0.665 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.932      ;
; 0.679 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.946      ;
; 0.680 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.947      ;
; 0.683 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.950      ;
; 0.687 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.954      ;
; 0.687 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.954      ;
; 0.690 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 0.957      ;
; 0.933 ; motor1:motor1|counter[14] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.098      ; 1.217      ;
; 0.982 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.249      ;
; 0.984 ; motor1:motor1|counter[12] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.251      ;
; 0.994 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.261      ;
; 0.997 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.264      ;
; 0.999 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.266      ;
; 1.004 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.271      ;
; 1.010 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.277      ;
; 1.011 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.278      ;
; 1.014 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.281      ;
; 1.015 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.282      ;
; 1.019 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.286      ;
; 1.048 ; motor1:motor1|counter[13] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.543      ; 1.777      ;
; 1.063 ; motor1:motor1|counter[12] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.543      ; 1.792      ;
; 1.079 ; motor1:motor1|counter[10] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.511      ; 1.776      ;
; 1.093 ; motor1:motor1|control[7]  ; motor1:motor1|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.476      ; 1.755      ;
; 1.108 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.375      ;
; 1.119 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.386      ;
; 1.120 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.387      ;
; 1.125 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.392      ;
; 1.125 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.392      ;
; 1.130 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.397      ;
; 1.132 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.399      ;
; 1.137 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.404      ;
; 1.140 ; motor4:motor4|control[11] ; motor4:motor4|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.407      ;
; 1.145 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.412      ;
; 1.150 ; motor4:motor4|control[6]  ; motor4:motor4|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.417      ;
; 1.160 ; motor1:motor1|control[7]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.082      ; 1.428      ;
; 1.184 ; motor1:motor1|counter[13] ; pwm2:pwm2|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.450      ;
; 1.218 ; motor3:motor3|control[8]  ; motor3:motor3|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.484      ;
; 1.225 ; motor1:motor1|counter[11] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.511      ; 1.922      ;
; 1.229 ; motor4:motor4|control[2]  ; motor4:motor4|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.496      ;
; 1.229 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.496      ;
; 1.231 ; motor4:motor4|control[4]  ; motor4:motor4|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.498      ;
; 1.232 ; motor4:motor4|control[3]  ; motor4:motor4|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.499      ;
; 1.232 ; motor3:motor3|control[2]  ; motor3:motor3|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.498      ;
; 1.234 ; motor4:motor4|control[5]  ; motor4:motor4|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.501      ;
; 1.234 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.501      ;
; 1.235 ; motor3:motor3|control[3]  ; motor3:motor3|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.501      ;
; 1.235 ; motor3:motor3|control[6]  ; motor3:motor3|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.501      ;
; 1.236 ; motor3:motor3|control[4]  ; motor3:motor3|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.080      ; 1.502      ;
; 1.240 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.507      ;
; 1.243 ; motor1:motor1|counter[11] ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.526      ;
; 1.249 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.516      ;
; 1.251 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.518      ;
; 1.256 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.523      ;
; 1.266 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.533      ;
; 1.267 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.534      ;
; 1.271 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.538      ;
; 1.300 ; motor1:motor1|counter[14] ; pwm2:pwm2|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.317     ; 1.169      ;
; 1.311 ; motor1:motor1|counter[9]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.511      ; 2.008      ;
; 1.318 ; motor1:motor1|data_reg[0] ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.601      ;
; 1.319 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.543      ; 2.048      ;
; 1.333 ; motor4:motor4|control[7]  ; motor4:motor4|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.600      ;
; 1.350 ; motor1:motor1|counter[13] ; pwm3:pwm3|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.117      ; 1.653      ;
; 1.352 ; motor1:motor1|counter[9]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.635      ;
; 1.355 ; motor1:motor1|counter[11] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.638      ;
; 1.361 ; motor1:motor1|counter[14] ; motor1:motor1|counter[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.215      ;
; 1.364 ; motor1:motor1|counter[14] ; motor1:motor1|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.218      ;
; 1.365 ; motor1:motor1|counter[14] ; motor1:motor1|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.219      ;
; 1.365 ; motor1:motor1|counter[14] ; motor1:motor1|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.332     ; 1.219      ;
; 1.370 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.637      ;
; 1.372 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.639      ;
; 1.376 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.543      ; 2.105      ;
; 1.377 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.644      ;
; 1.377 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.644      ;
; 1.382 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.649      ;
; 1.388 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.655      ;
; 1.389 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.656      ;
; 1.396 ; motor1:motor1|counter[5]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.679      ;
; 1.415 ; motor4:motor4|control[9]  ; motor4:motor4|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.682      ;
; 1.447 ; motor1:motor1|counter[10] ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.097      ; 1.730      ;
; 1.449 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.543      ; 2.178      ;
; 1.467 ; motor4:motor4|control[6]  ; motor4:motor4|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.081      ; 1.734      ;
; 1.467 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.543      ; 2.196      ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mclk'                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.401 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.674      ;
; 0.440 ; clk_200hz:clk_200hz|counter[25]                                                                                        ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.708      ;
; 0.441 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.708      ;
; 0.464 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.731      ;
; 0.473 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.740      ;
; 0.639 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.909      ;
; 0.642 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.910      ;
; 0.643 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.912      ;
; 0.645 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.914      ;
; 0.646 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; clk_200hz:clk_200hz|counter[22]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.915      ;
; 0.647 ; clk_200hz:clk_200hz|counter[20]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.915      ;
; 0.654 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.921      ;
; 0.656 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[12]                                                                                        ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_200hz:clk_200hz|counter[10]                                                                                        ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[24]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[8]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[5]                                                                                         ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[2]                                                                                         ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_200hz:clk_200hz|counter[1]                                                                                         ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.926      ;
; 0.659 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; clk_200hz:clk_200hz|counter[4]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.929      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.300      ; 1.198      ;
; 0.687 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.954      ;
; 0.688 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.955      ;
; 0.697 ; clk_200hz:clk_200hz|counter[0]                                                                                         ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 0.964      ;
; 0.701 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.969      ;
; 0.702 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.970      ;
; 0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.300      ; 1.231      ;
; 0.725 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 0.993      ;
; 0.725 ; clk_200hz:clk_200hz|clk_200hz                                                                                          ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 3.078      ; 4.251      ;
; 0.743 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 3.086      ; 4.277      ;
; 0.747 ; clock_var:clock_var|clk_1mhz                                                                                           ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 3.099      ; 4.294      ;
; 0.758 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.025      ;
; 0.819 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.087      ;
; 0.824 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.091      ;
; 0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.300      ; 1.350      ;
; 0.854 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.122      ;
; 0.881 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4] ; transmitter:uart_Tx|data[4]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.300      ; 1.397      ;
; 0.893 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3] ; transmitter:uart_Tx|data[3]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.300      ; 1.409      ;
; 0.904 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0] ; transmitter:uart_Tx|data[0]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.300      ; 1.420      ;
; 0.916 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7] ; transmitter:uart_Tx|data[7]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.300      ; 1.432      ;
; 0.926 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.194      ;
; 0.928 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.195      ;
; 0.928 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.196      ;
; 0.929 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.196      ;
; 0.942 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[5]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.210      ;
; 0.943 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[1]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.211      ;
; 0.943 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[7]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.211      ;
; 0.944 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[4]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.212      ;
; 0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.300      ; 1.462      ;
; 0.949 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[0]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.217      ;
; 0.957 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.224      ;
; 0.959 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.227      ;
; 0.959 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.227      ;
; 0.960 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.229      ;
; 0.962 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.229      ;
; 0.969 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.237      ;
; 0.970 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; clk_200hz:clk_200hz|counter[16]                                                                                        ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.239      ;
; 0.972 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.241      ;
; 0.974 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[1]                                                                                         ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[3]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_200hz:clk_200hz|counter[22]                                                                                        ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.082      ; 1.242      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.669      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.366      ; 1.026      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.366      ; 1.030      ;
; 0.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.366      ; 1.096      ;
; 0.542 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.809      ;
; 0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.862      ;
; 0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.862      ;
; 0.624 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.891      ;
; 0.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.903      ;
; 0.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.906      ;
; 0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.939      ;
; 0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.942      ;
; 0.677 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.944      ;
; 0.693 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.960      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.962      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.962      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 0.963      ;
; 0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.013      ;
; 0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.366      ; 1.340      ;
; 0.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.033      ;
; 0.777 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.043      ;
; 0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.045      ;
; 0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.382      ;
; 0.798 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.063      ;
; 0.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.083      ;
; 0.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.103      ;
; 0.839 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.104      ;
; 0.877 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.145      ;
; 0.884 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.150      ;
; 0.885 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.153      ;
; 0.887 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.152      ;
; 0.887 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.155      ;
; 0.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.163      ;
; 0.901 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.168      ;
; 0.926 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.193      ;
; 0.944 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.211      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.228      ;
; 0.986 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.251      ;
; 1.015 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.280      ;
; 1.036 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.303      ;
; 1.045 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.310      ;
; 1.051 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.367      ; 1.640      ;
; 1.056 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.322      ;
; 1.059 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.326      ;
; 1.061 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.328      ;
; 1.066 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.332      ;
; 1.081 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.348      ;
; 1.091 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.357      ;
; 1.091 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.358      ;
; 1.094 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.361      ;
; 1.106 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.373      ;
; 1.107 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.375      ;
; 1.108 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.376      ;
; 1.109 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.376      ;
; 1.128 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.394      ;
; 1.139 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 1.726      ;
; 1.178 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.446      ;
; 1.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.481      ;
; 1.224 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.492      ;
; 1.225 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.493      ;
; 1.226 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.493      ;
; 1.242 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.508      ;
; 1.244 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.512      ;
; 1.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.513      ;
; 1.261 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.366      ; 1.849      ;
; 1.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.366      ; 1.864      ;
; 1.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.587      ;
; 1.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.601      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.363      ; 1.889      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.363      ; 1.889      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.363      ; 1.889      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.363      ; 1.889      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.363      ; 1.889      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.363      ; 1.889      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.363      ; 1.889      ;
; 1.340 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.363      ; 1.889      ;
; 1.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.366      ; 1.929      ;
; 1.379 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.089      ; 1.654      ;
; 1.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.367      ; 1.978      ;
; 1.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.365      ; 2.004      ;
; 1.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.700      ;
; 1.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.721      ;
; 1.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.721      ;
; 1.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.743      ;
; 1.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.753      ;
; 1.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.753      ;
; 1.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.753      ;
; 1.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.753      ;
; 1.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.753      ;
; 1.486 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.081      ; 1.753      ;
; 1.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.079      ; 1.763      ;
; 1.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.885      ;
; 1.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.082      ; 1.886      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; 0.255  ; 0.443        ; 0.188          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.230  ; 0.465        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.231  ; 0.466        ; 0.235          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.225  ; 0.460        ; 0.235          ; Low Pulse Width  ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.234  ; 0.454        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.241  ; 0.461        ; 0.220          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                          ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm1:pwm1|servo_reg        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm2:pwm2|servo_reg        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm3:pwm3|servo_reg        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm4:pwm4|servo_reg        ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[0]  ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[1]  ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[11]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[10]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[11]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[1]   ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[2]   ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[3]   ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[4]   ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[5]   ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[6]   ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[7]   ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[9]   ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[0]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[1]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[2]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[4]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[8]  ;
; 0.288  ; 0.508        ; 0.220          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[4]   ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 5.082 ; 5.484 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.960 ; 4.443 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze1   ; clock_var:clock_var|clk_1mhz      ; 7.087 ; 7.643 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze2   ; clock_var:clock_var|clk_1mhz      ; 6.117 ; 6.596 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze3   ; clock_var:clock_var|clk_1mhz      ; 5.462 ; 6.008 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze4   ; clock_var:clock_var|clk_1mhz      ; 6.073 ; 6.624 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle1   ; clock_var:clock_var|clk_1mhz      ; 5.661 ; 6.173 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle2   ; clock_var:clock_var|clk_1mhz      ; 6.551 ; 7.186 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle3   ; clock_var:clock_var|clk_1mhz      ; 5.631 ; 6.201 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle4   ; clock_var:clock_var|clk_1mhz      ; 5.998 ; 6.539 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.198 ; 4.683 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -3.119 ; -3.615 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.759 ; -3.132 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze1   ; clock_var:clock_var|clk_1mhz      ; -2.819 ; -3.303 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze2   ; clock_var:clock_var|clk_1mhz      ; -2.521 ; -2.933 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze3   ; clock_var:clock_var|clk_1mhz      ; -3.145 ; -3.691 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze4   ; clock_var:clock_var|clk_1mhz      ; -3.400 ; -3.908 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle1   ; clock_var:clock_var|clk_1mhz      ; -1.777 ; -2.290 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle2   ; clock_var:clock_var|clk_1mhz      ; -2.595 ; -3.086 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle3   ; clock_var:clock_var|clk_1mhz      ; -2.742 ; -3.316 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle4   ; clock_var:clock_var|clk_1mhz      ; -3.048 ; -3.603 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -2.936 ; -3.359 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 11.687 ; 11.496 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 11.601 ; 11.653 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 12.804 ; 12.745 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.692  ; 8.680  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 10.310 ; 10.440 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 10.994 ; 10.895 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 12.804 ; 12.745 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 10.352 ; 10.330 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.953  ; 8.987  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 10.472 ; 10.528 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.449  ; 9.440  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 11.104 ; 11.179 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 10.740 ; 10.939 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM1          ; clock_var:clock_var|clk_1mhz      ; 10.332 ; 10.261 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM2          ; clock_var:clock_var|clk_1mhz      ; 8.057  ; 8.099  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM3          ; clock_var:clock_var|clk_1mhz      ; 8.329  ; 8.364  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM4          ; clock_var:clock_var|clk_1mhz      ; 9.715  ; 9.694  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 10.800 ; 10.619 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 8.012  ; 8.068  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 9.329  ; 9.213  ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 9.876  ; 9.847  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 8.363  ; 8.350  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.363  ; 8.350  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 9.913  ; 10.036 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 10.570 ; 10.473 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 12.309 ; 12.250 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 9.954  ; 9.931  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.612  ; 8.643  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 10.070 ; 10.123 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.089  ; 9.078  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 10.676 ; 10.747 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 10.381 ; 10.575 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM1          ; clock_var:clock_var|clk_1mhz      ; 9.937  ; 9.868  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM2          ; clock_var:clock_var|clk_1mhz      ; 7.752  ; 7.790  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM3          ; clock_var:clock_var|clk_1mhz      ; 8.013  ; 8.045  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM4          ; clock_var:clock_var|clk_1mhz      ; 9.345  ; 9.323  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 10.470 ; 10.293 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 7.732  ; 7.784  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; toggle1    ; servo1_dir[0] ; 8.673 ;    ;    ; 9.164 ;
; toggle2    ; servo2_dir[0] ; 8.770 ;    ;    ; 9.256 ;
; toggle3    ; servo3_dir[0] ; 8.975 ;    ;    ; 9.549 ;
; toggle4    ; servo4_dir[0] ; 8.560 ;    ;    ; 9.087 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; toggle1    ; servo1_dir[0] ; 8.368 ;    ;    ; 8.844 ;
; toggle2    ; servo2_dir[0] ; 8.464 ;    ;    ; 8.934 ;
; toggle3    ; servo3_dir[0] ; 8.659 ;    ;    ; 9.215 ;
; toggle4    ; servo4_dir[0] ; 8.261 ;    ;    ; 8.772 ;
+------------+---------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.415         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -1.358       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.057       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.303         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -1.250       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.053       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.254         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -1.204       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.050       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.197         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.826       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.371       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.181         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.648       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.533       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.148         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.399       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.749       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.993         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.252       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.741       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.953         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.230       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.723       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.818         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.437       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.381       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.676         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.463       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.213       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.614         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.217       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.397       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.468         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.051       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.417       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.427         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.028       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.399       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.135         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.035       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.100       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.095         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.204       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -1.891       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.967         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.238       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -1.729       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.818         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.129        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.947       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.430         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.128        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.558       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                           ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
; 187.51 MHz ; 187.51 MHz      ; clock_var:clock_var|clk_1mhz      ;                                                ;
; 243.37 MHz ; 243.37 MHz      ; mclk                              ;                                                ;
; 279.17 MHz ; 274.05 MHz      ; clk_200hz:clk_200hz|clk_200hz     ; limit due to minimum period restriction (tmin) ;
; 316.96 MHz ; 274.05 MHz      ; clock_100hz:clock_100hz|clk_100hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -4.333 ; -259.945      ;
; mclk                              ; -3.109 ; -121.534      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.582 ; -75.886       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.155 ; -53.691       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.290 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.338 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.353 ; 0.000         ;
; mclk                              ; 0.353 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -110.940      ;
; clk_200hz:clk_200hz|clk_200hz     ; -2.649 ; -76.526       ;
; clock_100hz:clock_100hz|clk_100hz ; -2.649 ; -70.912       ;
; clock_var:clock_var|clk_1mhz      ; -1.285 ; -104.085      ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                            ;
+--------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.333 ; motor1:motor1|control[4]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.259      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.318 ; motor1:motor1|control[2]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.244      ;
; -4.290 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.552      ;
; -4.290 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.552      ;
; -4.275 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.537      ;
; -4.275 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.537      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.262 ; motor1:motor1|control[11] ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.188      ;
; -4.219 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.481      ;
; -4.219 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.481      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.211 ; motor1:motor1|control[8]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.431     ; 4.779      ;
; -4.208 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.274      ; 5.481      ;
; -4.193 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.274      ; 5.466      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.179 ; motor1:motor1|control[3]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.105      ;
; -4.168 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.095     ; 5.072      ;
; -4.168 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.095     ; 5.072      ;
; -4.150 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.075     ; 5.074      ;
; -4.137 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.274      ; 5.410      ;
; -4.136 ; motor1:motor1|control[3]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.398      ;
; -4.136 ; motor1:motor1|control[3]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.398      ;
; -4.135 ; motor1:motor1|control[2]  ; motor1:motor1|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.075     ; 5.059      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.124 ; motor1:motor1|control[1]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.050      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.114 ; motor1:motor1|control[7]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.040      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.097 ; motor1:motor1|control[5]  ; motor1:motor1|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 5.023      ;
; -4.086 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.084     ; 5.001      ;
; -4.081 ; motor1:motor1|control[1]  ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.343      ;
; -4.081 ; motor1:motor1|control[1]  ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.263      ; 5.343      ;
; -4.079 ; motor1:motor1|control[11] ; motor1:motor1|data_out[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.075     ; 5.003      ;
; -4.073 ; motor1:motor1|control[6]  ; motor1:motor1|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.073     ; 4.999      ;
+--------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mclk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.109 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 4.005      ;
; -3.024 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.919      ;
; -2.977 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.901      ;
; -2.967 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.862      ;
; -2.960 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.855      ;
; -2.910 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.806      ;
; -2.876 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.771      ;
; -2.835 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.730      ;
; -2.810 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.734      ;
; -2.777 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.672      ;
; -2.757 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.653      ;
; -2.755 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.651      ;
; -2.748 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.644      ;
; -2.745 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.640      ;
; -2.650 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.545      ;
; -2.648 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.543      ;
; -2.646 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.542      ;
; -2.626 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.521      ;
; -2.618 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.514      ;
; -2.591 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.487      ;
; -2.579 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.505      ;
; -2.559 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.485      ;
; -2.532 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.427      ;
; -2.514 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.439      ;
; -2.514 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.439      ;
; -2.508 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.433      ;
; -2.500 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.395      ;
; -2.497 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.393      ;
; -2.441 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.366      ;
; -2.440 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.365      ;
; -2.440 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.365      ;
; -2.422 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.347      ;
; -2.421 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.317      ;
; -2.418 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.343      ;
; -2.396 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.322      ;
; -2.393 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.319      ;
; -2.386 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.313      ;
; -2.386 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.313      ;
; -2.385 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.312      ;
; -2.377 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.303      ;
; -2.372 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.104     ; 3.267      ;
; -2.367 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.291      ;
; -2.347 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.272      ;
; -2.347 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.272      ;
; -2.341 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.266      ;
; -2.316 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.242      ;
; -2.316 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.242      ;
; -2.315 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.241      ;
; -2.313 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.239      ;
; -2.283 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.209      ;
; -2.278 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.203      ;
; -2.274 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.199      ;
; -2.273 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.198      ;
; -2.273 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.198      ;
; -2.273 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.199      ;
; -2.261 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.186      ;
; -2.259 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.185      ;
; -2.259 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.185      ;
; -2.258 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.184      ;
; -2.252 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.178      ;
; -2.252 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.178      ;
; -2.251 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.177      ;
; -2.239 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.165      ;
; -2.206 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.131      ;
; -2.202 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.129      ;
; -2.202 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.129      ;
; -2.201 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.128      ;
; -2.200 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.124      ;
; -2.185 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.111      ;
; -2.183 ; transmitter:uart_Tx|data[1]         ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.470     ; 2.712      ;
; -2.181 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.072     ; 3.108      ;
; -2.175 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.100      ;
; -2.166 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.062      ;
; -2.164 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.090      ;
; -2.159 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.103     ; 3.055      ;
; -2.149 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.075      ;
; -2.149 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.075      ;
; -2.148 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.074      ;
; -2.127 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.053      ;
; -2.127 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.053      ;
; -2.126 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.052      ;
; -2.115 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 3.040      ;
; -2.112 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.075     ; 3.036      ;
; -2.104 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.030      ;
; -2.085 ; clock_100hz:clock_100hz|counter[24] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.011      ;
; -2.083 ; clock_100hz:clock_100hz|counter[21] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.073     ; 3.009      ;
; -2.080 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.104     ; 2.975      ;
; -2.074 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.104     ; 2.969      ;
; -2.072 ; clock_var:clock_var|counter[5]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.073     ; 2.998      ;
; -2.058 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 2.983      ;
; -2.051 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.074     ; 2.976      ;
; -2.049 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 2.975      ;
; -2.049 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.976      ;
; -2.049 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.073     ; 2.975      ;
; -2.049 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.976      ;
; -2.048 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.073     ; 2.974      ;
; -2.048 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.975      ;
; -2.047 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.974      ;
; -2.047 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.974      ;
; -2.046 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.072     ; 2.973      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.510      ;
; -2.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.509      ;
; -2.521 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.447      ;
; -2.520 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.446      ;
; -2.469 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.397      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.396      ;
; -2.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.382      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.381      ;
; -2.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.374      ;
; -2.445 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.373      ;
; -2.432 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.359      ;
; -2.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.349      ;
; -2.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.348      ;
; -2.402 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.329      ;
; -2.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.307      ;
; -2.372 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.298      ;
; -2.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.296      ;
; -2.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.297      ;
; -2.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.293      ;
; -2.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.293      ;
; -2.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.293      ;
; -2.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.293      ;
; -2.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.266      ;
; -2.322 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.250      ;
; -2.321 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.249      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.244      ;
; -2.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.246      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.231      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.230      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.230      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.230      ;
; -2.304 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.230      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.223      ;
; -2.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.216      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.389      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.389      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.389      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.389      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.389      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.389      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.389      ;
; -2.280 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.389      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.202      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.202      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.202      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.202      ;
; -2.275 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.202      ;
; -2.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.201      ;
; -2.271 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.198      ;
; -2.267 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.194      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.193      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.179      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.180      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.180      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.180      ;
; -2.252 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.180      ;
; -2.251 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.177      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.176      ;
; -2.244 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.171      ;
; -2.241 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.168      ;
; -2.237 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.165      ;
; -2.237 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.165      ;
; -2.237 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.165      ;
; -2.237 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.165      ;
; -2.229 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.157      ;
; -2.229 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.157      ;
; -2.229 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.157      ;
; -2.229 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.157      ;
; -2.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.147      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.146      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.326      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.326      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.326      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.326      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.326      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.326      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.326      ;
; -2.219 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.176      ; 3.326      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.139      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.139      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.139      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.139      ;
; -2.214 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.139      ;
; -2.205 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.131      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.073     ; 3.130      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.132      ;
; -2.200 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.128      ;
; -2.199 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.127      ;
; -2.192 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.117      ;
; -2.176 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.104      ;
; -2.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.103      ;
; -2.172 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.072     ; 3.099      ;
; -2.170 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.098      ;
; -2.170 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.074     ; 3.095      ;
; -2.169 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.071     ; 3.097      ;
; -2.167 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.276      ;
; -2.167 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.178      ; 3.276      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.432      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.432      ;
; -2.155 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.437      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.410      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.410      ;
; -2.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.415      ;
; -2.115 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.392      ;
; -2.115 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.392      ;
; -2.115 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.397      ;
; -2.084 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.361      ;
; -2.084 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.361      ;
; -2.084 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.366      ;
; -2.018 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.294      ;
; -2.017 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.293      ;
; -2.017 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.293      ;
; -2.014 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.290      ;
; -2.013 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.289      ;
; -2.010 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.286      ;
; -2.006 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.282      ;
; -1.996 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.272      ;
; -1.995 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.272      ;
; -1.995 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.272      ;
; -1.995 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.277      ;
; -1.995 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.271      ;
; -1.995 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.271      ;
; -1.994 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.271      ;
; -1.994 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.271      ;
; -1.994 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.276      ;
; -1.992 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.268      ;
; -1.991 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.267      ;
; -1.988 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.264      ;
; -1.984 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.260      ;
; -1.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.254      ;
; -1.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.253      ;
; -1.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.253      ;
; -1.974 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.250      ;
; -1.973 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.249      ;
; -1.970 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.246      ;
; -1.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.242      ;
; -1.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.223      ;
; -1.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.222      ;
; -1.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.222      ;
; -1.943 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.219      ;
; -1.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.218      ;
; -1.939 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.215      ;
; -1.935 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.211      ;
; -1.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.172      ;
; -1.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.172      ;
; -1.895 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.177      ;
; -1.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.150      ;
; -1.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.150      ;
; -1.873 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.155      ;
; -1.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.141      ;
; -1.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.141      ;
; -1.864 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.146      ;
; -1.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.139      ;
; -1.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.247      ; 3.139      ;
; -1.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.252      ; 3.144      ;
; -1.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.134      ;
; -1.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.133      ;
; -1.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.133      ;
; -1.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.133      ;
; -1.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.132      ;
; -1.856 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.132      ;
; -1.854 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.130      ;
; -1.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.129      ;
; -1.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.129      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.778      ;
; -1.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.128      ;
; -1.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.126      ;
; -1.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.125      ;
; -1.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.122      ;
; -1.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.121      ;
; -1.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.122      ;
; -1.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.248      ; 3.122      ;
; -1.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.253      ; 3.127      ;
; -1.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.113      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.756      ;
; -1.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.277      ; 3.091      ;
; -1.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.738      ;
; -1.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.073     ; 2.738      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.290 ; motor1:motor1|data_out[10]                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.888      ; 1.399      ;
; 0.305 ; motor1:motor1|data_out[4]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.877      ; 1.403      ;
; 0.310 ; motor1:motor1|data_out[3]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.888      ; 1.419      ;
; 0.331 ; motor1:motor1|data_out[8]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.877      ; 1.429      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; motor1:motor1|data_out[0]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.877      ; 1.437      ;
; 0.342 ; motor1:motor1|data_out[5]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.888      ; 1.451      ;
; 0.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 0.940      ;
; 0.350 ; motor1:motor1|data_out[9]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.888      ; 1.459      ;
; 0.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.624      ;
; 0.369 ; motor1:motor1|data_out[1]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.877      ; 1.467      ;
; 0.386 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.645      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.640      ;
; 0.402 ; motor1:motor1|data_out[11]                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.888      ; 1.511      ;
; 0.405 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.002      ;
; 0.408 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.005      ;
; 0.417 ; motor1:motor1|data_out[2]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.877      ; 1.515      ;
; 0.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.074      ;
; 0.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.736      ;
; 0.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.073      ; 0.751      ;
; 0.552 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.797      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.828      ;
; 0.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.815      ;
; 0.586 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.845      ;
; 0.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.860      ;
; 0.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.860      ;
; 0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.867      ;
; 0.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.868      ;
; 0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.872      ;
; 0.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.875      ;
; 0.625 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.884      ;
; 0.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.897      ;
; 0.644 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 0.903      ;
; 0.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.267      ;
; 0.675 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.272      ;
; 0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.955      ;
; 0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.074      ; 0.994      ;
; 0.786 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.383      ;
; 0.823 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.082      ;
; 0.835 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.432      ;
; 0.846 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.105      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.107      ;
; 0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.118      ;
; 0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.487      ;
; 0.880 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.477      ;
; 0.940 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.199      ;
; 0.942 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.539      ;
; 0.945 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.204      ;
; 0.946 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.205      ;
; 0.947 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.206      ;
; 0.950 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.209      ;
; 0.951 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.210      ;
; 0.962 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.221      ;
; 0.965 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.224      ;
; 0.966 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.225      ;
; 1.000 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.253      ;
; 1.000 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.609      ;
; 1.002 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.255      ;
; 1.008 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.267      ;
; 1.008 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.267      ;
; 1.009 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.268      ;
; 1.014 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.273      ;
; 1.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.636      ;
; 1.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.636      ;
; 1.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.636      ;
; 1.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.636      ;
; 1.027 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.636      ;
; 1.045 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.298      ;
; 1.048 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.072      ; 1.291      ;
; 1.049 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.308      ;
; 1.051 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.304      ;
; 1.076 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.329      ;
; 1.086 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.345      ;
; 1.105 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.364      ;
; 1.117 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.396      ; 1.714      ;
; 1.130 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.389      ;
; 1.133 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.392      ;
; 1.134 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.393      ;
; 1.158 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.082      ; 1.411      ;
; 1.166 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.425      ;
; 1.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.782      ;
; 1.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.792      ;
; 1.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.443      ;
; 1.184 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.443      ;
; 1.185 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.088      ; 1.444      ;
; 1.186 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.795      ;
; 1.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.796      ;
; 1.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.796      ;
; 1.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.796      ;
; 1.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.277     ; 1.082      ;
; 1.188 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.438      ; 1.797      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                            ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.338 ; motor1:motor1|data_reg[7] ; motor1:motor1|data_reg[7] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; motor1:motor1|data_reg[6] ; motor1:motor1|data_reg[6] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; motor1:motor1|data_reg[5] ; motor1:motor1|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; motor1:motor1|data_reg[4] ; motor1:motor1|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; motor1:motor1|data_reg[3] ; motor1:motor1|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; motor1:motor1|data_reg[2] ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; motor1:motor1|data_reg[1] ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; motor1:motor1|data_reg[0] ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 0.597      ;
; 0.354 ; motor2:motor2|control[10] ; motor2:motor2|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; motor2:motor2|control[1]  ; motor2:motor2|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; motor2:motor2|control[9]  ; motor2:motor2|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; motor2:motor2|control[8]  ; motor2:motor2|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; motor2:motor2|control[6]  ; motor2:motor2|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; motor2:motor2|control[5]  ; motor2:motor2|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; motor2:motor2|control[2]  ; motor2:motor2|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.600 ; motor1:motor1|counter[12] ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; motor1:motor1|counter[13] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.845      ;
; 0.605 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.848      ;
; 0.609 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.852      ;
; 0.619 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.862      ;
; 0.622 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.865      ;
; 0.624 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.867      ;
; 0.626 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.871      ;
; 0.631 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 0.874      ;
; 0.851 ; motor1:motor1|counter[14] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.088      ; 1.110      ;
; 0.888 ; motor1:motor1|counter[12] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.131      ;
; 0.896 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.139      ;
; 0.898 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.141      ;
; 0.909 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.152      ;
; 0.909 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.152      ;
; 0.912 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.155      ;
; 0.914 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.157      ;
; 0.915 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.158      ;
; 0.918 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.161      ;
; 0.923 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.166      ;
; 0.925 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.168      ;
; 0.946 ; motor1:motor1|counter[13] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.497      ; 1.614      ;
; 0.956 ; motor1:motor1|counter[12] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.497      ; 1.624      ;
; 0.983 ; motor1:motor1|counter[10] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.468      ; 1.622      ;
; 0.994 ; motor1:motor1|control[7]  ; motor1:motor1|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.431      ; 1.596      ;
; 1.006 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.249      ;
; 1.008 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.251      ;
; 1.014 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.257      ;
; 1.014 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.257      ;
; 1.017 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.260      ;
; 1.019 ; motor4:motor4|control[11] ; motor4:motor4|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.262      ;
; 1.019 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.262      ;
; 1.025 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.268      ;
; 1.028 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.271      ;
; 1.035 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.278      ;
; 1.053 ; motor4:motor4|control[6]  ; motor4:motor4|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.296      ;
; 1.064 ; motor1:motor1|control[7]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.073      ; 1.308      ;
; 1.105 ; motor1:motor1|counter[13] ; pwm2:pwm2|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.348      ;
; 1.105 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.348      ;
; 1.113 ; motor1:motor1|counter[11] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.468      ; 1.752      ;
; 1.113 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.356      ;
; 1.115 ; motor3:motor3|control[8]  ; motor3:motor3|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.358      ;
; 1.116 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.359      ;
; 1.124 ; motor4:motor4|control[2]  ; motor4:motor4|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.367      ;
; 1.125 ; motor4:motor4|control[4]  ; motor4:motor4|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.368      ;
; 1.125 ; motor3:motor3|control[2]  ; motor3:motor3|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.368      ;
; 1.126 ; motor4:motor4|control[5]  ; motor4:motor4|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.369      ;
; 1.127 ; motor4:motor4|control[3]  ; motor4:motor4|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.370      ;
; 1.128 ; motor3:motor3|control[6]  ; motor3:motor3|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.371      ;
; 1.129 ; motor3:motor3|control[3]  ; motor3:motor3|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.372      ;
; 1.129 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.372      ;
; 1.129 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.372      ;
; 1.131 ; motor3:motor3|control[4]  ; motor3:motor3|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.374      ;
; 1.134 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.377      ;
; 1.135 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.378      ;
; 1.143 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.386      ;
; 1.145 ; motor1:motor1|counter[11] ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.401      ;
; 1.145 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.388      ;
; 1.181 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.497      ; 1.849      ;
; 1.189 ; motor1:motor1|data_reg[0] ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.087      ; 1.447      ;
; 1.189 ; motor1:motor1|counter[9]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.468      ; 1.828      ;
; 1.208 ; motor1:motor1|counter[14] ; pwm2:pwm2|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.295     ; 1.084      ;
; 1.211 ; motor1:motor1|counter[11] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.467      ;
; 1.218 ; motor4:motor4|control[7]  ; motor4:motor4|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.461      ;
; 1.228 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.471      ;
; 1.228 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.471      ;
; 1.234 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.477      ;
; 1.236 ; motor1:motor1|counter[13] ; pwm3:pwm3|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.106      ; 1.513      ;
; 1.239 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.482      ;
; 1.241 ; motor1:motor1|counter[9]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.497      ;
; 1.242 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.485      ;
; 1.244 ; motor1:motor1|counter[14] ; motor1:motor1|counter[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.108      ;
; 1.245 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.488      ;
; 1.247 ; motor1:motor1|counter[14] ; motor1:motor1|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.111      ;
; 1.248 ; motor1:motor1|counter[14] ; motor1:motor1|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.112      ;
; 1.248 ; motor1:motor1|counter[14] ; motor1:motor1|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.307     ; 1.112      ;
; 1.248 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.491      ;
; 1.258 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.497      ; 1.926      ;
; 1.269 ; motor4:motor4|control[9]  ; motor4:motor4|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.512      ;
; 1.295 ; motor1:motor1|counter[5]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.551      ;
; 1.296 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.497      ; 1.964      ;
; 1.309 ; motor1:motor1|counter[9]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.085      ; 1.565      ;
; 1.310 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.497      ; 1.978      ;
; 1.336 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.072      ; 1.579      ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.597      ;
; 0.435 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 0.959      ;
; 0.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 0.962      ;
; 0.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.735      ;
; 0.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.026      ;
; 0.549 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.793      ;
; 0.569 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.813      ;
; 0.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.825      ;
; 0.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.829      ;
; 0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.857      ;
; 0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.861      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.865      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.876      ;
; 0.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.877      ;
; 0.634 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.878      ;
; 0.639 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.883      ;
; 0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.931      ;
; 0.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.223      ;
; 0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.956      ;
; 0.716 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.959      ;
; 0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 0.963      ;
; 0.720 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 0.963      ;
; 0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.969      ;
; 0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.322      ; 1.258      ;
; 0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 0.987      ;
; 0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.019      ;
; 0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.027      ;
; 0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.032      ;
; 0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.036      ;
; 0.791 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.034      ;
; 0.818 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.062      ;
; 0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.067      ;
; 0.823 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.068      ;
; 0.845 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.089      ;
; 0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.097      ;
; 0.872 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.116      ;
; 0.908 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.149      ;
; 0.938 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.179      ;
; 0.943 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.187      ;
; 0.956 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.324      ; 1.481      ;
; 0.959 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.070      ; 1.200      ;
; 0.960 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.204      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.204      ;
; 0.964 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.208      ;
; 0.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.221      ;
; 0.978 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.222      ;
; 0.985 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.229      ;
; 0.989 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.233      ;
; 0.993 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.238      ;
; 0.994 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.239      ;
; 1.000 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.244      ;
; 1.020 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.264      ;
; 1.023 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.267      ;
; 1.037 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.322      ; 1.560      ;
; 1.045 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.290      ;
; 1.104 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.349      ;
; 1.105 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.350      ;
; 1.112 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.356      ;
; 1.118 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.072      ; 1.361      ;
; 1.118 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.363      ;
; 1.119 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.364      ;
; 1.122 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.366      ;
; 1.158 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.682      ;
; 1.164 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.688      ;
; 1.207 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.451      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.319      ; 1.708      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.319      ; 1.708      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.319      ; 1.708      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.319      ; 1.708      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.319      ; 1.708      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.319      ; 1.708      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.319      ; 1.708      ;
; 1.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.319      ; 1.708      ;
; 1.228 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.472      ;
; 1.232 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.323      ; 1.756      ;
; 1.276 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.324      ; 1.801      ;
; 1.277 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.080      ; 1.528      ;
; 1.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.322      ; 1.811      ;
; 1.293 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.537      ;
; 1.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.557      ;
; 1.342 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.071      ; 1.584      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.587      ;
; 1.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.590      ;
; 1.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.590      ;
; 1.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.590      ;
; 1.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.590      ;
; 1.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.590      ;
; 1.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.590      ;
; 1.363 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.073      ; 1.607      ;
; 1.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.698      ;
; 1.454 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.074      ; 1.699      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mclk'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.353 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.608      ;
; 0.399 ; clk_200hz:clk_200hz|counter[25]                                                                                        ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.643      ;
; 0.419 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.663      ;
; 0.435 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.679      ;
; 0.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.304      ; 1.067      ;
; 0.583 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.827      ;
; 0.585 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; clk_200hz:clk_200hz|counter[22]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; clk_200hz:clk_200hz|counter[20]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.304      ; 1.096      ;
; 0.597 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; clk_200hz:clk_200hz|counter[12]                                                                                        ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clk_200hz:clk_200hz|counter[10]                                                                                        ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; clk_200hz:clk_200hz|counter[8]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clk_200hz:clk_200hz|counter[2]                                                                                         ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_200hz:clk_200hz|counter[24]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; clk_200hz:clk_200hz|counter[1]                                                                                         ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; clk_200hz:clk_200hz|counter[5]                                                                                         ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clk_200hz:clk_200hz|counter[4]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 0.849      ;
; 0.626 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.870      ;
; 0.627 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.871      ;
; 0.636 ; clk_200hz:clk_200hz|counter[0]                                                                                         ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.880      ;
; 0.640 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.884      ;
; 0.641 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.885      ;
; 0.663 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.907      ;
; 0.689 ; clock_var:clock_var|clk_1mhz                                                                                           ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 2.815      ; 3.918      ;
; 0.690 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 0.934      ;
; 0.702 ; clk_200hz:clk_200hz|clk_200hz                                                                                          ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 2.795      ; 3.911      ;
; 0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.304      ; 1.209      ;
; 0.754 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4] ; transmitter:uart_Tx|data[4]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.304      ; 1.259      ;
; 0.759 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.003      ;
; 0.761 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 2.802      ; 3.977      ;
; 0.764 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.008      ;
; 0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3] ; transmitter:uart_Tx|data[3]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.304      ; 1.269      ;
; 0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0] ; transmitter:uart_Tx|data[0]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.304      ; 1.280      ;
; 0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7] ; transmitter:uart_Tx|data[7]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.304      ; 1.294      ;
; 0.791 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.035      ;
; 0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.304      ; 1.313      ;
; 0.844 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.088      ;
; 0.845 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.089      ;
; 0.846 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.090      ;
; 0.853 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.097      ;
; 0.867 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[5]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.111      ;
; 0.868 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[7]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.112      ;
; 0.869 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[1]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.113      ;
; 0.869 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[4]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.113      ;
; 0.869 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.113      ;
; 0.871 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.115      ;
; 0.872 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.116      ;
; 0.874 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[0]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; clk_200hz:clk_200hz|counter[16]                                                                                        ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.121      ;
; 0.877 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.121      ;
; 0.877 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.121      ;
; 0.879 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; clk_200hz:clk_200hz|counter[22]                                                                                        ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.123      ;
; 0.879 ; clk_200hz:clk_200hz|counter[20]                                                                                        ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.123      ;
; 0.885 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; clock_100hz:clock_100hz|counter[5]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; clk_200hz:clk_200hz|counter[8]                                                                                         ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; clk_200hz:clk_200hz|counter[16]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.073      ; 1.131      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; 0.276  ; 0.462        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.226  ; 0.444        ; 0.218          ; High Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.251  ; 0.484        ; 0.233          ; Low Pulse Width  ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.187  ; 0.405        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.188  ; 0.406        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                           ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm1:pwm1|servo_reg        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm2:pwm2|servo_reg        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm3:pwm3|servo_reg        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm4:pwm4|servo_reg        ;
; 0.261  ; 0.479        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[8]   ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[0]  ;
; 0.263  ; 0.481        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[1]  ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[14]  ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[11]  ;
; 0.264  ; 0.482        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[4]   ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[2]  ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[3]  ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[4]  ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[5]  ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[6]  ;
; 0.266  ; 0.484        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[7]  ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[10]  ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[11]  ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[5]   ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[9]   ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[10] ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[11] ;
; 0.282  ; 0.500        ; 0.218          ; High Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[3]  ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 4.653 ; 4.816 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.621 ; 3.866 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze1   ; clock_var:clock_var|clk_1mhz      ; 6.494 ; 6.846 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze2   ; clock_var:clock_var|clk_1mhz      ; 5.604 ; 5.899 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze3   ; clock_var:clock_var|clk_1mhz      ; 4.992 ; 5.324 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze4   ; clock_var:clock_var|clk_1mhz      ; 5.503 ; 5.860 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle1   ; clock_var:clock_var|clk_1mhz      ; 5.160 ; 5.485 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle2   ; clock_var:clock_var|clk_1mhz      ; 5.974 ; 6.385 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle3   ; clock_var:clock_var|clk_1mhz      ; 5.146 ; 5.490 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle4   ; clock_var:clock_var|clk_1mhz      ; 5.451 ; 5.783 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 3.745 ; 4.106 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -2.828 ; -3.124 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -2.531 ; -2.694 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze1   ; clock_var:clock_var|clk_1mhz      ; -2.578 ; -2.871 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze2   ; clock_var:clock_var|clk_1mhz      ; -2.307 ; -2.535 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze3   ; clock_var:clock_var|clk_1mhz      ; -2.887 ; -3.234 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze4   ; clock_var:clock_var|clk_1mhz      ; -3.110 ; -3.423 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle1   ; clock_var:clock_var|clk_1mhz      ; -1.600 ; -1.955 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle2   ; clock_var:clock_var|clk_1mhz      ; -2.367 ; -2.666 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle3   ; clock_var:clock_var|clk_1mhz      ; -2.505 ; -2.901 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle4   ; clock_var:clock_var|clk_1mhz      ; -2.779 ; -3.156 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -2.647 ; -2.877 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 10.469 ; 10.428 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 10.386 ; 10.603 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 11.690 ; 11.417 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 7.861  ; 7.762  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 9.364  ; 9.337  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 10.016 ; 9.754  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 11.690 ; 11.417 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 9.405  ; 9.265  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.104  ; 8.018  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 9.519  ; 9.436  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 8.574  ; 8.425  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 10.102 ; 9.998  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 9.685  ; 9.708  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM1          ; clock_var:clock_var|clk_1mhz      ; 9.397  ; 9.188  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM2          ; clock_var:clock_var|clk_1mhz      ; 7.261  ; 7.232  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM3          ; clock_var:clock_var|clk_1mhz      ; 7.521  ; 7.474  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM4          ; clock_var:clock_var|clk_1mhz      ; 8.812  ; 8.695  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 9.631  ; 9.622  ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 7.253  ; 7.249  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 8.338  ; 8.334  ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 8.826  ; 8.944  ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 7.543  ; 7.448  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 7.543  ; 7.448  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 8.984  ; 8.957  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 9.610  ; 9.357  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 11.219 ; 10.955 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 9.023  ; 8.888  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 7.777  ; 7.693  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 9.134  ; 9.054  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 8.228  ; 8.084  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 9.693  ; 9.593  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 9.342  ; 9.365  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM1          ; clock_var:clock_var|clk_1mhz      ; 9.021  ; 8.819  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM2          ; clock_var:clock_var|clk_1mhz      ; 6.966  ; 6.938  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM3          ; clock_var:clock_var|clk_1mhz      ; 7.216  ; 7.170  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM4          ; clock_var:clock_var|clk_1mhz      ; 8.458  ; 8.345  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 9.319  ; 9.309  ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 6.986  ; 6.981  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; toggle1    ; servo1_dir[0] ; 7.775 ;    ;    ; 8.093 ;
; toggle2    ; servo2_dir[0] ; 7.864 ;    ;    ; 8.185 ;
; toggle3    ; servo3_dir[0] ; 8.057 ;    ;    ; 8.443 ;
; toggle4    ; servo4_dir[0] ; 7.668 ;    ;    ; 8.034 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; toggle1    ; servo1_dir[0] ; 7.488 ;    ;    ; 7.795 ;
; toggle2    ; servo2_dir[0] ; 7.576 ;    ;    ; 7.885 ;
; toggle3    ; servo3_dir[0] ; 7.760 ;    ;    ; 8.132 ;
; toggle4    ; servo4_dir[0] ; 7.387 ;    ;    ; 7.740 ;
+------------+---------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.957         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -1.178       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -1.779       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.874         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -1.048       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -1.826       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.793         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -1.014       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -1.779       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.755         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.664       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.091       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.731         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.277       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.454       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.729         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.529       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.200       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.604         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.158       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.446       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.557         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.136       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.421       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.402         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.308       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.094       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.281         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.337       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.944       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.250         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.116       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.134       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.073         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.060        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.133       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.001         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.083        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.084       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.777         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.067        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -1.844       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.720         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.088       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -1.632       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.629         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.117       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -1.512       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.489         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.216        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.705       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.115         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.216        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.331       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clock_var:clock_var|clk_1mhz      ; -1.782 ; -100.640      ;
; mclk                              ; -1.215 ; -29.993       ;
; clk_200hz:clk_200hz|clk_200hz     ; -0.918 ; -24.088       ;
; clock_100hz:clock_100hz|clk_100hz ; -0.680 ; -13.731       ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; clock_100hz:clock_100hz|clk_100hz ; 0.126 ; 0.000         ;
; mclk                              ; 0.131 ; 0.000         ;
; clock_var:clock_var|clk_1mhz      ; 0.173 ; 0.000         ;
; clk_200hz:clk_200hz|clk_200hz     ; 0.180 ; 0.000         ;
+-----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; mclk                              ; -3.000 ; -92.329       ;
; clock_var:clock_var|clk_1mhz      ; -1.000 ; -81.000       ;
; clock_100hz:clock_100hz|clk_100hz ; -1.000 ; -52.000       ;
; clk_200hz:clk_200hz|clk_200hz     ; -1.000 ; -50.000       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_var:clock_var|clk_1mhz'                                                                                                             ;
+--------+---------------------------+----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.782 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.908      ;
; -1.769 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.713      ;
; -1.768 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.894      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.765 ; motor1:motor1|control[4]  ; motor1:motor1|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.709      ;
; -1.760 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.880      ;
; -1.760 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.880      ;
; -1.755 ; motor1:motor1|control[2]  ; motor1:motor1|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.699      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.751 ; motor1:motor1|control[2]  ; motor1:motor1|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.695      ;
; -1.750 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.876      ;
; -1.746 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.866      ;
; -1.746 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.866      ;
; -1.737 ; motor1:motor1|control[11] ; motor1:motor1|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.681      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.733 ; motor1:motor1|control[11] ; motor1:motor1|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.677      ;
; -1.728 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.848      ;
; -1.728 ; motor1:motor1|control[11] ; motor1:motor1|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.848      ;
; -1.709 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.048     ; 2.648      ;
; -1.696 ; motor1:motor1|control[8]  ; motor1:motor1|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.453      ;
; -1.694 ; motor1:motor1|control[3]  ; motor1:motor1|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.820      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.692 ; motor1:motor1|control[8]  ; motor1:motor1|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.230     ; 2.449      ;
; -1.687 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.054     ; 2.620      ;
; -1.687 ; motor1:motor1|control[8]  ; motor1:motor1|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.054     ; 2.620      ;
; -1.681 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.618      ;
; -1.681 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.618      ;
; -1.681 ; motor1:motor1|control[3]  ; motor1:motor1|data_out[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.625      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.677 ; motor1:motor1|control[3]  ; motor1:motor1|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.621      ;
; -1.676 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.620      ;
; -1.672 ; motor1:motor1|control[3]  ; motor1:motor1|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.792      ;
; -1.672 ; motor1:motor1|control[3]  ; motor1:motor1|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.792      ;
; -1.670 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.796      ;
; -1.669 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.606      ;
; -1.667 ; motor1:motor1|control[2]  ; motor1:motor1|data_out[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.604      ;
; -1.667 ; motor1:motor1|control[2]  ; motor1:motor1|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.604      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[1]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[10]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[11]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[9]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[7]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[6]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[5]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[4]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[3]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.666 ; motor1:motor1|control[1]  ; motor1:motor1|control[2]   ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.610      ;
; -1.664 ; motor1:motor1|control[4]  ; motor1:motor1|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.790      ;
; -1.662 ; motor1:motor1|control[2]  ; motor1:motor1|data_out[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.043     ; 2.606      ;
; -1.661 ; motor1:motor1|control[1]  ; motor1:motor1|data_reg[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.781      ;
; -1.661 ; motor1:motor1|control[1]  ; motor1:motor1|data_reg[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.133      ; 2.781      ;
; -1.659 ; motor1:motor1|control[7]  ; motor1:motor1|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.785      ;
; -1.656 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.782      ;
; -1.655 ; motor1:motor1|control[2]  ; motor1:motor1|data_out[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.592      ;
; -1.653 ; motor1:motor1|data_reg[3] ; motor1:motor1|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.239     ; 2.401      ;
; -1.653 ; motor1:motor1|control[5]  ; motor1:motor1|data_reg[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.779      ;
; -1.653 ; motor1:motor1|control[4]  ; motor1:motor1|data_out[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.590      ;
; -1.650 ; motor1:motor1|control[2]  ; motor1:motor1|data_reg[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; 0.139      ; 2.776      ;
; -1.649 ; motor1:motor1|control[11] ; motor1:motor1|data_out[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.586      ;
; -1.649 ; motor1:motor1|control[11] ; motor1:motor1|data_out[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 1.000        ; -0.050     ; 2.586      ;
+--------+---------------------------+----------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mclk'                                                                                                                       ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.215 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 2.139      ;
; -1.207 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 2.132      ;
; -1.161 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 2.085      ;
; -1.154 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.044     ; 2.097      ;
; -1.109 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 2.033      ;
; -1.103 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 2.028      ;
; -1.100 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.044     ; 2.043      ;
; -1.098 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 2.022      ;
; -1.096 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 2.020      ;
; -1.049 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.973      ;
; -1.017 ; clk_200hz:clk_200hz|counter[20]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.942      ;
; -1.008 ; clk_200hz:clk_200hz|counter[10]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.932      ;
; -1.007 ; clk_200hz:clk_200hz|counter[17]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.932      ;
; -1.003 ; clk_200hz:clk_200hz|counter[19]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.928      ;
; -0.987 ; clock_var:clock_var|counter[3]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.931      ;
; -0.987 ; clk_200hz:clk_200hz|counter[4]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.911      ;
; -0.979 ; clock_var:clock_var|counter[2]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.923      ;
; -0.978 ; clk_200hz:clk_200hz|counter[16]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.903      ;
; -0.974 ; clk_200hz:clk_200hz|counter[3]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.898      ;
; -0.959 ; clk_200hz:clk_200hz|counter[23]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.884      ;
; -0.949 ; clk_200hz:clk_200hz|counter[12]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.873      ;
; -0.932 ; clk_200hz:clk_200hz|counter[9]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.856      ;
; -0.925 ; clk_200hz:clk_200hz|counter[11]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.849      ;
; -0.915 ; clk_200hz:clk_200hz|counter[24]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.840      ;
; -0.896 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.840      ;
; -0.895 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.839      ;
; -0.872 ; clk_200hz:clk_200hz|counter[18]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.797      ;
; -0.869 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.813      ;
; -0.868 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.812      ;
; -0.867 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.811      ;
; -0.861 ; clock_var:clock_var|counter[1]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.805      ;
; -0.856 ; clock_100hz:clock_100hz|counter[3]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.800      ;
; -0.850 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.793      ;
; -0.842 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[5]  ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.786      ;
; -0.841 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[8]  ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.785      ;
; -0.828 ; clock_100hz:clock_100hz|counter[7]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.772      ;
; -0.820 ; clk_200hz:clk_200hz|counter[25]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.745      ;
; -0.815 ; clock_100hz:clock_100hz|counter[17] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.759      ;
; -0.815 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[13] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.759      ;
; -0.814 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[16] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.758      ;
; -0.813 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[17] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.757      ;
; -0.812 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.757      ;
; -0.812 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.757      ;
; -0.811 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.756      ;
; -0.811 ; clock_100hz:clock_100hz|counter[11] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.755      ;
; -0.807 ; clock_var:clock_var|counter[0]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.751      ;
; -0.807 ; clock_100hz:clock_100hz|counter[4]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.751      ;
; -0.806 ; clk_200hz:clk_200hz|counter[14]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.752      ;
; -0.804 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.750      ;
; -0.804 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.750      ;
; -0.803 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.749      ;
; -0.796 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[18] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.739      ;
; -0.793 ; clk_200hz:clk_200hz|counter[8]      ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.717      ;
; -0.758 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.703      ;
; -0.758 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.703      ;
; -0.757 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.702      ;
; -0.755 ; clock_100hz:clock_100hz|counter[19] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.699      ;
; -0.735 ; clock_100hz:clock_100hz|counter[2]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.679      ;
; -0.733 ; clock_100hz:clock_100hz|counter[9]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.677      ;
; -0.729 ; clock_var:clock_var|counter[5]      ; clock_var:clock_var|clk_1mhz        ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.673      ;
; -0.729 ; clock_100hz:clock_100hz|counter[6]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.673      ;
; -0.718 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.642      ;
; -0.713 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.637      ;
; -0.710 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.635      ;
; -0.706 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.649      ;
; -0.706 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.651      ;
; -0.706 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.651      ;
; -0.705 ; clk_200hz:clk_200hz|counter[2]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.650      ;
; -0.705 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.062     ; 1.630      ;
; -0.702 ; clk_200hz:clk_200hz|counter[13]     ; clk_200hz:clk_200hz|clk_200hz       ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.648      ;
; -0.702 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.646      ;
; -0.700 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.646      ;
; -0.700 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.646      ;
; -0.699 ; clk_200hz:clk_200hz|counter[22]     ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.041     ; 1.645      ;
; -0.695 ; clock_100hz:clock_100hz|counter[23] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.639      ;
; -0.695 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.640      ;
; -0.695 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.640      ;
; -0.694 ; clk_200hz:clk_200hz|counter[5]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.639      ;
; -0.694 ; clk_200hz:clk_200hz|counter[21]     ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.639      ;
; -0.693 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.638      ;
; -0.693 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.638      ;
; -0.692 ; clk_200hz:clk_200hz|counter[7]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.637      ;
; -0.691 ; clock_100hz:clock_100hz|counter[18] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.636      ;
; -0.682 ; clock_100hz:clock_100hz|counter[20] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.626      ;
; -0.678 ; clock_100hz:clock_100hz|counter[10] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.622      ;
; -0.677 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.621      ;
; -0.671 ; clk_200hz:clk_200hz|counter[1]      ; clock_100hz:clock_100hz|counter[25] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.615      ;
; -0.669 ; transmitter:uart_Tx|data[1]         ; transmitter:uart_Tx|Tx              ; mclk         ; mclk        ; 1.000        ; -0.246     ; 1.410      ;
; -0.664 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[15]     ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.588      ;
; -0.659 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[14]     ; mclk         ; mclk        ; 1.000        ; -0.063     ; 1.583      ;
; -0.658 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[15] ; mclk         ; mclk        ; 1.000        ; -0.044     ; 1.601      ;
; -0.658 ; clock_100hz:clock_100hz|counter[16] ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.602      ;
; -0.651 ; clock_100hz:clock_100hz|counter[8]  ; clock_100hz:clock_100hz|clk_100hz   ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.595      ;
; -0.648 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[16]     ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.592      ;
; -0.646 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[3]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.591      ;
; -0.646 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[11]     ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.591      ;
; -0.645 ; clk_200hz:clk_200hz|counter[6]      ; clk_200hz:clk_200hz|counter[6]      ; mclk         ; mclk        ; 1.000        ; -0.042     ; 1.590      ;
; -0.644 ; clk_200hz:clk_200hz|counter[0]      ; clock_100hz:clock_100hz|counter[24] ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.588      ;
; -0.643 ; clk_200hz:clk_200hz|counter[1]      ; clk_200hz:clk_200hz|counter[25]     ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.587      ;
; -0.641 ; clk_200hz:clk_200hz|counter[0]      ; clk_200hz:clk_200hz|counter[25]     ; mclk         ; mclk        ; 1.000        ; -0.043     ; 1.585      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.918 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.862      ;
; -0.917 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.861      ;
; -0.879 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.823      ;
; -0.878 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.822      ;
; -0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.809      ;
; -0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.778      ;
; -0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.777      ;
; -0.833 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.777      ;
; -0.832 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.776      ;
; -0.828 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.772      ;
; -0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.771      ;
; -0.827 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.771      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.770      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.770      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.770      ;
; -0.812 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.756      ;
; -0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.746      ;
; -0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.745      ;
; -0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.731      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.729      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.729      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.729      ;
; -0.785 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.729      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.725      ;
; -0.780 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.724      ;
; -0.775 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.719      ;
; -0.774 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.718      ;
; -0.773 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.717      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.822      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.822      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.822      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.822      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.822      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.822      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.822      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.822      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.704      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.704      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.704      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.704      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.704      ;
; -0.757 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.701      ;
; -0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.700      ;
; -0.752 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.696      ;
; -0.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.695      ;
; -0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.693      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.690      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.690      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.690      ;
; -0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.690      ;
; -0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.686      ;
; -0.741 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.685      ;
; -0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.680      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.679      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.783      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.783      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.783      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.783      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.783      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.783      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.783      ;
; -0.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.783      ;
; -0.728 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.672      ;
; -0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.671      ;
; -0.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.671      ;
; -0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.670      ;
; -0.722 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.666      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.665      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.665      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5       ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.665      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.665      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.665      ;
; -0.721 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1 ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.665      ;
; -0.710 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.654      ;
; -0.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.648      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.645      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.645      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.645      ;
; -0.701 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.645      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.644      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.644      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.644      ;
; -0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.644      ;
; -0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.640      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.639      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.639      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.639      ;
; -0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.639      ;
; -0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0          ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.638      ;
; -0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.638      ;
; -0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.638      ;
; -0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.638      ;
; -0.690 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.634      ;
; -0.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.633      ;
; -0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.632      ;
; -0.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; -0.043     ; 1.631      ;
; -0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.738      ;
; -0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.738      ;
; -0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.738      ;
; -0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]           ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 1.000        ; 0.099      ; 1.738      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.824      ;
; -0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.824      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.825      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.822      ;
; -0.678 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.822      ;
; -0.676 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.823      ;
; -0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.817      ;
; -0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.817      ;
; -0.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.818      ;
; -0.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.815      ;
; -0.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.815      ;
; -0.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.816      ;
; -0.619 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.745      ;
; -0.618 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.744      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.743      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.743      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.743      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.761      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.761      ;
; -0.617 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.743      ;
; -0.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.742      ;
; -0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.762      ;
; -0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.741      ;
; -0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.741      ;
; -0.615 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.741      ;
; -0.614 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.740      ;
; -0.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.738      ;
; -0.612 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.738      ;
; -0.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.737      ;
; -0.611 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.737      ;
; -0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.736      ;
; -0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.736      ;
; -0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.736      ;
; -0.610 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.736      ;
; -0.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.735      ;
; -0.609 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.735      ;
; -0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.734      ;
; -0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.734      ;
; -0.608 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.734      ;
; -0.607 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.733      ;
; -0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.731      ;
; -0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.730      ;
; -0.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.728      ;
; -0.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.725      ;
; -0.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.725      ;
; -0.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.726      ;
; -0.556 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.682      ;
; -0.555 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.681      ;
; -0.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.680      ;
; -0.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.680      ;
; -0.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.680      ;
; -0.551 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.677      ;
; -0.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.674      ;
; -0.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.684      ;
; -0.540 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.684      ;
; -0.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.685      ;
; -0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.674      ;
; -0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.674      ;
; -0.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.675      ;
; -0.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.672      ;
; -0.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.672      ;
; -0.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.673      ;
; -0.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.651      ;
; -0.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.669      ;
; -0.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.669      ;
; -0.523 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.670      ;
; -0.523 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.649      ;
; -0.520 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.646      ;
; -0.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.645      ;
; -0.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.663      ;
; -0.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.663      ;
; -0.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.644      ;
; -0.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.644      ;
; -0.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.644      ;
; -0.518 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.644      ;
; -0.517 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.664      ;
; -0.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.642      ;
; -0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.641      ;
; -0.512 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.139      ; 1.638      ;
; -0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.647      ;
; -0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.647      ;
; -0.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.648      ;
; -0.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0 ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.645      ;
; -0.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg       ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.135      ; 1.645      ;
; -0.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; 0.138      ; 1.646      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.442      ;
; -0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 1.000        ; -0.042     ; 1.440      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.126 ; motor1:motor1|data_out[10]                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.464      ; 0.714      ;
; 0.133 ; motor1:motor1|data_out[3]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.464      ; 0.721      ;
; 0.144 ; motor1:motor1|data_out[4]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 0.725      ;
; 0.144 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.475      ;
; 0.156 ; motor1:motor1|data_out[5]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.464      ; 0.744      ;
; 0.158 ; motor1:motor1|data_out[0]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 0.739      ;
; 0.159 ; motor1:motor1|data_out[8]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 0.740      ;
; 0.166 ; motor1:motor1|data_out[9]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.464      ; 0.754      ;
; 0.168 ; motor1:motor1|data_out[1]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 0.749      ;
; 0.172 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.503      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.504      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.307      ;
; 0.177 ; motor1:motor1|data_out[11]                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.464      ; 0.765      ;
; 0.181 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.314      ;
; 0.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.314      ;
; 0.194 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.327      ;
; 0.202 ; motor1:motor1|data_out[2]                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.457      ; 0.783      ;
; 0.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.537      ;
; 0.240 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.373      ;
; 0.246 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.373      ;
; 0.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.385      ;
; 0.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.393      ;
; 0.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.415      ;
; 0.293 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.426      ;
; 0.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.436      ;
; 0.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.436      ;
; 0.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.437      ;
; 0.305 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.439      ;
; 0.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.440      ;
; 0.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.441      ;
; 0.312 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.446      ;
; 0.313 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.644      ;
; 0.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.649      ;
; 0.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.454      ;
; 0.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.458      ;
; 0.329 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.456      ;
; 0.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.043      ; 0.472      ;
; 0.345 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.676      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.538      ;
; 0.416 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.550      ;
; 0.417 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.732      ;
; 0.420 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.554      ;
; 0.423 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.754      ;
; 0.425 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.558      ;
; 0.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.788      ;
; 0.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.599      ;
; 0.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.797      ;
; 0.467 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.601      ;
; 0.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.611      ;
; 0.491 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.625      ;
; 0.493 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.627      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.628      ;
; 0.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.634      ;
; 0.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.635      ;
; 0.502 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.636      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.637      ;
; 0.513 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.828      ;
; 0.514 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.046      ; 0.644      ;
; 0.516 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.046      ; 0.646      ;
; 0.521 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.655      ;
; 0.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.660      ;
; 0.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.661      ;
; 0.528 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.662      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.845      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.845      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.845      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.845      ;
; 0.530 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.845      ;
; 0.531 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.664      ;
; 0.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.046      ; 0.664      ;
; 0.537 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.046      ; 0.667      ;
; 0.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.672      ;
; 0.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.227      ; 0.879      ;
; 0.549 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.046      ; 0.679      ;
; 0.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.046      ; 0.713      ;
; 0.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.899      ;
; 0.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.900      ;
; 0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.140     ; 0.532      ;
; 0.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.903      ;
; 0.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.904      ;
; 0.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.904      ;
; 0.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.904      ;
; 0.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.231      ; 0.905      ;
; 0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; -0.139     ; 0.540      ;
; 0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.728      ;
; 0.599 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.733      ;
; 0.601 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.735      ;
; 0.602 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.050      ; 0.736      ;
; 0.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.737      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 0.000        ; 0.049      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mclk'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.131 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clock_100hz:clock_100hz|clk_100hz ; mclk        ; 0.000        ; 1.652      ; 2.002      ;
; 0.139 ; clock_var:clock_var|clk_1mhz                                                                                           ; clock_var:clock_var|clk_1mhz             ; clock_var:clock_var|clk_1mhz      ; mclk        ; 0.000        ; 1.662      ; 2.020      ;
; 0.180 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.314      ;
; 0.199 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; clk_200hz:clk_200hz|counter[25]                                                                                        ; clk_200hz:clk_200hz|counter[25]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.325      ;
; 0.211 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.338      ;
; 0.211 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.338      ;
; 0.212 ; clk_200hz:clk_200hz|clk_200hz                                                                                          ; clk_200hz:clk_200hz|clk_200hz            ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 1.647      ; 2.078      ;
; 0.281 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.182      ; 0.577      ;
; 0.291 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; clock_var:clock_var|counter[2]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[19]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_200hz:clk_200hz|counter[18]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[17]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[23]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clk_200hz:clk_200hz|counter[20]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; clk_200hz:clk_200hz|counter[22]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.182      ; 0.591      ;
; 0.298 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_200hz:clk_200hz|counter[12]                                                                                        ; clk_200hz:clk_200hz|counter[12]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_200hz:clk_200hz|counter[10]                                                                                        ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_200hz:clk_200hz|counter[2]                                                                                         ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[24]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[21]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[9]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[8]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[7]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[5]                                                                                         ; clk_200hz:clk_200hz|counter[5]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[4]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_200hz:clk_200hz|counter[1]                                                                                         ; clk_200hz:clk_200hz|counter[1]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.428      ;
; 0.314 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.441      ;
; 0.314 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.441      ;
; 0.320 ; clk_200hz:clk_200hz|counter[0]                                                                                         ; clk_200hz:clk_200hz|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.446      ;
; 0.321 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.448      ;
; 0.322 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.449      ;
; 0.339 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.466      ;
; 0.344 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5] ; transmitter:uart_Tx|data[5]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.182      ; 0.640      ;
; 0.349 ; clock_var:clock_var|counter[4]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.476      ;
; 0.360 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4] ; transmitter:uart_Tx|data[4]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.182      ; 0.656      ;
; 0.363 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3] ; transmitter:uart_Tx|data[3]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.182      ; 0.659      ;
; 0.367 ; clock_var:clock_var|counter[5]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.494      ;
; 0.368 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.494      ;
; 0.370 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0] ; transmitter:uart_Tx|data[0]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.182      ; 0.666      ;
; 0.371 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7] ; transmitter:uart_Tx|data[7]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.182      ; 0.667      ;
; 0.380 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6] ; transmitter:uart_Tx|data[6]              ; clk_200hz:clk_200hz|clk_200hz     ; mclk        ; 0.000        ; 0.182      ; 0.676      ;
; 0.384 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.511      ;
; 0.418 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.545      ;
; 0.421 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[5]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.547      ;
; 0.422 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[7]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.548      ;
; 0.423 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[1]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.549      ;
; 0.423 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[4]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.549      ;
; 0.427 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[0]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.553      ;
; 0.429 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|Tx                   ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.556      ;
; 0.430 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.557      ;
; 0.432 ; clock_var:clock_var|counter[0]                                                                                         ; clock_var:clock_var|counter[0]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.559      ;
; 0.440 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; clock_var:clock_var|counter[1]                                                                                         ; clock_var:clock_var|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.568      ;
; 0.442 ; clk_200hz:clk_200hz|counter[17]                                                                                        ; clk_200hz:clk_200hz|counter[18]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; clk_200hz:clk_200hz|counter[19]                                                                                        ; clk_200hz:clk_200hz|counter[20]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; clk_200hz:clk_200hz|counter[23]                                                                                        ; clk_200hz:clk_200hz|counter[24]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.569      ;
; 0.444 ; clock_100hz:clock_100hz|counter[8]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.570      ;
; 0.447 ; clock_var:clock_var|counter[3]                                                                                         ; clock_var:clock_var|counter[3]           ; mclk                              ; mclk        ; 0.000        ; 0.043      ; 0.574      ;
; 0.448 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clk_200hz:clk_200hz|counter[16]                                                                                        ; clk_200hz:clk_200hz|counter[16]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_200hz:clk_200hz|counter[21]                                                                                        ; clk_200hz:clk_200hz|counter[22]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_200hz:clk_200hz|counter[9]                                                                                         ; clk_200hz:clk_200hz|counter[10]          ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_200hz:clk_200hz|counter[1]                                                                                         ; clk_200hz:clk_200hz|counter[2]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_200hz:clk_200hz|counter[7]                                                                                         ; clk_200hz:clk_200hz|counter[8]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clk_200hz:clk_200hz|counter[3]                                                                                         ; clk_200hz:clk_200hz|counter[4]           ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; baudrate:uart_baud|tx_acc[5]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; mclk                              ; mclk        ; 0.000        ; 0.042      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_var:clock_var|clk_1mhz'                                                                                                            ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.173 ; motor1:motor1|data_reg[7] ; motor1:motor1|data_reg[7] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; motor1:motor1|data_reg[6] ; motor1:motor1|data_reg[6] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; motor1:motor1|data_reg[5] ; motor1:motor1|data_reg[5] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; motor1:motor1|data_reg[4] ; motor1:motor1|data_reg[4] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; motor1:motor1|data_reg[3] ; motor1:motor1|data_reg[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; motor1:motor1|data_reg[2] ; motor1:motor1|data_reg[2] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; motor1:motor1|data_reg[1] ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; motor1:motor1|data_reg[0] ; motor1:motor1|data_reg[0] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; motor2:motor2|control[9]  ; motor2:motor2|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; motor2:motor2|control[8]  ; motor2:motor2|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; motor2:motor2|control[6]  ; motor2:motor2|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; motor2:motor2|control[5]  ; motor2:motor2|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; motor2:motor2|control[2]  ; motor2:motor2|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; motor2:motor2|control[10] ; motor2:motor2|control[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; motor2:motor2|control[1]  ; motor2:motor2|control[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.300 ; motor1:motor1|counter[13] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; motor1:motor1|counter[12] ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.427      ;
; 0.306 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.431      ;
; 0.312 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.438      ;
; 0.316 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[0]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.442      ;
; 0.318 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.443      ;
; 0.424 ; motor1:motor1|counter[14] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.558      ;
; 0.455 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.580      ;
; 0.459 ; motor1:motor1|counter[12] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.584      ;
; 0.461 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[1]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.588      ;
; 0.466 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; motor1:motor1|counter[13] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.265      ; 0.816      ;
; 0.471 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.598      ;
; 0.474 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.599      ;
; 0.476 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.601      ;
; 0.479 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.604      ;
; 0.480 ; motor1:motor1|counter[12] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.265      ; 0.829      ;
; 0.486 ; motor1:motor1|counter[10] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.815      ;
; 0.500 ; motor4:motor4|control[11] ; motor4:motor4|control[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.626      ;
; 0.501 ; motor1:motor1|control[7]  ; motor1:motor1|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.230      ; 0.815      ;
; 0.521 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.646      ;
; 0.525 ; motor4:motor4|control[6]  ; motor4:motor4|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.651      ;
; 0.529 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; motor1:motor1|control[7]  ; motor1:motor1|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.043      ; 0.657      ;
; 0.532 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.657      ;
; 0.532 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.657      ;
; 0.536 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.661      ;
; 0.539 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.664      ;
; 0.545 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.670      ;
; 0.554 ; motor1:motor1|counter[13] ; pwm2:pwm2|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.679      ;
; 0.557 ; motor1:motor1|counter[11] ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.886      ;
; 0.558 ; motor3:motor3|control[8]  ; motor3:motor3|control[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.684      ;
; 0.562 ; motor4:motor4|control[2]  ; motor4:motor4|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.688      ;
; 0.563 ; motor3:motor3|control[2]  ; motor3:motor3|control[2]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.689      ;
; 0.564 ; motor4:motor4|control[3]  ; motor4:motor4|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.690      ;
; 0.565 ; motor4:motor4|control[4]  ; motor4:motor4|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.691      ;
; 0.565 ; motor3:motor3|control[3]  ; motor3:motor3|control[3]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.691      ;
; 0.566 ; motor4:motor4|control[5]  ; motor4:motor4|control[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.692      ;
; 0.566 ; motor3:motor3|control[6]  ; motor3:motor3|control[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.692      ;
; 0.567 ; motor3:motor3|control[4]  ; motor3:motor3|control[4]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.693      ;
; 0.570 ; motor1:motor1|counter[11] ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.051      ; 0.705      ;
; 0.578 ; motor4:motor4|control[7]  ; motor4:motor4|control[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.704      ;
; 0.584 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.709      ;
; 0.587 ; motor1:motor1|counter[3]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.712      ;
; 0.592 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.717      ;
; 0.593 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.718      ;
; 0.597 ; motor1:motor1|counter[9]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.245      ; 0.926      ;
; 0.598 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.723      ;
; 0.598 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.723      ;
; 0.606 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.731      ;
; 0.608 ; motor1:motor1|data_reg[0] ; motor1:motor1|data_reg[1] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.050      ; 0.742      ;
; 0.608 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.733      ;
; 0.611 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.736      ;
; 0.613 ; motor1:motor1|counter[8]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.265      ; 0.962      ;
; 0.615 ; motor1:motor1|counter[14] ; pwm2:pwm2|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.144     ; 0.555      ;
; 0.622 ; motor1:motor1|counter[13] ; pwm3:pwm3|servo_reg       ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.065      ; 0.771      ;
; 0.622 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.265      ; 0.971      ;
; 0.625 ; motor4:motor4|control[9]  ; motor4:motor4|control[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.042      ; 0.751      ;
; 0.626 ; motor1:motor1|counter[14] ; motor1:motor1|counter[9]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.557      ;
; 0.626 ; motor1:motor1|counter[9]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.051      ; 0.761      ;
; 0.628 ; motor1:motor1|counter[14] ; motor1:motor1|counter[10] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.559      ;
; 0.629 ; motor1:motor1|counter[14] ; motor1:motor1|counter[5]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.560      ;
; 0.629 ; motor1:motor1|counter[14] ; motor1:motor1|counter[11] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.153     ; 0.560      ;
; 0.633 ; motor1:motor1|counter[11] ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.051      ; 0.768      ;
; 0.639 ; motor1:motor1|counter[5]  ; motor1:motor1|counter[6]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.051      ; 0.774      ;
; 0.656 ; motor1:motor1|counter[7]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.781      ;
; 0.661 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.786      ;
; 0.661 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[7]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.786      ;
; 0.664 ; motor1:motor1|counter[1]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.789      ;
; 0.664 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[8]  ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.789      ;
; 0.667 ; motor1:motor1|data_reg[1] ; motor1:motor1|data_out[3] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; -0.141     ; 0.610      ;
; 0.667 ; motor1:motor1|counter[2]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.265      ; 1.016      ;
; 0.669 ; motor1:motor1|counter[6]  ; motor1:motor1|counter[13] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.794      ;
; 0.671 ; motor1:motor1|counter[4]  ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.041      ; 0.796      ;
; 0.671 ; motor1:motor1|counter[0]  ; motor1:motor1|counter[14] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.265      ; 1.020      ;
; 0.672 ; motor1:motor1|counter[10] ; motor1:motor1|counter[12] ; clock_var:clock_var|clk_1mhz ; clock_var:clock_var|clk_1mhz ; 0.000        ; 0.051      ; 0.807      ;
+-------+---------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.307      ;
; 0.195 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.483      ;
; 0.197 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.485      ;
; 0.226 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.514      ;
; 0.245 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.372      ;
; 0.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.389      ;
; 0.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.401      ;
; 0.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.415      ;
; 0.306 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.433      ;
; 0.308 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.435      ;
; 0.309 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.436      ;
; 0.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.445      ;
; 0.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.446      ;
; 0.319 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.446      ;
; 0.320 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.447      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.620      ;
; 0.333 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.460      ;
; 0.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.463      ;
; 0.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.464      ;
; 0.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.473      ;
; 0.352 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.478      ;
; 0.358 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.484      ;
; 0.365 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.491      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.502      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.508      ;
; 0.385 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.512      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.515      ;
; 0.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.678      ;
; 0.390 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.517      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.522      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.522      ;
; 0.400 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.527      ;
; 0.421 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.548      ;
; 0.430 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.556      ;
; 0.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.568      ;
; 0.446 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.573      ;
; 0.451 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.042      ; 0.577      ;
; 0.465 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.592      ;
; 0.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.600      ;
; 0.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.600      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.614      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.621      ;
; 0.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.623      ;
; 0.497 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.624      ;
; 0.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.625      ;
; 0.503 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.630      ;
; 0.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.635      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.642      ;
; 0.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.807      ;
; 0.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.646      ;
; 0.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.654      ;
; 0.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.661      ;
; 0.535 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.662      ;
; 0.539 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.827      ;
; 0.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.673      ;
; 0.554 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.681      ;
; 0.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.689      ;
; 0.575 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.702      ;
; 0.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.871      ;
; 0.584 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.711      ;
; 0.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.712      ;
; 0.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.722      ;
; 0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.884      ;
; 0.596 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.723      ;
; 0.597 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.724      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.047      ; 0.763      ;
; 0.637 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.925      ;
; 0.645 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.933      ;
; 0.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.776      ;
; 0.660 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.787      ;
; 0.665 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.792      ;
; 0.681 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.184      ; 0.969      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.183      ; 0.955      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.183      ; 0.955      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.183      ; 0.955      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.183      ; 0.955      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.183      ; 0.955      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.183      ; 0.955      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.183      ; 0.955      ;
; 0.682 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.183      ; 0.955      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.810      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.822      ;
; 0.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.822      ;
; 0.696 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.823      ;
; 0.736 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.863      ;
; 0.737 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_200hz:clk_200hz|clk_200hz ; clk_200hz:clk_200hz|clk_200hz ; 0.000        ; 0.043      ; 0.864      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; mclk  ; Rise       ; mclk                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; baudrate:uart_baud|tx_acc[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|clk_100hz        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_100hz:clock_100hz|counter[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|clk_1mhz             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; clock_var:clock_var|counter[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|Tx                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|bit_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_DATA  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_IDLE  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_START ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; mclk  ; Rise       ; transmitter:uart_Tx|state.TX_STATE_STOP  ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[0]              ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[1]              ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[2]              ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[3]              ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[4]              ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[5]              ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[6]              ;
; -0.082 ; 0.102        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; transmitter:uart_Tx|data[7]              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|clk_200hz            ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[0]           ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[10]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[11]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[12]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[13]          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; mclk  ; Rise       ; clk_200hz:clk_200hz|counter[14]          ;
+--------+--------------+----------------+-----------------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_var:clock_var|clk_1mhz'                                                          ;
+--------+--------------+----------------+-----------------+------------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                        ; Clock Edge ; Target                     ;
+--------+--------------+----------------+-----------------+------------------------------+------------+----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor3:motor3|control[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; motor4:motor4|control[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm1:pwm1|servo_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm2:pwm2|servo_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm3:pwm3|servo_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_var:clock_var|clk_1mhz ; Rise       ; pwm4:pwm4|servo_reg        ;
; 0.247  ; 0.431        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|counter[14]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[2]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[3]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[4]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[5]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[6]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[7]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[11]  ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor2:motor2|control[4]   ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[8]   ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[0]  ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_reg[1]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[0]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[1]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[2]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[4]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|data_out[8]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[10]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; clock_var:clock_var|clk_1mhz ; Rise       ; motor1:motor1|control[11]  ;
+--------+--------------+----------------+-----------------+------------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_100hz:clock_100hz|clk_100hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[8]                                                  ;
; 0.191  ; 0.421        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.191  ; 0.421        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[0]                                                  ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[1]                                                  ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[2]                                                  ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[3]                                                  ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width ; clock_100hz:clock_100hz|clk_100hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|wrptr_g[4]                                                  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_200hz:clk_200hz|clk_200hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[0]                             ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[1]                             ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[2]                             ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[3]                             ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[4]                             ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[5]                             ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[6]                             ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|q_b[7]                             ;
; 0.213  ; 0.443        ; 0.230          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|altsyncram_qu01:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.251  ; 0.435        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|cntr_old:cntr_b|counter_reg_bit0                            ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width ; clk_200hz:clk_200hz|clk_200hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 2.446 ; 3.260 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 1.918 ; 2.687 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze1   ; clock_var:clock_var|clk_1mhz      ; 3.411 ; 4.253 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze2   ; clock_var:clock_var|clk_1mhz      ; 2.909 ; 3.656 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze3   ; clock_var:clock_var|clk_1mhz      ; 2.669 ; 3.464 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze4   ; clock_var:clock_var|clk_1mhz      ; 2.964 ; 3.772 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle1   ; clock_var:clock_var|clk_1mhz      ; 2.706 ; 3.434 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle2   ; clock_var:clock_var|clk_1mhz      ; 3.147 ; 4.002 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle3   ; clock_var:clock_var|clk_1mhz      ; 2.761 ; 3.569 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle4   ; clock_var:clock_var|clk_1mhz      ; 2.907 ; 3.718 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 2.061 ; 2.725 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.526 ; -2.300 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.333 ; -2.047 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze1   ; clock_var:clock_var|clk_1mhz      ; -1.382 ; -2.142 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze2   ; clock_var:clock_var|clk_1mhz      ; -1.225 ; -1.941 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze3   ; clock_var:clock_var|clk_1mhz      ; -1.522 ; -2.298 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze4   ; clock_var:clock_var|clk_1mhz      ; -1.655 ; -2.427 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle1   ; clock_var:clock_var|clk_1mhz      ; -0.835 ; -1.537 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle2   ; clock_var:clock_var|clk_1mhz      ; -1.263 ; -2.024 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle3   ; clock_var:clock_var|clk_1mhz      ; -1.373 ; -2.123 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle4   ; clock_var:clock_var|clk_1mhz      ; -1.497 ; -2.269 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -1.385 ; -2.124 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 6.238 ; 5.929 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 6.155 ; 5.973 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 6.590 ; 7.051 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.575 ; 4.771 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 5.382 ; 5.729 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 5.694 ; 6.005 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 6.590 ; 7.051 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 5.419 ; 5.716 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.677 ; 4.897 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 5.496 ; 5.827 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.908 ; 5.152 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 5.747 ; 6.137 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 5.833 ; 6.162 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM1          ; clock_var:clock_var|clk_1mhz      ; 5.382 ; 5.670 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM2          ; clock_var:clock_var|clk_1mhz      ; 4.242 ; 4.409 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM3          ; clock_var:clock_var|clk_1mhz      ; 4.386 ; 4.564 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM4          ; clock_var:clock_var|clk_1mhz      ; 5.119 ; 5.392 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 6.091 ; 5.792 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 4.243 ; 4.400 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 5.070 ; 4.822 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 5.269 ; 5.061 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 4.407 ; 4.596 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.407 ; 4.596 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 5.179 ; 5.513 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 5.479 ; 5.777 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 6.339 ; 6.781 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 5.215 ; 5.500 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.503 ; 4.714 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 5.290 ; 5.608 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.725 ; 4.960 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 5.529 ; 5.903 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 5.650 ; 5.968 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM1          ; clock_var:clock_var|clk_1mhz      ; 5.182 ; 5.458 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM2          ; clock_var:clock_var|clk_1mhz      ; 4.085 ; 4.246 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM3          ; clock_var:clock_var|clk_1mhz      ; 4.224 ; 4.394 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM4          ; clock_var:clock_var|clk_1mhz      ; 4.929 ; 5.192 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 5.912 ; 5.622 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 4.100 ; 4.251 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; toggle1    ; servo1_dir[0] ; 4.584 ;    ;    ; 5.339 ;
; toggle2    ; servo2_dir[0] ; 4.656 ;    ;    ; 5.419 ;
; toggle3    ; servo3_dir[0] ; 4.765 ;    ;    ; 5.571 ;
; toggle4    ; servo4_dir[0] ; 4.557 ;    ;    ; 5.321 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; toggle1    ; servo1_dir[0] ; 4.428 ;    ;    ; 5.168 ;
; toggle2    ; servo2_dir[0] ; 4.499 ;    ;    ; 5.246 ;
; toggle3    ; servo3_dir[0] ; 4.603 ;    ;    ; 5.391 ;
; toggle4    ; servo4_dir[0] ; 4.403 ;    ;    ; 5.152 ;
+------------+---------------+-------+----+----+-------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.684         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.181       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.503       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.637         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.131       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.506       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.607         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.106       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.501       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.587         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.069        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.656       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.565         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.187        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.752       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.514         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.319        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.833       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.459         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.368        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.827       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.450         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.378        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.828       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.368         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.296        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.664       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.293         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.286        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.579       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.286         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.386        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.672       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.197         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.476        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.673       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.184         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.487        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.671       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.030         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.498        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.528       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.002          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.424        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.422       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.057          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.404        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.347       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.129          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.572        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.443       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 0.294          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_200hz:clk_200hz|clk_200hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clock_100hz:clock_100hz|clk_100hz                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.571        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_eeg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.277       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -4.805   ; 0.126 ; N/A      ; N/A     ; -3.000              ;
;  clk_200hz:clk_200hz|clk_200hz     ; -2.897   ; 0.180 ; N/A      ; N/A     ; -2.693              ;
;  clock_100hz:clock_100hz|clk_100hz ; -2.443   ; 0.126 ; N/A      ; N/A     ; -2.693              ;
;  clock_var:clock_var|clk_1mhz      ; -4.805   ; 0.173 ; N/A      ; N/A     ; -1.285              ;
;  mclk                              ; -3.497   ; 0.131 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                    ; -585.301 ; 0.0   ; 0.0      ; 0.0     ; -362.991            ;
;  clk_200hz:clk_200hz|clk_200hz     ; -87.024  ; 0.000 ; N/A      ; N/A     ; -76.922             ;
;  clock_100hz:clock_100hz|clk_100hz ; -62.183  ; 0.000 ; N/A      ; N/A     ; -71.044             ;
;  clock_var:clock_var|clk_1mhz      ; -293.032 ; 0.000 ; N/A      ; N/A     ; -104.085            ;
;  mclk                              ; -143.062 ; 0.000 ; N/A      ; N/A     ; -110.940            ;
+------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; 5.082 ; 5.484 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; 3.960 ; 4.443 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze1   ; clock_var:clock_var|clk_1mhz      ; 7.087 ; 7.643 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze2   ; clock_var:clock_var|clk_1mhz      ; 6.117 ; 6.596 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze3   ; clock_var:clock_var|clk_1mhz      ; 5.462 ; 6.008 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze4   ; clock_var:clock_var|clk_1mhz      ; 6.073 ; 6.624 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle1   ; clock_var:clock_var|clk_1mhz      ; 5.661 ; 6.173 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle2   ; clock_var:clock_var|clk_1mhz      ; 6.551 ; 7.186 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle3   ; clock_var:clock_var|clk_1mhz      ; 5.631 ; 6.201 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle4   ; clock_var:clock_var|clk_1mhz      ; 5.998 ; 6.539 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; 4.198 ; 4.683 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Rdreq     ; clk_200hz:clk_200hz|clk_200hz     ; -1.526 ; -2.300 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Wrreq     ; clock_100hz:clock_100hz|clk_100hz ; -1.333 ; -2.047 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; freeze1   ; clock_var:clock_var|clk_1mhz      ; -1.382 ; -2.142 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze2   ; clock_var:clock_var|clk_1mhz      ; -1.225 ; -1.941 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze3   ; clock_var:clock_var|clk_1mhz      ; -1.522 ; -2.298 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; freeze4   ; clock_var:clock_var|clk_1mhz      ; -1.655 ; -2.427 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle1   ; clock_var:clock_var|clk_1mhz      ; -0.835 ; -1.537 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle2   ; clock_var:clock_var|clk_1mhz      ; -1.263 ; -2.024 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle3   ; clock_var:clock_var|clk_1mhz      ; -1.373 ; -2.123 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; toggle4   ; clock_var:clock_var|clk_1mhz      ; -1.497 ; -2.269 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Wr_en     ; mclk                              ; -1.385 ; -2.124 ; Rise       ; mclk                              ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 11.687 ; 11.496 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 11.601 ; 11.653 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 12.804 ; 12.745 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 8.692  ; 8.680  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 10.310 ; 10.440 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 10.994 ; 10.895 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 12.804 ; 12.745 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 10.352 ; 10.330 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 8.953  ; 8.987  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 10.472 ; 10.528 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 9.449  ; 9.440  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 11.104 ; 11.179 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 10.740 ; 10.939 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM1          ; clock_var:clock_var|clk_1mhz      ; 10.332 ; 10.261 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM2          ; clock_var:clock_var|clk_1mhz      ; 8.057  ; 8.099  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM3          ; clock_var:clock_var|clk_1mhz      ; 8.329  ; 8.364  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM4          ; clock_var:clock_var|clk_1mhz      ; 9.715  ; 9.694  ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 10.800 ; 10.619 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 8.012  ; 8.068  ; Rise       ; mclk                              ;
+---------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Fifo_empty    ; clk_200hz:clk_200hz|clk_200hz     ; 5.070 ; 4.822 ; Rise       ; clk_200hz:clk_200hz|clk_200hz     ;
; Fifo_full     ; clock_100hz:clock_100hz|clk_100hz ; 5.269 ; 5.061 ; Rise       ; clock_100hz:clock_100hz|clk_100hz ;
; Data_out[*]   ; clock_var:clock_var|clk_1mhz      ; 4.407 ; 4.596 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[0]  ; clock_var:clock_var|clk_1mhz      ; 4.407 ; 4.596 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[1]  ; clock_var:clock_var|clk_1mhz      ; 5.179 ; 5.513 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[2]  ; clock_var:clock_var|clk_1mhz      ; 5.479 ; 5.777 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[3]  ; clock_var:clock_var|clk_1mhz      ; 6.339 ; 6.781 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[4]  ; clock_var:clock_var|clk_1mhz      ; 5.215 ; 5.500 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[5]  ; clock_var:clock_var|clk_1mhz      ; 4.503 ; 4.714 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[8]  ; clock_var:clock_var|clk_1mhz      ; 5.290 ; 5.608 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[9]  ; clock_var:clock_var|clk_1mhz      ; 4.725 ; 4.960 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[10] ; clock_var:clock_var|clk_1mhz      ; 5.529 ; 5.903 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
;  Data_out[11] ; clock_var:clock_var|clk_1mhz      ; 5.650 ; 5.968 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM1          ; clock_var:clock_var|clk_1mhz      ; 5.182 ; 5.458 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM2          ; clock_var:clock_var|clk_1mhz      ; 4.085 ; 4.246 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM3          ; clock_var:clock_var|clk_1mhz      ; 4.224 ; 4.394 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; PWM4          ; clock_var:clock_var|clk_1mhz      ; 4.929 ; 5.192 ; Rise       ; clock_var:clock_var|clk_1mhz      ;
; Tx            ; mclk                              ; 5.912 ; 5.622 ; Rise       ; mclk                              ;
; Tx_busy       ; mclk                              ; 4.100 ; 4.251 ; Rise       ; mclk                              ;
+---------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; toggle1    ; servo1_dir[0] ; 8.673 ;    ;    ; 9.164 ;
; toggle2    ; servo2_dir[0] ; 8.770 ;    ;    ; 9.256 ;
; toggle3    ; servo3_dir[0] ; 8.975 ;    ;    ; 9.549 ;
; toggle4    ; servo4_dir[0] ; 8.560 ;    ;    ; 9.087 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+---------------+-------+----+----+-------+
; Input Port ; Output Port   ; RR    ; RF ; FR ; FF    ;
+------------+---------------+-------+----+----+-------+
; toggle1    ; servo1_dir[0] ; 4.428 ;    ;    ; 5.168 ;
; toggle2    ; servo2_dir[0] ; 4.499 ;    ;    ; 5.246 ;
; toggle3    ; servo3_dir[0] ; 4.603 ;    ;    ; 5.391 ;
; toggle4    ; servo4_dir[0] ; 4.403 ;    ;    ; 5.152 ;
+------------+---------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; servo1_dir[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; servo2_dir[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; servo3_dir[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; servo4_dir[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PWM4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; toggle1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; toggle2                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; toggle3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; toggle4                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; freeze1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; freeze2                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; freeze3                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; freeze4                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo1_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; servo2_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; servo3_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; servo4_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PWM1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PWM2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PWM3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PWM4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo1_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; servo2_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; servo3_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; servo4_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PWM1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PWM2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PWM3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PWM4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; servo1_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; servo2_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; servo3_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; servo4_dir[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PWM4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_200hz:clk_200hz|clk_200hz     ; clk_200hz:clk_200hz|clk_200hz     ; 691      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_200hz:clk_200hz|clk_200hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 569      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 10       ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_var:clock_var|clk_1mhz      ; 13682    ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; mclk                              ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; mclk                              ; mclk                              ; 1433     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; clk_200hz:clk_200hz|clk_200hz     ; clk_200hz:clk_200hz|clk_200hz     ; 691      ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clk_200hz:clk_200hz|clk_200hz     ; 9        ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; clock_100hz:clock_100hz|clk_100hz ; 9        ; 0        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; clock_100hz:clock_100hz|clk_100hz ; 569      ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_100hz:clock_100hz|clk_100hz ; 10       ; 0        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; clock_var:clock_var|clk_1mhz      ; 13682    ; 0        ; 0        ; 0        ;
; clk_200hz:clk_200hz|clk_200hz     ; mclk                              ; 9        ; 1        ; 0        ; 0        ;
; clock_100hz:clock_100hz|clk_100hz ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; clock_var:clock_var|clk_1mhz      ; mclk                              ; 1        ; 1        ; 0        ; 0        ;
; mclk                              ; mclk                              ; 1433     ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 196   ; 196  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun May 28 19:54:26 2023
Info: Command: quartus_sta servo -c servo
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_eeg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'servo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_var:clock_var|clk_1mhz clock_var:clock_var|clk_1mhz
    Info (332105): create_clock -period 1.000 -name mclk mclk
    Info (332105): create_clock -period 1.000 -name clk_200hz:clk_200hz|clk_200hz clk_200hz:clk_200hz|clk_200hz
    Info (332105): create_clock -period 1.000 -name clock_100hz:clock_100hz|clk_100hz clock_100hz:clock_100hz|clk_100hz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.805            -293.032 clock_var:clock_var|clk_1mhz 
    Info (332119):    -3.497            -143.062 mclk 
    Info (332119):    -2.897             -87.024 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.443             -62.183 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.385               0.000 clock_var:clock_var|clk_1mhz 
    Info (332119):     0.401               0.000 mclk 
    Info (332119):     0.402               0.000 clk_200hz:clk_200hz|clk_200hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.940 mclk 
    Info (332119):    -2.693             -76.922 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.693             -71.044 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.285            -104.085 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.333            -259.945 clock_var:clock_var|clk_1mhz 
    Info (332119):    -3.109            -121.534 mclk 
    Info (332119):    -2.582             -75.886 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.155             -53.691 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.290               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.338               0.000 clock_var:clock_var|clk_1mhz 
    Info (332119):     0.353               0.000 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):     0.353               0.000 mclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.940 mclk 
    Info (332119):    -2.649             -76.526 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -2.649             -70.912 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.285            -104.085 clock_var:clock_var|clk_1mhz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.782            -100.640 clock_var:clock_var|clk_1mhz 
    Info (332119):    -1.215             -29.993 mclk 
    Info (332119):    -0.918             -24.088 clk_200hz:clk_200hz|clk_200hz 
    Info (332119):    -0.680             -13.731 clock_100hz:clock_100hz|clk_100hz 
Info (332146): Worst-case hold slack is 0.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.126               0.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):     0.131               0.000 mclk 
    Info (332119):     0.173               0.000 clock_var:clock_var|clk_1mhz 
    Info (332119):     0.180               0.000 clk_200hz:clk_200hz|clk_200hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -92.329 mclk 
    Info (332119):    -1.000             -81.000 clock_var:clock_var|clk_1mhz 
    Info (332119):    -1.000             -52.000 clock_100hz:clock_100hz|clk_100hz 
    Info (332119):    -1.000             -50.000 clk_200hz:clk_200hz|clk_200hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Sun May 28 19:54:30 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


