Info: constrained 'clk_in' to bel 'X12/Y31/io1'
Info: constraining clock net 'clk_in' to 12.00 MHz
Info: constrained 'uart_tx' to bel 'X15/Y0/io0'
Info: constrained 'uart_rx' to bel 'X13/Y0/io1'
Info: constrained 'irq_n' to bel 'X16/Y0/io0'
Info: constrained 'spi_mosi' to bel 'X23/Y0/io1'
Info: constrained 'spi_miso' to bel 'X23/Y0/io0'
Info: constrained 'spi_clk' to bel 'X24/Y0/io0'
Info: constrained 'spi_cs_n' to bel 'X24/Y0/io1'
Info: constraining clock net 'spi_clk' to 80.00 MHz
Info: constrained 'lcd_d[0]' to bel 'X18/Y31/io0'
Info: constrained 'lcd_d[1]' to bel 'X18/Y31/io1'
Info: constrained 'lcd_d[2]' to bel 'X16/Y31/io1'
Info: constrained 'lcd_d[3]' to bel 'X16/Y31/io0'
Info: constrained 'lcd_d[4]' to bel 'X13/Y31/io1'
Info: constrained 'lcd_d[5]' to bel 'X13/Y31/io0'
Info: constrained 'lcd_d[6]' to bel 'X8/Y31/io1'
Info: constrained 'lcd_d[7]' to bel 'X8/Y31/io0'
Info: constrained 'lcd_rs' to bel 'X17/Y0/io0'
Info: constrained 'lcd_wr_n' to bel 'X19/Y31/io0'
Info: constrained 'lcd_cs_n' to bel 'X17/Y31/io0'
Info: constrained 'lcd_mode' to bel 'X9/Y31/io0'
Info: constrained 'lcd_rst_n' to bel 'X9/Y31/io1'
Info: constrained 'lcd_fmark' to bel 'X19/Y31/io1'
Info: constrained 'pmod[0]' to bel 'X6/Y0/io0'
Info: constrained 'pmod[1]' to bel 'X7/Y0/io0'
Info: constrained 'pmod[2]' to bel 'X9/Y0/io0'
Info: constrained 'pmod[3]' to bel 'X8/Y0/io0'
Info: constrained 'pmod[4]' to bel 'X6/Y0/io1'
Info: constrained 'pmod[5]' to bel 'X7/Y0/io1'
Info: constrained 'pmod[6]' to bel 'X9/Y0/io1'
Info: constrained 'pmod[7]' to bel 'X5/Y0/io0'
Info: constrained 'rgb[0]' to bel 'X4/Y31/io0'
Info: constrained 'rgb[1]' to bel 'X5/Y31/io0'
Info: constrained 'rgb[2]' to bel 'X6/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: rgb[2] feeds SB_IO rgb2, removing $nextpnr_iobuf rgb[2].
Info: rgb[1] feeds SB_IO rgb1, removing $nextpnr_iobuf rgb[1].
Info: rgb[0] feeds SB_IO rgb0, removing $nextpnr_iobuf rgb[0].
Info: pmod[7] feeds SB_IO ioa7, removing $nextpnr_iobuf pmod[7].
Info: pmod[6] feeds SB_IO ioa6, removing $nextpnr_iobuf pmod[6].
Info: pmod[5] feeds SB_IO ioa5, removing $nextpnr_iobuf pmod[5].
Info: pmod[4] feeds SB_IO ioa4, removing $nextpnr_iobuf pmod[4].
Info: pmod[3] feeds SB_IO ioa3, removing $nextpnr_iobuf pmod[3].
Info: pmod[2] feeds SB_IO ioa2, removing $nextpnr_iobuf pmod[2].
Info: pmod[1] feeds SB_IO ioa1, removing $nextpnr_iobuf pmod[1].
Info: pmod[0] feeds SB_IO ioa0, removing $nextpnr_iobuf pmod[0].
Info: spi_mosi feeds SB_IO _communication.spi_mosi_iob_I, removing $nextpnr_ibuf spi_mosi.
Info: spi_miso feeds SB_IO _communication.spi_miso_iob_I, removing $nextpnr_obuf spi_miso.
Info: lcd_wr_n feeds SB_IO lcdwrn, removing $nextpnr_obuf lcd_wr_n.
Info: Packing LUT-FFs..
Info:     3153 LCs used as LUT4 only
Info:      552 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      602 LCs used as DFF only
Info: Packing carries..
Info:       62 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       41 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'uut' to X12/Y31/pll_3
Info: Packing special functions..
Info:   constrained SB_RGBA_DRV 'RGBA_DRIVER' to X0/Y30/rgba_drv_0
Info: Packing PLLs..
Info:     Input frequency of PLL 'uut' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'uut' is constrained to 960.6 MHz
Info:     Derived frequency constraint of 15.0 MHz for net clk
Info:   PLL 'uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'pll_locked_SB_LUT4_I3_LC' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting resetq_SB_LUT4_I3_O [reset] (fanout 112)
Info: promoting processor.dividend_SB_DFF_Q_10_D_SB_LUT4_O_I2[0] [reset] (fanout 94)
Info: promoting fmark_sync2_SB_LUT4_I3_O[1] [reset] (fanout 35)
Info: promoting LEDs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_3_O [cen] (fanout 32)
Info: promoting _fread.cmd_active_put_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1] [cen] (fanout 32)
Info: promoting file_rbusy_SB_LUT4_I2_O_SB_LUT4_I3_O[1] [cen] (fanout 32)
Info: Constraining chains...
Info:       29 LCs used to legalise carry chains.
Info: Checksum: 0x5b60ffed

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x4f277256

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4359/ 5280    82%
Info: 	        ICESTORM_RAM:    14/   30    46%
Info: 	               SB_IO:    33/   96    34%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     1/    1   100%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 77 cells based on constraints.
Info: Creating initial analytic placement for 3590 cells, random placement wirelen = 111938.
Info:     at initial placer iter 0, wirelen = 2922
Info:     at initial placer iter 1, wirelen = 3309
Info:     at initial placer iter 2, wirelen = 3187
Info:     at initial placer iter 3, wirelen = 3315
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 3177, spread = 45143, legal = 46350; time = 0.06s
Info:     at iteration #2, type ALL: wirelen solved = 3630, spread = 42912, legal = 45933; time = 0.06s
Info:     at iteration #3, type ALL: wirelen solved = 4570, spread = 40514, legal = 44250; time = 0.06s
Info:     at iteration #4, type ALL: wirelen solved = 5373, spread = 40228, legal = 43265; time = 0.06s
Info:     at iteration #5, type ALL: wirelen solved = 6044, spread = 38499, legal = 40999; time = 0.06s
Info:     at iteration #6, type ALL: wirelen solved = 6860, spread = 35685, legal = 39159; time = 0.06s
Info:     at iteration #7, type ALL: wirelen solved = 7472, spread = 35015, legal = 38246; time = 0.06s
Info:     at iteration #8, type ALL: wirelen solved = 8569, spread = 34184, legal = 36752; time = 0.05s
Info:     at iteration #9, type ALL: wirelen solved = 8818, spread = 33406, legal = 36197; time = 0.05s
Info:     at iteration #10, type ALL: wirelen solved = 9497, spread = 33214, legal = 36417; time = 0.05s
Info:     at iteration #11, type ALL: wirelen solved = 9960, spread = 32746, legal = 35986; time = 0.05s
Info:     at iteration #12, type ALL: wirelen solved = 10618, spread = 32563, legal = 35245; time = 0.05s
Info:     at iteration #13, type ALL: wirelen solved = 10942, spread = 32078, legal = 35184; time = 0.05s
Info:     at iteration #14, type ALL: wirelen solved = 11449, spread = 32536, legal = 35565; time = 0.06s
Info:     at iteration #15, type ALL: wirelen solved = 11851, spread = 32388, legal = 35218; time = 0.05s
Info:     at iteration #16, type ALL: wirelen solved = 12245, spread = 32062, legal = 35045; time = 0.05s
Info:     at iteration #17, type ALL: wirelen solved = 12426, spread = 32160, legal = 35274; time = 0.06s
Info:     at iteration #18, type ALL: wirelen solved = 13005, spread = 31519, legal = 35154; time = 0.06s
Info:     at iteration #19, type ALL: wirelen solved = 13083, spread = 31062, legal = 34531; time = 0.05s
Info:     at iteration #20, type ALL: wirelen solved = 13637, spread = 31037, legal = 34114; time = 0.05s
Info:     at iteration #21, type ALL: wirelen solved = 13921, spread = 30462, legal = 33514; time = 0.05s
Info:     at iteration #22, type ALL: wirelen solved = 14065, spread = 29603, legal = 32614; time = 0.05s
Info:     at iteration #23, type ALL: wirelen solved = 14379, spread = 29420, legal = 32986; time = 0.06s
Info:     at iteration #24, type ALL: wirelen solved = 14317, spread = 29352, legal = 31888; time = 0.05s
Info:     at iteration #25, type ALL: wirelen solved = 14786, spread = 29156, legal = 32217; time = 0.05s
Info:     at iteration #26, type ALL: wirelen solved = 15136, spread = 28628, legal = 32386; time = 0.06s
Info:     at iteration #27, type ALL: wirelen solved = 15063, spread = 29014, legal = 32295; time = 0.05s
Info:     at iteration #28, type ALL: wirelen solved = 15339, spread = 28529, legal = 32099; time = 0.05s
Info:     at iteration #29, type ALL: wirelen solved = 15710, spread = 28799, legal = 32200; time = 0.06s
Info: HeAP Placer Time: 2.46s
Info:   of which solving equations: 1.16s
Info:   of which spreading cells: 0.25s
Info:   of which strict legalisation: 0.28s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 3985, wirelen = 31888
Info:   at iteration #5: temp = 0.000000, timing cost = 3550, wirelen = 27165
Info:   at iteration #10: temp = 0.000000, timing cost = 3360, wirelen = 26033
Info:   at iteration #15: temp = 0.000000, timing cost = 3408, wirelen = 25438
Info:   at iteration #20: temp = 0.000000, timing cost = 3452, wirelen = 25279
Info:   at iteration #25: temp = 0.000000, timing cost = 3430, wirelen = 25218
Info:   at iteration #30: temp = 0.000000, timing cost = 3418, wirelen = 25203
Info:   at iteration #30: temp = 0.000000, timing cost = 3418, wirelen = 25203 
Info: SA placement time 3.68s

Info: Max frequency for clock '_communication.spi_clk_buf': 135.56 MHz (PASS at 80.00 MHz)
Info: Max frequency for clock                        'clk': 15.97 MHz (PASS at 15.01 MHz)
Info: Max frequency for clock            '$PACKER_GND_NET': 308.55 MHz (PASS at 12.00 MHz)

Info: Max delay posedge $PACKER_GND_NET            -> posedge clk                       : 39.01 ns
Info: Max delay <async>                            -> <async>                           : 6.30 ns
Info: Max delay <async>                            -> posedge _communication.spi_clk_buf: 3.01 ns
Info: Max delay <async>                            -> posedge clk                       : 22.72 ns
Info: Max delay posedge _communication.spi_clk_buf -> <async>                           : 3.15 ns
Info: Max delay posedge _communication.spi_clk_buf -> posedge clk                       : 4.39 ns
Info: Max delay posedge clk                        -> posedge $PACKER_GND_NET           : 22.40 ns
Info: Max delay posedge clk                        -> <async>                           : 11.35 ns
Info: Max delay posedge clk                        -> posedge _communication.spi_clk_buf: 4.33 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [  4014,   7823) |****+
Info: [  7823,  11632) |***********+
Info: [ 11632,  15441) |****+
Info: [ 15441,  19250) |******+
Info: [ 19250,  23059) |****+
Info: [ 23059,  26868) |**************+
Info: [ 26868,  30677) |***************************+
Info: [ 30677,  34486) |***********************************+
Info: [ 34486,  38295) |******************+
Info: [ 38295,  42104) |*******+
Info: [ 42104,  45913) |***************************+
Info: [ 45913,  49722) |******************************************+
Info: [ 49722,  53531) |********************************+
Info: [ 53531,  57340) |***********************+
Info: [ 57340,  61149) |******************************************************+
Info: [ 61149,  64958) |************************************************************ 
Info: [ 64958,  68767) |*+
Info: [ 68767,  72576) |+
Info: [ 72576,  76385) |+
Info: [ 76385,  80194) |***********+
Info: Checksum: 0x946d7cf4

Info: Routing..
Info: Setting up routing queue.
Info: Routing 14487 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      161        838 |  161   838 |     13673|       0.57       0.57|
Info:       2000 |      635       1364 |  474   526 |     13185|       0.28       0.86|
Info:       3000 |      948       2051 |  313   687 |     12616|       0.39       1.24|
Info:       4000 |     1219       2780 |  271   729 |     12019|       0.34       1.58|
Info:       5000 |     1511       3488 |  292   708 |     11599|       0.30       1.88|
Info:       6000 |     1916       4083 |  405   595 |     11259|       0.34       2.21|
Info:       7000 |     2343       4656 |  427   573 |     10983|       0.33       2.54|
Info:       8000 |     2606       5270 |  263   614 |     10499|       0.23       2.77|
Info:       9000 |     2953       5898 |  347   628 |     10117|       0.24       3.01|
Info:      10000 |     3288       6550 |  335   652 |      9687|       0.25       3.25|
Info:      11000 |     3799       7039 |  511   489 |      9599|       0.24       3.50|
Info:      12000 |     4253       7584 |  454   545 |      9220|       0.22       3.71|
Info:      13000 |     4731       8080 |  478   496 |      8917|       0.26       3.97|
Info:      14000 |     5244       8567 |  513   487 |      8704|       0.28       4.25|
Info:      15000 |     5723       9067 |  479   500 |      8536|       0.33       4.59|
Info:      16000 |     6192       9571 |  469   504 |      8347|       0.40       4.99|
Info:      17000 |     6634      10129 |  442   558 |      8182|       0.34       5.33|
Info:      18000 |     7118      10640 |  484   511 |      7989|       0.35       5.68|
Info:      19000 |     7625      11133 |  507   493 |      7887|       0.36       6.04|
Info:      20000 |     8131      11627 |  506   494 |      7812|       0.41       6.45|
Info:      21000 |     8516      12241 |  385   614 |      7483|       0.26       6.71|
Info:      22000 |     8973      12784 |  457   543 |      7206|       0.31       7.02|
Info:      23000 |     9424      13333 |  451   549 |      6950|       0.25       7.27|
Info:      24000 |     9877      13880 |  453   547 |      6805|       0.34       7.61|
Info:      25000 |    10324      14433 |  447   553 |      6665|       0.30       7.91|
Info:      26000 |    10878      14858 |  554   425 |      6606|       0.36       8.28|
Info:      27000 |    11337      15378 |  459   520 |      6483|       0.32       8.60|
Info:      28000 |    11851      15855 |  514   477 |      6334|       0.32       8.91|
Info:      29000 |    12328      16377 |  477   522 |      6181|       0.38       9.29|
Info:      30000 |    12874      16831 |  546   454 |      6055|       0.32       9.61|
Info:      31000 |    13357      17348 |  483   517 |      5899|       0.29       9.90|
Info:      32000 |    13917      17787 |  560   439 |      5839|       0.37      10.27|
Info:      33000 |    14460      18244 |  543   457 |      5714|       0.29      10.56|
Info:      34000 |    14942      18762 |  482   518 |      5608|       0.38      10.94|
Info:      35000 |    15383      19245 |  441   483 |      5354|       0.24      11.18|
Info:      36000 |    15899      19729 |  516   484 |      5198|       0.27      11.45|
Info:      37000 |    16392      20230 |  493   501 |      5011|       0.29      11.74|
Info:      38000 |    16855      20767 |  463   537 |      4804|       0.29      12.03|
Info:      39000 |    17338      21259 |  483   492 |      4675|       0.33      12.37|
Info:      40000 |    17884      21712 |  546   453 |      4568|       0.28      12.64|
Info:      41000 |    18393      22203 |  509   491 |      4451|       0.43      13.07|
Info:      42000 |    18963      22633 |  570   430 |      4394|       0.34      13.41|
Info:      43000 |    19479      23117 |  516   484 |      4217|       0.32      13.74|
Info:      44000 |    20038      23558 |  559   441 |      4172|       0.32      14.06|
Info:      45000 |    20544      24052 |  506   494 |      4085|       0.37      14.43|
Info:      46000 |    21020      24549 |  476   497 |      3956|       0.33      14.76|
Info:      47000 |    21593      24976 |  573   427 |      3880|       0.31      15.07|
Info:      48000 |    22139      25430 |  546   454 |      3880|       0.38      15.46|
Info:      49000 |    22686      25883 |  547   453 |      3769|       0.27      15.73|
Info:      50000 |    23201      26368 |  515   485 |      3658|       0.33      16.06|
Info:      51000 |    23757      26757 |  556   389 |      3561|       0.30      16.36|
Info:      52000 |    24378      27135 |  621   378 |      3504|       0.36      16.72|
Info:      53000 |    24917      27596 |  539   461 |      3320|       0.31      17.04|
Info:      54000 |    25421      28064 |  504   468 |      3143|       0.29      17.33|
Info:      55000 |    25967      28518 |  546   454 |      2990|       0.36      17.69|
Info:      56000 |    26480      29005 |  513   487 |      2849|       0.31      18.00|
Info:      57000 |    27124      29361 |  644   356 |      2813|       0.50      18.51|
Info:      58000 |    27714      29771 |  590   410 |      2728|       0.30      18.81|
Info:      59000 |    28299      30180 |  585   409 |      2615|       0.36      19.16|
Info:      60000 |    28819      30660 |  520   480 |      2522|       0.29      19.45|
Info:      61000 |    29408      31071 |  589   411 |      2361|       0.34      19.79|
Info:      62000 |    29977      31496 |  569   425 |      2185|       0.29      20.09|
Info:      63000 |    30539      31907 |  562   411 |      2065|       0.27      20.36|
Info:      64000 |    31108      32338 |  569   431 |      1953|       0.33      20.69|
Info:      65000 |    31640      32774 |  532   436 |      1783|       0.31      20.99|
Info:      66000 |    32237      33169 |  597   395 |      1659|       0.40      21.39|
Info:      67000 |    32828      33577 |  591   408 |      1526|       0.34      21.73|
Info:      68000 |    33384      34020 |  556   443 |      1383|       0.33      22.06|
Info:      69000 |    34035      34369 |  651   349 |      1391|       0.35      22.41|
Info:      70000 |    34567      34829 |  532   460 |      1188|       0.31      22.72|
Info:      71000 |    34978      35372 |  411   543 |       821|       0.28      23.00|
Info:      72000 |    35262      36088 |  284   716 |       245|       0.63      23.63|
Info:      73000 |    35814      36536 |  552   448 |       145|       0.68      24.30|
Info:      74000 |    36335      37015 |  521   479 |        84|       0.59      24.89|
Info:      74947 |    36927      37371 |  592   356 |         0|       0.78      25.67|
Info: Routing complete.
Info: Router1 time 25.67s
Info: Checksum: 0x1f19ee60

Info: Critical path report for clock '_communication.spi_clk_buf' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source _communication.bit_cnt_last_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_LC.O
Info:  1.8  3.2    Net _communication.bit_cnt_last_SB_DFFR_Q_D_SB_LUT4_O_I1[2] budget 4.323000 ns (24,4) -> (24,4)
Info:                Sink _communication.bit_cnt_last_SB_DFFR_Q_D_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:217.17-237.5
Info:                  /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:104.15-104.41
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  4.4  Source _communication.bit_cnt_last_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  1.8  6.1    Net _communication.bit_cnt_last_SB_DFFR_Q_D[3] budget 4.322000 ns (24,4) -> (24,4)
Info:                Sink _communication.bit_cnt_last_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:217.17-237.5
Info:                  /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:104.15-104.41
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27
Info:  1.2  7.4  Setup _communication.bit_cnt_last_SB_DFFR_Q_DFFLC.I0
Info: 3.9 ns logic, 3.5 ns routing

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.instr_SB_DFFE_Q_25_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net processor.funcM_SB_LUT4_I1_I3[1] budget 0.000000 ns (5,25) -> (5,26)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  4.4  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.7  9.1    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2] budget 0.000000 ns (5,26) -> (17,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.9  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  3.0 12.9    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] budget 0.000000 ns (17,21) -> (20,19)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 13.8  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_LC.O
Info:  1.8 15.5    Net processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (20,19) -> (21,18)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1$CARRY.I2
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:210.50-210.57
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10
Info:  0.6 16.1  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1$CARRY.COUT
Info:  0.0 16.1    Net processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 16.4  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_LC.COUT
Info:  0.0 16.4    Net processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 16.7  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 16.7    Net processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 17.0  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 17.0    Net processor.divisor_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 17.2  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 17.2    Net processor.divisor_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 17.5  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 17.5    Net processor.divisor_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 17.8  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 17.8    Net processor.divisor_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 0.000000 ns (21,18) -> (21,18)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 18.1  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.6 18.6    Net processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO budget 0.560000 ns (21,18) -> (21,19)
Info:                Sink processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 18.9  Source processor.divisor_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 18.9    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 19.2  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 19.2    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 19.5  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 19.5    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 19.8  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 19.8    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 20.0  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 20.0    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 20.3  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 20.3    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 20.6  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 20.6    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI budget 0.000000 ns (21,19) -> (21,19)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 20.9  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.6 21.4    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1[3] budget 0.560000 ns (21,19) -> (21,20)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 21.7  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_LC.COUT
Info:  0.0 21.7    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 22.0  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 22.0    Net processor.divisor_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 22.3  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 22.3    Net processor.divisor_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 22.5  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 22.5    Net processor.divisor_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 22.8  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 22.8    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 23.1  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 23.1    Net processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 23.4  Source processor.divisor_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 23.4    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,20) -> (21,20)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 23.6  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.6 24.2    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.560000 ns (21,20) -> (21,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 24.5  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 24.5    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 24.8  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 24.8    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 25.0  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 25.0    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 25.3  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 25.3    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 25.6  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 25.6    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 25.9  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 25.9    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 26.1  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 26.1    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2[3] budget 0.000000 ns (21,21) -> (21,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:116.27-116.66
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 26.4  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.COUT
Info:  1.2 27.6    Net $nextpnr_ICESTORM_LC_14$I3 budget 1.220000 ns (21,21) -> (21,22)
Info:                Sink $nextpnr_ICESTORM_LC_14.I3
Info:  0.9 28.5  Source $nextpnr_ICESTORM_LC_14.O
Info:  3.0 31.5    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO budget 14.966000 ns (21,22) -> (18,23)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 32.3  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_1_LC.O
Info:  1.8 34.1    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_1_O[3] budget 3.741000 ns (18,23) -> (17,23)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 35.0  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  1.8 36.7    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2] budget 3.741000 ns (17,23) -> (16,24)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 37.9  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  3.0 40.9    Net processor.cached_data_SB_DFFE_Q_4_D_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3] budget 2.806000 ns (16,24) -> (14,23)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 41.8  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  3.1 44.8    Net processor.cached_data_SB_DFFE_Q_4_D_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_I1_I2[2] budget 2.806000 ns (14,23) -> (14,18)
Info:                Sink processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 45.7  Source processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 47.5    Net processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2] budget 2.806000 ns (14,18) -> (14,18)
Info:                Sink processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 48.3  Source processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  3.1 51.4    Net processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] budget 2.806000 ns (14,18) -> (13,23)
Info:                Sink processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 52.6  Source processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:  1.8 54.4    Net processor.mepc_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2] budget 2.806000 ns (13,23) -> (14,22)
Info:                Sink processor.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 55.6  Source processor.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_LC.O
Info:  3.0 58.5    Net processor.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0[2] budget 2.805000 ns (14,22) -> (13,26)
Info:                Sink processor.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I2
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 59.7  Source processor.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  4.0 63.8    Net processor.state_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3] budget 2.805000 ns (13,26) -> (5,29)
Info:                Sink processor.state_SB_DFFESR_Q_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.8 64.6  Setup processor.state_SB_DFFESR_Q_D_SB_LUT4_O_LC.I3
Info: 24.5 ns logic, 40.1 ns routing

Info: Critical path report for clock '$PACKER_GND_NET' (posedge -> posedge):
Info: curr total
Info:  0.1  0.1  Source processor.multiply_SB_MAC16_O_DSP.O_30
Info:  3.7  3.8    Net processor.multiply_SB_MAC16_O_O[30] budget 83.133003 ns (0,10) -> (0,5)
Info:                Sink processor.multiply_SB_MAC16_O_O_SB_MAC16_D_DSP.D_14
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:148.7-152.6
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:191.32-191.39
Info:  0.1  3.9  Setup processor.multiply_SB_MAC16_O_O_SB_MAC16_D_DSP.D_14
Info: 0.2 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk':
Info: curr total
Info:  0.1  0.1  Source processor.multiply_SB_MAC16_O_O_SB_MAC16_D_DSP.O_0
Info:  3.9  4.0    Net processor.multiply_SB_MAC16_O_O_SB_MAC16_D_O_1[0] budget 9.790000 ns (0,5) -> (14,5)
Info:                Sink processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:29.22-29.23
Info:  0.7  4.7  Source processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_O_LC.COUT
Info:  0.0  4.7    Net processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 budget 0.000000 ns (14,5) -> (14,5)
Info:                Sink processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  5.0  Source processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:  0.0  5.0    Net processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3 budget 0.000000 ns (14,5) -> (14,5)
Info:                Sink processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  5.3  Source processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_LC.COUT
Info:  0.0  5.3    Net processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.000000 ns (14,5) -> (14,5)
Info:                Sink processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  5.5  Source processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0  5.5    Net processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI budget 0.000000 ns (14,5) -> (14,5)
Info:                Sink processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  5.8  Source processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0  5.8    Net processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 budget 0.000000 ns (14,5) -> (14,5)
Info:                Sink processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  6.1  Source processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:  0.0  6.1    Net processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.000000 ns (14,5) -> (14,5)
Info:                Sink processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  6.4  Source processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0  6.4    Net processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI budget 0.000000 ns (14,5) -> (14,5)
Info:                Sink processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  6.7  Source processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.6  7.2    Net processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 budget 0.560000 ns (14,5) -> (14,6)
Info:                Sink processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  7.5  Source processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:  0.0  7.5    Net processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  7.8  Source processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0  7.8    Net processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  8.0  Source processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0  8.0    Net processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  8.3  Source processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0  8.3    Net processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  8.6  Source processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0  8.6    Net processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  8.9  Source processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0  8.9    Net processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  9.2  Source processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.0  9.2    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI budget 0.000000 ns (14,6) -> (14,6)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  9.4  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  1.2 10.7    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3] budget 1.220000 ns (14,6) -> (14,7)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:159.34-159.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.9 11.5  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 13.3    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1] budget 3.382000 ns (14,7) -> (15,7)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 14.0  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_LC.COUT
Info:  0.0 14.0    Net processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 14.2  Source processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 14.2    Net processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 14.5  Source processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 14.5    Net processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 14.8  Source processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 14.8    Net processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 15.1  Source processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 15.1    Net processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 15.4  Source processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 15.4    Net processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 15.6  Source processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 15.6    Net processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 15.9  Source processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.6 16.5    Net processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO budget 0.560000 ns (15,7) -> (15,8)
Info:                Sink processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 16.7  Source processor.cached_data_SB_DFFE_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 16.7    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink processor.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 17.0  Source processor.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 17.0    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink processor.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 17.3  Source processor.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 17.3    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink processor.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 17.6  Source processor.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 17.6    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink processor.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 17.9  Source processor.registerFile.0.0_WDATA_13_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.0 17.9    Net processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3 budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 18.1  Source processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.0 18.1    Net processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 18.4  Source processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 18.4    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 18.7  Source processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.6 19.2    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] budget 0.560000 ns (15,8) -> (15,9)
Info:                Sink processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 19.5  Source processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 19.5    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3 19.8  Source processor.registerFile.0.1_WDATA_7_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.0 19.8    Net processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3 budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 20.1  Source processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.0 20.1    Net processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 20.4  Source processor.registerFile.0.1_WDATA_11_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 20.4    Net processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 20.6  Source processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 20.6    Net processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3 budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 20.9  Source processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.0 20.9    Net processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 21.2  Source processor.registerFile.0.1_WDATA_5_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 21.2    Net processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI budget 0.000000 ns (15,9) -> (15,9)
Info:                Sink processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 21.5  Source processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.6 22.0    Net processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3 budget 0.560000 ns (15,9) -> (15,10)
Info:                Sink processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 22.3  Source processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.0 22.3    Net processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 22.6  Source processor.registerFile.0.1_WDATA_14_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:  0.0 22.6    Net processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 22.9  Source processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 22.9    Net processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 23.1  Source processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_LC.COUT
Info:  0.0 23.1    Net processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3 budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 23.4  Source processor.registerFile.0.1_WDATA_12_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.0 23.4    Net processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3 budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 23.7  Source processor.cached_data_SB_DFFE_Q_2_D_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.0 23.7    Net processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3 budget 0.000000 ns (15,10) -> (15,10)
Info:                Sink processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 24.0  Source processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_LC.COUT
Info:  0.7 24.6    Net processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO budget 0.660000 ns (15,10) -> (15,10)
Info:                Sink processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:163.34-163.51
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173.32-173.125
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 25.5  Source processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_LC.O
Info:  3.7 29.2    Net processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] budget 3.385000 ns (15,10) -> (16,21)
Info:                Sink processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 30.1  Source processor.registerFile.0.1_WDATA_8_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:  1.8 31.8    Net processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2] budget 3.385000 ns (16,21) -> (16,22)
Info:                Sink processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 32.7  Source processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_2_LC.O
Info:  1.8 34.5    Net processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I1[2] budget 3.077000 ns (16,22) -> (17,23)
Info:                Sink processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 35.4  Source processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  1.8 37.1    Net processor.mepc_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2] budget 3.077000 ns (17,23) -> (18,22)
Info:                Sink processor.registerFile.0.1_WDATA_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 38.3  Source processor.registerFile.0.1_WDATA_SB_LUT4_O_LC.O
Info:  3.0 41.3    Net processor.registerFile.0.1_WDATA budget 3.077000 ns (18,22) -> (19,19)
Info:                Sink processor.registerFile.0.1_RAM.WDATA_15
Info:  0.1 41.4  Setup processor.registerFile.0.1_RAM.WDATA_15
Info: 19.6 ns logic, 21.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source spi_cs_n$sb_io.D_IN_0
Info:  2.4  2.4    Net spi_cs_n$SB_IO_IN budget 41.230000 ns (24,0) -> (23,2)
Info:                Sink _communication.spi_miso_oe_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:25.19-25.27
Info:  0.9  3.3  Source _communication.spi_miso_oe_SB_LUT4_O_LC.O
Info:  2.4  5.7    Net _communication.spi_miso_oe budget 41.229000 ns (23,2) -> (23,0)
Info:                Sink _communication.spi_miso_iob_I.OUTPUT_ENABLE
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:217.17-237.5
Info:                  /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:39.7-39.18
Info: 0.9 ns logic, 4.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge _communication.spi_clk_buf':
Info: curr total
Info:  0.0  0.0  Source spi_cs_n$sb_io.D_IN_0
Info:  3.0  3.0    Net spi_cs_n$SB_IO_IN budget 12.400000 ns (24,0) -> (24,4)
Info:                Sink _communication.bit_cnt_last_SB_DFFR_Q_DFFLC.SR
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:25.19-25.27
Info:  0.1  3.1  Setup _communication.bit_cnt_last_SB_DFFR_Q_DFFLC.SR
Info: 0.1 ns logic, 3.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source lcd_mode$sb_io.D_IN_0
Info:  6.5  6.5    Net lcd_mode$SB_IO_IN budget 10.111000 ns (9,31) -> (2,14)
Info:                Sink lcd_mode_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.7  Source lcd_mode_SB_LUT4_I1_LC.O
Info:  3.1 10.8    Net lcd_mode_SB_LUT4_I1_O[3] budget 5.065000 ns (2,14) -> (2,9)
Info:                Sink lcd_mode_SB_LUT4_I1_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 11.6  Source lcd_mode_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:  1.8 13.4    Net lcd_mode_SB_LUT4_I1_O_SB_LUT4_I2_O[2] budget 5.065000 ns (2,9) -> (1,9)
Info:                Sink lcd_mode_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.3  Source lcd_mode_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  1.8 16.0    Net io_rdata_buffered_SB_DFFE_Q_29_D_SB_LUT4_O_I1[2] budget 5.065000 ns (1,9) -> (1,10)
Info:                Sink io_rdata_buffered_SB_DFFE_Q_29_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 16.9  Source io_rdata_buffered_SB_DFFE_Q_29_D_SB_LUT4_O_LC.O
Info:  1.8 18.7    Net io_rdata_buffered_SB_DFFE_Q_29_D[3] budget 5.065000 ns (1,10) -> (1,11)
Info:                Sink io_rdata_buffered_SB_DFFE_Q_29_D_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 19.5  Source io_rdata_buffered_SB_DFFE_Q_29_D_SB_LUT4_I3_1_LC.O
Info:  3.0 22.5    Net io_rdata_buffered_SB_DFFE_Q_29_D_SB_LUT4_I3_1_O budget 5.065000 ns (1,11) -> (1,15)
Info:                Sink color_fg0_SB_DFFE_Q_5_DFFLC.I0
Info:  1.2 23.7  Setup color_fg0_SB_DFFE_Q_5_DFFLC.I0
Info: 6.0 ns logic, 17.8 ns routing

Info: Critical path report for cross-domain path 'posedge _communication.spi_clk_buf' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source _communication.shift_I.d_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net _communication.shift_reg[7] budget 81.943001 ns (23,1) -> (23,0)
Info:                Sink _communication.spi_miso_iob_I.D_OUT_0
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:217.17-237.5
Info:                  /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:38.7-38.19
Info: 1.4 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path 'posedge _communication.spi_clk_buf' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source _communication.xfer_toggle_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net _communication.xfer_toggle budget 64.000000 ns (24,3) -> (23,2)
Info:                Sink _communication.dff_xt_0_I_DFFLC.I0
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:217.17-237.5
Info:                  /home/anne/mch2022-badge/mch2022-firmware-ice40/cores/spi_slave//rtl/spi_dev_core.v:51.6-51.17
Info:  1.2  4.4  Setup _communication.dff_xt_0_I_DFFLC.I0
Info: 2.6 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source processor.instr_SB_DFFE_Q_25_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net processor.funcM_SB_LUT4_I1_I3[1] budget 0.000000 ns (5,25) -> (5,26)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  4.4  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.7  9.1    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2] budget 0.000000 ns (5,26) -> (17,21)
Info:                Sink processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.9  Source processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  4.2 14.2    Net processor.divisor_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1] budget 2.806000 ns (17,21) -> (23,27)
Info:                Sink processor.aluIn2_SB_LUT4_O_31_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 15.0  Source processor.aluIn2_SB_LUT4_O_31_LC.O
Info:  7.5 22.5    Net processor.aluIn2[0] budget 19.716000 ns (23,27) -> (0,10)
Info:                Sink processor.multiply_SB_MAC16_O_DSP.B_0
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:673.6-684.5
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/femtorv32_gracilis.v:162.23-162.30
Info:  0.1 22.6  Setup processor.multiply_SB_MAC16_O_DSP.B_0
Info: 4.5 ns logic, 18.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source lcd_rst_n_SB_DFFE_Q_E_SB_DFFE_E_DFFLC.O
Info:  6.5  7.9    Net lcd_rst_n_SB_DFFE_Q_E_SB_DFFE_E_Q[0] budget 40.535000 ns (1,14) -> (16,29)
Info:                Sink lcd_cs_n_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.8  Source lcd_cs_n_SB_LUT4_O_LC.O
Info:  2.4 11.2    Net lcd_cs_n$SB_IO_OUT budget 40.534000 ns (16,29) -> (17,31)
Info:                Sink lcd_cs_n$sb_io.D_OUT_0
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/mch-nicc/rtl/riscv_playground.v:412.14-412.22
Info: 2.3 ns logic, 8.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge _communication.spi_clk_buf':
Info: curr total
Info:  1.4  1.4  Source _communication.out_cross_I.d_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net _communication.out_cross_I.dffe_7_Q[0] budget 9.929000 ns (22,1) -> (23,1)
Info:                Sink _communication.shift_I.d_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/anne/mch2022-badge/mch2022-nicc/fpga/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  4.3  Setup _communication.shift_I.d_SB_LUT4_O_LC.I1
Info: 2.6 ns logic, 1.8 ns routing

Info: Max frequency for clock '_communication.spi_clk_buf': 135.56 MHz (PASS at 80.00 MHz)
Info: Max frequency for clock                        'clk': 15.48 MHz (PASS at 15.01 MHz)
Info: Max frequency for clock            '$PACKER_GND_NET': 256.08 MHz (PASS at 12.00 MHz)

Info: Max delay posedge $PACKER_GND_NET            -> posedge clk                       : 41.37 ns
Info: Max delay <async>                            -> <async>                           : 5.69 ns
Info: Max delay <async>                            -> posedge _communication.spi_clk_buf: 3.13 ns
Info: Max delay <async>                            -> posedge clk                       : 23.74 ns
Info: Max delay posedge _communication.spi_clk_buf -> <async>                           : 3.15 ns
Info: Max delay posedge _communication.spi_clk_buf -> posedge clk                       : 4.39 ns
Info: Max delay posedge clk                        -> posedge $PACKER_GND_NET           : 22.63 ns
Info: Max delay posedge clk                        -> <async>                           : 11.20 ns
Info: Max delay posedge clk                        -> posedge _communication.spi_clk_buf: 4.33 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [  2042,   5977) |***+
Info: [  5977,   9912) |***********+
Info: [  9912,  13847) |*****+
Info: [ 13847,  17782) |******+
Info: [ 17782,  21717) |****+
Info: [ 21717,  25652) |**********+
Info: [ 25652,  29587) |**********************************************+
Info: [ 29587,  33522) |*************************+
Info: [ 33522,  37457) |****+
Info: [ 37457,  41392) |*********+
Info: [ 41392,  45327) |***********************************+
Info: [ 45327,  49262) |**************************************+
Info: [ 49262,  53197) |**********************+
Info: [ 53197,  57132) |***********************************+
Info: [ 57132,  61067) |*******************************************************+
Info: [ 61067,  65002) |************************************************************ 
Info: [ 65002,  68937) |*+
Info: [ 68937,  72872) |+
Info: [ 72872,  76807) |****+
Info: [ 76807,  80742) |********+

Info: Program finished normally.
