---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

These are just a few highlights of my educational and professional experiences. For a full PDF resume, please reach out to me through the `Email` button in the sidebar!

<br/>

![POV](/images/stanford2.png){: .align-right width="300"}

Education
======
* B.S. Candidate in Electrical Engineering, Stanford University, 2025
* M.S. Candidate in Electrical Engineering, Stanford University, 2026

<br/>

Work Experience
======
* *Stanford Nanoelectronics Lab, Professor Philip Wong's Group*
  * Mar 2023 - Present, Undergraduate Researcher
* *PEAK6 Capital Management*
  * June 2025 - Aug 2025, Quantitative Trading Intern
* *D. E. Shaw & Co, LP*
  * June 2024 - Aug 2024, Strategy Intern
* *Stanford Sophomore College: EE11SC Dream It, Build It*
  * Sep 2023 - Sep 2024, Course Assistant
![POV](/images/nano.png){: .align-right width="300"}
* *NASA Langley Aeronautics Systems Analysis Branch (ASAB)*
  * Summer 2022, Aerospace Engineering Intern
* *Stanford Materials Science, Dresselhaus-Marais Research Group*
![POV](/images/nasa.png){: .align-right width="300"}
  * Dec 2021 - Sep 2022, Undergraduate Researcher
* *East West*
  * Jan 2021 - Aug 2021, IT Intern and Financial Analyst Intern
* *UT Southwestern Medical Center, Busch Lab*
  * Sep 2019 - Jul 2020 Biomechanical Engineering Intern
* *Children's Health*
  * Oct 2018 - Aug 2019, Endocrinology Clinic Intern

<br/>

Technical Skills
======
* Data Analysis
* Programming
  * Python, C, C++, MATLAB, Assembly (MIPS, RISC-V)
* HDL & Digital Design

  * Verilog, SystemVerilog, FPGA (Vivado), testbench development
* EDA & Simulation Tools
  * Cadence Virtuoso, Synopsys Design Compiler, SPICE (LTspice), Sentaurus Device
* OS & Environments
  * Linux, Git, Bash, make
* Computer-Aided Design
  * Autodesk Fusion 360 CAD

<br/>

