@inproceedings{Wang:2013:MPM:2463209.2488748,
 author = {Wang, Yuxin and Li, Peng and Zhang, Peng and Zhang, Chen and Cong, Jason},
 title = {Memory Partitioning for Multidimensional Arrays in High-level Synthesis},
 booktitle = {Proceedings of the 50th Annual Design Automation Conference},
 series = {DAC '13},
 year = {2013},
 isbn = {978-1-4503-2071-9},
 location = {Austin, Texas},
 pages = {12:1--12:8},
 articleno = {12},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/2463209.2488748},
 doi = {10.1145/2463209.2488748},
 acmid = {2488748},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {high-level synthesis, memory padding, memory partitioning},
}


@inproceedings{ali_using_2015,
	title = {Using hardware parallelism for reducing power consumption in video streaming applications},
	
	urldate = {2016-03-24},
	booktitle = {Reconfigurable {Communication}-centric {Systems}-on-{Chip} ({ReCoSoC}), 2015 10th {International} {Symposium} on},
	publisher = {IEEE},
	author = {Ali, Karim and Ben Atitallah, Rabie and Fakhfakh, Nizar and Dekeyser, Jean-Luc},
	year = {2015},
	pages = {1--7}
}

@article{chen_high_2016,
	title = {High speed vision processor with reconfigurable processing element array based on full-custom distributed memory},
	volume = {55},
	issn = {0021-4922, 1347-4065},
	
	doi = {10.7567/JJAP.55.04EF08},
	number = {4S},
	urldate = {2016-03-24},
	journal = {Japanese Journal of Applied Physics},
	author = {Chen, Zhe and Yang, Jie and Shi, Cong and Qin, Qi and Liu, Liyuan and Wu, Nanjian},
	month = apr,
	year = {2016},
	pages = {04EF08}
}

@inproceedings{dessouky_adaptive_2014,
	title = {Adaptive {Dynamic} {On}-chip {Memory} {Management} for {FPGA}-based reconfigurable architectures},
	
	urldate = {2016-03-24},
	booktitle = {Field {Programmable} {Logic} and {Applications} ({FPL}), 2014 24th {International} {Conference} on},
	publisher = {IEEE},
	author = {Dessouky, Ghada and Klaiber, Michael J. and Bailey, Donald G. and Simon, Stefan},
	year = {2014},
	pages = {1--8}
}

@article{memik_analysis_2003,
	title = {Analysis and {FPGA} implementation of image restoration under resource constraints},
	volume = {52},
	
	number = {3},
	urldate = {2016-03-24},
	journal = {Computers, IEEE Transactions on},
	author = {Memik, Seda Ogrenci and Katsaggelos, Aggelos K. and Sarrafzadeh, Majid},
	year = {2003},
	pages = {390--399}
}

@inproceedings{molin_fpga_2015,
	title = {{FPGA} emulation of a spike-based, stochastic system for real-time image dewarping},
	
	urldate = {2016-03-24},
	booktitle = {Circuits and {Systems} ({MWSCAS}), 2015 {IEEE} 58th {International} {Midwest} {Symposium} on},
	publisher = {IEEE},
	author = {Molin, Jamal Lottier and Figliolia, Tomas and Sanni, Kayode and Doxas, Isidoros and Andreou, Andreas and Etienne-Cummings, Ralph},
	year = {2015},
	pages = {1--4}
}

@article{mondal_fpga_2016,
	title = {{FPGA} based accelerated 3D affine transform for real-time image processing applications},
	volume = {49},
	issn = {00457906},
	
	doi = {10.1016/j.compeleceng.2015.04.017},
	language = {en},
	urldate = {2016-03-24},
	journal = {Computers \& Electrical Engineering},
	author = {Mondal, Pulak and Biswal, Pradyut Kumar and Banerjee, Swapna},
	month = jan,
	year = {2016},
	pages = {69--83}
}

@inproceedings{pandey_fpga-based_2015,
	title = {An {FPGA}-{Based} {Architecture} for {Local} {Similarity} {Measure} for {Image}/{Video} {Processing} {Applications}},
	isbn = {978-1-4799-6658-5},
	
	doi = {10.1109/VLSID.2015.63},
	urldate = {2016-03-24},
	publisher = {IEEE},
	author = {Pandey, J.G. and Karmakar, A. and Shekhar, C. and Gurunarayanan, S.},
	month = jan,
	year = {2015},
	pages = {339--344}
}

@inproceedings{siddiqui_ippro:_2014,
	title = {{IPPro}: {FPGA} based image processing processor},
	shorttitle = {{IPPro}},
	
	urldate = {2016-03-24},
	booktitle = {Signal {Processing} {Systems} ({SiPS}), 2014 {IEEE} {Workshop} on},
	publisher = {IEEE},
	author = {Siddiqui, Fahad Manzoor and Russell, Matthew and Bardak, Burak and Woods, Roger and Rafferty, Karen},
	year = {2014},
	pages = {1--6}
}

@article{stevanovic_control_2015,
	title = {A {Control} {System} and {Streaming} {DAQ} {Platform} with {Image}-{Based} {Trigger} for {X}-ray {Imaging}},
	volume = {62},
	issn = {0018-9499, 1558-1578},
	
	doi = {10.1109/TNS.2015.2425911},
	number = {3},
	urldate = {2016-03-24},
	journal = {IEEE Transactions on Nuclear Science},
	author = {Stevanovic, Uros and Caselle, Michele and Cecilia, Angelica and Chilingaryan, Suren and Farago, Tomas and Gasilov, Sergey and Herth, Armin and Kopmann, Andreas and Vogelgesang, Matthias and Balzer, Matthias and Baumbach, Tilo and Weber, Marc},
	month = jun,
	year = {2015},
	pages = {911--918}
}

@article{torres-huitzil_areatime_2014,
	title = {Areatime {Efficient} {Implementation} of {Local} {Adaptive} {Image} {Thresholding} in {Reconfigurable} {Hardware}},
	volume = {42},
	
	number = {4},
	urldate = {2016-03-24},
	journal = {ACM SIGARCH Computer Architecture News},
	author = {Torres-Huitzil, Cesar and Nuño-Maganda, Marco Aurelio},
	year = {2014},
	pages = {33--38}
}

@article{wang_real-time_2015,
	title = {Real-{Time} {High}-{Quality} {Stereo} {Vision} {System} in {FPGA}},
	volume = {25},
	issn = {1051-8215, 1558-2205},

	doi = {10.1109/TCSVT.2015.2397196},
	number = {10},
	urldate = {2016-03-24},
	journal = {IEEE Transactions on Circuits and Systems for Video Technology},
	author = {Wang, Wenqiang and Yan, Jing and Xu, Ningyi and Wang, Yu and Hsu, Feng-Hsiung},
	month = oct,
	year = {2015},
	pages = {1696--1708}
}

@ARTICLE{7111880,
author={J. Schlessman and M. Wolf},
journal={Computer},
title={Tailoring design for embedded computer vision applications},
year={2015},
volume={48},
number={5},
pages={58-62},
keywords={computer vision;embedded systems;architectural simulation;architectural tradeoffs;embedded computer vision applications;numerical dynamic range analysis;tailoring design;Algorithm design and analysis;Bandwidth allocation;Computer vision;MATLAB;Memory management;Signal processing algorithms;Embedded computer vision;camera networks;computer vision;design space exploration;design tradeoffs;hardware and software codesign},
doi={10.1109/MC.2015.145},
ISSN={0018-9162},
month={May},}


@article{shi20141000,
  title={A 1000 fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array Processor and Self-Organizing Map Neural Network},
  author={Shi, Cong and Yang, Jie and Han, Ye and Cao, Zhongxiang and Qin, Qi and Liu, Liyuan and Wu, Nan-Jian and Wang, Zhihua},
  journal={Solid-State Circuits, IEEE Journal of},
  volume={49},
  number={9},
  pages={2067--2082},
  year={2014},
  publisher={IEEE}
}

@article{stewart2015ripl,
  title={RIPL: An Efficient Image Processing DSL for FPGAs},
  author={Stewart, Robert and Bhowmik, Deepayan and Michaelson, Greg and Wallace, Andrew},
  journal={arXiv preprint arXiv:1508.07136},
  year={2015}
}

@INPROCEEDINGS{6629568,
author={H. Sahlbach and R. Ernst and S. Wonneberger and T. Graf},
booktitle={Intelligent Vehicles Symposium (IV), 2013 IEEE},
title={Exploration of FPGA-based dense block matching for motion estimation and stereo vision on a single chip},
year={2013},
pages={823-828},
keywords={cameras;driver information systems;field programmable gate arrays;image matching;motion estimation;stereo image processing;FPGA-based dense block matching;camera-based systems;complex driver assistance function design;complex driver assistance function implementation;depth information extraction;design scalability;energy level;front-view cameras;hardware resource sharing;high-performance image processing;intelligent vehicles;modular concept;motion estimation;motion information extraction;moving objects;postprocessing features;preprocessing features;series vehicles;static objects;stereo vision;vehicle environment;Arrays;Automotive engineering;Cameras;Field programmable gate arrays;Hardware;Parallel processing;Vehicles},
doi={10.1109/IVS.2013.6629568},
ISSN={1931-0587},
month={June},}


﻿@Inbook{Mori2016,
author="Mori, Jones Yudi
and Kautz, Frederik
and H{\"u}bner, Michael",
editor="Bonato, Vanderlei
and Bouganis, Christos
and Gorgon, Marek",
chapter="Efficient Camera Input System and Memory Partition for a Vision Soft-Processor",
title="Applied Reconfigurable Computing: 12th International Symposium, ARC 2016 Mangaratiba, RJ, Brazil, March 22--24, 2016 Proceedings",
year="2016",
publisher="Springer International Publishing",
address="Cham",
pages="328--333",
isbn="978-3-319-30481-6",
doi="10.1007/978-3-319-30481-6_27"
}

@INPROCEEDINGS{6927417,
author={L. Gallo and A. Cilardo and D. Thomas and S. Bayliss and G. A. Constantinides},
booktitle={Field Programmable Logic and Applications (FPL), 2014 24th International Conference on},
title={Area implications of memory partitioning for high-level synthesis on FPGAs},
year={2014},
pages={1-4},
keywords={field programmable gate arrays;high level synthesis;memory architecture;FPGA;application-based memory partitioning;commercial HLS tool;high-level synthesis;independent memory banks;lattice-based memory partitioning;memory architecture;steering logic;Field programmable gate arrays;Lattices;Memory management;Parallel processing;Schedules;Switches;Table lookup},
doi={10.1109/FPL.2014.6927417},
month={Sept},}

@INPROCEEDINGS{6670343,
author={R. Chen and N. Park and V. K. Prasanna},
booktitle={High Performance Extreme Computing Conference (HPEC), 2013 IEEE},
title={High throughput energy efficient parallel FFT architecture on FPGAs},
year={2013},
pages={1-6},
keywords={energy conservation;fast Fourier transforms;field programmable gate arrays;pipeline processing;power aware computing;Cooley-Tukey algorithm;FPGA;PMA scheme;fast Fourier transform;high throughput energy efficient parallel FFT architecture;memory power consumption reduction;multiple pipeline FFT processors;periodic memory activation scheme;task-level parallelism;time-multiplexing;Computer architecture;Field programmable gate arrays;Parallel processing;Pipelines;Power demand;Program processors;Throughput},
doi={10.1109/HPEC.2013.6670343},
month={Sept},}

@inproceedings{Chou:2011:VSV:1950413.1950420,
 author = {Chou, Christopher H. and Severance, Aaron and Brant, Alex D. and Liu, Zhiduo and Sant, Saurabh and Lemieux, Guy G.F.},
 title = {VEGAS: Soft Vector Processor with Scratchpad Memory},
 booktitle = {Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '11},
 year = {2011},
 isbn = {978-1-4503-0554-9},
 location = {Monterey, CA, USA},
 pages = {15--24},
 numpages = {10},
 doi = {10.1145/1950413.1950420},
 acmid = {1950420},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {fpga, scratchpad memory, simd, soft processors, vector},
} 


@INPROCEEDINGS{6645538,
author={M. Naylor and P. J. Fox and A. T. Markettos and S. W. Moore},
booktitle={Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on},
title={Managing the FPGA memory wall: Custom computing or vector processing?},
year={2013},
pages={1-6},
keywords={data structures;field programmable gate arrays;microprocessor chips;FPGA memory wall;custom computing;data structures;data-sets;execution pipeline;external memory;full-custom architecture;full-custom memory controller;massively parallel FPGA applications;multicore vector processing;nontrivial neural computation;soft vector processor;vector machines;vector processing version;Bandwidth;Field programmable gate arrays;Neurons;Pipelines;Random access memory;Registers;Vectors},
doi={10.1109/FPL.2013.6645538},
month={Sept},}

@INPROCEEDINGS{6718372,
author={M. J. Klaiber and D. G. Bailey and S. Ahmed and Y. Baroud and S. Simon},
booktitle={Field-Programmable Technology (FPT), 2013 International Conference on},
title={A high-throughput FPGA architecture for parallel connected components analysis based on label reuse},
year={2013},
pages={302-305},
keywords={embedded systems;field programmable gate arrays;image segmentation;CCA;embedded image processing systems;field programmable gate arrays;high-throughput FPGA architecture;image partitioning;label reuse;memory efficient architecture;parallel connected components analysis;single-pass connected components analysis;Algorithm design and analysis;Corporate acquisitions;Field programmable gate arrays;Hardware;Image segmentation;Memory management;Throughput},
doi={10.1109/FPT.2013.6718372},
month={Dec},}

﻿@Article{Schatz2011,
author="Schatz, Volker",
title="Low-latency histogram equalization for infrared image sequences: a hardware implementation",
journal="Journal of Real-Time Image Processing",
year="2011",
volume="8",
number="2",
pages="193--206",
abstract="This work describes a hardware implementation of the contrast-limited adaptive histogram equalization algorithm (CLAHE). The intended application is the processing of image sequences from high-dynamic-range infrared cameras. The variant of histogram equalization implemented is the one most commonly used today. It involves dividing the image into tiles, computing a transformation function on each of them, and interpolating between them. The contrast-limiting is modified to facilitate the hardware implementation, and it is shown that the error introduced by this modification is negligible. The latency of the design is minimized by performing its successive steps simultaneously on the same frame and by exploiting the vertical blank pause between frames. The resource usage of the histogram equalization module and how it depends on its parameters has been determined by synthesis. The design has been synthesized and tested on a Xilinx FPGA. The implementation supports substituting other dynamic range reduction modules for the histogram equalization component by partial dynamic reconfiguration.",
issn="1861-8219",
doi="10.1007/s11554-011-0204-y"
}

@INPROCEEDINGS{6861605,
author={H. J. Yang and K. Fleming and M. Adler and J. Emer},
booktitle={Field-Programmable Custom Computing Machines (FCCM), 2014 IEEE 22nd Annual International Symposium on},
title={LEAP Shared Memories: Automating the Construction of FPGA Coherent Memories},
year={2014},
pages={117-124},
keywords={cache storage;field programmable gate arrays;parallel algorithms;parallel programming;shared memory systems;FPGA coherent memories;FPGA-based parallel algorithms;LEAP shared memories;coherent caches;declarative primitives;general-purpose processors;native FPGA communication capabilities;parallel programming;shared memory resources;shared-memory service;synchronization;synchronization libraries;through-memory primitives;Coherence;Field programmable gate arrays;Parallel programming;Program processors;Protocols;Synchronization;System recovery;FPGA shared memory;coherency;synchronization},
doi={10.1109/FCCM.2014.43},
month={May},}



@INPROCEEDINGS{6703837,
author={E. Bezati and M. Mattavelli and J. W. Janneck},
booktitle={Image and Signal Processing and Analysis (ISPA), 2013 8th International Symposium on},
title={High-level synthesis of dataflow programs for signal processing systems},
year={2013},
pages={750-754},
keywords={data flow computing;video coding;MPEG reference code;RTL-level hardware description;RVC-CAL language;Xronos;automatic synthesis;design-space exploration;functioning hardware;high-level dataflow programs;high-level synthesis;processing architecture;signal processing systems;Computer architecture;Decoding;Hardware;Registers;Signal processing;Software;Transform coding;Dataflow programming;high level HW synthesis},
doi={10.1109/ISPA.2013.6703837},
month={Sept},}

@INPROCEEDINGS{6927424,
author={M. Schmid and N. Apelt and F. Hannig and J. Teich},
booktitle={Field Programmable Logic and Applications (FPL), 2014 24th International Conference on},
title={An image processing library for C-based high-level synthesis},
year={2014},
pages={1-4},
keywords={C language;field programmable gate arrays;high level synthesis;image processing;memory architecture;C-based high-level synthesis;hand coded implementation;image processing accelerators;image processing applications;image processing library;local image processing operators;memory architecture;stringent timing constraints;Convolution;Field programmable gate arrays;Hardware;Image processing;Kernel;Libraries;Streaming media},
doi={10.1109/FPL.2014.6927424},
month={Sept},}


@INPROCEEDINGS{6657039,
author={Y. T. Chen and J. Cong and M. A. Ghodrat and M. Huang and C. Liu and B. Xiao and Y. Zou},
booktitle={Computer Design (ICCD), 2013 IEEE 31st International Conference on},
title={Accelerator-rich CMPs: From concept to real hardware},
year={2013},
pages={169-176},
keywords={cache storage;computer architecture;logic circuits;logic design;multiprocessing systems;multiprocessor interconnection networks;virtualisation;C-based synthesis flow;IP template;PARC design;Virtex-6 FPGA chip;accelerator manager;accelerator memory;accelerator resource virtualization;accelerator-rich CMP;accelerator-rich architecture;application-specific accelerator;cache overhead;data transfer;dedicated interconnect design;general-purpose processors;memory sharing;platform-specific peripherals;power efficiency;system IP;system overhead;technical challenges;unmodified Linux booting;userspace memory;Acceleration;Data transfer;Field programmable gate arrays;Hardware;Program processors;Resource management;System-on-chip;FPGA;computer architecture;customizable computing;design automation;prototyping},
doi={10.1109/ICCD.2013.6657039},
month={Oct},}

@inproceedings{lucarz2008dataflow,
  title={Dataflow/actor-oriented language for the design of complex signal processing systems},
  author={Lucarz, Christophe and Mattavelli, Marco and Wipliez, Matthieu and Roquier, Ghislain and Raulet, Micka{\"e}l and Janneck, J{\"o}rn W and Miller, Ian D and Parlour, David B},
  booktitle={Conference on Design and Architectures for Signal and Image Processing (DASIP 2008)},
  pages={1--8},
  year={2008}
}


@article{bhaskaranspectracamtm,
  title={SPECTRACAMTM--Random Access Charge Injection Device Cameras for Spectroscopy},
  author={Bhaskaran, Suraj and Ziegler, Herb and Borman, Claudia and Swab, John and Beam, Carey and Chapman, Tony and Capogreco, John and VanGorden, Steve and Greco, Mark and Pace, Matt and others}
}

@inproceedings{takhar2006new,
  title={A new compressive imaging camera architecture using optical-domain compression},
  author={Takhar, Dharmpal and Laska, Jason N and Wakin, Michael B and Duarte, Marco F and Baron, Dror and Sarvotham, Shriram and Kelly, Kevin F and Baraniuk, Richard G},
  booktitle={Electronic Imaging 2006},
  pages={606509--606509},
  year={2006},
  organization={International Society for Optics and Photonics}
}

@INPROCEEDINGS{LeePar95,
    author = {Edward A. Lee and Thomas Parks},
    title = {{Dataflow Process Networks}},
    booktitle = {Proceedings of the IEEE},
    year = {1995},
    pages = {773--799}
}

@inproceedings{JanMilPar08,
  title={Synthesizing hardware from dataflow programs: An {MPEG-4} simple profile decoder case study},
  author={Janneck, J{\"o}rn W and Miller, Ian D and Parlour, David B and Roquier, Ghislain and Wipliez, Matthieu and Raulet, Micka{\"e}l},
  booktitle={Signal Processing Systems, 2008. SiPS 2008. IEEE Workshop on},
  pages={287--292},
  year={2008},
  organization={IEEE}
}

@inproceedings{winterstein2013high,
  title={High-level synthesis of dynamic data structures: A case study using Vivado HLS},
  author={Winterstein, Felix and Bayliss, Samuel and Constantinides, George A},
  booktitle={Field-Programmable Technology (FPT), 2013 International Conference on},
  pages={362--365},
  year={2013},
  organization={IEEE}
}

@article{kung2015impact,
  title={On the Impact of Energy-Accuracy Tradeoff in a Digital Cellular Neural Network for Image Processing},
  author={Kung, Jaeha and Kim, Duckhwan and Mukhopadhyay, Saibal},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={34},
  number={7},
  pages={1070--1081},
  year={2015},
  publisher={IEEE}
}


@book{bailey2011design,
  title={Design for embedded image processing on FPGAs},
  author={Bailey, Donald G},
  year={2011},
  publisher={John Wiley \& Sons}
}

@article{wipliez2011software,
  title={Software code generation for the RVC-CAL language},
  author={Wipliez, Matthieu and Roquier, Ghislain and Nezan, Jean-Fran{\c{c}}ois},
  journal={Journal of Signal Processing Systems},
  volume={63},
  number={2},
  pages={203--213},
  year={2011},
  publisher={Springer}
}

@incollection{serot2013caph,
  title={Caph: A language for implementing stream-processing applications on fpgas},
  author={S{\'e}rot, Jocelyn and Berry, Fran{\c{c}}ois and Ahmed, Sameer},
  booktitle={Embedded Systems Design with FPGAs},
  pages={201--224},
  year={2013},
  publisher={Springer}
}


