module E4_tb;

    reg A, B, C;
    wire X;
    E4 inst0(.a(A), .b(B), .c(C), .x(X));
    initial 
    begin
        C=0; B=0; A=0; 
    end
    
    always begin
        #10 C = ~C;
    end
    
    always begin
        #20 B = ~B;
    end
    
    always begin
        #40 A = ~A;
    end
endmodule
