# TCL File Generated by Component Editor 19.1
# Mon Jan 20 13:55:34 CET 2020
# DO NOT MODIFY


# 
# Instruction_Cache "instruction_cache" v1.0
# Maciej Dudek 2020.01.20.13:55:34
# This module is design to provide instruction caching with ability to answer in 0 cycles
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module Instruction_Cache
# 
set_module_property DESCRIPTION "This module is design to provide instruction caching with ability to answer in 0 cycles"
set_module_property NAME Instruction_Cache
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Maciej Dudek"
set_module_property DISPLAY_NAME instruction_cache
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL new_component
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file instruction_cache.v VERILOG PATH ../InstructionChache/instruction_cache.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file instruction_cache.v VERILOG PATH ../InstructionChache/instruction_cache.v


# 
# parameters
# 
add_parameter number_of_sets INTEGER 4 "number of independent lines in set"
set_parameter_property number_of_sets DEFAULT_VALUE 4
set_parameter_property number_of_sets DISPLAY_NAME number_of_sets
set_parameter_property number_of_sets WIDTH ""
set_parameter_property number_of_sets TYPE INTEGER
set_parameter_property number_of_sets UNITS None
set_parameter_property number_of_sets ALLOWED_RANGES -2147483648:2147483647
set_parameter_property number_of_sets DESCRIPTION "number of independent lines in set"
set_parameter_property number_of_sets AFFECTS_GENERATION false
add_parameter bits_for_index INTEGER 6 "2^bits_for_index is number of sets"
set_parameter_property bits_for_index DEFAULT_VALUE 6
set_parameter_property bits_for_index DISPLAY_NAME bits_for_index
set_parameter_property bits_for_index TYPE INTEGER
set_parameter_property bits_for_index UNITS None
set_parameter_property bits_for_index ALLOWED_RANGES -2147483648:2147483647
set_parameter_property bits_for_index DESCRIPTION "2^bits_for_index is number of sets"
set_parameter_property bits_for_index AFFECTS_GENERATION false
add_parameter bits_for_offset INTEGER 6 "2^bits_for_offest is cache line size, max is 10"
set_parameter_property bits_for_offset DEFAULT_VALUE 6
set_parameter_property bits_for_offset DISPLAY_NAME bits_for_offset
set_parameter_property bits_for_offset TYPE INTEGER
set_parameter_property bits_for_offset UNITS None
set_parameter_property bits_for_offset ALLOWED_RANGES -2147483648:2147483647
set_parameter_property bits_for_offset DESCRIPTION "2^bits_for_offest is cache line size, max is 10"
set_parameter_property bits_for_offset AFFECTS_GENERATION false


# 
# display items
# 


# 
# connection point clock_sink
# 
add_interface clock_sink clock end
set_interface_property clock_sink clockRate 0
set_interface_property clock_sink ENABLED true
set_interface_property clock_sink EXPORT_OF ""
set_interface_property clock_sink PORT_NAME_MAP ""
set_interface_property clock_sink CMSIS_SVD_VARIABLES ""
set_interface_property clock_sink SVD_ADDRESS_GROUP ""

add_interface_port clock_sink clock clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock_sink
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink reset reset Input 1


# 
# connection point access_to_main_memory
# 
add_interface access_to_main_memory avalon start
set_interface_property access_to_main_memory addressUnits SYMBOLS
set_interface_property access_to_main_memory associatedClock clock_sink
set_interface_property access_to_main_memory associatedReset reset_sink
set_interface_property access_to_main_memory bitsPerSymbol 8
set_interface_property access_to_main_memory burstOnBurstBoundariesOnly false
set_interface_property access_to_main_memory burstcountUnits WORDS
set_interface_property access_to_main_memory doStreamReads false
set_interface_property access_to_main_memory doStreamWrites false
set_interface_property access_to_main_memory holdTime 0
set_interface_property access_to_main_memory linewrapBursts false
set_interface_property access_to_main_memory maximumPendingReadTransactions 0
set_interface_property access_to_main_memory maximumPendingWriteTransactions 0
set_interface_property access_to_main_memory readLatency 0
set_interface_property access_to_main_memory readWaitTime 1
set_interface_property access_to_main_memory setupTime 0
set_interface_property access_to_main_memory timingUnits Cycles
set_interface_property access_to_main_memory writeWaitTime 0
set_interface_property access_to_main_memory ENABLED true
set_interface_property access_to_main_memory EXPORT_OF ""
set_interface_property access_to_main_memory PORT_NAME_MAP ""
set_interface_property access_to_main_memory CMSIS_SVD_VARIABLES ""
set_interface_property access_to_main_memory SVD_ADDRESS_GROUP ""

add_interface_port access_to_main_memory line_address address Output 32
add_interface_port access_to_main_memory read read Output 1
add_interface_port access_to_main_memory readdata readdata Input 64
add_interface_port access_to_main_memory waitrequest waitrequest Input 1
add_interface_port access_to_main_memory burstcount burstcount Output 4
add_interface_port access_to_main_memory readdatavalid readdatavalid Input 1


# 
# connection point core_interaface
# 
add_interface core_interaface avalon end
set_interface_property core_interaface addressUnits WORDS
set_interface_property core_interaface associatedClock clock_sink
set_interface_property core_interaface associatedReset reset_sink
set_interface_property core_interaface bitsPerSymbol 8
set_interface_property core_interaface burstOnBurstBoundariesOnly false
set_interface_property core_interaface burstcountUnits WORDS
set_interface_property core_interaface explicitAddressSpan 0
set_interface_property core_interaface holdTime 0
set_interface_property core_interaface linewrapBursts false
set_interface_property core_interaface maximumPendingReadTransactions 0
set_interface_property core_interaface maximumPendingWriteTransactions 0
set_interface_property core_interaface readLatency 0
set_interface_property core_interaface readWaitTime 1
set_interface_property core_interaface setupTime 0
set_interface_property core_interaface timingUnits Cycles
set_interface_property core_interaface writeWaitTime 0
set_interface_property core_interaface ENABLED true
set_interface_property core_interaface EXPORT_OF ""
set_interface_property core_interaface PORT_NAME_MAP ""
set_interface_property core_interaface CMSIS_SVD_VARIABLES ""
set_interface_property core_interaface SVD_ADDRESS_GROUP ""

add_interface_port core_interaface instruction_address address Input 32
add_interface_port core_interaface instruction readdata Output 32
add_interface_port core_interaface avalon_slave_waitrequest waitrequest Output 1
add_interface_port core_interaface avalon_slave_1_read read Input 1
set_interface_assignment core_interaface embeddedsw.configuration.isFlash 0
set_interface_assignment core_interaface embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment core_interaface embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment core_interaface embeddedsw.configuration.isPrintableDevice 0

