# 
# Synthesis run script generated by Vivado
# 

set_param xicom.use_bs_reader 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config -id {Synth 8-256} -limit 10000
set_msg_config -id {Synth 8-638} -limit 10000
create_project -in_memory -part xc7a100tcsg324-3

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.cache/wt [current_project]
set_property parent.project_path P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_vhdl -library xil_defaultlib {
  P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd
  P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd
  P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd
  P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/FSM.vhd
  P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd
  P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd
}
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc
set_property used_in_implementation false [get_files P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]


synth_design -top top_level -part xc7a100tcsg324-3


write_checkpoint -force -noxdef top_level.dcp

catch { report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb }
