// Seed: 1520793649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  always @(posedge id_4) id_4 = 1;
  wor id_5;
  always @(1) id_5[1] <= id_1;
  type_7(
      1, id_3
  ); type_8(
      id_3, id_2
  );
endmodule
