INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.sim/sim_1/impl/timing/xsim/tb_replace_fifo_buffer_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD26
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module replace_fifo_buffer
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/github/memory_system/memory_system.srcs/sim_1/new/replace_fifo_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_replace_fifo_buffer
