# begin LFP file D:\XC3S500E_Verilog\div_f_f\DIVF_F\DIV_F_F.lfp
designfile DIVF_F.v
parttype xc3s500e-4-pq208
bus_delimiter 1;
set_busdelim_onsave 1;
