{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622007799158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622007799174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 14:43:19 2021 " "Processing started: Wed May 26 14:43:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622007799174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007799174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_project -c digital_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007799174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622007801002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622007801002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_project.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_project " "Found entity 1: digital_project" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007811513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007811513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_project.v(14) " "Verilog HDL Implicit Net warning at digital_project.v(14): created implicit net for \"rstn\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q digital_project.v(19) " "Verilog HDL Implicit Net warning at digital_project.v(19): created implicit net for \"q\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec_10 digital_project.v(26) " "Verilog HDL Implicit Net warning at digital_project.v(26): created implicit net for \"sec_10\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sec1 digital_project.v(27) " "Verilog HDL Implicit Net warning at digital_project.v(27): created implicit net for \"sec1\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_10 digital_project.v(28) " "Verilog HDL Implicit Net warning at digital_project.v(28): created implicit net for \"min_10\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min1 digital_project.v(29) " "Verilog HDL Implicit Net warning at digital_project.v(29): created implicit net for \"min1\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour_10 digital_project.v(30) " "Verilog HDL Implicit Net warning at digital_project.v(30): created implicit net for \"hour_10\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hour1 digital_project.v(31) " "Verilog HDL Implicit Net warning at digital_project.v(31): created implicit net for \"hour1\"" {  } { { "digital_project.v" "" { Text "F:/watch/digital_project.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_project " "Elaborating entity \"digital_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622007811669 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock.v 1 1 " "Using design file clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007811763 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622007811763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn clock.v(20) " "Verilog HDL Implicit Net warning at clock.v(20): created implicit net for \"rstn\"" {  } { { "clock.v" "" { Text "F:/watch/clock.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:TIME " "Elaborating entity \"clock\" for hierarchy \"clock:TIME\"" {  } { { "digital_project.v" "TIME" { Text "F:/watch/digital_project.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkone_gen.v 1 1 " "Using design file clkone_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkone_gen " "Found entity 1: clkone_gen" {  } { { "clkone_gen.v" "" { Text "F:/watch/clkone_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007811888 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622007811888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkone_gen clock:TIME\|clkone_gen:U0 " "Elaborating entity \"clkone_gen\" for hierarchy \"clock:TIME\|clkone_gen:U0\"" {  } { { "clock.v" "U0" { Text "F:/watch/clock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811888 ""}
{ "Warning" "WSGN_SEARCH_FILE" "second.v 1 1 " "Using design file second.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 second " "Found entity 1: second" {  } { { "second.v" "" { Text "F:/watch/second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007811997 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622007811997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second clock:TIME\|second:U1 " "Elaborating entity \"second\" for hierarchy \"clock:TIME\|second:U1\"" {  } { { "clock.v" "U1" { Text "F:/watch/clock.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007811997 ""}
{ "Warning" "WSGN_SEARCH_FILE" "minute.v 1 1 " "Using design file minute.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 minute " "Found entity 1: minute" {  } { { "minute.v" "" { Text "F:/watch/minute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007812185 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622007812185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minute clock:TIME\|minute:U2 " "Elaborating entity \"minute\" for hierarchy \"clock:TIME\|minute:U2\"" {  } { { "clock.v" "U2" { Text "F:/watch/clock.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007812185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hour.v 1 1 " "Using design file hour.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hour " "Found entity 1: hour" {  } { { "hour.v" "" { Text "F:/watch/hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007812247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622007812247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour clock:TIME\|hour:U3 " "Elaborating entity \"hour\" for hierarchy \"clock:TIME\|hour:U3\"" {  } { { "clock.v" "U3" { Text "F:/watch/clock.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007812247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "F:/watch/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622007812310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622007812310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_project.v" "LCLK" { Text "F:/watch/digital_project.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007812310 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_BAD_TYPE_FOR_DIR" "input index <a variable data type, e.g. reg> lcd_display_string.v(18) " "Verilog HDL Port Declaration error at lcd_display_string.v(18): input port \"index\" cannot be declared with type \"<a variable data type, e.g. reg>\"" {  } { { "lcd_display_string.v" "" { Text "F:/watch/lcd_display_string.v" 18 0 0 } }  } 0 10278 "Verilog HDL Port Declaration error at %4!s!: %1!s! port \"%2!s!\" cannot be declared with type \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622007812404 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lcd_display_string lcd_display_string.v(1) " "Ignored design unit \"lcd_display_string\" at lcd_display_string.v(1) due to previous errors" {  } { { "lcd_display_string.v" "" { Text "F:/watch/lcd_display_string.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1622007812419 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622007812716 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 26 14:43:32 2021 " "Processing ended: Wed May 26 14:43:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622007812716 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622007812716 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622007812716 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622007812716 ""}
