// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module MultiClockSerialAXIRAM(
  input         clock,
                reset,
                axi4_mem_0_bits_aw_ready,
                axi4_mem_0_bits_w_ready,
                axi4_mem_0_bits_b_valid,
  input  [3:0]  axi4_mem_0_bits_b_bits_id,
  input  [1:0]  axi4_mem_0_bits_b_bits_resp,
  input         axi4_mem_0_bits_ar_ready,
                axi4_mem_0_bits_r_valid,
  input  [3:0]  axi4_mem_0_bits_r_bits_id,
  input  [63:0] axi4_mem_0_bits_r_bits_data,
  input  [1:0]  axi4_mem_0_bits_r_bits_resp,
  input         axi4_mem_0_bits_r_bits_last,
                io_ser_in_ready,
                io_ser_out_valid,
                io_ser_out_bits,
                io_tsi_ser_in_valid,
  input  [31:0] io_tsi_ser_in_bits,
  input         io_tsi_ser_out_ready,
                io_passthrough_clock_reset_clock,
                io_passthrough_clock_reset_reset,
  output        axi4_mem_0_clock,
                axi4_mem_0_reset,
                axi4_mem_0_bits_aw_valid,
  output [3:0]  axi4_mem_0_bits_aw_bits_id,
  output [34:0] axi4_mem_0_bits_aw_bits_addr,
  output [7:0]  axi4_mem_0_bits_aw_bits_len,
  output [2:0]  axi4_mem_0_bits_aw_bits_size,
  output [1:0]  axi4_mem_0_bits_aw_bits_burst,
  output        axi4_mem_0_bits_aw_bits_lock,
  output [3:0]  axi4_mem_0_bits_aw_bits_cache,
  output [2:0]  axi4_mem_0_bits_aw_bits_prot,
  output [3:0]  axi4_mem_0_bits_aw_bits_qos,
  output        axi4_mem_0_bits_w_valid,
  output [63:0] axi4_mem_0_bits_w_bits_data,
  output [7:0]  axi4_mem_0_bits_w_bits_strb,
  output        axi4_mem_0_bits_w_bits_last,
                axi4_mem_0_bits_b_ready,
                axi4_mem_0_bits_ar_valid,
  output [3:0]  axi4_mem_0_bits_ar_bits_id,
  output [34:0] axi4_mem_0_bits_ar_bits_addr,
  output [7:0]  axi4_mem_0_bits_ar_bits_len,
  output [2:0]  axi4_mem_0_bits_ar_bits_size,
  output [1:0]  axi4_mem_0_bits_ar_bits_burst,
  output        axi4_mem_0_bits_ar_bits_lock,
  output [3:0]  axi4_mem_0_bits_ar_bits_cache,
  output [2:0]  axi4_mem_0_bits_ar_bits_prot,
  output [3:0]  axi4_mem_0_bits_ar_bits_qos,
  output        axi4_mem_0_bits_r_ready,
                io_ser_in_valid,
                io_ser_in_bits,
                io_ser_out_ready,
                io_tsi_ser_in_ready,
                io_tsi_ser_out_valid,
  output [31:0] io_tsi_ser_out_bits
);

  wire        _asource_auto_in_a_ready;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_in_d_valid;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_in_d_bits_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [1:0]  _asource_auto_in_d_bits_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_in_d_bits_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_in_d_bits_source;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_in_d_bits_sink;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_in_d_bits_denied;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_in_d_bits_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_in_d_bits_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_0_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_0_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_0_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_mem_0_source;	// @[AsyncCrossing.scala:89:29]
  wire [34:0] _asource_auto_out_a_mem_0_address;	// @[AsyncCrossing.scala:89:29]
  wire [7:0]  _asource_auto_out_a_mem_0_mask;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_out_a_mem_0_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_mem_0_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_1_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_1_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_1_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_mem_1_source;	// @[AsyncCrossing.scala:89:29]
  wire [34:0] _asource_auto_out_a_mem_1_address;	// @[AsyncCrossing.scala:89:29]
  wire [7:0]  _asource_auto_out_a_mem_1_mask;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_out_a_mem_1_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_mem_1_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_2_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_2_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_2_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_mem_2_source;	// @[AsyncCrossing.scala:89:29]
  wire [34:0] _asource_auto_out_a_mem_2_address;	// @[AsyncCrossing.scala:89:29]
  wire [7:0]  _asource_auto_out_a_mem_2_mask;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_out_a_mem_2_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_mem_2_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_3_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_3_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_3_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_mem_3_source;	// @[AsyncCrossing.scala:89:29]
  wire [34:0] _asource_auto_out_a_mem_3_address;	// @[AsyncCrossing.scala:89:29]
  wire [7:0]  _asource_auto_out_a_mem_3_mask;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_out_a_mem_3_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_mem_3_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_4_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_4_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_4_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_mem_4_source;	// @[AsyncCrossing.scala:89:29]
  wire [34:0] _asource_auto_out_a_mem_4_address;	// @[AsyncCrossing.scala:89:29]
  wire [7:0]  _asource_auto_out_a_mem_4_mask;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_out_a_mem_4_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_mem_4_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_5_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_5_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_5_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_mem_5_source;	// @[AsyncCrossing.scala:89:29]
  wire [34:0] _asource_auto_out_a_mem_5_address;	// @[AsyncCrossing.scala:89:29]
  wire [7:0]  _asource_auto_out_a_mem_5_mask;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_out_a_mem_5_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_mem_5_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_6_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_6_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_6_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_mem_6_source;	// @[AsyncCrossing.scala:89:29]
  wire [34:0] _asource_auto_out_a_mem_6_address;	// @[AsyncCrossing.scala:89:29]
  wire [7:0]  _asource_auto_out_a_mem_6_mask;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_out_a_mem_6_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_mem_6_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_7_opcode;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_7_param;	// @[AsyncCrossing.scala:89:29]
  wire [2:0]  _asource_auto_out_a_mem_7_size;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_mem_7_source;	// @[AsyncCrossing.scala:89:29]
  wire [34:0] _asource_auto_out_a_mem_7_address;	// @[AsyncCrossing.scala:89:29]
  wire [7:0]  _asource_auto_out_a_mem_7_mask;	// @[AsyncCrossing.scala:89:29]
  wire [63:0] _asource_auto_out_a_mem_7_data;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_mem_7_corrupt;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_a_widx;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_safe_widx_valid;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_a_safe_source_reset_n;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _asource_auto_out_d_ridx;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_d_safe_ridx_valid;	// @[AsyncCrossing.scala:89:29]
  wire        _asource_auto_out_d_safe_sink_reset_n;	// @[AsyncCrossing.scala:89:29]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_a_ridx;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_a_safe_ridx_valid;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_a_safe_sink_reset_n;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_opcode;	// @[SerialAdapter.scala:508:35]
  wire [1:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_param;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_size;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_source;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_sink;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_denied;	// @[SerialAdapter.scala:508:35]
  wire [63:0] _memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_data;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_corrupt;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_opcode;	// @[SerialAdapter.scala:508:35]
  wire [1:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_param;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_size;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_source;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_sink;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_denied;	// @[SerialAdapter.scala:508:35]
  wire [63:0] _memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_data;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_corrupt;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_opcode;	// @[SerialAdapter.scala:508:35]
  wire [1:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_param;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_size;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_source;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_sink;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_denied;	// @[SerialAdapter.scala:508:35]
  wire [63:0] _memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_data;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_corrupt;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_opcode;	// @[SerialAdapter.scala:508:35]
  wire [1:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_param;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_size;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_source;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_sink;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_denied;	// @[SerialAdapter.scala:508:35]
  wire [63:0] _memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_data;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_corrupt;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_opcode;	// @[SerialAdapter.scala:508:35]
  wire [1:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_param;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_size;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_source;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_sink;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_denied;	// @[SerialAdapter.scala:508:35]
  wire [63:0] _memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_data;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_corrupt;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_opcode;	// @[SerialAdapter.scala:508:35]
  wire [1:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_param;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_size;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_source;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_sink;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_denied;	// @[SerialAdapter.scala:508:35]
  wire [63:0] _memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_data;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_corrupt;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_opcode;	// @[SerialAdapter.scala:508:35]
  wire [1:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_param;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_size;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_source;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_sink;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_denied;	// @[SerialAdapter.scala:508:35]
  wire [63:0] _memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_data;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_corrupt;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_opcode;	// @[SerialAdapter.scala:508:35]
  wire [1:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_param;	// @[SerialAdapter.scala:508:35]
  wire [2:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_size;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_source;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_sink;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_denied;	// @[SerialAdapter.scala:508:35]
  wire [63:0] _memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_data;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_corrupt;	// @[SerialAdapter.scala:508:35]
  wire [3:0]  _memClkRstDomain_auto_mem_port_crossing_in_d_widx;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_safe_widx_valid;	// @[SerialAdapter.scala:508:35]
  wire        _memClkRstDomain_auto_mem_port_crossing_in_d_safe_source_reset_n;	// @[SerialAdapter.scala:508:35]
  wire        _buffer_auto_in_a_ready;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_in_d_valid;	// @[Buffer.scala:69:28]
  wire [63:0] _buffer_auto_in_d_bits_data;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_out_a_valid;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_out_a_bits_opcode;	// @[Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_out_a_bits_param;	// @[Buffer.scala:69:28]
  wire [3:0]  _buffer_auto_out_a_bits_size;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_out_a_bits_source;	// @[Buffer.scala:69:28]
  wire [34:0] _buffer_auto_out_a_bits_address;	// @[Buffer.scala:69:28]
  wire [7:0]  _buffer_auto_out_a_bits_mask;	// @[Buffer.scala:69:28]
  wire [63:0] _buffer_auto_out_a_bits_data;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_out_a_bits_corrupt;	// @[Buffer.scala:69:28]
  wire        _buffer_auto_out_d_ready;	// @[Buffer.scala:69:28]
  wire        _serdesser_auto_manager_in_a_ready;	// @[SerialAdapter.scala:499:29]
  wire        _serdesser_auto_manager_in_d_valid;	// @[SerialAdapter.scala:499:29]
  wire [2:0]  _serdesser_auto_manager_in_d_bits_opcode;	// @[SerialAdapter.scala:499:29]
  wire [1:0]  _serdesser_auto_manager_in_d_bits_param;	// @[SerialAdapter.scala:499:29]
  wire [3:0]  _serdesser_auto_manager_in_d_bits_size;	// @[SerialAdapter.scala:499:29]
  wire        _serdesser_auto_manager_in_d_bits_source;	// @[SerialAdapter.scala:499:29]
  wire [4:0]  _serdesser_auto_manager_in_d_bits_sink;	// @[SerialAdapter.scala:499:29]
  wire        _serdesser_auto_manager_in_d_bits_denied;	// @[SerialAdapter.scala:499:29]
  wire [63:0] _serdesser_auto_manager_in_d_bits_data;	// @[SerialAdapter.scala:499:29]
  wire        _serdesser_auto_manager_in_d_bits_corrupt;	// @[SerialAdapter.scala:499:29]
  wire        _serdesser_auto_client_out_a_valid;	// @[SerialAdapter.scala:499:29]
  wire [2:0]  _serdesser_auto_client_out_a_bits_opcode;	// @[SerialAdapter.scala:499:29]
  wire [2:0]  _serdesser_auto_client_out_a_bits_param;	// @[SerialAdapter.scala:499:29]
  wire [2:0]  _serdesser_auto_client_out_a_bits_size;	// @[SerialAdapter.scala:499:29]
  wire [3:0]  _serdesser_auto_client_out_a_bits_source;	// @[SerialAdapter.scala:499:29]
  wire [34:0] _serdesser_auto_client_out_a_bits_address;	// @[SerialAdapter.scala:499:29]
  wire [7:0]  _serdesser_auto_client_out_a_bits_mask;	// @[SerialAdapter.scala:499:29]
  wire [63:0] _serdesser_auto_client_out_a_bits_data;	// @[SerialAdapter.scala:499:29]
  wire        _serdesser_auto_client_out_a_bits_corrupt;	// @[SerialAdapter.scala:499:29]
  wire        _serdesser_auto_client_out_d_ready;	// @[SerialAdapter.scala:499:29]
  wire        _adapter_auto_out_a_valid;	// @[SerialAdapter.scala:498:27]
  wire [2:0]  _adapter_auto_out_a_bits_opcode;	// @[SerialAdapter.scala:498:27]
  wire [3:0]  _adapter_auto_out_a_bits_size;	// @[SerialAdapter.scala:498:27]
  wire [34:0] _adapter_auto_out_a_bits_address;	// @[SerialAdapter.scala:498:27]
  wire [7:0]  _adapter_auto_out_a_bits_mask;	// @[SerialAdapter.scala:498:27]
  wire [63:0] _adapter_auto_out_a_bits_data;	// @[SerialAdapter.scala:498:27]
  wire        _adapter_auto_out_d_ready;	// @[SerialAdapter.scala:498:27]
  SerialAdapter adapter (	// @[SerialAdapter.scala:498:27]
    .clock                   (clock),
    .reset                   (reset),
    .auto_out_a_ready        (_buffer_auto_in_a_ready),	// @[Buffer.scala:69:28]
    .auto_out_d_valid        (_buffer_auto_in_d_valid),	// @[Buffer.scala:69:28]
    .auto_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// @[Buffer.scala:69:28]
    .io_serial_in_valid      (io_tsi_ser_in_valid),
    .io_serial_in_bits       (io_tsi_ser_in_bits),
    .io_serial_out_ready     (io_tsi_ser_out_ready),
    .auto_out_a_valid        (_adapter_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_adapter_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_adapter_auto_out_a_bits_size),
    .auto_out_a_bits_address (_adapter_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_adapter_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_adapter_auto_out_a_bits_data),
    .auto_out_d_ready        (_adapter_auto_out_d_ready),
    .io_serial_in_ready      (io_tsi_ser_in_ready),
    .io_serial_out_valid     (io_tsi_ser_out_valid),
    .io_serial_out_bits      (io_tsi_ser_out_bits)
  );
  TLSerdesser_1 serdesser (	// @[SerialAdapter.scala:499:29]
    .clock                          (clock),
    .reset                          (reset),
    .auto_manager_in_a_valid        (_buffer_auto_out_a_valid),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_param   (_buffer_auto_out_a_bits_param),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_size    (_buffer_auto_out_a_bits_size),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_source  (_buffer_auto_out_a_bits_source),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_address (_buffer_auto_out_a_bits_address),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_mask    (_buffer_auto_out_a_bits_mask),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_data    (_buffer_auto_out_a_bits_data),	// @[Buffer.scala:69:28]
    .auto_manager_in_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),	// @[Buffer.scala:69:28]
    .auto_manager_in_d_ready        (_buffer_auto_out_d_ready),	// @[Buffer.scala:69:28]
    .auto_client_out_a_ready        (_asource_auto_in_a_ready),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_valid        (_asource_auto_in_d_valid),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_bits_opcode  (_asource_auto_in_d_bits_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_bits_param   (_asource_auto_in_d_bits_param),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_bits_size    (_asource_auto_in_d_bits_size),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_bits_source  (_asource_auto_in_d_bits_source),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_bits_sink    (_asource_auto_in_d_bits_sink),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_bits_denied  (_asource_auto_in_d_bits_denied),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_bits_data    (_asource_auto_in_d_bits_data),	// @[AsyncCrossing.scala:89:29]
    .auto_client_out_d_bits_corrupt (_asource_auto_in_d_bits_corrupt),	// @[AsyncCrossing.scala:89:29]
    .io_ser_in_valid                (io_ser_out_valid),
    .io_ser_in_bits                 (io_ser_out_bits),
    .io_ser_out_ready               (io_ser_in_ready),
    .auto_manager_in_a_ready        (_serdesser_auto_manager_in_a_ready),
    .auto_manager_in_d_valid        (_serdesser_auto_manager_in_d_valid),
    .auto_manager_in_d_bits_opcode  (_serdesser_auto_manager_in_d_bits_opcode),
    .auto_manager_in_d_bits_param   (_serdesser_auto_manager_in_d_bits_param),
    .auto_manager_in_d_bits_size    (_serdesser_auto_manager_in_d_bits_size),
    .auto_manager_in_d_bits_source  (_serdesser_auto_manager_in_d_bits_source),
    .auto_manager_in_d_bits_sink    (_serdesser_auto_manager_in_d_bits_sink),
    .auto_manager_in_d_bits_denied  (_serdesser_auto_manager_in_d_bits_denied),
    .auto_manager_in_d_bits_data    (_serdesser_auto_manager_in_d_bits_data),
    .auto_manager_in_d_bits_corrupt (_serdesser_auto_manager_in_d_bits_corrupt),
    .auto_client_out_a_valid        (_serdesser_auto_client_out_a_valid),
    .auto_client_out_a_bits_opcode  (_serdesser_auto_client_out_a_bits_opcode),
    .auto_client_out_a_bits_param   (_serdesser_auto_client_out_a_bits_param),
    .auto_client_out_a_bits_size    (_serdesser_auto_client_out_a_bits_size),
    .auto_client_out_a_bits_source  (_serdesser_auto_client_out_a_bits_source),
    .auto_client_out_a_bits_address (_serdesser_auto_client_out_a_bits_address),
    .auto_client_out_a_bits_mask    (_serdesser_auto_client_out_a_bits_mask),
    .auto_client_out_a_bits_data    (_serdesser_auto_client_out_a_bits_data),
    .auto_client_out_a_bits_corrupt (_serdesser_auto_client_out_a_bits_corrupt),
    .auto_client_out_d_ready        (_serdesser_auto_client_out_d_ready),
    .io_ser_in_ready                (io_ser_out_ready),
    .io_ser_out_valid               (io_ser_in_valid),
    .io_ser_out_bits                (io_ser_in_bits)
  );
  TLBuffer_22 buffer (	// @[Buffer.scala:69:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_valid         (_adapter_auto_out_a_valid),	// @[SerialAdapter.scala:498:27]
    .auto_in_a_bits_opcode   (_adapter_auto_out_a_bits_opcode),	// @[SerialAdapter.scala:498:27]
    .auto_in_a_bits_size     (_adapter_auto_out_a_bits_size),	// @[SerialAdapter.scala:498:27]
    .auto_in_a_bits_address  (_adapter_auto_out_a_bits_address),	// @[SerialAdapter.scala:498:27]
    .auto_in_a_bits_mask     (_adapter_auto_out_a_bits_mask),	// @[SerialAdapter.scala:498:27]
    .auto_in_a_bits_data     (_adapter_auto_out_a_bits_data),	// @[SerialAdapter.scala:498:27]
    .auto_in_d_ready         (_adapter_auto_out_d_ready),	// @[SerialAdapter.scala:498:27]
    .auto_out_a_ready        (_serdesser_auto_manager_in_a_ready),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_valid        (_serdesser_auto_manager_in_d_valid),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_bits_opcode  (_serdesser_auto_manager_in_d_bits_opcode),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_bits_param   (_serdesser_auto_manager_in_d_bits_param),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_bits_size    (_serdesser_auto_manager_in_d_bits_size),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_bits_source  (_serdesser_auto_manager_in_d_bits_source),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_bits_sink    (_serdesser_auto_manager_in_d_bits_sink),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_bits_denied  (_serdesser_auto_manager_in_d_bits_denied),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_bits_data    (_serdesser_auto_manager_in_d_bits_data),	// @[SerialAdapter.scala:499:29]
    .auto_out_d_bits_corrupt (_serdesser_auto_manager_in_d_bits_corrupt),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_auto_out_d_ready)
  );
  ClockSinkDomain_14 memClkRstDomain (	// @[SerialAdapter.scala:508:35]
    .auto_mem_port_crossing_in_a_mem_0_opcode        (_asource_auto_out_a_mem_0_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_0_param         (_asource_auto_out_a_mem_0_param),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_0_size          (_asource_auto_out_a_mem_0_size),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_0_source        (_asource_auto_out_a_mem_0_source),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_0_address       (_asource_auto_out_a_mem_0_address),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_0_mask          (_asource_auto_out_a_mem_0_mask),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_0_data          (_asource_auto_out_a_mem_0_data),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_0_corrupt       (_asource_auto_out_a_mem_0_corrupt),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_1_opcode        (_asource_auto_out_a_mem_1_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_1_param         (_asource_auto_out_a_mem_1_param),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_1_size          (_asource_auto_out_a_mem_1_size),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_1_source        (_asource_auto_out_a_mem_1_source),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_1_address       (_asource_auto_out_a_mem_1_address),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_1_mask          (_asource_auto_out_a_mem_1_mask),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_1_data          (_asource_auto_out_a_mem_1_data),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_1_corrupt       (_asource_auto_out_a_mem_1_corrupt),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_2_opcode        (_asource_auto_out_a_mem_2_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_2_param         (_asource_auto_out_a_mem_2_param),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_2_size          (_asource_auto_out_a_mem_2_size),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_2_source        (_asource_auto_out_a_mem_2_source),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_2_address       (_asource_auto_out_a_mem_2_address),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_2_mask          (_asource_auto_out_a_mem_2_mask),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_2_data          (_asource_auto_out_a_mem_2_data),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_2_corrupt       (_asource_auto_out_a_mem_2_corrupt),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_3_opcode        (_asource_auto_out_a_mem_3_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_3_param         (_asource_auto_out_a_mem_3_param),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_3_size          (_asource_auto_out_a_mem_3_size),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_3_source        (_asource_auto_out_a_mem_3_source),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_3_address       (_asource_auto_out_a_mem_3_address),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_3_mask          (_asource_auto_out_a_mem_3_mask),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_3_data          (_asource_auto_out_a_mem_3_data),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_3_corrupt       (_asource_auto_out_a_mem_3_corrupt),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_4_opcode        (_asource_auto_out_a_mem_4_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_4_param         (_asource_auto_out_a_mem_4_param),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_4_size          (_asource_auto_out_a_mem_4_size),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_4_source        (_asource_auto_out_a_mem_4_source),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_4_address       (_asource_auto_out_a_mem_4_address),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_4_mask          (_asource_auto_out_a_mem_4_mask),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_4_data          (_asource_auto_out_a_mem_4_data),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_4_corrupt       (_asource_auto_out_a_mem_4_corrupt),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_5_opcode        (_asource_auto_out_a_mem_5_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_5_param         (_asource_auto_out_a_mem_5_param),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_5_size          (_asource_auto_out_a_mem_5_size),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_5_source        (_asource_auto_out_a_mem_5_source),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_5_address       (_asource_auto_out_a_mem_5_address),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_5_mask          (_asource_auto_out_a_mem_5_mask),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_5_data          (_asource_auto_out_a_mem_5_data),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_5_corrupt       (_asource_auto_out_a_mem_5_corrupt),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_6_opcode        (_asource_auto_out_a_mem_6_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_6_param         (_asource_auto_out_a_mem_6_param),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_6_size          (_asource_auto_out_a_mem_6_size),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_6_source        (_asource_auto_out_a_mem_6_source),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_6_address       (_asource_auto_out_a_mem_6_address),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_6_mask          (_asource_auto_out_a_mem_6_mask),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_6_data          (_asource_auto_out_a_mem_6_data),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_6_corrupt       (_asource_auto_out_a_mem_6_corrupt),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_7_opcode        (_asource_auto_out_a_mem_7_opcode),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_7_param         (_asource_auto_out_a_mem_7_param),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_7_size          (_asource_auto_out_a_mem_7_size),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_7_source        (_asource_auto_out_a_mem_7_source),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_7_address       (_asource_auto_out_a_mem_7_address),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_7_mask          (_asource_auto_out_a_mem_7_mask),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_7_data          (_asource_auto_out_a_mem_7_data),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_mem_7_corrupt       (_asource_auto_out_a_mem_7_corrupt),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_widx                (_asource_auto_out_a_widx),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_safe_widx_valid     (_asource_auto_out_a_safe_widx_valid),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_a_safe_source_reset_n (_asource_auto_out_a_safe_source_reset_n),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_d_ridx                (_asource_auto_out_d_ridx),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_d_safe_ridx_valid     (_asource_auto_out_d_safe_ridx_valid),	// @[AsyncCrossing.scala:89:29]
    .auto_mem_port_crossing_in_d_safe_sink_reset_n   (_asource_auto_out_d_safe_sink_reset_n),	// @[AsyncCrossing.scala:89:29]
    .auto_clock_in_clock                             (io_passthrough_clock_reset_clock),
    .auto_clock_in_reset                             (io_passthrough_clock_reset_reset),
    .memPort_0_aw_ready                              (axi4_mem_0_bits_aw_ready),
    .memPort_0_w_ready                               (axi4_mem_0_bits_w_ready),
    .memPort_0_b_valid                               (axi4_mem_0_bits_b_valid),
    .memPort_0_b_bits_id                             (axi4_mem_0_bits_b_bits_id),
    .memPort_0_b_bits_resp                           (axi4_mem_0_bits_b_bits_resp),
    .memPort_0_ar_ready                              (axi4_mem_0_bits_ar_ready),
    .memPort_0_r_valid                               (axi4_mem_0_bits_r_valid),
    .memPort_0_r_bits_id                             (axi4_mem_0_bits_r_bits_id),
    .memPort_0_r_bits_data                           (axi4_mem_0_bits_r_bits_data),
    .memPort_0_r_bits_resp                           (axi4_mem_0_bits_r_bits_resp),
    .memPort_0_r_bits_last                           (axi4_mem_0_bits_r_bits_last),
    .auto_mem_port_crossing_in_a_ridx                (_memClkRstDomain_auto_mem_port_crossing_in_a_ridx),
    .auto_mem_port_crossing_in_a_safe_ridx_valid     (_memClkRstDomain_auto_mem_port_crossing_in_a_safe_ridx_valid),
    .auto_mem_port_crossing_in_a_safe_sink_reset_n   (_memClkRstDomain_auto_mem_port_crossing_in_a_safe_sink_reset_n),
    .auto_mem_port_crossing_in_d_mem_0_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_opcode),
    .auto_mem_port_crossing_in_d_mem_0_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_param),
    .auto_mem_port_crossing_in_d_mem_0_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_size),
    .auto_mem_port_crossing_in_d_mem_0_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_source),
    .auto_mem_port_crossing_in_d_mem_0_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_sink),
    .auto_mem_port_crossing_in_d_mem_0_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_denied),
    .auto_mem_port_crossing_in_d_mem_0_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_data),
    .auto_mem_port_crossing_in_d_mem_0_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_corrupt),
    .auto_mem_port_crossing_in_d_mem_1_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_opcode),
    .auto_mem_port_crossing_in_d_mem_1_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_param),
    .auto_mem_port_crossing_in_d_mem_1_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_size),
    .auto_mem_port_crossing_in_d_mem_1_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_source),
    .auto_mem_port_crossing_in_d_mem_1_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_sink),
    .auto_mem_port_crossing_in_d_mem_1_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_denied),
    .auto_mem_port_crossing_in_d_mem_1_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_data),
    .auto_mem_port_crossing_in_d_mem_1_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_corrupt),
    .auto_mem_port_crossing_in_d_mem_2_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_opcode),
    .auto_mem_port_crossing_in_d_mem_2_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_param),
    .auto_mem_port_crossing_in_d_mem_2_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_size),
    .auto_mem_port_crossing_in_d_mem_2_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_source),
    .auto_mem_port_crossing_in_d_mem_2_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_sink),
    .auto_mem_port_crossing_in_d_mem_2_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_denied),
    .auto_mem_port_crossing_in_d_mem_2_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_data),
    .auto_mem_port_crossing_in_d_mem_2_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_corrupt),
    .auto_mem_port_crossing_in_d_mem_3_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_opcode),
    .auto_mem_port_crossing_in_d_mem_3_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_param),
    .auto_mem_port_crossing_in_d_mem_3_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_size),
    .auto_mem_port_crossing_in_d_mem_3_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_source),
    .auto_mem_port_crossing_in_d_mem_3_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_sink),
    .auto_mem_port_crossing_in_d_mem_3_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_denied),
    .auto_mem_port_crossing_in_d_mem_3_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_data),
    .auto_mem_port_crossing_in_d_mem_3_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_corrupt),
    .auto_mem_port_crossing_in_d_mem_4_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_opcode),
    .auto_mem_port_crossing_in_d_mem_4_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_param),
    .auto_mem_port_crossing_in_d_mem_4_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_size),
    .auto_mem_port_crossing_in_d_mem_4_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_source),
    .auto_mem_port_crossing_in_d_mem_4_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_sink),
    .auto_mem_port_crossing_in_d_mem_4_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_denied),
    .auto_mem_port_crossing_in_d_mem_4_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_data),
    .auto_mem_port_crossing_in_d_mem_4_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_corrupt),
    .auto_mem_port_crossing_in_d_mem_5_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_opcode),
    .auto_mem_port_crossing_in_d_mem_5_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_param),
    .auto_mem_port_crossing_in_d_mem_5_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_size),
    .auto_mem_port_crossing_in_d_mem_5_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_source),
    .auto_mem_port_crossing_in_d_mem_5_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_sink),
    .auto_mem_port_crossing_in_d_mem_5_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_denied),
    .auto_mem_port_crossing_in_d_mem_5_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_data),
    .auto_mem_port_crossing_in_d_mem_5_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_corrupt),
    .auto_mem_port_crossing_in_d_mem_6_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_opcode),
    .auto_mem_port_crossing_in_d_mem_6_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_param),
    .auto_mem_port_crossing_in_d_mem_6_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_size),
    .auto_mem_port_crossing_in_d_mem_6_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_source),
    .auto_mem_port_crossing_in_d_mem_6_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_sink),
    .auto_mem_port_crossing_in_d_mem_6_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_denied),
    .auto_mem_port_crossing_in_d_mem_6_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_data),
    .auto_mem_port_crossing_in_d_mem_6_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_corrupt),
    .auto_mem_port_crossing_in_d_mem_7_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_opcode),
    .auto_mem_port_crossing_in_d_mem_7_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_param),
    .auto_mem_port_crossing_in_d_mem_7_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_size),
    .auto_mem_port_crossing_in_d_mem_7_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_source),
    .auto_mem_port_crossing_in_d_mem_7_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_sink),
    .auto_mem_port_crossing_in_d_mem_7_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_denied),
    .auto_mem_port_crossing_in_d_mem_7_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_data),
    .auto_mem_port_crossing_in_d_mem_7_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_corrupt),
    .auto_mem_port_crossing_in_d_widx                (_memClkRstDomain_auto_mem_port_crossing_in_d_widx),
    .auto_mem_port_crossing_in_d_safe_widx_valid     (_memClkRstDomain_auto_mem_port_crossing_in_d_safe_widx_valid),
    .auto_mem_port_crossing_in_d_safe_source_reset_n (_memClkRstDomain_auto_mem_port_crossing_in_d_safe_source_reset_n),
    .memPort_0_aw_valid                              (axi4_mem_0_bits_aw_valid),
    .memPort_0_aw_bits_id                            (axi4_mem_0_bits_aw_bits_id),
    .memPort_0_aw_bits_addr                          (axi4_mem_0_bits_aw_bits_addr),
    .memPort_0_aw_bits_len                           (axi4_mem_0_bits_aw_bits_len),
    .memPort_0_aw_bits_size                          (axi4_mem_0_bits_aw_bits_size),
    .memPort_0_aw_bits_burst                         (axi4_mem_0_bits_aw_bits_burst),
    .memPort_0_aw_bits_lock                          (axi4_mem_0_bits_aw_bits_lock),
    .memPort_0_aw_bits_cache                         (axi4_mem_0_bits_aw_bits_cache),
    .memPort_0_aw_bits_prot                          (axi4_mem_0_bits_aw_bits_prot),
    .memPort_0_aw_bits_qos                           (axi4_mem_0_bits_aw_bits_qos),
    .memPort_0_w_valid                               (axi4_mem_0_bits_w_valid),
    .memPort_0_w_bits_data                           (axi4_mem_0_bits_w_bits_data),
    .memPort_0_w_bits_strb                           (axi4_mem_0_bits_w_bits_strb),
    .memPort_0_w_bits_last                           (axi4_mem_0_bits_w_bits_last),
    .memPort_0_b_ready                               (axi4_mem_0_bits_b_ready),
    .memPort_0_ar_valid                              (axi4_mem_0_bits_ar_valid),
    .memPort_0_ar_bits_id                            (axi4_mem_0_bits_ar_bits_id),
    .memPort_0_ar_bits_addr                          (axi4_mem_0_bits_ar_bits_addr),
    .memPort_0_ar_bits_len                           (axi4_mem_0_bits_ar_bits_len),
    .memPort_0_ar_bits_size                          (axi4_mem_0_bits_ar_bits_size),
    .memPort_0_ar_bits_burst                         (axi4_mem_0_bits_ar_bits_burst),
    .memPort_0_ar_bits_lock                          (axi4_mem_0_bits_ar_bits_lock),
    .memPort_0_ar_bits_cache                         (axi4_mem_0_bits_ar_bits_cache),
    .memPort_0_ar_bits_prot                          (axi4_mem_0_bits_ar_bits_prot),
    .memPort_0_ar_bits_qos                           (axi4_mem_0_bits_ar_bits_qos),
    .memPort_0_r_ready                               (axi4_mem_0_bits_r_ready)
  );
  TLAsyncCrossingSource_11 asource (	// @[AsyncCrossing.scala:89:29]
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_a_valid                (_serdesser_auto_client_out_a_valid),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_bits_opcode          (_serdesser_auto_client_out_a_bits_opcode),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_bits_param           (_serdesser_auto_client_out_a_bits_param),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_bits_size            (_serdesser_auto_client_out_a_bits_size),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_bits_source          (_serdesser_auto_client_out_a_bits_source),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_bits_address         (_serdesser_auto_client_out_a_bits_address),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_bits_mask            (_serdesser_auto_client_out_a_bits_mask),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_bits_data            (_serdesser_auto_client_out_a_bits_data),	// @[SerialAdapter.scala:499:29]
    .auto_in_a_bits_corrupt         (_serdesser_auto_client_out_a_bits_corrupt),	// @[SerialAdapter.scala:499:29]
    .auto_in_d_ready                (_serdesser_auto_client_out_d_ready),	// @[SerialAdapter.scala:499:29]
    .auto_out_a_ridx                (_memClkRstDomain_auto_mem_port_crossing_in_a_ridx),	// @[SerialAdapter.scala:508:35]
    .auto_out_a_safe_ridx_valid     (_memClkRstDomain_auto_mem_port_crossing_in_a_safe_ridx_valid),	// @[SerialAdapter.scala:508:35]
    .auto_out_a_safe_sink_reset_n   (_memClkRstDomain_auto_mem_port_crossing_in_a_safe_sink_reset_n),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_0_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_opcode),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_0_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_param),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_0_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_size),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_0_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_source),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_0_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_sink),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_0_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_denied),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_0_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_data),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_0_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_0_corrupt),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_1_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_opcode),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_1_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_param),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_1_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_size),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_1_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_source),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_1_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_sink),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_1_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_denied),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_1_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_data),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_1_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_1_corrupt),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_2_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_opcode),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_2_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_param),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_2_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_size),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_2_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_source),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_2_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_sink),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_2_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_denied),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_2_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_data),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_2_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_2_corrupt),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_3_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_opcode),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_3_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_param),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_3_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_size),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_3_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_source),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_3_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_sink),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_3_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_denied),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_3_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_data),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_3_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_3_corrupt),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_4_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_opcode),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_4_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_param),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_4_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_size),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_4_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_source),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_4_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_sink),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_4_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_denied),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_4_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_data),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_4_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_4_corrupt),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_5_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_opcode),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_5_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_param),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_5_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_size),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_5_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_source),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_5_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_sink),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_5_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_denied),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_5_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_data),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_5_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_5_corrupt),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_6_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_opcode),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_6_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_param),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_6_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_size),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_6_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_source),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_6_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_sink),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_6_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_denied),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_6_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_data),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_6_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_6_corrupt),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_7_opcode        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_opcode),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_7_param         (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_param),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_7_size          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_size),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_7_source        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_source),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_7_sink          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_sink),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_7_denied        (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_denied),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_7_data          (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_data),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_mem_7_corrupt       (_memClkRstDomain_auto_mem_port_crossing_in_d_mem_7_corrupt),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_widx                (_memClkRstDomain_auto_mem_port_crossing_in_d_widx),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_safe_widx_valid     (_memClkRstDomain_auto_mem_port_crossing_in_d_safe_widx_valid),	// @[SerialAdapter.scala:508:35]
    .auto_out_d_safe_source_reset_n (_memClkRstDomain_auto_mem_port_crossing_in_d_safe_source_reset_n),	// @[SerialAdapter.scala:508:35]
    .auto_in_a_ready                (_asource_auto_in_a_ready),
    .auto_in_d_valid                (_asource_auto_in_d_valid),
    .auto_in_d_bits_opcode          (_asource_auto_in_d_bits_opcode),
    .auto_in_d_bits_param           (_asource_auto_in_d_bits_param),
    .auto_in_d_bits_size            (_asource_auto_in_d_bits_size),
    .auto_in_d_bits_source          (_asource_auto_in_d_bits_source),
    .auto_in_d_bits_sink            (_asource_auto_in_d_bits_sink),
    .auto_in_d_bits_denied          (_asource_auto_in_d_bits_denied),
    .auto_in_d_bits_data            (_asource_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt         (_asource_auto_in_d_bits_corrupt),
    .auto_out_a_mem_0_opcode        (_asource_auto_out_a_mem_0_opcode),
    .auto_out_a_mem_0_param         (_asource_auto_out_a_mem_0_param),
    .auto_out_a_mem_0_size          (_asource_auto_out_a_mem_0_size),
    .auto_out_a_mem_0_source        (_asource_auto_out_a_mem_0_source),
    .auto_out_a_mem_0_address       (_asource_auto_out_a_mem_0_address),
    .auto_out_a_mem_0_mask          (_asource_auto_out_a_mem_0_mask),
    .auto_out_a_mem_0_data          (_asource_auto_out_a_mem_0_data),
    .auto_out_a_mem_0_corrupt       (_asource_auto_out_a_mem_0_corrupt),
    .auto_out_a_mem_1_opcode        (_asource_auto_out_a_mem_1_opcode),
    .auto_out_a_mem_1_param         (_asource_auto_out_a_mem_1_param),
    .auto_out_a_mem_1_size          (_asource_auto_out_a_mem_1_size),
    .auto_out_a_mem_1_source        (_asource_auto_out_a_mem_1_source),
    .auto_out_a_mem_1_address       (_asource_auto_out_a_mem_1_address),
    .auto_out_a_mem_1_mask          (_asource_auto_out_a_mem_1_mask),
    .auto_out_a_mem_1_data          (_asource_auto_out_a_mem_1_data),
    .auto_out_a_mem_1_corrupt       (_asource_auto_out_a_mem_1_corrupt),
    .auto_out_a_mem_2_opcode        (_asource_auto_out_a_mem_2_opcode),
    .auto_out_a_mem_2_param         (_asource_auto_out_a_mem_2_param),
    .auto_out_a_mem_2_size          (_asource_auto_out_a_mem_2_size),
    .auto_out_a_mem_2_source        (_asource_auto_out_a_mem_2_source),
    .auto_out_a_mem_2_address       (_asource_auto_out_a_mem_2_address),
    .auto_out_a_mem_2_mask          (_asource_auto_out_a_mem_2_mask),
    .auto_out_a_mem_2_data          (_asource_auto_out_a_mem_2_data),
    .auto_out_a_mem_2_corrupt       (_asource_auto_out_a_mem_2_corrupt),
    .auto_out_a_mem_3_opcode        (_asource_auto_out_a_mem_3_opcode),
    .auto_out_a_mem_3_param         (_asource_auto_out_a_mem_3_param),
    .auto_out_a_mem_3_size          (_asource_auto_out_a_mem_3_size),
    .auto_out_a_mem_3_source        (_asource_auto_out_a_mem_3_source),
    .auto_out_a_mem_3_address       (_asource_auto_out_a_mem_3_address),
    .auto_out_a_mem_3_mask          (_asource_auto_out_a_mem_3_mask),
    .auto_out_a_mem_3_data          (_asource_auto_out_a_mem_3_data),
    .auto_out_a_mem_3_corrupt       (_asource_auto_out_a_mem_3_corrupt),
    .auto_out_a_mem_4_opcode        (_asource_auto_out_a_mem_4_opcode),
    .auto_out_a_mem_4_param         (_asource_auto_out_a_mem_4_param),
    .auto_out_a_mem_4_size          (_asource_auto_out_a_mem_4_size),
    .auto_out_a_mem_4_source        (_asource_auto_out_a_mem_4_source),
    .auto_out_a_mem_4_address       (_asource_auto_out_a_mem_4_address),
    .auto_out_a_mem_4_mask          (_asource_auto_out_a_mem_4_mask),
    .auto_out_a_mem_4_data          (_asource_auto_out_a_mem_4_data),
    .auto_out_a_mem_4_corrupt       (_asource_auto_out_a_mem_4_corrupt),
    .auto_out_a_mem_5_opcode        (_asource_auto_out_a_mem_5_opcode),
    .auto_out_a_mem_5_param         (_asource_auto_out_a_mem_5_param),
    .auto_out_a_mem_5_size          (_asource_auto_out_a_mem_5_size),
    .auto_out_a_mem_5_source        (_asource_auto_out_a_mem_5_source),
    .auto_out_a_mem_5_address       (_asource_auto_out_a_mem_5_address),
    .auto_out_a_mem_5_mask          (_asource_auto_out_a_mem_5_mask),
    .auto_out_a_mem_5_data          (_asource_auto_out_a_mem_5_data),
    .auto_out_a_mem_5_corrupt       (_asource_auto_out_a_mem_5_corrupt),
    .auto_out_a_mem_6_opcode        (_asource_auto_out_a_mem_6_opcode),
    .auto_out_a_mem_6_param         (_asource_auto_out_a_mem_6_param),
    .auto_out_a_mem_6_size          (_asource_auto_out_a_mem_6_size),
    .auto_out_a_mem_6_source        (_asource_auto_out_a_mem_6_source),
    .auto_out_a_mem_6_address       (_asource_auto_out_a_mem_6_address),
    .auto_out_a_mem_6_mask          (_asource_auto_out_a_mem_6_mask),
    .auto_out_a_mem_6_data          (_asource_auto_out_a_mem_6_data),
    .auto_out_a_mem_6_corrupt       (_asource_auto_out_a_mem_6_corrupt),
    .auto_out_a_mem_7_opcode        (_asource_auto_out_a_mem_7_opcode),
    .auto_out_a_mem_7_param         (_asource_auto_out_a_mem_7_param),
    .auto_out_a_mem_7_size          (_asource_auto_out_a_mem_7_size),
    .auto_out_a_mem_7_source        (_asource_auto_out_a_mem_7_source),
    .auto_out_a_mem_7_address       (_asource_auto_out_a_mem_7_address),
    .auto_out_a_mem_7_mask          (_asource_auto_out_a_mem_7_mask),
    .auto_out_a_mem_7_data          (_asource_auto_out_a_mem_7_data),
    .auto_out_a_mem_7_corrupt       (_asource_auto_out_a_mem_7_corrupt),
    .auto_out_a_widx                (_asource_auto_out_a_widx),
    .auto_out_a_safe_widx_valid     (_asource_auto_out_a_safe_widx_valid),
    .auto_out_a_safe_source_reset_n (_asource_auto_out_a_safe_source_reset_n),
    .auto_out_d_ridx                (_asource_auto_out_d_ridx),
    .auto_out_d_safe_ridx_valid     (_asource_auto_out_d_safe_ridx_valid),
    .auto_out_d_safe_sink_reset_n   (_asource_auto_out_d_safe_sink_reset_n)
  );
  assign axi4_mem_0_clock = io_passthrough_clock_reset_clock;
  assign axi4_mem_0_reset = io_passthrough_clock_reset_reset;
endmodule

