# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
# Date created = 07:37:00  February 04, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		pji3_spi_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY pji3_spi
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:06:48  FEBRUARY 01, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_location_assignment PIN_Y2 -to CLOCK_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50
set_location_assignment PIN_M23 -to KEY0
set_instance_assignment -name IO_STANDARD "2.5 V" -to KEY0
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AH22 -to DIO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DIO
set_location_assignment PIN_AE22 -to INT
set_location_assignment PIN_AH23 -to DCLK
set_location_assignment PIN_AH26 -to CS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to INT
set_location_assignment PIN_AE24 -to FS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FS
set_location_assignment PIN_AE25 -to C2_SYS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to C2_SYS
set_location_assignment PIN_AF16 -to RST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RST
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TDMI0
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TDMO0
set_location_assignment PIN_AG23 -to TDMI0
set_location_assignment PIN_AD22 -to TDMO0
set_global_assignment -name SIP_FILE DE2_115_SOPC_sem_fifol/simulation/DE2_115_SOPC_bridge_pll.sip
set_global_assignment -name QIP_FILE DE2_115_SOPC_sem_fifol/synthesis/DE2_115_SOPC_bridge_pll.qip
set_global_assignment -name VHDL_FILE pcm_tx_tb.vhd
set_global_assignment -name VHDL_FILE pcm_ctrl.vhd
set_global_assignment -name VHDL_FILE frame_sync.vhd
set_global_assignment -name VHDL_FILE "../../Users/renan/OneDrive/�?rea de Trabalho/tdm-master/code/libs/components_pkg.vhd"
set_global_assignment -name SDC_FILE nios2.sdc
set_global_assignment -name VHDL_FILE pji3_spi.vhd
set_global_assignment -name VHDL_FILE tdm_cont.vhd
set_global_assignment -name VHDL_FILE gerador.vhd
set_global_assignment -name VHDL_FILE fifo_controller.vhd
set_global_assignment -name QIP_FILE fiforx.qip
set_global_assignment -name QIP_FILE fifotx.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top