// Seed: 2205207884
`timescale 1 ps / 1ps
module module_0 (
    input reg id_0,
    output id_1
);
  always @* begin
    id_1 <= id_0;
  end
endmodule
