$comment
	File created using the following command:
		vcd file Lab3.msim.vcd -direction
$end
$date
	Wed Oct 14 15:27:02 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Lab3_vlg_vec_tst $end
$var reg 1 ! CS $end
$var reg 1 " LS $end
$var reg 1 # RR $end
$var reg 1 $ RS $end
$var wire 1 % CL $end
$var wire 1 & LL $end
$var wire 1 ' RL $end
$var wire 1 ( T0 $end
$var wire 1 ) T1 $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 CL~output_o $end
$var wire 1 1 LL~output_o $end
$var wire 1 2 RL~output_o $end
$var wire 1 3 T1~output_o $end
$var wire 1 4 T0~output_o $end
$var wire 1 5 CS~input_o $end
$var wire 1 6 RS~input_o $end
$var wire 1 7 LS~input_o $end
$var wire 1 8 RR~input_o $end
$var wire 1 9 inst~0_combout $end
$var wire 1 : inst6~0_combout $end
$var wire 1 ; inst14~0_combout $end
$var wire 1 < inst16~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
0(
0)
0*
1+
x,
1-
1.
1/
00
01
12
03
04
05
06
07
08
09
1:
0;
0<
$end
#30000
1#
18
#50000
1$
0#
16
08
1<
14
1(
#70000
1#
18
#90000
1"
0$
0#
17
06
08
0:
19
11
02
0'
1&
#110000
1#
18
#130000
1$
0#
16
08
0<
1;
13
04
0(
1)
#150000
1#
18
1:
09
01
12
1'
0&
#170000
1!
0"
0$
0#
07
06
08
15
10
1%
1<
0;
0:
02
03
14
1(
0)
0'
#190000
1#
18
#210000
1$
0#
16
08
0<
1;
13
04
0(
1)
#230000
1#
18
#250000
1"
0$
0#
17
06
08
#270000
1#
18
#290000
1$
0#
16
08
1<
14
1(
#310000
1#
18
#330000
0!
0"
0$
0#
07
06
08
05
00
0%
0<
0;
1:
12
03
04
0(
0)
1'
#400000
