<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta name="theme-color" content="#375EAB">

  <title>src/crypto/elliptic/p256_asm_s390x.s - The Go Programming Language</title>

<link type="text/css" rel="stylesheet" href="../../../lib/godoc/style.css">

<link rel="stylesheet" href="../../../lib/godoc/jquery.treeview.css">
<script type="text/javascript">window.initFuncs = [];</script>
</head>
<body>

<div id='lowframe' style="position: fixed; bottom: 0; left: 0; height: 0; width: 100%; border-top: thin solid grey; background-color: white; overflow: auto;">
...
</div><!-- #lowframe -->

<div id="topbar" class="wide"><div class="container">
<div class="top-heading" id="heading-wide"><a href="http://localhost:6060/">The Go Programming Language</a></div>
<div class="top-heading" id="heading-narrow"><a href="http://localhost:6060/">Go</a></div>
<a href="p256_asm_s390x.s.html#" id="menu-button"><span id="menu-button-arrow">&#9661;</span></a>
<form method="GET" action="http://localhost:6060/search">
<div id="menu">
<a href="http://localhost:6060/doc/">Documents</a>
<a href="http://localhost:6060/pkg/">Packages</a>
<a href="http://localhost:6060/project/">The Project</a>
<a href="http://localhost:6060/help/">Help</a>
<a href="http://localhost:6060/blog/">Blog</a>

<input type="text" id="search" name="q" class="inactive" value="Search" placeholder="Search">
</div>
</form>

</div></div>



<div id="page" class="wide">
<div class="container">


  <h1>
    Text file
    <a href="http://localhost:6060/src">src</a>/<a href="http://localhost:6060/src/crypto">crypto</a>/<a href="../elliptic.1.html">elliptic</a>/<span class="text-muted">p256_asm_s390x.s</span>
  </h1>





  <h2>
    Documentation: <a href="../../../pkg/crypto/elliptic.1.html">crypto/elliptic</a>
  </h2>



<div id="nav"></div>


<pre><span id="L1" class="ln">     1</span>	// Copyright 2016 The Go Authors. All rights reserved.
<span id="L2" class="ln">     2</span>	// Use of this source code is governed by a BSD-style
<span id="L3" class="ln">     3</span>	// license that can be found in the LICENSE file.
<span id="L4" class="ln">     4</span>	
<span id="L5" class="ln">     5</span>	#include &#34;textflag.h&#34;
<span id="L6" class="ln">     6</span>	
<span id="L7" class="ln">     7</span>	DATA p256ordK0&lt;&gt;+0x00(SB)/4, $0xee00bc4f
<span id="L8" class="ln">     8</span>	DATA p256ord&lt;&gt;+0x00(SB)/8, $0xffffffff00000000
<span id="L9" class="ln">     9</span>	DATA p256ord&lt;&gt;+0x08(SB)/8, $0xffffffffffffffff
<span id="L10" class="ln">    10</span>	DATA p256ord&lt;&gt;+0x10(SB)/8, $0xbce6faada7179e84
<span id="L11" class="ln">    11</span>	DATA p256ord&lt;&gt;+0x18(SB)/8, $0xf3b9cac2fc632551
<span id="L12" class="ln">    12</span>	DATA p256&lt;&gt;+0x00(SB)/8, $0xffffffff00000001 // P256
<span id="L13" class="ln">    13</span>	DATA p256&lt;&gt;+0x08(SB)/8, $0x0000000000000000 // P256
<span id="L14" class="ln">    14</span>	DATA p256&lt;&gt;+0x10(SB)/8, $0x00000000ffffffff // P256
<span id="L15" class="ln">    15</span>	DATA p256&lt;&gt;+0x18(SB)/8, $0xffffffffffffffff // P256
<span id="L16" class="ln">    16</span>	DATA p256&lt;&gt;+0x20(SB)/8, $0x0c0d0e0f1c1d1e1f // SEL d1 d0 d1 d0
<span id="L17" class="ln">    17</span>	DATA p256&lt;&gt;+0x28(SB)/8, $0x0c0d0e0f1c1d1e1f // SEL d1 d0 d1 d0
<span id="L18" class="ln">    18</span>	DATA p256&lt;&gt;+0x30(SB)/8, $0x0000000010111213 // SEL 0  d1 d0  0
<span id="L19" class="ln">    19</span>	DATA p256&lt;&gt;+0x38(SB)/8, $0x1415161700000000 // SEL 0  d1 d0  0
<span id="L20" class="ln">    20</span>	DATA p256&lt;&gt;+0x40(SB)/8, $0x18191a1b1c1d1e1f // SEL d1 d0 d1 d0
<span id="L21" class="ln">    21</span>	DATA p256&lt;&gt;+0x48(SB)/8, $0x18191a1b1c1d1e1f // SEL d1 d0 d1 d0
<span id="L22" class="ln">    22</span>	DATA p256mul&lt;&gt;+0x00(SB)/8, $0xffffffff00000001 // P256
<span id="L23" class="ln">    23</span>	DATA p256mul&lt;&gt;+0x08(SB)/8, $0x0000000000000000 // P256
<span id="L24" class="ln">    24</span>	DATA p256mul&lt;&gt;+0x10(SB)/8, $0x00000000ffffffff // P256
<span id="L25" class="ln">    25</span>	DATA p256mul&lt;&gt;+0x18(SB)/8, $0xffffffffffffffff // P256
<span id="L26" class="ln">    26</span>	DATA p256mul&lt;&gt;+0x20(SB)/8, $0x1c1d1e1f00000000 // SEL d0  0  0 d0
<span id="L27" class="ln">    27</span>	DATA p256mul&lt;&gt;+0x28(SB)/8, $0x000000001c1d1e1f // SEL d0  0  0 d0
<span id="L28" class="ln">    28</span>	DATA p256mul&lt;&gt;+0x30(SB)/8, $0x0001020304050607 // SEL d0  0 d1 d0
<span id="L29" class="ln">    29</span>	DATA p256mul&lt;&gt;+0x38(SB)/8, $0x1c1d1e1f0c0d0e0f // SEL d0  0 d1 d0
<span id="L30" class="ln">    30</span>	DATA p256mul&lt;&gt;+0x40(SB)/8, $0x040506071c1d1e1f // SEL  0 d1 d0 d1
<span id="L31" class="ln">    31</span>	DATA p256mul&lt;&gt;+0x48(SB)/8, $0x0c0d0e0f1c1d1e1f // SEL  0 d1 d0 d1
<span id="L32" class="ln">    32</span>	DATA p256mul&lt;&gt;+0x50(SB)/8, $0x0405060704050607 // SEL  0  0 d1 d0
<span id="L33" class="ln">    33</span>	DATA p256mul&lt;&gt;+0x58(SB)/8, $0x1c1d1e1f0c0d0e0f // SEL  0  0 d1 d0
<span id="L34" class="ln">    34</span>	DATA p256mul&lt;&gt;+0x60(SB)/8, $0x0c0d0e0f1c1d1e1f // SEL d1 d0 d1 d0
<span id="L35" class="ln">    35</span>	DATA p256mul&lt;&gt;+0x68(SB)/8, $0x0c0d0e0f1c1d1e1f // SEL d1 d0 d1 d0
<span id="L36" class="ln">    36</span>	DATA p256mul&lt;&gt;+0x70(SB)/8, $0x141516170c0d0e0f // SEL 0  d1 d0  0
<span id="L37" class="ln">    37</span>	DATA p256mul&lt;&gt;+0x78(SB)/8, $0x1c1d1e1f14151617 // SEL 0  d1 d0  0
<span id="L38" class="ln">    38</span>	DATA p256mul&lt;&gt;+0x80(SB)/8, $0x00000000fffffffe // (1*2^256)%P256
<span id="L39" class="ln">    39</span>	DATA p256mul&lt;&gt;+0x88(SB)/8, $0xffffffffffffffff // (1*2^256)%P256
<span id="L40" class="ln">    40</span>	DATA p256mul&lt;&gt;+0x90(SB)/8, $0xffffffff00000000 // (1*2^256)%P256
<span id="L41" class="ln">    41</span>	DATA p256mul&lt;&gt;+0x98(SB)/8, $0x0000000000000001 // (1*2^256)%P256
<span id="L42" class="ln">    42</span>	GLOBL p256ordK0&lt;&gt;(SB), 8, $4
<span id="L43" class="ln">    43</span>	GLOBL p256ord&lt;&gt;(SB), 8, $32
<span id="L44" class="ln">    44</span>	GLOBL p256&lt;&gt;(SB), 8, $80
<span id="L45" class="ln">    45</span>	GLOBL p256mul&lt;&gt;(SB), 8, $160
<span id="L46" class="ln">    46</span>	
<span id="L47" class="ln">    47</span>	// func hasVectorFacility() bool
<span id="L48" class="ln">    48</span>	TEXT ·hasVectorFacility(SB), NOSPLIT, $24-1
<span id="L49" class="ln">    49</span>		MOVD  $x-24(SP), R1
<span id="L50" class="ln">    50</span>		XC    $24, 0(R1), 0(R1) // clear the storage
<span id="L51" class="ln">    51</span>		MOVD  $2, R0            // R0 is the number of double words stored -1
<span id="L52" class="ln">    52</span>		WORD  $0xB2B01000       // STFLE 0(R1)
<span id="L53" class="ln">    53</span>		XOR   R0, R0            // reset the value of R0
<span id="L54" class="ln">    54</span>		MOVBZ z-8(SP), R1
<span id="L55" class="ln">    55</span>		AND   $0x40, R1
<span id="L56" class="ln">    56</span>		BEQ   novector
<span id="L57" class="ln">    57</span>	
<span id="L58" class="ln">    58</span>	vectorinstalled:
<span id="L59" class="ln">    59</span>		// check if the vector instruction has been enabled
<span id="L60" class="ln">    60</span>		VLEIB  $0, $0xF, V16
<span id="L61" class="ln">    61</span>		VLGVB  $0, V16, R1
<span id="L62" class="ln">    62</span>		CMPBNE R1, $0xF, novector
<span id="L63" class="ln">    63</span>		MOVB   $1, ret+0(FP) // have vx
<span id="L64" class="ln">    64</span>		RET
<span id="L65" class="ln">    65</span>	
<span id="L66" class="ln">    66</span>	novector:
<span id="L67" class="ln">    67</span>		MOVB $0, ret+0(FP)   // no vx
<span id="L68" class="ln">    68</span>		RET
<span id="L69" class="ln">    69</span>	
<span id="L70" class="ln">    70</span>	// ---------------------------------------
<span id="L71" class="ln">    71</span>	// iff cond == 1  val &lt;- -val
<span id="L72" class="ln">    72</span>	// func p256NegCond(val *p256Point, cond int)
<span id="L73" class="ln">    73</span>	#define P1ptr   R1
<span id="L74" class="ln">    74</span>	#define CPOOL   R4
<span id="L75" class="ln">    75</span>	
<span id="L76" class="ln">    76</span>	#define Y1L   V0
<span id="L77" class="ln">    77</span>	#define Y1H   V1
<span id="L78" class="ln">    78</span>	#define T1L   V2
<span id="L79" class="ln">    79</span>	#define T1H   V3
<span id="L80" class="ln">    80</span>	
<span id="L81" class="ln">    81</span>	#define PL    V30
<span id="L82" class="ln">    82</span>	#define PH    V31
<span id="L83" class="ln">    83</span>	
<span id="L84" class="ln">    84</span>	#define ZER   V4
<span id="L85" class="ln">    85</span>	#define SEL1  V5
<span id="L86" class="ln">    86</span>	#define CAR1  V6
<span id="L87" class="ln">    87</span>	TEXT ·p256NegCond(SB), NOSPLIT, $0
<span id="L88" class="ln">    88</span>		MOVD val+0(FP), P1ptr
<span id="L89" class="ln">    89</span>	
<span id="L90" class="ln">    90</span>		MOVD $p256mul&lt;&gt;+0x00(SB), CPOOL
<span id="L91" class="ln">    91</span>		VL   16(CPOOL), PL
<span id="L92" class="ln">    92</span>		VL   0(CPOOL), PH
<span id="L93" class="ln">    93</span>	
<span id="L94" class="ln">    94</span>		VL 32(P1ptr), Y1H
<span id="L95" class="ln">    95</span>		VL 48(P1ptr), Y1L
<span id="L96" class="ln">    96</span>	
<span id="L97" class="ln">    97</span>		VLREPG cond+8(FP), SEL1
<span id="L98" class="ln">    98</span>		VZERO  ZER
<span id="L99" class="ln">    99</span>		VCEQG  SEL1, ZER, SEL1
<span id="L100" class="ln">   100</span>	
<span id="L101" class="ln">   101</span>		VSCBIQ Y1L, PL, CAR1
<span id="L102" class="ln">   102</span>		VSQ    Y1L, PL, T1L
<span id="L103" class="ln">   103</span>		VSBIQ  PH, Y1H, CAR1, T1H
<span id="L104" class="ln">   104</span>	
<span id="L105" class="ln">   105</span>		VSEL Y1L, T1L, SEL1, Y1L
<span id="L106" class="ln">   106</span>		VSEL Y1H, T1H, SEL1, Y1H
<span id="L107" class="ln">   107</span>	
<span id="L108" class="ln">   108</span>		VST Y1H, 32(P1ptr)
<span id="L109" class="ln">   109</span>		VST Y1L, 48(P1ptr)
<span id="L110" class="ln">   110</span>		RET
<span id="L111" class="ln">   111</span>	
<span id="L112" class="ln">   112</span>	#undef P1ptr
<span id="L113" class="ln">   113</span>	#undef CPOOL
<span id="L114" class="ln">   114</span>	#undef Y1L
<span id="L115" class="ln">   115</span>	#undef Y1H
<span id="L116" class="ln">   116</span>	#undef T1L
<span id="L117" class="ln">   117</span>	#undef T1H
<span id="L118" class="ln">   118</span>	#undef PL
<span id="L119" class="ln">   119</span>	#undef PH
<span id="L120" class="ln">   120</span>	#undef ZER
<span id="L121" class="ln">   121</span>	#undef SEL1
<span id="L122" class="ln">   122</span>	#undef CAR1
<span id="L123" class="ln">   123</span>	
<span id="L124" class="ln">   124</span>	// ---------------------------------------
<span id="L125" class="ln">   125</span>	// if cond == 0 res &lt;- b; else res &lt;- a
<span id="L126" class="ln">   126</span>	// func p256MovCond(res, a, b *p256Point, cond int)
<span id="L127" class="ln">   127</span>	#define P3ptr   R1
<span id="L128" class="ln">   128</span>	#define P1ptr   R2
<span id="L129" class="ln">   129</span>	#define P2ptr   R3
<span id="L130" class="ln">   130</span>	
<span id="L131" class="ln">   131</span>	#define X1L    V0
<span id="L132" class="ln">   132</span>	#define X1H    V1
<span id="L133" class="ln">   133</span>	#define Y1L    V2
<span id="L134" class="ln">   134</span>	#define Y1H    V3
<span id="L135" class="ln">   135</span>	#define Z1L    V4
<span id="L136" class="ln">   136</span>	#define Z1H    V5
<span id="L137" class="ln">   137</span>	#define X2L    V6
<span id="L138" class="ln">   138</span>	#define X2H    V7
<span id="L139" class="ln">   139</span>	#define Y2L    V8
<span id="L140" class="ln">   140</span>	#define Y2H    V9
<span id="L141" class="ln">   141</span>	#define Z2L    V10
<span id="L142" class="ln">   142</span>	#define Z2H    V11
<span id="L143" class="ln">   143</span>	
<span id="L144" class="ln">   144</span>	#define ZER   V18
<span id="L145" class="ln">   145</span>	#define SEL1  V19
<span id="L146" class="ln">   146</span>	TEXT ·p256MovCond(SB), NOSPLIT, $0
<span id="L147" class="ln">   147</span>		MOVD   res+0(FP), P3ptr
<span id="L148" class="ln">   148</span>		MOVD   a+8(FP), P1ptr
<span id="L149" class="ln">   149</span>		MOVD   b+16(FP), P2ptr
<span id="L150" class="ln">   150</span>		VLREPG cond+24(FP), SEL1
<span id="L151" class="ln">   151</span>		VZERO  ZER
<span id="L152" class="ln">   152</span>		VCEQG  SEL1, ZER, SEL1
<span id="L153" class="ln">   153</span>	
<span id="L154" class="ln">   154</span>		VL 0(P1ptr), X1H
<span id="L155" class="ln">   155</span>		VL 16(P1ptr), X1L
<span id="L156" class="ln">   156</span>		VL 32(P1ptr), Y1H
<span id="L157" class="ln">   157</span>		VL 48(P1ptr), Y1L
<span id="L158" class="ln">   158</span>		VL 64(P1ptr), Z1H
<span id="L159" class="ln">   159</span>		VL 80(P1ptr), Z1L
<span id="L160" class="ln">   160</span>	
<span id="L161" class="ln">   161</span>		VL 0(P2ptr), X2H
<span id="L162" class="ln">   162</span>		VL 16(P2ptr), X2L
<span id="L163" class="ln">   163</span>		VL 32(P2ptr), Y2H
<span id="L164" class="ln">   164</span>		VL 48(P2ptr), Y2L
<span id="L165" class="ln">   165</span>		VL 64(P2ptr), Z2H
<span id="L166" class="ln">   166</span>		VL 80(P2ptr), Z2L
<span id="L167" class="ln">   167</span>	
<span id="L168" class="ln">   168</span>		VSEL X2L, X1L, SEL1, X1L
<span id="L169" class="ln">   169</span>		VSEL X2H, X1H, SEL1, X1H
<span id="L170" class="ln">   170</span>		VSEL Y2L, Y1L, SEL1, Y1L
<span id="L171" class="ln">   171</span>		VSEL Y2H, Y1H, SEL1, Y1H
<span id="L172" class="ln">   172</span>		VSEL Z2L, Z1L, SEL1, Z1L
<span id="L173" class="ln">   173</span>		VSEL Z2H, Z1H, SEL1, Z1H
<span id="L174" class="ln">   174</span>	
<span id="L175" class="ln">   175</span>		VST X1H, 0(P3ptr)
<span id="L176" class="ln">   176</span>		VST X1L, 16(P3ptr)
<span id="L177" class="ln">   177</span>		VST Y1H, 32(P3ptr)
<span id="L178" class="ln">   178</span>		VST Y1L, 48(P3ptr)
<span id="L179" class="ln">   179</span>		VST Z1H, 64(P3ptr)
<span id="L180" class="ln">   180</span>		VST Z1L, 80(P3ptr)
<span id="L181" class="ln">   181</span>	
<span id="L182" class="ln">   182</span>		RET
<span id="L183" class="ln">   183</span>	
<span id="L184" class="ln">   184</span>	#undef P3ptr
<span id="L185" class="ln">   185</span>	#undef P1ptr
<span id="L186" class="ln">   186</span>	#undef P2ptr
<span id="L187" class="ln">   187</span>	#undef X1L
<span id="L188" class="ln">   188</span>	#undef X1H
<span id="L189" class="ln">   189</span>	#undef Y1L
<span id="L190" class="ln">   190</span>	#undef Y1H
<span id="L191" class="ln">   191</span>	#undef Z1L
<span id="L192" class="ln">   192</span>	#undef Z1H
<span id="L193" class="ln">   193</span>	#undef X2L
<span id="L194" class="ln">   194</span>	#undef X2H
<span id="L195" class="ln">   195</span>	#undef Y2L
<span id="L196" class="ln">   196</span>	#undef Y2H
<span id="L197" class="ln">   197</span>	#undef Z2L
<span id="L198" class="ln">   198</span>	#undef Z2H
<span id="L199" class="ln">   199</span>	#undef ZER
<span id="L200" class="ln">   200</span>	#undef SEL1
<span id="L201" class="ln">   201</span>	
<span id="L202" class="ln">   202</span>	// ---------------------------------------
<span id="L203" class="ln">   203</span>	// Constant time table access
<span id="L204" class="ln">   204</span>	// Indexed from 1 to 15, with -1 offset
<span id="L205" class="ln">   205</span>	// (index 0 is implicitly point at infinity)
<span id="L206" class="ln">   206</span>	// func p256Select(point *p256Point, table []p256Point, idx int)
<span id="L207" class="ln">   207</span>	#define P3ptr   R1
<span id="L208" class="ln">   208</span>	#define P1ptr   R2
<span id="L209" class="ln">   209</span>	#define COUNT   R4
<span id="L210" class="ln">   210</span>	
<span id="L211" class="ln">   211</span>	#define X1L    V0
<span id="L212" class="ln">   212</span>	#define X1H    V1
<span id="L213" class="ln">   213</span>	#define Y1L    V2
<span id="L214" class="ln">   214</span>	#define Y1H    V3
<span id="L215" class="ln">   215</span>	#define Z1L    V4
<span id="L216" class="ln">   216</span>	#define Z1H    V5
<span id="L217" class="ln">   217</span>	#define X2L    V6
<span id="L218" class="ln">   218</span>	#define X2H    V7
<span id="L219" class="ln">   219</span>	#define Y2L    V8
<span id="L220" class="ln">   220</span>	#define Y2H    V9
<span id="L221" class="ln">   221</span>	#define Z2L    V10
<span id="L222" class="ln">   222</span>	#define Z2H    V11
<span id="L223" class="ln">   223</span>	
<span id="L224" class="ln">   224</span>	#define ONE   V18
<span id="L225" class="ln">   225</span>	#define IDX   V19
<span id="L226" class="ln">   226</span>	#define SEL1  V20
<span id="L227" class="ln">   227</span>	#define SEL2  V21
<span id="L228" class="ln">   228</span>	TEXT ·p256Select(SB), NOSPLIT, $0
<span id="L229" class="ln">   229</span>		MOVD   point+0(FP), P3ptr
<span id="L230" class="ln">   230</span>		MOVD   table+8(FP), P1ptr
<span id="L231" class="ln">   231</span>		VLREPB idx+(32+7)(FP), IDX
<span id="L232" class="ln">   232</span>		VREPIB $1, ONE
<span id="L233" class="ln">   233</span>		VREPIB $1, SEL2
<span id="L234" class="ln">   234</span>		MOVD   $1, COUNT
<span id="L235" class="ln">   235</span>	
<span id="L236" class="ln">   236</span>		VZERO X1H
<span id="L237" class="ln">   237</span>		VZERO X1L
<span id="L238" class="ln">   238</span>		VZERO Y1H
<span id="L239" class="ln">   239</span>		VZERO Y1L
<span id="L240" class="ln">   240</span>		VZERO Z1H
<span id="L241" class="ln">   241</span>		VZERO Z1L
<span id="L242" class="ln">   242</span>	
<span id="L243" class="ln">   243</span>	loop_select:
<span id="L244" class="ln">   244</span>		VL 0(P1ptr), X2H
<span id="L245" class="ln">   245</span>		VL 16(P1ptr), X2L
<span id="L246" class="ln">   246</span>		VL 32(P1ptr), Y2H
<span id="L247" class="ln">   247</span>		VL 48(P1ptr), Y2L
<span id="L248" class="ln">   248</span>		VL 64(P1ptr), Z2H
<span id="L249" class="ln">   249</span>		VL 80(P1ptr), Z2L
<span id="L250" class="ln">   250</span>	
<span id="L251" class="ln">   251</span>		VCEQG SEL2, IDX, SEL1
<span id="L252" class="ln">   252</span>	
<span id="L253" class="ln">   253</span>		VSEL X2L, X1L, SEL1, X1L
<span id="L254" class="ln">   254</span>		VSEL X2H, X1H, SEL1, X1H
<span id="L255" class="ln">   255</span>		VSEL Y2L, Y1L, SEL1, Y1L
<span id="L256" class="ln">   256</span>		VSEL Y2H, Y1H, SEL1, Y1H
<span id="L257" class="ln">   257</span>		VSEL Z2L, Z1L, SEL1, Z1L
<span id="L258" class="ln">   258</span>		VSEL Z2H, Z1H, SEL1, Z1H
<span id="L259" class="ln">   259</span>	
<span id="L260" class="ln">   260</span>		VAB  SEL2, ONE, SEL2
<span id="L261" class="ln">   261</span>		ADDW $1, COUNT
<span id="L262" class="ln">   262</span>		ADD  $96, P1ptr
<span id="L263" class="ln">   263</span>		CMPW COUNT, $17
<span id="L264" class="ln">   264</span>		BLT  loop_select
<span id="L265" class="ln">   265</span>	
<span id="L266" class="ln">   266</span>		VST X1H, 0(P3ptr)
<span id="L267" class="ln">   267</span>		VST X1L, 16(P3ptr)
<span id="L268" class="ln">   268</span>		VST Y1H, 32(P3ptr)
<span id="L269" class="ln">   269</span>		VST Y1L, 48(P3ptr)
<span id="L270" class="ln">   270</span>		VST Z1H, 64(P3ptr)
<span id="L271" class="ln">   271</span>		VST Z1L, 80(P3ptr)
<span id="L272" class="ln">   272</span>		RET
<span id="L273" class="ln">   273</span>	
<span id="L274" class="ln">   274</span>	#undef P3ptr
<span id="L275" class="ln">   275</span>	#undef P1ptr
<span id="L276" class="ln">   276</span>	#undef COUNT
<span id="L277" class="ln">   277</span>	#undef X1L
<span id="L278" class="ln">   278</span>	#undef X1H
<span id="L279" class="ln">   279</span>	#undef Y1L
<span id="L280" class="ln">   280</span>	#undef Y1H
<span id="L281" class="ln">   281</span>	#undef Z1L
<span id="L282" class="ln">   282</span>	#undef Z1H
<span id="L283" class="ln">   283</span>	#undef X2L
<span id="L284" class="ln">   284</span>	#undef X2H
<span id="L285" class="ln">   285</span>	#undef Y2L
<span id="L286" class="ln">   286</span>	#undef Y2H
<span id="L287" class="ln">   287</span>	#undef Z2L
<span id="L288" class="ln">   288</span>	#undef Z2H
<span id="L289" class="ln">   289</span>	#undef ONE
<span id="L290" class="ln">   290</span>	#undef IDX
<span id="L291" class="ln">   291</span>	#undef SEL1
<span id="L292" class="ln">   292</span>	#undef SEL2
<span id="L293" class="ln">   293</span>	
<span id="L294" class="ln">   294</span>	// ---------------------------------------
<span id="L295" class="ln">   295</span>	// Constant time table access
<span id="L296" class="ln">   296</span>	// Indexed from 1 to 15, with -1 offset
<span id="L297" class="ln">   297</span>	// (index 0 is implicitly point at infinity)
<span id="L298" class="ln">   298</span>	// func p256SelectBase(point *p256Point, table []p256Point, idx int)
<span id="L299" class="ln">   299</span>	#define P3ptr   R1
<span id="L300" class="ln">   300</span>	#define P1ptr   R2
<span id="L301" class="ln">   301</span>	#define COUNT   R4
<span id="L302" class="ln">   302</span>	
<span id="L303" class="ln">   303</span>	#define X1L    V0
<span id="L304" class="ln">   304</span>	#define X1H    V1
<span id="L305" class="ln">   305</span>	#define Y1L    V2
<span id="L306" class="ln">   306</span>	#define Y1H    V3
<span id="L307" class="ln">   307</span>	#define Z1L    V4
<span id="L308" class="ln">   308</span>	#define Z1H    V5
<span id="L309" class="ln">   309</span>	#define X2L    V6
<span id="L310" class="ln">   310</span>	#define X2H    V7
<span id="L311" class="ln">   311</span>	#define Y2L    V8
<span id="L312" class="ln">   312</span>	#define Y2H    V9
<span id="L313" class="ln">   313</span>	#define Z2L    V10
<span id="L314" class="ln">   314</span>	#define Z2H    V11
<span id="L315" class="ln">   315</span>	
<span id="L316" class="ln">   316</span>	#define ONE   V18
<span id="L317" class="ln">   317</span>	#define IDX   V19
<span id="L318" class="ln">   318</span>	#define SEL1  V20
<span id="L319" class="ln">   319</span>	#define SEL2  V21
<span id="L320" class="ln">   320</span>	TEXT ·p256SelectBase(SB), NOSPLIT, $0
<span id="L321" class="ln">   321</span>		MOVD   point+0(FP), P3ptr
<span id="L322" class="ln">   322</span>		MOVD   table+8(FP), P1ptr
<span id="L323" class="ln">   323</span>		VLREPB idx+(32+7)(FP), IDX
<span id="L324" class="ln">   324</span>		VREPIB $1, ONE
<span id="L325" class="ln">   325</span>		VREPIB $1, SEL2
<span id="L326" class="ln">   326</span>		MOVD   $1, COUNT
<span id="L327" class="ln">   327</span>	
<span id="L328" class="ln">   328</span>		VZERO X1H
<span id="L329" class="ln">   329</span>		VZERO X1L
<span id="L330" class="ln">   330</span>		VZERO Y1H
<span id="L331" class="ln">   331</span>		VZERO Y1L
<span id="L332" class="ln">   332</span>		VZERO Z1H
<span id="L333" class="ln">   333</span>		VZERO Z1L
<span id="L334" class="ln">   334</span>	
<span id="L335" class="ln">   335</span>	loop_select:
<span id="L336" class="ln">   336</span>		VL 0(P1ptr), X2H
<span id="L337" class="ln">   337</span>		VL 16(P1ptr), X2L
<span id="L338" class="ln">   338</span>		VL 32(P1ptr), Y2H
<span id="L339" class="ln">   339</span>		VL 48(P1ptr), Y2L
<span id="L340" class="ln">   340</span>		VL 64(P1ptr), Z2H
<span id="L341" class="ln">   341</span>		VL 80(P1ptr), Z2L
<span id="L342" class="ln">   342</span>	
<span id="L343" class="ln">   343</span>		VCEQG SEL2, IDX, SEL1
<span id="L344" class="ln">   344</span>	
<span id="L345" class="ln">   345</span>		VSEL X2L, X1L, SEL1, X1L
<span id="L346" class="ln">   346</span>		VSEL X2H, X1H, SEL1, X1H
<span id="L347" class="ln">   347</span>		VSEL Y2L, Y1L, SEL1, Y1L
<span id="L348" class="ln">   348</span>		VSEL Y2H, Y1H, SEL1, Y1H
<span id="L349" class="ln">   349</span>		VSEL Z2L, Z1L, SEL1, Z1L
<span id="L350" class="ln">   350</span>		VSEL Z2H, Z1H, SEL1, Z1H
<span id="L351" class="ln">   351</span>	
<span id="L352" class="ln">   352</span>		VAB  SEL2, ONE, SEL2
<span id="L353" class="ln">   353</span>		ADDW $1, COUNT
<span id="L354" class="ln">   354</span>		ADD  $96, P1ptr
<span id="L355" class="ln">   355</span>		CMPW COUNT, $65
<span id="L356" class="ln">   356</span>		BLT  loop_select
<span id="L357" class="ln">   357</span>	
<span id="L358" class="ln">   358</span>		VST X1H, 0(P3ptr)
<span id="L359" class="ln">   359</span>		VST X1L, 16(P3ptr)
<span id="L360" class="ln">   360</span>		VST Y1H, 32(P3ptr)
<span id="L361" class="ln">   361</span>		VST Y1L, 48(P3ptr)
<span id="L362" class="ln">   362</span>		VST Z1H, 64(P3ptr)
<span id="L363" class="ln">   363</span>		VST Z1L, 80(P3ptr)
<span id="L364" class="ln">   364</span>		RET
<span id="L365" class="ln">   365</span>	
<span id="L366" class="ln">   366</span>	#undef P3ptr
<span id="L367" class="ln">   367</span>	#undef P1ptr
<span id="L368" class="ln">   368</span>	#undef COUNT
<span id="L369" class="ln">   369</span>	#undef X1L
<span id="L370" class="ln">   370</span>	#undef X1H
<span id="L371" class="ln">   371</span>	#undef Y1L
<span id="L372" class="ln">   372</span>	#undef Y1H
<span id="L373" class="ln">   373</span>	#undef Z1L
<span id="L374" class="ln">   374</span>	#undef Z1H
<span id="L375" class="ln">   375</span>	#undef X2L
<span id="L376" class="ln">   376</span>	#undef X2H
<span id="L377" class="ln">   377</span>	#undef Y2L
<span id="L378" class="ln">   378</span>	#undef Y2H
<span id="L379" class="ln">   379</span>	#undef Z2L
<span id="L380" class="ln">   380</span>	#undef Z2H
<span id="L381" class="ln">   381</span>	#undef ONE
<span id="L382" class="ln">   382</span>	#undef IDX
<span id="L383" class="ln">   383</span>	#undef SEL1
<span id="L384" class="ln">   384</span>	#undef SEL2
<span id="L385" class="ln">   385</span>	
<span id="L386" class="ln">   386</span>	// ---------------------------------------
<span id="L387" class="ln">   387</span>	// func p256FromMont(res, in []byte)
<span id="L388" class="ln">   388</span>	#define res_ptr R1
<span id="L389" class="ln">   389</span>	#define x_ptr   R2
<span id="L390" class="ln">   390</span>	#define CPOOL   R4
<span id="L391" class="ln">   391</span>	
<span id="L392" class="ln">   392</span>	#define T0   V0
<span id="L393" class="ln">   393</span>	#define T1   V1
<span id="L394" class="ln">   394</span>	#define T2   V2
<span id="L395" class="ln">   395</span>	#define TT0  V3
<span id="L396" class="ln">   396</span>	#define TT1  V4
<span id="L397" class="ln">   397</span>	
<span id="L398" class="ln">   398</span>	#define ZER   V6
<span id="L399" class="ln">   399</span>	#define SEL1  V7
<span id="L400" class="ln">   400</span>	#define SEL2  V8
<span id="L401" class="ln">   401</span>	#define CAR1  V9
<span id="L402" class="ln">   402</span>	#define CAR2  V10
<span id="L403" class="ln">   403</span>	#define RED1  V11
<span id="L404" class="ln">   404</span>	#define RED2  V12
<span id="L405" class="ln">   405</span>	#define PL    V13
<span id="L406" class="ln">   406</span>	#define PH    V14
<span id="L407" class="ln">   407</span>	
<span id="L408" class="ln">   408</span>	TEXT ·p256FromMont(SB), NOSPLIT, $0
<span id="L409" class="ln">   409</span>		MOVD res+0(FP), res_ptr
<span id="L410" class="ln">   410</span>		MOVD in+24(FP), x_ptr
<span id="L411" class="ln">   411</span>	
<span id="L412" class="ln">   412</span>		VZERO T2
<span id="L413" class="ln">   413</span>		VZERO ZER
<span id="L414" class="ln">   414</span>		MOVD  $p256&lt;&gt;+0x00(SB), CPOOL
<span id="L415" class="ln">   415</span>		VL    16(CPOOL), PL
<span id="L416" class="ln">   416</span>		VL    0(CPOOL), PH
<span id="L417" class="ln">   417</span>		VL    48(CPOOL), SEL2
<span id="L418" class="ln">   418</span>		VL    64(CPOOL), SEL1
<span id="L419" class="ln">   419</span>	
<span id="L420" class="ln">   420</span>		VL (1*16)(x_ptr), T0
<span id="L421" class="ln">   421</span>		VL (0*16)(x_ptr), T1
<span id="L422" class="ln">   422</span>	
<span id="L423" class="ln">   423</span>		// First round
<span id="L424" class="ln">   424</span>		VPERM T1, T0, SEL1, RED2    // d1 d0 d1 d0
<span id="L425" class="ln">   425</span>		VPERM ZER, RED2, SEL2, RED1 // 0  d1 d0  0
<span id="L426" class="ln">   426</span>		VSQ   RED1, RED2, RED2      // Guaranteed not to underflow
<span id="L427" class="ln">   427</span>	
<span id="L428" class="ln">   428</span>		VSLDB $8, T1, T0, T0
<span id="L429" class="ln">   429</span>		VSLDB $8, T2, T1, T1
<span id="L430" class="ln">   430</span>	
<span id="L431" class="ln">   431</span>		VACCQ  T0, RED1, CAR1
<span id="L432" class="ln">   432</span>		VAQ    T0, RED1, T0
<span id="L433" class="ln">   433</span>		VACCCQ T1, RED2, CAR1, CAR2
<span id="L434" class="ln">   434</span>		VACQ   T1, RED2, CAR1, T1
<span id="L435" class="ln">   435</span>		VAQ    T2, CAR2, T2
<span id="L436" class="ln">   436</span>	
<span id="L437" class="ln">   437</span>		// Second round
<span id="L438" class="ln">   438</span>		VPERM T1, T0, SEL1, RED2    // d1 d0 d1 d0
<span id="L439" class="ln">   439</span>		VPERM ZER, RED2, SEL2, RED1 // 0  d1 d0  0
<span id="L440" class="ln">   440</span>		VSQ   RED1, RED2, RED2      // Guaranteed not to underflow
<span id="L441" class="ln">   441</span>	
<span id="L442" class="ln">   442</span>		VSLDB $8, T1, T0, T0
<span id="L443" class="ln">   443</span>		VSLDB $8, T2, T1, T1
<span id="L444" class="ln">   444</span>	
<span id="L445" class="ln">   445</span>		VACCQ  T0, RED1, CAR1
<span id="L446" class="ln">   446</span>		VAQ    T0, RED1, T0
<span id="L447" class="ln">   447</span>		VACCCQ T1, RED2, CAR1, CAR2
<span id="L448" class="ln">   448</span>		VACQ   T1, RED2, CAR1, T1
<span id="L449" class="ln">   449</span>		VAQ    T2, CAR2, T2
<span id="L450" class="ln">   450</span>	
<span id="L451" class="ln">   451</span>		// Third round
<span id="L452" class="ln">   452</span>		VPERM T1, T0, SEL1, RED2    // d1 d0 d1 d0
<span id="L453" class="ln">   453</span>		VPERM ZER, RED2, SEL2, RED1 // 0  d1 d0  0
<span id="L454" class="ln">   454</span>		VSQ   RED1, RED2, RED2      // Guaranteed not to underflow
<span id="L455" class="ln">   455</span>	
<span id="L456" class="ln">   456</span>		VSLDB $8, T1, T0, T0
<span id="L457" class="ln">   457</span>		VSLDB $8, T2, T1, T1
<span id="L458" class="ln">   458</span>	
<span id="L459" class="ln">   459</span>		VACCQ  T0, RED1, CAR1
<span id="L460" class="ln">   460</span>		VAQ    T0, RED1, T0
<span id="L461" class="ln">   461</span>		VACCCQ T1, RED2, CAR1, CAR2
<span id="L462" class="ln">   462</span>		VACQ   T1, RED2, CAR1, T1
<span id="L463" class="ln">   463</span>		VAQ    T2, CAR2, T2
<span id="L464" class="ln">   464</span>	
<span id="L465" class="ln">   465</span>		// Last round
<span id="L466" class="ln">   466</span>		VPERM T1, T0, SEL1, RED2    // d1 d0 d1 d0
<span id="L467" class="ln">   467</span>		VPERM ZER, RED2, SEL2, RED1 // 0  d1 d0  0
<span id="L468" class="ln">   468</span>		VSQ   RED1, RED2, RED2      // Guaranteed not to underflow
<span id="L469" class="ln">   469</span>	
<span id="L470" class="ln">   470</span>		VSLDB $8, T1, T0, T0
<span id="L471" class="ln">   471</span>		VSLDB $8, T2, T1, T1
<span id="L472" class="ln">   472</span>	
<span id="L473" class="ln">   473</span>		VACCQ  T0, RED1, CAR1
<span id="L474" class="ln">   474</span>		VAQ    T0, RED1, T0
<span id="L475" class="ln">   475</span>		VACCCQ T1, RED2, CAR1, CAR2
<span id="L476" class="ln">   476</span>		VACQ   T1, RED2, CAR1, T1
<span id="L477" class="ln">   477</span>		VAQ    T2, CAR2, T2
<span id="L478" class="ln">   478</span>	
<span id="L479" class="ln">   479</span>		// ---------------------------------------------------
<span id="L480" class="ln">   480</span>	
<span id="L481" class="ln">   481</span>		VSCBIQ  PL, T0, CAR1
<span id="L482" class="ln">   482</span>		VSQ     PL, T0, TT0
<span id="L483" class="ln">   483</span>		VSBCBIQ T1, PH, CAR1, CAR2
<span id="L484" class="ln">   484</span>		VSBIQ   T1, PH, CAR1, TT1
<span id="L485" class="ln">   485</span>		VSBIQ   T2, ZER, CAR2, T2
<span id="L486" class="ln">   486</span>	
<span id="L487" class="ln">   487</span>		// what output to use, TT1||TT0 or T1||T0?
<span id="L488" class="ln">   488</span>		VSEL T0, TT0, T2, T0
<span id="L489" class="ln">   489</span>		VSEL T1, TT1, T2, T1
<span id="L490" class="ln">   490</span>	
<span id="L491" class="ln">   491</span>		VST T0, (1*16)(res_ptr)
<span id="L492" class="ln">   492</span>		VST T1, (0*16)(res_ptr)
<span id="L493" class="ln">   493</span>		RET
<span id="L494" class="ln">   494</span>	
<span id="L495" class="ln">   495</span>	#undef res_ptr
<span id="L496" class="ln">   496</span>	#undef x_ptr
<span id="L497" class="ln">   497</span>	#undef CPOOL
<span id="L498" class="ln">   498</span>	#undef T0
<span id="L499" class="ln">   499</span>	#undef T1
<span id="L500" class="ln">   500</span>	#undef T2
<span id="L501" class="ln">   501</span>	#undef TT0
<span id="L502" class="ln">   502</span>	#undef TT1
<span id="L503" class="ln">   503</span>	#undef ZER
<span id="L504" class="ln">   504</span>	#undef SEL1
<span id="L505" class="ln">   505</span>	#undef SEL2
<span id="L506" class="ln">   506</span>	#undef CAR1
<span id="L507" class="ln">   507</span>	#undef CAR2
<span id="L508" class="ln">   508</span>	#undef RED1
<span id="L509" class="ln">   509</span>	#undef RED2
<span id="L510" class="ln">   510</span>	#undef PL
<span id="L511" class="ln">   511</span>	#undef PH
<span id="L512" class="ln">   512</span>	
<span id="L513" class="ln">   513</span>	// ---------------------------------------
<span id="L514" class="ln">   514</span>	// func p256OrdMul(res, in1, in2 []byte)
<span id="L515" class="ln">   515</span>	#define res_ptr R1
<span id="L516" class="ln">   516</span>	#define x_ptr R2
<span id="L517" class="ln">   517</span>	#define y_ptr R3
<span id="L518" class="ln">   518</span>	#define X0    V0
<span id="L519" class="ln">   519</span>	#define X1    V1
<span id="L520" class="ln">   520</span>	#define Y0    V2
<span id="L521" class="ln">   521</span>	#define Y1    V3
<span id="L522" class="ln">   522</span>	#define M0    V4
<span id="L523" class="ln">   523</span>	#define M1    V5
<span id="L524" class="ln">   524</span>	#define T0    V6
<span id="L525" class="ln">   525</span>	#define T1    V7
<span id="L526" class="ln">   526</span>	#define T2    V8
<span id="L527" class="ln">   527</span>	#define YDIG  V9
<span id="L528" class="ln">   528</span>	
<span id="L529" class="ln">   529</span>	#define ADD1  V16
<span id="L530" class="ln">   530</span>	#define ADD1H V17
<span id="L531" class="ln">   531</span>	#define ADD2  V18
<span id="L532" class="ln">   532</span>	#define ADD2H V19
<span id="L533" class="ln">   533</span>	#define RED1  V20
<span id="L534" class="ln">   534</span>	#define RED1H V21
<span id="L535" class="ln">   535</span>	#define RED2  V22
<span id="L536" class="ln">   536</span>	#define RED2H V23
<span id="L537" class="ln">   537</span>	#define CAR1  V24
<span id="L538" class="ln">   538</span>	#define CAR1M V25
<span id="L539" class="ln">   539</span>	
<span id="L540" class="ln">   540</span>	#define MK0   V30
<span id="L541" class="ln">   541</span>	#define K0    V31
<span id="L542" class="ln">   542</span>	TEXT ·p256OrdMul(SB), NOSPLIT, $0
<span id="L543" class="ln">   543</span>		MOVD res+0(FP), res_ptr
<span id="L544" class="ln">   544</span>		MOVD in1+24(FP), x_ptr
<span id="L545" class="ln">   545</span>		MOVD in2+48(FP), y_ptr
<span id="L546" class="ln">   546</span>	
<span id="L547" class="ln">   547</span>		VZERO T2
<span id="L548" class="ln">   548</span>		MOVD  $p256ordK0&lt;&gt;+0x00(SB), R4
<span id="L549" class="ln">   549</span>	
<span id="L550" class="ln">   550</span>		// VLEF    $3, 0(R4), K0
<span id="L551" class="ln">   551</span>		WORD $0xE7F40000
<span id="L552" class="ln">   552</span>		BYTE $0x38
<span id="L553" class="ln">   553</span>		BYTE $0x03
<span id="L554" class="ln">   554</span>		MOVD $p256ord&lt;&gt;+0x00(SB), R4
<span id="L555" class="ln">   555</span>		VL   16(R4), M0
<span id="L556" class="ln">   556</span>		VL   0(R4), M1
<span id="L557" class="ln">   557</span>	
<span id="L558" class="ln">   558</span>		VL (1*16)(x_ptr), X0
<span id="L559" class="ln">   559</span>		VL (0*16)(x_ptr), X1
<span id="L560" class="ln">   560</span>		VL (1*16)(y_ptr), Y0
<span id="L561" class="ln">   561</span>		VL (0*16)(y_ptr), Y1
<span id="L562" class="ln">   562</span>	
<span id="L563" class="ln">   563</span>		// ---------------------------------------------------------------------------/
<span id="L564" class="ln">   564</span>		VREPF $3, Y0, YDIG
<span id="L565" class="ln">   565</span>		VMLF  X0, YDIG, ADD1
<span id="L566" class="ln">   566</span>		VMLF  ADD1, K0, MK0
<span id="L567" class="ln">   567</span>		VREPF $3, MK0, MK0
<span id="L568" class="ln">   568</span>	
<span id="L569" class="ln">   569</span>		VMLF  X1, YDIG, ADD2
<span id="L570" class="ln">   570</span>		VMLHF X0, YDIG, ADD1H
<span id="L571" class="ln">   571</span>		VMLHF X1, YDIG, ADD2H
<span id="L572" class="ln">   572</span>	
<span id="L573" class="ln">   573</span>		VMALF  M0, MK0, ADD1, RED1
<span id="L574" class="ln">   574</span>		VMALHF M0, MK0, ADD1, RED1H
<span id="L575" class="ln">   575</span>		VMALF  M1, MK0, ADD2, RED2
<span id="L576" class="ln">   576</span>		VMALHF M1, MK0, ADD2, RED2H
<span id="L577" class="ln">   577</span>	
<span id="L578" class="ln">   578</span>		VSLDB $12, RED2, RED1, RED1
<span id="L579" class="ln">   579</span>		VSLDB $12, T2, RED2, RED2
<span id="L580" class="ln">   580</span>	
<span id="L581" class="ln">   581</span>		VACCQ RED1, ADD1H, CAR1
<span id="L582" class="ln">   582</span>		VAQ   RED1, ADD1H, T0
<span id="L583" class="ln">   583</span>		VACCQ RED1H, T0, CAR1M
<span id="L584" class="ln">   584</span>		VAQ   RED1H, T0, T0
<span id="L585" class="ln">   585</span>	
<span id="L586" class="ln">   586</span>		// &lt;&lt; ready for next MK0
<span id="L587" class="ln">   587</span>	
<span id="L588" class="ln">   588</span>		VACQ   RED2, ADD2H, CAR1, T1
<span id="L589" class="ln">   589</span>		VACCCQ RED2, ADD2H, CAR1, CAR1
<span id="L590" class="ln">   590</span>		VACCCQ RED2H, T1, CAR1M, T2
<span id="L591" class="ln">   591</span>		VACQ   RED2H, T1, CAR1M, T1
<span id="L592" class="ln">   592</span>		VAQ    CAR1, T2, T2
<span id="L593" class="ln">   593</span>	
<span id="L594" class="ln">   594</span>		// ---------------------------------------------------
<span id="L595" class="ln">   595</span>	/* *
<span id="L596" class="ln">   596</span>	 * ---+--------+--------+
<span id="L597" class="ln">   597</span>	 *  T2|   T1   |   T0   |
<span id="L598" class="ln">   598</span>	 * ---+--------+--------+
<span id="L599" class="ln">   599</span>	 *           *(add)*
<span id="L600" class="ln">   600</span>	 *    +--------+--------+
<span id="L601" class="ln">   601</span>	 *    |   X1   |   X0   |
<span id="L602" class="ln">   602</span>	 *    +--------+--------+
<span id="L603" class="ln">   603</span>	 *           *(mul)*
<span id="L604" class="ln">   604</span>	 *    +--------+--------+
<span id="L605" class="ln">   605</span>	 *    |  YDIG  |  YDIG  |
<span id="L606" class="ln">   606</span>	 *    +--------+--------+
<span id="L607" class="ln">   607</span>	 *           *(add)*
<span id="L608" class="ln">   608</span>	 *    +--------+--------+
<span id="L609" class="ln">   609</span>	 *    |   M1   |   M0   |
<span id="L610" class="ln">   610</span>	 *    +--------+--------+
<span id="L611" class="ln">   611</span>	 *           *(mul)*
<span id="L612" class="ln">   612</span>	 *    +--------+--------+
<span id="L613" class="ln">   613</span>	 *    |   MK0  |   MK0  |
<span id="L614" class="ln">   614</span>	 *    +--------+--------+
<span id="L615" class="ln">   615</span>	 *
<span id="L616" class="ln">   616</span>	 *   ---------------------
<span id="L617" class="ln">   617</span>	 *
<span id="L618" class="ln">   618</span>	 *    +--------+--------+
<span id="L619" class="ln">   619</span>	 *    |  ADD2  |  ADD1  |
<span id="L620" class="ln">   620</span>	 *    +--------+--------+
<span id="L621" class="ln">   621</span>	 *  +--------+--------+
<span id="L622" class="ln">   622</span>	 *  | ADD2H  | ADD1H  |
<span id="L623" class="ln">   623</span>	 *  +--------+--------+
<span id="L624" class="ln">   624</span>	 *    +--------+--------+
<span id="L625" class="ln">   625</span>	 *    |  RED2  |  RED1  |
<span id="L626" class="ln">   626</span>	 *    +--------+--------+
<span id="L627" class="ln">   627</span>	 *  +--------+--------+
<span id="L628" class="ln">   628</span>	 *  | RED2H  | RED1H  |
<span id="L629" class="ln">   629</span>	 *  +--------+--------+
<span id="L630" class="ln">   630</span>	 */
<span id="L631" class="ln">   631</span>		VREPF $2, Y0, YDIG
<span id="L632" class="ln">   632</span>		VMALF X0, YDIG, T0, ADD1
<span id="L633" class="ln">   633</span>		VMLF  ADD1, K0, MK0
<span id="L634" class="ln">   634</span>		VREPF $3, MK0, MK0
<span id="L635" class="ln">   635</span>	
<span id="L636" class="ln">   636</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L637" class="ln">   637</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L638" class="ln">   638</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L639" class="ln">   639</span>	
<span id="L640" class="ln">   640</span>		VMALF  M0, MK0, ADD1, RED1
<span id="L641" class="ln">   641</span>		VMALHF M0, MK0, ADD1, RED1H
<span id="L642" class="ln">   642</span>		VMALF  M1, MK0, ADD2, RED2
<span id="L643" class="ln">   643</span>		VMALHF M1, MK0, ADD2, RED2H
<span id="L644" class="ln">   644</span>	
<span id="L645" class="ln">   645</span>		VSLDB $12, RED2, RED1, RED1
<span id="L646" class="ln">   646</span>		VSLDB $12, T2, RED2, RED2
<span id="L647" class="ln">   647</span>	
<span id="L648" class="ln">   648</span>		VACCQ RED1, ADD1H, CAR1
<span id="L649" class="ln">   649</span>		VAQ   RED1, ADD1H, T0
<span id="L650" class="ln">   650</span>		VACCQ RED1H, T0, CAR1M
<span id="L651" class="ln">   651</span>		VAQ   RED1H, T0, T0
<span id="L652" class="ln">   652</span>	
<span id="L653" class="ln">   653</span>		// &lt;&lt; ready for next MK0
<span id="L654" class="ln">   654</span>	
<span id="L655" class="ln">   655</span>		VACQ   RED2, ADD2H, CAR1, T1
<span id="L656" class="ln">   656</span>		VACCCQ RED2, ADD2H, CAR1, CAR1
<span id="L657" class="ln">   657</span>		VACCCQ RED2H, T1, CAR1M, T2
<span id="L658" class="ln">   658</span>		VACQ   RED2H, T1, CAR1M, T1
<span id="L659" class="ln">   659</span>		VAQ    CAR1, T2, T2
<span id="L660" class="ln">   660</span>	
<span id="L661" class="ln">   661</span>		// ---------------------------------------------------
<span id="L662" class="ln">   662</span>		VREPF $1, Y0, YDIG
<span id="L663" class="ln">   663</span>		VMALF X0, YDIG, T0, ADD1
<span id="L664" class="ln">   664</span>		VMLF  ADD1, K0, MK0
<span id="L665" class="ln">   665</span>		VREPF $3, MK0, MK0
<span id="L666" class="ln">   666</span>	
<span id="L667" class="ln">   667</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L668" class="ln">   668</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L669" class="ln">   669</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L670" class="ln">   670</span>	
<span id="L671" class="ln">   671</span>		VMALF  M0, MK0, ADD1, RED1
<span id="L672" class="ln">   672</span>		VMALHF M0, MK0, ADD1, RED1H
<span id="L673" class="ln">   673</span>		VMALF  M1, MK0, ADD2, RED2
<span id="L674" class="ln">   674</span>		VMALHF M1, MK0, ADD2, RED2H
<span id="L675" class="ln">   675</span>	
<span id="L676" class="ln">   676</span>		VSLDB $12, RED2, RED1, RED1
<span id="L677" class="ln">   677</span>		VSLDB $12, T2, RED2, RED2
<span id="L678" class="ln">   678</span>	
<span id="L679" class="ln">   679</span>		VACCQ RED1, ADD1H, CAR1
<span id="L680" class="ln">   680</span>		VAQ   RED1, ADD1H, T0
<span id="L681" class="ln">   681</span>		VACCQ RED1H, T0, CAR1M
<span id="L682" class="ln">   682</span>		VAQ   RED1H, T0, T0
<span id="L683" class="ln">   683</span>	
<span id="L684" class="ln">   684</span>		// &lt;&lt; ready for next MK0
<span id="L685" class="ln">   685</span>	
<span id="L686" class="ln">   686</span>		VACQ   RED2, ADD2H, CAR1, T1
<span id="L687" class="ln">   687</span>		VACCCQ RED2, ADD2H, CAR1, CAR1
<span id="L688" class="ln">   688</span>		VACCCQ RED2H, T1, CAR1M, T2
<span id="L689" class="ln">   689</span>		VACQ   RED2H, T1, CAR1M, T1
<span id="L690" class="ln">   690</span>		VAQ    CAR1, T2, T2
<span id="L691" class="ln">   691</span>	
<span id="L692" class="ln">   692</span>		// ---------------------------------------------------
<span id="L693" class="ln">   693</span>		VREPF $0, Y0, YDIG
<span id="L694" class="ln">   694</span>		VMALF X0, YDIG, T0, ADD1
<span id="L695" class="ln">   695</span>		VMLF  ADD1, K0, MK0
<span id="L696" class="ln">   696</span>		VREPF $3, MK0, MK0
<span id="L697" class="ln">   697</span>	
<span id="L698" class="ln">   698</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L699" class="ln">   699</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L700" class="ln">   700</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L701" class="ln">   701</span>	
<span id="L702" class="ln">   702</span>		VMALF  M0, MK0, ADD1, RED1
<span id="L703" class="ln">   703</span>		VMALHF M0, MK0, ADD1, RED1H
<span id="L704" class="ln">   704</span>		VMALF  M1, MK0, ADD2, RED2
<span id="L705" class="ln">   705</span>		VMALHF M1, MK0, ADD2, RED2H
<span id="L706" class="ln">   706</span>	
<span id="L707" class="ln">   707</span>		VSLDB $12, RED2, RED1, RED1
<span id="L708" class="ln">   708</span>		VSLDB $12, T2, RED2, RED2
<span id="L709" class="ln">   709</span>	
<span id="L710" class="ln">   710</span>		VACCQ RED1, ADD1H, CAR1
<span id="L711" class="ln">   711</span>		VAQ   RED1, ADD1H, T0
<span id="L712" class="ln">   712</span>		VACCQ RED1H, T0, CAR1M
<span id="L713" class="ln">   713</span>		VAQ   RED1H, T0, T0
<span id="L714" class="ln">   714</span>	
<span id="L715" class="ln">   715</span>		// &lt;&lt; ready for next MK0
<span id="L716" class="ln">   716</span>	
<span id="L717" class="ln">   717</span>		VACQ   RED2, ADD2H, CAR1, T1
<span id="L718" class="ln">   718</span>		VACCCQ RED2, ADD2H, CAR1, CAR1
<span id="L719" class="ln">   719</span>		VACCCQ RED2H, T1, CAR1M, T2
<span id="L720" class="ln">   720</span>		VACQ   RED2H, T1, CAR1M, T1
<span id="L721" class="ln">   721</span>		VAQ    CAR1, T2, T2
<span id="L722" class="ln">   722</span>	
<span id="L723" class="ln">   723</span>		// ---------------------------------------------------
<span id="L724" class="ln">   724</span>		VREPF $3, Y1, YDIG
<span id="L725" class="ln">   725</span>		VMALF X0, YDIG, T0, ADD1
<span id="L726" class="ln">   726</span>		VMLF  ADD1, K0, MK0
<span id="L727" class="ln">   727</span>		VREPF $3, MK0, MK0
<span id="L728" class="ln">   728</span>	
<span id="L729" class="ln">   729</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L730" class="ln">   730</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L731" class="ln">   731</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L732" class="ln">   732</span>	
<span id="L733" class="ln">   733</span>		VMALF  M0, MK0, ADD1, RED1
<span id="L734" class="ln">   734</span>		VMALHF M0, MK0, ADD1, RED1H
<span id="L735" class="ln">   735</span>		VMALF  M1, MK0, ADD2, RED2
<span id="L736" class="ln">   736</span>		VMALHF M1, MK0, ADD2, RED2H
<span id="L737" class="ln">   737</span>	
<span id="L738" class="ln">   738</span>		VSLDB $12, RED2, RED1, RED1
<span id="L739" class="ln">   739</span>		VSLDB $12, T2, RED2, RED2
<span id="L740" class="ln">   740</span>	
<span id="L741" class="ln">   741</span>		VACCQ RED1, ADD1H, CAR1
<span id="L742" class="ln">   742</span>		VAQ   RED1, ADD1H, T0
<span id="L743" class="ln">   743</span>		VACCQ RED1H, T0, CAR1M
<span id="L744" class="ln">   744</span>		VAQ   RED1H, T0, T0
<span id="L745" class="ln">   745</span>	
<span id="L746" class="ln">   746</span>		// &lt;&lt; ready for next MK0
<span id="L747" class="ln">   747</span>	
<span id="L748" class="ln">   748</span>		VACQ   RED2, ADD2H, CAR1, T1
<span id="L749" class="ln">   749</span>		VACCCQ RED2, ADD2H, CAR1, CAR1
<span id="L750" class="ln">   750</span>		VACCCQ RED2H, T1, CAR1M, T2
<span id="L751" class="ln">   751</span>		VACQ   RED2H, T1, CAR1M, T1
<span id="L752" class="ln">   752</span>		VAQ    CAR1, T2, T2
<span id="L753" class="ln">   753</span>	
<span id="L754" class="ln">   754</span>		// ---------------------------------------------------
<span id="L755" class="ln">   755</span>		VREPF $2, Y1, YDIG
<span id="L756" class="ln">   756</span>		VMALF X0, YDIG, T0, ADD1
<span id="L757" class="ln">   757</span>		VMLF  ADD1, K0, MK0
<span id="L758" class="ln">   758</span>		VREPF $3, MK0, MK0
<span id="L759" class="ln">   759</span>	
<span id="L760" class="ln">   760</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L761" class="ln">   761</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L762" class="ln">   762</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L763" class="ln">   763</span>	
<span id="L764" class="ln">   764</span>		VMALF  M0, MK0, ADD1, RED1
<span id="L765" class="ln">   765</span>		VMALHF M0, MK0, ADD1, RED1H
<span id="L766" class="ln">   766</span>		VMALF  M1, MK0, ADD2, RED2
<span id="L767" class="ln">   767</span>		VMALHF M1, MK0, ADD2, RED2H
<span id="L768" class="ln">   768</span>	
<span id="L769" class="ln">   769</span>		VSLDB $12, RED2, RED1, RED1
<span id="L770" class="ln">   770</span>		VSLDB $12, T2, RED2, RED2
<span id="L771" class="ln">   771</span>	
<span id="L772" class="ln">   772</span>		VACCQ RED1, ADD1H, CAR1
<span id="L773" class="ln">   773</span>		VAQ   RED1, ADD1H, T0
<span id="L774" class="ln">   774</span>		VACCQ RED1H, T0, CAR1M
<span id="L775" class="ln">   775</span>		VAQ   RED1H, T0, T0
<span id="L776" class="ln">   776</span>	
<span id="L777" class="ln">   777</span>		// &lt;&lt; ready for next MK0
<span id="L778" class="ln">   778</span>	
<span id="L779" class="ln">   779</span>		VACQ   RED2, ADD2H, CAR1, T1
<span id="L780" class="ln">   780</span>		VACCCQ RED2, ADD2H, CAR1, CAR1
<span id="L781" class="ln">   781</span>		VACCCQ RED2H, T1, CAR1M, T2
<span id="L782" class="ln">   782</span>		VACQ   RED2H, T1, CAR1M, T1
<span id="L783" class="ln">   783</span>		VAQ    CAR1, T2, T2
<span id="L784" class="ln">   784</span>	
<span id="L785" class="ln">   785</span>		// ---------------------------------------------------
<span id="L786" class="ln">   786</span>		VREPF $1, Y1, YDIG
<span id="L787" class="ln">   787</span>		VMALF X0, YDIG, T0, ADD1
<span id="L788" class="ln">   788</span>		VMLF  ADD1, K0, MK0
<span id="L789" class="ln">   789</span>		VREPF $3, MK0, MK0
<span id="L790" class="ln">   790</span>	
<span id="L791" class="ln">   791</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L792" class="ln">   792</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L793" class="ln">   793</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L794" class="ln">   794</span>	
<span id="L795" class="ln">   795</span>		VMALF  M0, MK0, ADD1, RED1
<span id="L796" class="ln">   796</span>		VMALHF M0, MK0, ADD1, RED1H
<span id="L797" class="ln">   797</span>		VMALF  M1, MK0, ADD2, RED2
<span id="L798" class="ln">   798</span>		VMALHF M1, MK0, ADD2, RED2H
<span id="L799" class="ln">   799</span>	
<span id="L800" class="ln">   800</span>		VSLDB $12, RED2, RED1, RED1
<span id="L801" class="ln">   801</span>		VSLDB $12, T2, RED2, RED2
<span id="L802" class="ln">   802</span>	
<span id="L803" class="ln">   803</span>		VACCQ RED1, ADD1H, CAR1
<span id="L804" class="ln">   804</span>		VAQ   RED1, ADD1H, T0
<span id="L805" class="ln">   805</span>		VACCQ RED1H, T0, CAR1M
<span id="L806" class="ln">   806</span>		VAQ   RED1H, T0, T0
<span id="L807" class="ln">   807</span>	
<span id="L808" class="ln">   808</span>		// &lt;&lt; ready for next MK0
<span id="L809" class="ln">   809</span>	
<span id="L810" class="ln">   810</span>		VACQ   RED2, ADD2H, CAR1, T1
<span id="L811" class="ln">   811</span>		VACCCQ RED2, ADD2H, CAR1, CAR1
<span id="L812" class="ln">   812</span>		VACCCQ RED2H, T1, CAR1M, T2
<span id="L813" class="ln">   813</span>		VACQ   RED2H, T1, CAR1M, T1
<span id="L814" class="ln">   814</span>		VAQ    CAR1, T2, T2
<span id="L815" class="ln">   815</span>	
<span id="L816" class="ln">   816</span>		// ---------------------------------------------------
<span id="L817" class="ln">   817</span>		VREPF $0, Y1, YDIG
<span id="L818" class="ln">   818</span>		VMALF X0, YDIG, T0, ADD1
<span id="L819" class="ln">   819</span>		VMLF  ADD1, K0, MK0
<span id="L820" class="ln">   820</span>		VREPF $3, MK0, MK0
<span id="L821" class="ln">   821</span>	
<span id="L822" class="ln">   822</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L823" class="ln">   823</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L824" class="ln">   824</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L825" class="ln">   825</span>	
<span id="L826" class="ln">   826</span>		VMALF  M0, MK0, ADD1, RED1
<span id="L827" class="ln">   827</span>		VMALHF M0, MK0, ADD1, RED1H
<span id="L828" class="ln">   828</span>		VMALF  M1, MK0, ADD2, RED2
<span id="L829" class="ln">   829</span>		VMALHF M1, MK0, ADD2, RED2H
<span id="L830" class="ln">   830</span>	
<span id="L831" class="ln">   831</span>		VSLDB $12, RED2, RED1, RED1
<span id="L832" class="ln">   832</span>		VSLDB $12, T2, RED2, RED2
<span id="L833" class="ln">   833</span>	
<span id="L834" class="ln">   834</span>		VACCQ RED1, ADD1H, CAR1
<span id="L835" class="ln">   835</span>		VAQ   RED1, ADD1H, T0
<span id="L836" class="ln">   836</span>		VACCQ RED1H, T0, CAR1M
<span id="L837" class="ln">   837</span>		VAQ   RED1H, T0, T0
<span id="L838" class="ln">   838</span>	
<span id="L839" class="ln">   839</span>		// &lt;&lt; ready for next MK0
<span id="L840" class="ln">   840</span>	
<span id="L841" class="ln">   841</span>		VACQ   RED2, ADD2H, CAR1, T1
<span id="L842" class="ln">   842</span>		VACCCQ RED2, ADD2H, CAR1, CAR1
<span id="L843" class="ln">   843</span>		VACCCQ RED2H, T1, CAR1M, T2
<span id="L844" class="ln">   844</span>		VACQ   RED2H, T1, CAR1M, T1
<span id="L845" class="ln">   845</span>		VAQ    CAR1, T2, T2
<span id="L846" class="ln">   846</span>	
<span id="L847" class="ln">   847</span>		// ---------------------------------------------------
<span id="L848" class="ln">   848</span>	
<span id="L849" class="ln">   849</span>		VZERO   RED1
<span id="L850" class="ln">   850</span>		VSCBIQ  M0, T0, CAR1
<span id="L851" class="ln">   851</span>		VSQ     M0, T0, ADD1
<span id="L852" class="ln">   852</span>		VSBCBIQ T1, M1, CAR1, CAR1M
<span id="L853" class="ln">   853</span>		VSBIQ   T1, M1, CAR1, ADD2
<span id="L854" class="ln">   854</span>		VSBIQ   T2, RED1, CAR1M, T2
<span id="L855" class="ln">   855</span>	
<span id="L856" class="ln">   856</span>		// what output to use, ADD2||ADD1 or T1||T0?
<span id="L857" class="ln">   857</span>		VSEL T0, ADD1, T2, T0
<span id="L858" class="ln">   858</span>		VSEL T1, ADD2, T2, T1
<span id="L859" class="ln">   859</span>	
<span id="L860" class="ln">   860</span>		VST T0, (1*16)(res_ptr)
<span id="L861" class="ln">   861</span>		VST T1, (0*16)(res_ptr)
<span id="L862" class="ln">   862</span>		RET
<span id="L863" class="ln">   863</span>	
<span id="L864" class="ln">   864</span>	#undef res_ptr
<span id="L865" class="ln">   865</span>	#undef x_ptr
<span id="L866" class="ln">   866</span>	#undef y_ptr
<span id="L867" class="ln">   867</span>	#undef X0
<span id="L868" class="ln">   868</span>	#undef X1
<span id="L869" class="ln">   869</span>	#undef Y0
<span id="L870" class="ln">   870</span>	#undef Y1
<span id="L871" class="ln">   871</span>	#undef M0
<span id="L872" class="ln">   872</span>	#undef M1
<span id="L873" class="ln">   873</span>	#undef T0
<span id="L874" class="ln">   874</span>	#undef T1
<span id="L875" class="ln">   875</span>	#undef T2
<span id="L876" class="ln">   876</span>	#undef YDIG
<span id="L877" class="ln">   877</span>	
<span id="L878" class="ln">   878</span>	#undef ADD1
<span id="L879" class="ln">   879</span>	#undef ADD1H
<span id="L880" class="ln">   880</span>	#undef ADD2
<span id="L881" class="ln">   881</span>	#undef ADD2H
<span id="L882" class="ln">   882</span>	#undef RED1
<span id="L883" class="ln">   883</span>	#undef RED1H
<span id="L884" class="ln">   884</span>	#undef RED2
<span id="L885" class="ln">   885</span>	#undef RED2H
<span id="L886" class="ln">   886</span>	#undef CAR1
<span id="L887" class="ln">   887</span>	#undef CAR1M
<span id="L888" class="ln">   888</span>	
<span id="L889" class="ln">   889</span>	#undef MK0
<span id="L890" class="ln">   890</span>	#undef K0
<span id="L891" class="ln">   891</span>	
<span id="L892" class="ln">   892</span>	// ---------------------------------------
<span id="L893" class="ln">   893</span>	// p256MulInternal
<span id="L894" class="ln">   894</span>	// V0-V3,V30,V31 - Not Modified
<span id="L895" class="ln">   895</span>	// V4-V15 - Volatile
<span id="L896" class="ln">   896</span>	
<span id="L897" class="ln">   897</span>	#define CPOOL   R4
<span id="L898" class="ln">   898</span>	
<span id="L899" class="ln">   899</span>	// Parameters
<span id="L900" class="ln">   900</span>	#define X0    V0 // Not modified
<span id="L901" class="ln">   901</span>	#define X1    V1 // Not modified
<span id="L902" class="ln">   902</span>	#define Y0    V2 // Not modified
<span id="L903" class="ln">   903</span>	#define Y1    V3 // Not modified
<span id="L904" class="ln">   904</span>	#define T0    V4
<span id="L905" class="ln">   905</span>	#define T1    V5
<span id="L906" class="ln">   906</span>	#define P0    V30 // Not modified
<span id="L907" class="ln">   907</span>	#define P1    V31 // Not modified
<span id="L908" class="ln">   908</span>	
<span id="L909" class="ln">   909</span>	// Temporaries
<span id="L910" class="ln">   910</span>	#define YDIG  V6 // Overloaded with CAR2, ZER
<span id="L911" class="ln">   911</span>	#define ADD1H V7 // Overloaded with ADD3H
<span id="L912" class="ln">   912</span>	#define ADD2H V8 // Overloaded with ADD4H
<span id="L913" class="ln">   913</span>	#define ADD3  V9 // Overloaded with SEL2,SEL5
<span id="L914" class="ln">   914</span>	#define ADD4  V10 // Overloaded with SEL3,SEL6
<span id="L915" class="ln">   915</span>	#define RED1  V11 // Overloaded with CAR2
<span id="L916" class="ln">   916</span>	#define RED2  V12
<span id="L917" class="ln">   917</span>	#define RED3  V13 // Overloaded with SEL1
<span id="L918" class="ln">   918</span>	#define T2    V14
<span id="L919" class="ln">   919</span>	// Overloaded temporaries
<span id="L920" class="ln">   920</span>	#define ADD1  V4 // Overloaded with T0
<span id="L921" class="ln">   921</span>	#define ADD2  V5 // Overloaded with T1
<span id="L922" class="ln">   922</span>	#define ADD3H V7 // Overloaded with ADD1H
<span id="L923" class="ln">   923</span>	#define ADD4H V8 // Overloaded with ADD2H
<span id="L924" class="ln">   924</span>	#define ZER   V6 // Overloaded with YDIG, CAR2
<span id="L925" class="ln">   925</span>	#define CAR1  V6 // Overloaded with YDIG, ZER
<span id="L926" class="ln">   926</span>	#define CAR2  V11 // Overloaded with RED1
<span id="L927" class="ln">   927</span>	// Constant Selects
<span id="L928" class="ln">   928</span>	#define SEL1  V13 // Overloaded with RED3
<span id="L929" class="ln">   929</span>	#define SEL2  V9 // Overloaded with ADD3,SEL5
<span id="L930" class="ln">   930</span>	#define SEL3  V10 // Overloaded with ADD4,SEL6
<span id="L931" class="ln">   931</span>	#define SEL4  V6 // Overloaded with YDIG,CAR2,ZER
<span id="L932" class="ln">   932</span>	#define SEL5  V9 // Overloaded with ADD3,SEL2
<span id="L933" class="ln">   933</span>	#define SEL6  V10 // Overloaded with ADD4,SEL3
<span id="L934" class="ln">   934</span>	
<span id="L935" class="ln">   935</span>	/* *
<span id="L936" class="ln">   936</span>	 * To follow the flow of bits, for your own sanity a stiff drink, need you shall.
<span id="L937" class="ln">   937</span>	 * Of a single round, a &#39;helpful&#39; picture, here is. Meaning, column position has.
<span id="L938" class="ln">   938</span>	 * With you, SIMD be...
<span id="L939" class="ln">   939</span>	 *
<span id="L940" class="ln">   940</span>	 *                                           +--------+--------+
<span id="L941" class="ln">   941</span>	 *                                  +--------|  RED2  |  RED1  |
<span id="L942" class="ln">   942</span>	 *                                  |        +--------+--------+
<span id="L943" class="ln">   943</span>	 *                                  |       ---+--------+--------+
<span id="L944" class="ln">   944</span>	 *                                  |  +---- T2|   T1   |   T0   |--+
<span id="L945" class="ln">   945</span>	 *                                  |  |    ---+--------+--------+  |
<span id="L946" class="ln">   946</span>	 *                                  |  |                            |
<span id="L947" class="ln">   947</span>	 *                                  |  |    ======================= |
<span id="L948" class="ln">   948</span>	 *                                  |  |                            |
<span id="L949" class="ln">   949</span>	 *                                  |  |       +--------+--------+&lt;-+
<span id="L950" class="ln">   950</span>	 *                                  |  +-------|  ADD2  |  ADD1  |--|-----+
<span id="L951" class="ln">   951</span>	 *                                  |  |       +--------+--------+  |     |
<span id="L952" class="ln">   952</span>	 *                                  |  |     +--------+--------+&lt;---+     |
<span id="L953" class="ln">   953</span>	 *                                  |  |     | ADD2H  | ADD1H  |--+       |
<span id="L954" class="ln">   954</span>	 *                                  |  |     +--------+--------+  |       |
<span id="L955" class="ln">   955</span>	 *                                  |  |     +--------+--------+&lt;-+       |
<span id="L956" class="ln">   956</span>	 *                                  |  |     |  ADD4  |  ADD3  |--|-+     |
<span id="L957" class="ln">   957</span>	 *                                  |  |     +--------+--------+  | |     |
<span id="L958" class="ln">   958</span>	 *                                  |  |   +--------+--------+&lt;---+ |     |
<span id="L959" class="ln">   959</span>	 *                                  |  |   | ADD4H  | ADD3H  |------|-+   |(+vzero)
<span id="L960" class="ln">   960</span>	 *                                  |  |   +--------+--------+      | |   V
<span id="L961" class="ln">   961</span>	 *                                  |  | ------------------------   | | +--------+
<span id="L962" class="ln">   962</span>	 *                                  |  |                            | | |  RED3  |  [d0 0 0 d0]
<span id="L963" class="ln">   963</span>	 *                                  |  |                            | | +--------+
<span id="L964" class="ln">   964</span>	 *                                  |  +----&gt;+--------+--------+    | |   |
<span id="L965" class="ln">   965</span>	 *   (T2[1w]||ADD2[4w]||ADD1[3w])   +--------|   T1   |   T0   |    | |   |
<span id="L966" class="ln">   966</span>	 *                                  |        +--------+--------+    | |   |
<span id="L967" class="ln">   967</span>	 *                                  +----&gt;---+--------+--------+    | |   |
<span id="L968" class="ln">   968</span>	 *                                         T2|   T1   |   T0   |----+ |   |
<span id="L969" class="ln">   969</span>	 *                                        ---+--------+--------+    | |   |
<span id="L970" class="ln">   970</span>	 *                                        ---+--------+--------+&lt;---+ |   |
<span id="L971" class="ln">   971</span>	 *                                    +--- T2|   T1   |   T0   |----------+
<span id="L972" class="ln">   972</span>	 *                                    |   ---+--------+--------+      |   |
<span id="L973" class="ln">   973</span>	 *                                    |  +--------+--------+&lt;-------------+
<span id="L974" class="ln">   974</span>	 *                                    |  |  RED2  |  RED1  |-----+    |   | [0 d1 d0 d1] [d0 0 d1 d0]
<span id="L975" class="ln">   975</span>	 *                                    |  +--------+--------+     |    |   |
<span id="L976" class="ln">   976</span>	 *                                    |  +--------+&lt;----------------------+
<span id="L977" class="ln">   977</span>	 *                                    |  |  RED3  |--------------+    |     [0 0 d1 d0]
<span id="L978" class="ln">   978</span>	 *                                    |  +--------+              |    |
<span id="L979" class="ln">   979</span>	 *                                    +---&gt;+--------+--------+   |    |
<span id="L980" class="ln">   980</span>	 *                                         |   T1   |   T0   |--------+
<span id="L981" class="ln">   981</span>	 *                                         +--------+--------+   |    |
<span id="L982" class="ln">   982</span>	 *                                   --------------------------- |    |
<span id="L983" class="ln">   983</span>	 *                                                               |    |
<span id="L984" class="ln">   984</span>	 *                                       +--------+--------+&lt;----+    |
<span id="L985" class="ln">   985</span>	 *                                       |  RED2  |  RED1  |          |
<span id="L986" class="ln">   986</span>	 *                                       +--------+--------+          |
<span id="L987" class="ln">   987</span>	 *                                      ---+--------+--------+&lt;-------+
<span id="L988" class="ln">   988</span>	 *                                       T2|   T1   |   T0   |            (H1P-H1P-H00RRAY!)
<span id="L989" class="ln">   989</span>	 *                                      ---+--------+--------+
<span id="L990" class="ln">   990</span>	 *
<span id="L991" class="ln">   991</span>	 *                                                                *Mi obra de arte de siglo XXI @vpaprots
<span id="L992" class="ln">   992</span>	 *
<span id="L993" class="ln">   993</span>	 *
<span id="L994" class="ln">   994</span>	 * First group is special, doesnt get the two inputs:
<span id="L995" class="ln">   995</span>	 *                                             +--------+--------+&lt;-+
<span id="L996" class="ln">   996</span>	 *                                     +-------|  ADD2  |  ADD1  |--|-----+
<span id="L997" class="ln">   997</span>	 *                                     |       +--------+--------+  |     |
<span id="L998" class="ln">   998</span>	 *                                     |     +--------+--------+&lt;---+     |
<span id="L999" class="ln">   999</span>	 *                                     |     | ADD2H  | ADD1H  |--+       |
<span id="L1000" class="ln">  1000</span>	 *                                     |     +--------+--------+  |       |
<span id="L1001" class="ln">  1001</span>	 *                                     |     +--------+--------+&lt;-+       |
<span id="L1002" class="ln">  1002</span>	 *                                     |     |  ADD4  |  ADD3  |--|-+     |
<span id="L1003" class="ln">  1003</span>	 *                                     |     +--------+--------+  | |     |
<span id="L1004" class="ln">  1004</span>	 *                                     |   +--------+--------+&lt;---+ |     |
<span id="L1005" class="ln">  1005</span>	 *                                     |   | ADD4H  | ADD3H  |------|-+   |(+vzero)
<span id="L1006" class="ln">  1006</span>	 *                                     |   +--------+--------+      | |   V
<span id="L1007" class="ln">  1007</span>	 *                                     | ------------------------   | | +--------+
<span id="L1008" class="ln">  1008</span>	 *                                     |                            | | |  RED3  |  [d0 0 0 d0]
<span id="L1009" class="ln">  1009</span>	 *                                     |                            | | +--------+
<span id="L1010" class="ln">  1010</span>	 *                                     +----&gt;+--------+--------+    | |   |
<span id="L1011" class="ln">  1011</span>	 *   (T2[1w]||ADD2[4w]||ADD1[3w])            |   T1   |   T0   |----+ |   |
<span id="L1012" class="ln">  1012</span>	 *                                           +--------+--------+    | |   |
<span id="L1013" class="ln">  1013</span>	 *                                        ---+--------+--------+&lt;---+ |   |
<span id="L1014" class="ln">  1014</span>	 *                                    +--- T2|   T1   |   T0   |----------+
<span id="L1015" class="ln">  1015</span>	 *                                    |   ---+--------+--------+      |   |
<span id="L1016" class="ln">  1016</span>	 *                                    |  +--------+--------+&lt;-------------+
<span id="L1017" class="ln">  1017</span>	 *                                    |  |  RED2  |  RED1  |-----+    |   | [0 d1 d0 d1] [d0 0 d1 d0]
<span id="L1018" class="ln">  1018</span>	 *                                    |  +--------+--------+     |    |   |
<span id="L1019" class="ln">  1019</span>	 *                                    |  +--------+&lt;----------------------+
<span id="L1020" class="ln">  1020</span>	 *                                    |  |  RED3  |--------------+    |     [0 0 d1 d0]
<span id="L1021" class="ln">  1021</span>	 *                                    |  +--------+              |    |
<span id="L1022" class="ln">  1022</span>	 *                                    +---&gt;+--------+--------+   |    |
<span id="L1023" class="ln">  1023</span>	 *                                         |   T1   |   T0   |--------+
<span id="L1024" class="ln">  1024</span>	 *                                         +--------+--------+   |    |
<span id="L1025" class="ln">  1025</span>	 *                                   --------------------------- |    |
<span id="L1026" class="ln">  1026</span>	 *                                                               |    |
<span id="L1027" class="ln">  1027</span>	 *                                       +--------+--------+&lt;----+    |
<span id="L1028" class="ln">  1028</span>	 *                                       |  RED2  |  RED1  |          |
<span id="L1029" class="ln">  1029</span>	 *                                       +--------+--------+          |
<span id="L1030" class="ln">  1030</span>	 *                                      ---+--------+--------+&lt;-------+
<span id="L1031" class="ln">  1031</span>	 *                                       T2|   T1   |   T0   |            (H1P-H1P-H00RRAY!)
<span id="L1032" class="ln">  1032</span>	 *                                      ---+--------+--------+
<span id="L1033" class="ln">  1033</span>	 *
<span id="L1034" class="ln">  1034</span>	 * Last &#39;group&#39; needs to RED2||RED1 shifted less
<span id="L1035" class="ln">  1035</span>	 */
<span id="L1036" class="ln">  1036</span>	TEXT p256MulInternal&lt;&gt;(SB), NOSPLIT, $0-0
<span id="L1037" class="ln">  1037</span>		VL 32(CPOOL), SEL1
<span id="L1038" class="ln">  1038</span>		VL 48(CPOOL), SEL2
<span id="L1039" class="ln">  1039</span>		VL 64(CPOOL), SEL3
<span id="L1040" class="ln">  1040</span>		VL 80(CPOOL), SEL4
<span id="L1041" class="ln">  1041</span>	
<span id="L1042" class="ln">  1042</span>		// ---------------------------------------------------
<span id="L1043" class="ln">  1043</span>	
<span id="L1044" class="ln">  1044</span>		VREPF $3, Y0, YDIG
<span id="L1045" class="ln">  1045</span>		VMLHF X0, YDIG, ADD1H
<span id="L1046" class="ln">  1046</span>		VMLHF X1, YDIG, ADD2H
<span id="L1047" class="ln">  1047</span>		VMLF  X0, YDIG, ADD1
<span id="L1048" class="ln">  1048</span>		VMLF  X1, YDIG, ADD2
<span id="L1049" class="ln">  1049</span>	
<span id="L1050" class="ln">  1050</span>		VREPF  $2, Y0, YDIG
<span id="L1051" class="ln">  1051</span>		VMALF  X0, YDIG, ADD1H, ADD3
<span id="L1052" class="ln">  1052</span>		VMALF  X1, YDIG, ADD2H, ADD4
<span id="L1053" class="ln">  1053</span>		VMALHF X0, YDIG, ADD1H, ADD3H // ADD1H Free
<span id="L1054" class="ln">  1054</span>		VMALHF X1, YDIG, ADD2H, ADD4H // ADD2H Free
<span id="L1055" class="ln">  1055</span>	
<span id="L1056" class="ln">  1056</span>		VZERO ZER
<span id="L1057" class="ln">  1057</span>		VL    32(CPOOL), SEL1
<span id="L1058" class="ln">  1058</span>		VPERM ZER, ADD1, SEL1, RED3 // [d0 0 0 d0]
<span id="L1059" class="ln">  1059</span>	
<span id="L1060" class="ln">  1060</span>		VSLDB $12, ADD2, ADD1, T0 // ADD1 Free
<span id="L1061" class="ln">  1061</span>		VSLDB $12, ZER, ADD2, T1  // ADD2 Free
<span id="L1062" class="ln">  1062</span>	
<span id="L1063" class="ln">  1063</span>		VACCQ  T0, ADD3, CAR1
<span id="L1064" class="ln">  1064</span>		VAQ    T0, ADD3, T0       // ADD3 Free
<span id="L1065" class="ln">  1065</span>		VACCCQ T1, ADD4, CAR1, T2
<span id="L1066" class="ln">  1066</span>		VACQ   T1, ADD4, CAR1, T1 // ADD4 Free
<span id="L1067" class="ln">  1067</span>	
<span id="L1068" class="ln">  1068</span>		VL    48(CPOOL), SEL2
<span id="L1069" class="ln">  1069</span>		VL    64(CPOOL), SEL3
<span id="L1070" class="ln">  1070</span>		VL    80(CPOOL), SEL4
<span id="L1071" class="ln">  1071</span>		VPERM RED3, T0, SEL2, RED1 // [d0  0 d1 d0]
<span id="L1072" class="ln">  1072</span>		VPERM RED3, T0, SEL3, RED2 // [ 0 d1 d0 d1]
<span id="L1073" class="ln">  1073</span>		VPERM RED3, T0, SEL4, RED3 // [ 0  0 d1 d0]
<span id="L1074" class="ln">  1074</span>		VSQ   RED3, RED2, RED2     // Guaranteed not to underflow
<span id="L1075" class="ln">  1075</span>	
<span id="L1076" class="ln">  1076</span>		VSLDB $12, T1, T0, T0
<span id="L1077" class="ln">  1077</span>		VSLDB $12, T2, T1, T1
<span id="L1078" class="ln">  1078</span>	
<span id="L1079" class="ln">  1079</span>		VACCQ  T0, ADD3H, CAR1
<span id="L1080" class="ln">  1080</span>		VAQ    T0, ADD3H, T0
<span id="L1081" class="ln">  1081</span>		VACCCQ T1, ADD4H, CAR1, T2
<span id="L1082" class="ln">  1082</span>		VACQ   T1, ADD4H, CAR1, T1
<span id="L1083" class="ln">  1083</span>	
<span id="L1084" class="ln">  1084</span>		// ---------------------------------------------------
<span id="L1085" class="ln">  1085</span>	
<span id="L1086" class="ln">  1086</span>		VREPF  $1, Y0, YDIG
<span id="L1087" class="ln">  1087</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L1088" class="ln">  1088</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L1089" class="ln">  1089</span>		VMALF  X0, YDIG, T0, ADD1  // T0 Free-&gt;ADD1
<span id="L1090" class="ln">  1090</span>		VMALF  X1, YDIG, T1, ADD2  // T1 Free-&gt;ADD2
<span id="L1091" class="ln">  1091</span>	
<span id="L1092" class="ln">  1092</span>		VREPF  $0, Y0, YDIG
<span id="L1093" class="ln">  1093</span>		VMALF  X0, YDIG, ADD1H, ADD3
<span id="L1094" class="ln">  1094</span>		VMALF  X1, YDIG, ADD2H, ADD4
<span id="L1095" class="ln">  1095</span>		VMALHF X0, YDIG, ADD1H, ADD3H // ADD1H Free-&gt;ADD3H
<span id="L1096" class="ln">  1096</span>		VMALHF X1, YDIG, ADD2H, ADD4H // ADD2H Free-&gt;ADD4H , YDIG Free-&gt;ZER
<span id="L1097" class="ln">  1097</span>	
<span id="L1098" class="ln">  1098</span>		VZERO ZER
<span id="L1099" class="ln">  1099</span>		VL    32(CPOOL), SEL1
<span id="L1100" class="ln">  1100</span>		VPERM ZER, ADD1, SEL1, RED3 // [d0 0 0 d0]
<span id="L1101" class="ln">  1101</span>	
<span id="L1102" class="ln">  1102</span>		VSLDB $12, ADD2, ADD1, T0 // ADD1 Free-&gt;T0
<span id="L1103" class="ln">  1103</span>		VSLDB $12, T2, ADD2, T1   // ADD2 Free-&gt;T1, T2 Free
<span id="L1104" class="ln">  1104</span>	
<span id="L1105" class="ln">  1105</span>		VACCQ  T0, RED1, CAR1
<span id="L1106" class="ln">  1106</span>		VAQ    T0, RED1, T0
<span id="L1107" class="ln">  1107</span>		VACCCQ T1, RED2, CAR1, T2
<span id="L1108" class="ln">  1108</span>		VACQ   T1, RED2, CAR1, T1
<span id="L1109" class="ln">  1109</span>	
<span id="L1110" class="ln">  1110</span>		VACCQ  T0, ADD3, CAR1
<span id="L1111" class="ln">  1111</span>		VAQ    T0, ADD3, T0
<span id="L1112" class="ln">  1112</span>		VACCCQ T1, ADD4, CAR1, CAR2
<span id="L1113" class="ln">  1113</span>		VACQ   T1, ADD4, CAR1, T1
<span id="L1114" class="ln">  1114</span>		VAQ    T2, CAR2, T2
<span id="L1115" class="ln">  1115</span>	
<span id="L1116" class="ln">  1116</span>		VL    48(CPOOL), SEL2
<span id="L1117" class="ln">  1117</span>		VL    64(CPOOL), SEL3
<span id="L1118" class="ln">  1118</span>		VL    80(CPOOL), SEL4
<span id="L1119" class="ln">  1119</span>		VPERM RED3, T0, SEL2, RED1 // [d0  0 d1 d0]
<span id="L1120" class="ln">  1120</span>		VPERM RED3, T0, SEL3, RED2 // [ 0 d1 d0 d1]
<span id="L1121" class="ln">  1121</span>		VPERM RED3, T0, SEL4, RED3 // [ 0  0 d1 d0]
<span id="L1122" class="ln">  1122</span>		VSQ   RED3, RED2, RED2     // Guaranteed not to underflow
<span id="L1123" class="ln">  1123</span>	
<span id="L1124" class="ln">  1124</span>		VSLDB $12, T1, T0, T0
<span id="L1125" class="ln">  1125</span>		VSLDB $12, T2, T1, T1
<span id="L1126" class="ln">  1126</span>	
<span id="L1127" class="ln">  1127</span>		VACCQ  T0, ADD3H, CAR1
<span id="L1128" class="ln">  1128</span>		VAQ    T0, ADD3H, T0
<span id="L1129" class="ln">  1129</span>		VACCCQ T1, ADD4H, CAR1, T2
<span id="L1130" class="ln">  1130</span>		VACQ   T1, ADD4H, CAR1, T1
<span id="L1131" class="ln">  1131</span>	
<span id="L1132" class="ln">  1132</span>		// ---------------------------------------------------
<span id="L1133" class="ln">  1133</span>	
<span id="L1134" class="ln">  1134</span>		VREPF  $3, Y1, YDIG
<span id="L1135" class="ln">  1135</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L1136" class="ln">  1136</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L1137" class="ln">  1137</span>		VMALF  X0, YDIG, T0, ADD1
<span id="L1138" class="ln">  1138</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L1139" class="ln">  1139</span>	
<span id="L1140" class="ln">  1140</span>		VREPF  $2, Y1, YDIG
<span id="L1141" class="ln">  1141</span>		VMALF  X0, YDIG, ADD1H, ADD3
<span id="L1142" class="ln">  1142</span>		VMALF  X1, YDIG, ADD2H, ADD4
<span id="L1143" class="ln">  1143</span>		VMALHF X0, YDIG, ADD1H, ADD3H // ADD1H Free
<span id="L1144" class="ln">  1144</span>		VMALHF X1, YDIG, ADD2H, ADD4H // ADD2H Free
<span id="L1145" class="ln">  1145</span>	
<span id="L1146" class="ln">  1146</span>		VZERO ZER
<span id="L1147" class="ln">  1147</span>		VL    32(CPOOL), SEL1
<span id="L1148" class="ln">  1148</span>		VPERM ZER, ADD1, SEL1, RED3 // [d0 0 0 d0]
<span id="L1149" class="ln">  1149</span>	
<span id="L1150" class="ln">  1150</span>		VSLDB $12, ADD2, ADD1, T0 // ADD1 Free
<span id="L1151" class="ln">  1151</span>		VSLDB $12, T2, ADD2, T1   // ADD2 Free
<span id="L1152" class="ln">  1152</span>	
<span id="L1153" class="ln">  1153</span>		VACCQ  T0, RED1, CAR1
<span id="L1154" class="ln">  1154</span>		VAQ    T0, RED1, T0
<span id="L1155" class="ln">  1155</span>		VACCCQ T1, RED2, CAR1, T2
<span id="L1156" class="ln">  1156</span>		VACQ   T1, RED2, CAR1, T1
<span id="L1157" class="ln">  1157</span>	
<span id="L1158" class="ln">  1158</span>		VACCQ  T0, ADD3, CAR1
<span id="L1159" class="ln">  1159</span>		VAQ    T0, ADD3, T0
<span id="L1160" class="ln">  1160</span>		VACCCQ T1, ADD4, CAR1, CAR2
<span id="L1161" class="ln">  1161</span>		VACQ   T1, ADD4, CAR1, T1
<span id="L1162" class="ln">  1162</span>		VAQ    T2, CAR2, T2
<span id="L1163" class="ln">  1163</span>	
<span id="L1164" class="ln">  1164</span>		VL    48(CPOOL), SEL2
<span id="L1165" class="ln">  1165</span>		VL    64(CPOOL), SEL3
<span id="L1166" class="ln">  1166</span>		VL    80(CPOOL), SEL4
<span id="L1167" class="ln">  1167</span>		VPERM RED3, T0, SEL2, RED1 // [d0  0 d1 d0]
<span id="L1168" class="ln">  1168</span>		VPERM RED3, T0, SEL3, RED2 // [ 0 d1 d0 d1]
<span id="L1169" class="ln">  1169</span>		VPERM RED3, T0, SEL4, RED3 // [ 0  0 d1 d0]
<span id="L1170" class="ln">  1170</span>		VSQ   RED3, RED2, RED2     // Guaranteed not to underflow
<span id="L1171" class="ln">  1171</span>	
<span id="L1172" class="ln">  1172</span>		VSLDB $12, T1, T0, T0
<span id="L1173" class="ln">  1173</span>		VSLDB $12, T2, T1, T1
<span id="L1174" class="ln">  1174</span>	
<span id="L1175" class="ln">  1175</span>		VACCQ  T0, ADD3H, CAR1
<span id="L1176" class="ln">  1176</span>		VAQ    T0, ADD3H, T0
<span id="L1177" class="ln">  1177</span>		VACCCQ T1, ADD4H, CAR1, T2
<span id="L1178" class="ln">  1178</span>		VACQ   T1, ADD4H, CAR1, T1
<span id="L1179" class="ln">  1179</span>	
<span id="L1180" class="ln">  1180</span>		// ---------------------------------------------------
<span id="L1181" class="ln">  1181</span>	
<span id="L1182" class="ln">  1182</span>		VREPF  $1, Y1, YDIG
<span id="L1183" class="ln">  1183</span>		VMALHF X0, YDIG, T0, ADD1H
<span id="L1184" class="ln">  1184</span>		VMALHF X1, YDIG, T1, ADD2H
<span id="L1185" class="ln">  1185</span>		VMALF  X0, YDIG, T0, ADD1
<span id="L1186" class="ln">  1186</span>		VMALF  X1, YDIG, T1, ADD2
<span id="L1187" class="ln">  1187</span>	
<span id="L1188" class="ln">  1188</span>		VREPF  $0, Y1, YDIG
<span id="L1189" class="ln">  1189</span>		VMALF  X0, YDIG, ADD1H, ADD3
<span id="L1190" class="ln">  1190</span>		VMALF  X1, YDIG, ADD2H, ADD4
<span id="L1191" class="ln">  1191</span>		VMALHF X0, YDIG, ADD1H, ADD3H
<span id="L1192" class="ln">  1192</span>		VMALHF X1, YDIG, ADD2H, ADD4H
<span id="L1193" class="ln">  1193</span>	
<span id="L1194" class="ln">  1194</span>		VZERO ZER
<span id="L1195" class="ln">  1195</span>		VL    32(CPOOL), SEL1
<span id="L1196" class="ln">  1196</span>		VPERM ZER, ADD1, SEL1, RED3 // [d0 0 0 d0]
<span id="L1197" class="ln">  1197</span>	
<span id="L1198" class="ln">  1198</span>		VSLDB $12, ADD2, ADD1, T0
<span id="L1199" class="ln">  1199</span>		VSLDB $12, T2, ADD2, T1
<span id="L1200" class="ln">  1200</span>	
<span id="L1201" class="ln">  1201</span>		VACCQ  T0, RED1, CAR1
<span id="L1202" class="ln">  1202</span>		VAQ    T0, RED1, T0
<span id="L1203" class="ln">  1203</span>		VACCCQ T1, RED2, CAR1, T2
<span id="L1204" class="ln">  1204</span>		VACQ   T1, RED2, CAR1, T1
<span id="L1205" class="ln">  1205</span>	
<span id="L1206" class="ln">  1206</span>		VACCQ  T0, ADD3, CAR1
<span id="L1207" class="ln">  1207</span>		VAQ    T0, ADD3, T0
<span id="L1208" class="ln">  1208</span>		VACCCQ T1, ADD4, CAR1, CAR2
<span id="L1209" class="ln">  1209</span>		VACQ   T1, ADD4, CAR1, T1
<span id="L1210" class="ln">  1210</span>		VAQ    T2, CAR2, T2
<span id="L1211" class="ln">  1211</span>	
<span id="L1212" class="ln">  1212</span>		VL    96(CPOOL), SEL5
<span id="L1213" class="ln">  1213</span>		VL    112(CPOOL), SEL6
<span id="L1214" class="ln">  1214</span>		VPERM T0, RED3, SEL5, RED2 // [d1 d0 d1 d0]
<span id="L1215" class="ln">  1215</span>		VPERM T0, RED3, SEL6, RED1 // [ 0 d1 d0  0]
<span id="L1216" class="ln">  1216</span>		VSQ   RED1, RED2, RED2     // Guaranteed not to underflow
<span id="L1217" class="ln">  1217</span>	
<span id="L1218" class="ln">  1218</span>		VSLDB $12, T1, T0, T0
<span id="L1219" class="ln">  1219</span>		VSLDB $12, T2, T1, T1
<span id="L1220" class="ln">  1220</span>	
<span id="L1221" class="ln">  1221</span>		VACCQ  T0, ADD3H, CAR1
<span id="L1222" class="ln">  1222</span>		VAQ    T0, ADD3H, T0
<span id="L1223" class="ln">  1223</span>		VACCCQ T1, ADD4H, CAR1, T2
<span id="L1224" class="ln">  1224</span>		VACQ   T1, ADD4H, CAR1, T1
<span id="L1225" class="ln">  1225</span>	
<span id="L1226" class="ln">  1226</span>		VACCQ  T0, RED1, CAR1
<span id="L1227" class="ln">  1227</span>		VAQ    T0, RED1, T0
<span id="L1228" class="ln">  1228</span>		VACCCQ T1, RED2, CAR1, CAR2
<span id="L1229" class="ln">  1229</span>		VACQ   T1, RED2, CAR1, T1
<span id="L1230" class="ln">  1230</span>		VAQ    T2, CAR2, T2
<span id="L1231" class="ln">  1231</span>	
<span id="L1232" class="ln">  1232</span>		// ---------------------------------------------------
<span id="L1233" class="ln">  1233</span>	
<span id="L1234" class="ln">  1234</span>		VZERO   RED3
<span id="L1235" class="ln">  1235</span>		VSCBIQ  P0, T0, CAR1
<span id="L1236" class="ln">  1236</span>		VSQ     P0, T0, ADD1H
<span id="L1237" class="ln">  1237</span>		VSBCBIQ T1, P1, CAR1, CAR2
<span id="L1238" class="ln">  1238</span>		VSBIQ   T1, P1, CAR1, ADD2H
<span id="L1239" class="ln">  1239</span>		VSBIQ   T2, RED3, CAR2, T2
<span id="L1240" class="ln">  1240</span>	
<span id="L1241" class="ln">  1241</span>		// what output to use, ADD2H||ADD1H or T1||T0?
<span id="L1242" class="ln">  1242</span>		VSEL T0, ADD1H, T2, T0
<span id="L1243" class="ln">  1243</span>		VSEL T1, ADD2H, T2, T1
<span id="L1244" class="ln">  1244</span>		RET
<span id="L1245" class="ln">  1245</span>	
<span id="L1246" class="ln">  1246</span>	#undef CPOOL
<span id="L1247" class="ln">  1247</span>	
<span id="L1248" class="ln">  1248</span>	#undef X0
<span id="L1249" class="ln">  1249</span>	#undef X1
<span id="L1250" class="ln">  1250</span>	#undef Y0
<span id="L1251" class="ln">  1251</span>	#undef Y1
<span id="L1252" class="ln">  1252</span>	#undef T0
<span id="L1253" class="ln">  1253</span>	#undef T1
<span id="L1254" class="ln">  1254</span>	#undef P0
<span id="L1255" class="ln">  1255</span>	#undef P1
<span id="L1256" class="ln">  1256</span>	
<span id="L1257" class="ln">  1257</span>	#undef SEL1
<span id="L1258" class="ln">  1258</span>	#undef SEL2
<span id="L1259" class="ln">  1259</span>	#undef SEL3
<span id="L1260" class="ln">  1260</span>	#undef SEL4
<span id="L1261" class="ln">  1261</span>	#undef SEL5
<span id="L1262" class="ln">  1262</span>	#undef SEL6
<span id="L1263" class="ln">  1263</span>	
<span id="L1264" class="ln">  1264</span>	#undef YDIG
<span id="L1265" class="ln">  1265</span>	#undef ADD1H
<span id="L1266" class="ln">  1266</span>	#undef ADD2H
<span id="L1267" class="ln">  1267</span>	#undef ADD3
<span id="L1268" class="ln">  1268</span>	#undef ADD4
<span id="L1269" class="ln">  1269</span>	#undef RED1
<span id="L1270" class="ln">  1270</span>	#undef RED2
<span id="L1271" class="ln">  1271</span>	#undef RED3
<span id="L1272" class="ln">  1272</span>	#undef T2
<span id="L1273" class="ln">  1273</span>	#undef ADD1
<span id="L1274" class="ln">  1274</span>	#undef ADD2
<span id="L1275" class="ln">  1275</span>	#undef ADD3H
<span id="L1276" class="ln">  1276</span>	#undef ADD4H
<span id="L1277" class="ln">  1277</span>	#undef ZER
<span id="L1278" class="ln">  1278</span>	#undef CAR1
<span id="L1279" class="ln">  1279</span>	#undef CAR2
<span id="L1280" class="ln">  1280</span>	
<span id="L1281" class="ln">  1281</span>	#define p256SubInternal(T1, T0, X1, X0, Y1, Y0) \
<span id="L1282" class="ln">  1282</span>		VZERO   ZER                \
<span id="L1283" class="ln">  1283</span>		VSCBIQ  Y0, X0, CAR1       \
<span id="L1284" class="ln">  1284</span>		VSQ     Y0, X0, T0         \
<span id="L1285" class="ln">  1285</span>		VSBCBIQ X1, Y1, CAR1, SEL1 \
<span id="L1286" class="ln">  1286</span>		VSBIQ   X1, Y1, CAR1, T1   \
<span id="L1287" class="ln">  1287</span>		VSQ     SEL1, ZER, SEL1    \
<span id="L1288" class="ln">  1288</span>		                           \
<span id="L1289" class="ln">  1289</span>		VACCQ   T0, PL, CAR1       \
<span id="L1290" class="ln">  1290</span>		VAQ     T0, PL, TT0        \
<span id="L1291" class="ln">  1291</span>		VACQ    T1, PH, CAR1, TT1  \
<span id="L1292" class="ln">  1292</span>		                           \
<span id="L1293" class="ln">  1293</span>		VSEL    T0, TT0, SEL1, T0  \
<span id="L1294" class="ln">  1294</span>		VSEL    T1, TT1, SEL1, T1  \
<span id="L1295" class="ln">  1295</span>	
<span id="L1296" class="ln">  1296</span>	#define p256AddInternal(T1, T0, X1, X0, Y1, Y0) \
<span id="L1297" class="ln">  1297</span>		VACCQ   X0, Y0, CAR1        \
<span id="L1298" class="ln">  1298</span>		VAQ     X0, Y0, T0          \
<span id="L1299" class="ln">  1299</span>		VACCCQ  X1, Y1, CAR1, T2    \
<span id="L1300" class="ln">  1300</span>		VACQ    X1, Y1, CAR1, T1    \
<span id="L1301" class="ln">  1301</span>		                            \
<span id="L1302" class="ln">  1302</span>		VZERO   ZER                 \
<span id="L1303" class="ln">  1303</span>		VSCBIQ  PL, T0, CAR1        \
<span id="L1304" class="ln">  1304</span>		VSQ     PL, T0, TT0         \
<span id="L1305" class="ln">  1305</span>		VSBCBIQ T1, PH, CAR1, CAR2  \
<span id="L1306" class="ln">  1306</span>		VSBIQ   T1, PH, CAR1, TT1   \
<span id="L1307" class="ln">  1307</span>		VSBIQ   T2, ZER, CAR2, SEL1 \
<span id="L1308" class="ln">  1308</span>		                            \
<span id="L1309" class="ln">  1309</span>		VSEL    T0, TT0, SEL1, T0   \
<span id="L1310" class="ln">  1310</span>		VSEL    T1, TT1, SEL1, T1
<span id="L1311" class="ln">  1311</span>	
<span id="L1312" class="ln">  1312</span>	#define p256HalfInternal(T1, T0, X1, X0) \
<span id="L1313" class="ln">  1313</span>		VZERO  ZER                \
<span id="L1314" class="ln">  1314</span>		VSBIQ  ZER, ZER, X0, SEL1 \
<span id="L1315" class="ln">  1315</span>		                          \
<span id="L1316" class="ln">  1316</span>		VACCQ  X0, PL, CAR1       \
<span id="L1317" class="ln">  1317</span>		VAQ    X0, PL, T0         \
<span id="L1318" class="ln">  1318</span>		VACCCQ X1, PH, CAR1, T2   \
<span id="L1319" class="ln">  1319</span>		VACQ   X1, PH, CAR1, T1   \
<span id="L1320" class="ln">  1320</span>		                          \
<span id="L1321" class="ln">  1321</span>		VSEL   X0, T0, SEL1, T0   \
<span id="L1322" class="ln">  1322</span>		VSEL   X1, T1, SEL1, T1   \
<span id="L1323" class="ln">  1323</span>		VSEL   ZER, T2, SEL1, T2  \
<span id="L1324" class="ln">  1324</span>		                          \
<span id="L1325" class="ln">  1325</span>		VSLDB  $15, T2, ZER, TT1  \
<span id="L1326" class="ln">  1326</span>		VSLDB  $15, T1, ZER, TT0  \
<span id="L1327" class="ln">  1327</span>		VREPIB $1, SEL1           \
<span id="L1328" class="ln">  1328</span>		VSRL   SEL1, T0, T0       \
<span id="L1329" class="ln">  1329</span>		VSRL   SEL1, T1, T1       \
<span id="L1330" class="ln">  1330</span>		VREPIB $7, SEL1           \
<span id="L1331" class="ln">  1331</span>		VSL    SEL1, TT0, TT0     \
<span id="L1332" class="ln">  1332</span>		VSL    SEL1, TT1, TT1     \
<span id="L1333" class="ln">  1333</span>		VO     T0, TT0, T0        \
<span id="L1334" class="ln">  1334</span>		VO     T1, TT1, T1
<span id="L1335" class="ln">  1335</span>	
<span id="L1336" class="ln">  1336</span>	// ---------------------------------------
<span id="L1337" class="ln">  1337</span>	// func p256MulAsm(res, in1, in2 []byte)
<span id="L1338" class="ln">  1338</span>	#define res_ptr R1
<span id="L1339" class="ln">  1339</span>	#define x_ptr   R2
<span id="L1340" class="ln">  1340</span>	#define y_ptr   R3
<span id="L1341" class="ln">  1341</span>	#define CPOOL   R4
<span id="L1342" class="ln">  1342</span>	
<span id="L1343" class="ln">  1343</span>	// Parameters
<span id="L1344" class="ln">  1344</span>	#define X0    V0
<span id="L1345" class="ln">  1345</span>	#define X1    V1
<span id="L1346" class="ln">  1346</span>	#define Y0    V2
<span id="L1347" class="ln">  1347</span>	#define Y1    V3
<span id="L1348" class="ln">  1348</span>	#define T0    V4
<span id="L1349" class="ln">  1349</span>	#define T1    V5
<span id="L1350" class="ln">  1350</span>	
<span id="L1351" class="ln">  1351</span>	// Constants
<span id="L1352" class="ln">  1352</span>	#define P0    V30
<span id="L1353" class="ln">  1353</span>	#define P1    V31
<span id="L1354" class="ln">  1354</span>	TEXT ·p256MulAsm(SB), NOSPLIT, $0
<span id="L1355" class="ln">  1355</span>		MOVD res+0(FP), res_ptr
<span id="L1356" class="ln">  1356</span>		MOVD in1+24(FP), x_ptr
<span id="L1357" class="ln">  1357</span>		MOVD in2+48(FP), y_ptr
<span id="L1358" class="ln">  1358</span>	
<span id="L1359" class="ln">  1359</span>		VL (1*16)(x_ptr), X0
<span id="L1360" class="ln">  1360</span>		VL (0*16)(x_ptr), X1
<span id="L1361" class="ln">  1361</span>		VL (1*16)(y_ptr), Y0
<span id="L1362" class="ln">  1362</span>		VL (0*16)(y_ptr), Y1
<span id="L1363" class="ln">  1363</span>	
<span id="L1364" class="ln">  1364</span>		MOVD $p256mul&lt;&gt;+0x00(SB), CPOOL
<span id="L1365" class="ln">  1365</span>		VL   16(CPOOL), P0
<span id="L1366" class="ln">  1366</span>		VL   0(CPOOL), P1
<span id="L1367" class="ln">  1367</span>	
<span id="L1368" class="ln">  1368</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1369" class="ln">  1369</span>	
<span id="L1370" class="ln">  1370</span>		VST T0, (1*16)(res_ptr)
<span id="L1371" class="ln">  1371</span>		VST T1, (0*16)(res_ptr)
<span id="L1372" class="ln">  1372</span>		RET
<span id="L1373" class="ln">  1373</span>	
<span id="L1374" class="ln">  1374</span>	#undef res_ptr
<span id="L1375" class="ln">  1375</span>	#undef x_ptr
<span id="L1376" class="ln">  1376</span>	#undef y_ptr
<span id="L1377" class="ln">  1377</span>	#undef CPOOL
<span id="L1378" class="ln">  1378</span>	
<span id="L1379" class="ln">  1379</span>	#undef X0
<span id="L1380" class="ln">  1380</span>	#undef X1
<span id="L1381" class="ln">  1381</span>	#undef Y0
<span id="L1382" class="ln">  1382</span>	#undef Y1
<span id="L1383" class="ln">  1383</span>	#undef T0
<span id="L1384" class="ln">  1384</span>	#undef T1
<span id="L1385" class="ln">  1385</span>	#undef P0
<span id="L1386" class="ln">  1386</span>	#undef P1
<span id="L1387" class="ln">  1387</span>	
<span id="L1388" class="ln">  1388</span>	// Point add with P2 being affine point
<span id="L1389" class="ln">  1389</span>	// If sign == 1 -&gt; P2 = -P2
<span id="L1390" class="ln">  1390</span>	// If sel == 0 -&gt; P3 = P1
<span id="L1391" class="ln">  1391</span>	// if zero == 0 -&gt; P3 = P2
<span id="L1392" class="ln">  1392</span>	// p256PointAddAffineAsm(P3, P1, P2 *p256Point, sign, sel, zero int)
<span id="L1393" class="ln">  1393</span>	#define P3ptr   R1
<span id="L1394" class="ln">  1394</span>	#define P1ptr   R2
<span id="L1395" class="ln">  1395</span>	#define P2ptr   R3
<span id="L1396" class="ln">  1396</span>	#define CPOOL   R4
<span id="L1397" class="ln">  1397</span>	
<span id="L1398" class="ln">  1398</span>	// Temporaries in REGs
<span id="L1399" class="ln">  1399</span>	#define Y2L    V15
<span id="L1400" class="ln">  1400</span>	#define Y2H    V16
<span id="L1401" class="ln">  1401</span>	#define T1L    V17
<span id="L1402" class="ln">  1402</span>	#define T1H    V18
<span id="L1403" class="ln">  1403</span>	#define T2L    V19
<span id="L1404" class="ln">  1404</span>	#define T2H    V20
<span id="L1405" class="ln">  1405</span>	#define T3L    V21
<span id="L1406" class="ln">  1406</span>	#define T3H    V22
<span id="L1407" class="ln">  1407</span>	#define T4L    V23
<span id="L1408" class="ln">  1408</span>	#define T4H    V24
<span id="L1409" class="ln">  1409</span>	
<span id="L1410" class="ln">  1410</span>	// Temps for Sub and Add
<span id="L1411" class="ln">  1411</span>	#define TT0  V11
<span id="L1412" class="ln">  1412</span>	#define TT1  V12
<span id="L1413" class="ln">  1413</span>	#define T2   V13
<span id="L1414" class="ln">  1414</span>	
<span id="L1415" class="ln">  1415</span>	// p256MulAsm Parameters
<span id="L1416" class="ln">  1416</span>	#define X0    V0
<span id="L1417" class="ln">  1417</span>	#define X1    V1
<span id="L1418" class="ln">  1418</span>	#define Y0    V2
<span id="L1419" class="ln">  1419</span>	#define Y1    V3
<span id="L1420" class="ln">  1420</span>	#define T0    V4
<span id="L1421" class="ln">  1421</span>	#define T1    V5
<span id="L1422" class="ln">  1422</span>	
<span id="L1423" class="ln">  1423</span>	#define PL    V30
<span id="L1424" class="ln">  1424</span>	#define PH    V31
<span id="L1425" class="ln">  1425</span>	
<span id="L1426" class="ln">  1426</span>	// Names for zero/sel selects
<span id="L1427" class="ln">  1427</span>	#define X1L    V0
<span id="L1428" class="ln">  1428</span>	#define X1H    V1
<span id="L1429" class="ln">  1429</span>	#define Y1L    V2 // p256MulAsmParmY
<span id="L1430" class="ln">  1430</span>	#define Y1H    V3 // p256MulAsmParmY
<span id="L1431" class="ln">  1431</span>	#define Z1L    V4
<span id="L1432" class="ln">  1432</span>	#define Z1H    V5
<span id="L1433" class="ln">  1433</span>	#define X2L    V0
<span id="L1434" class="ln">  1434</span>	#define X2H    V1
<span id="L1435" class="ln">  1435</span>	#define Z2L    V4
<span id="L1436" class="ln">  1436</span>	#define Z2H    V5
<span id="L1437" class="ln">  1437</span>	#define X3L    V17 // T1L
<span id="L1438" class="ln">  1438</span>	#define X3H    V18 // T1H
<span id="L1439" class="ln">  1439</span>	#define Y3L    V21 // T3L
<span id="L1440" class="ln">  1440</span>	#define Y3H    V22 // T3H
<span id="L1441" class="ln">  1441</span>	#define Z3L    V28
<span id="L1442" class="ln">  1442</span>	#define Z3H    V29
<span id="L1443" class="ln">  1443</span>	
<span id="L1444" class="ln">  1444</span>	#define ZER   V6
<span id="L1445" class="ln">  1445</span>	#define SEL1  V7
<span id="L1446" class="ln">  1446</span>	#define CAR1  V8
<span id="L1447" class="ln">  1447</span>	#define CAR2  V9
<span id="L1448" class="ln">  1448</span>	/* *
<span id="L1449" class="ln">  1449</span>	 * Three operand formula:
<span id="L1450" class="ln">  1450</span>	 * Source: 2004 Hankerson–Menezes–Vanstone, page 91.
<span id="L1451" class="ln">  1451</span>	 * T1 = Z1²
<span id="L1452" class="ln">  1452</span>	 * T2 = T1*Z1
<span id="L1453" class="ln">  1453</span>	 * T1 = T1*X2
<span id="L1454" class="ln">  1454</span>	 * T2 = T2*Y2
<span id="L1455" class="ln">  1455</span>	 * T1 = T1-X1
<span id="L1456" class="ln">  1456</span>	 * T2 = T2-Y1
<span id="L1457" class="ln">  1457</span>	 * Z3 = Z1*T1
<span id="L1458" class="ln">  1458</span>	 * T3 = T1²
<span id="L1459" class="ln">  1459</span>	 * T4 = T3*T1
<span id="L1460" class="ln">  1460</span>	 * T3 = T3*X1
<span id="L1461" class="ln">  1461</span>	 * T1 = 2*T3
<span id="L1462" class="ln">  1462</span>	 * X3 = T2²
<span id="L1463" class="ln">  1463</span>	 * X3 = X3-T1
<span id="L1464" class="ln">  1464</span>	 * X3 = X3-T4
<span id="L1465" class="ln">  1465</span>	 * T3 = T3-X3
<span id="L1466" class="ln">  1466</span>	 * T3 = T3*T2
<span id="L1467" class="ln">  1467</span>	 * T4 = T4*Y1
<span id="L1468" class="ln">  1468</span>	 * Y3 = T3-T4
<span id="L1469" class="ln">  1469</span>	
<span id="L1470" class="ln">  1470</span>	 * Three operand formulas, but with MulInternal X,Y used to store temps
<span id="L1471" class="ln">  1471</span>	X=Z1; Y=Z1; MUL;T-   // T1 = Z1²      T1
<span id="L1472" class="ln">  1472</span>	X=T ; Y-  ; MUL;T2=T // T2 = T1*Z1    T1   T2
<span id="L1473" class="ln">  1473</span>	X-  ; Y=X2; MUL;T1=T // T1 = T1*X2    T1   T2
<span id="L1474" class="ln">  1474</span>	X=T2; Y=Y2; MUL;T-   // T2 = T2*Y2    T1   T2
<span id="L1475" class="ln">  1475</span>	SUB(T2&lt;T-Y1)         // T2 = T2-Y1    T1   T2
<span id="L1476" class="ln">  1476</span>	SUB(Y&lt;T1-X1)         // T1 = T1-X1    T1   T2
<span id="L1477" class="ln">  1477</span>	X=Z1; Y- ;  MUL;Z3:=T// Z3 = Z1*T1         T2
<span id="L1478" class="ln">  1478</span>	X=Y;  Y- ;  MUL;X=T  // T3 = T1*T1         T2
<span id="L1479" class="ln">  1479</span>	X- ;  Y- ;  MUL;T4=T // T4 = T3*T1         T2        T4
<span id="L1480" class="ln">  1480</span>	X- ;  Y=X1; MUL;T3=T // T3 = T3*X1         T2   T3   T4
<span id="L1481" class="ln">  1481</span>	ADD(T1&lt;T+T)          // T1 = T3+T3    T1   T2   T3   T4
<span id="L1482" class="ln">  1482</span>	X=T2; Y=T2; MUL;T-   // X3 = T2*T2    T1   T2   T3   T4
<span id="L1483" class="ln">  1483</span>	SUB(T&lt;T-T1)          // X3 = X3-T1    T1   T2   T3   T4
<span id="L1484" class="ln">  1484</span>	SUB(T&lt;T-T4) X3:=T    // X3 = X3-T4         T2   T3   T4
<span id="L1485" class="ln">  1485</span>	SUB(X&lt;T3-T)          // T3 = T3-X3         T2   T3   T4
<span id="L1486" class="ln">  1486</span>	X- ;  Y- ;  MUL;T3=T // T3 = T3*T2         T2   T3   T4
<span id="L1487" class="ln">  1487</span>	X=T4; Y=Y1; MUL;T-   // T4 = T4*Y1              T3   T4
<span id="L1488" class="ln">  1488</span>	SUB(T&lt;T3-T) Y3:=T    // Y3 = T3-T4              T3   T4
<span id="L1489" class="ln">  1489</span>	
<span id="L1490" class="ln">  1490</span>		*/
<span id="L1491" class="ln">  1491</span>	TEXT ·p256PointAddAffineAsm(SB), NOSPLIT, $0
<span id="L1492" class="ln">  1492</span>		MOVD P3+0(FP), P3ptr
<span id="L1493" class="ln">  1493</span>		MOVD P1+8(FP), P1ptr
<span id="L1494" class="ln">  1494</span>		MOVD P2+16(FP), P2ptr
<span id="L1495" class="ln">  1495</span>	
<span id="L1496" class="ln">  1496</span>		MOVD $p256mul&lt;&gt;+0x00(SB), CPOOL
<span id="L1497" class="ln">  1497</span>		VL   16(CPOOL), PL
<span id="L1498" class="ln">  1498</span>		VL   0(CPOOL), PH
<span id="L1499" class="ln">  1499</span>	
<span id="L1500" class="ln">  1500</span>		//	if (sign == 1) {
<span id="L1501" class="ln">  1501</span>		//		Y2 = fromBig(new(big.Int).Mod(new(big.Int).Sub(p256.P, new(big.Int).SetBytes(Y2)), p256.P)) // Y2  = P-Y2
<span id="L1502" class="ln">  1502</span>		//	}
<span id="L1503" class="ln">  1503</span>	
<span id="L1504" class="ln">  1504</span>		VL 32(P2ptr), Y2H
<span id="L1505" class="ln">  1505</span>		VL 48(P2ptr), Y2L
<span id="L1506" class="ln">  1506</span>	
<span id="L1507" class="ln">  1507</span>		VLREPG sign+24(FP), SEL1
<span id="L1508" class="ln">  1508</span>		VZERO  ZER
<span id="L1509" class="ln">  1509</span>		VCEQG  SEL1, ZER, SEL1
<span id="L1510" class="ln">  1510</span>	
<span id="L1511" class="ln">  1511</span>		VSCBIQ Y2L, PL, CAR1
<span id="L1512" class="ln">  1512</span>		VSQ    Y2L, PL, T1L
<span id="L1513" class="ln">  1513</span>		VSBIQ  PH, Y2H, CAR1, T1H
<span id="L1514" class="ln">  1514</span>	
<span id="L1515" class="ln">  1515</span>		VSEL Y2L, T1L, SEL1, Y2L
<span id="L1516" class="ln">  1516</span>		VSEL Y2H, T1H, SEL1, Y2H
<span id="L1517" class="ln">  1517</span>	
<span id="L1518" class="ln">  1518</span>	/* *
<span id="L1519" class="ln">  1519</span>	 * Three operand formula:
<span id="L1520" class="ln">  1520</span>	 * Source: 2004 Hankerson–Menezes–Vanstone, page 91.
<span id="L1521" class="ln">  1521</span>	 */
<span id="L1522" class="ln">  1522</span>		// X=Z1; Y=Z1; MUL; T-   // T1 = Z1²      T1
<span id="L1523" class="ln">  1523</span>		VL   64(P1ptr), X1       // Z1H
<span id="L1524" class="ln">  1524</span>		VL   80(P1ptr), X0       // Z1L
<span id="L1525" class="ln">  1525</span>		VLR  X0, Y0
<span id="L1526" class="ln">  1526</span>		VLR  X1, Y1
<span id="L1527" class="ln">  1527</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1528" class="ln">  1528</span>	
<span id="L1529" class="ln">  1529</span>		// X=T ; Y-  ; MUL; T2=T // T2 = T1*Z1    T1   T2
<span id="L1530" class="ln">  1530</span>		VLR  T0, X0
<span id="L1531" class="ln">  1531</span>		VLR  T1, X1
<span id="L1532" class="ln">  1532</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1533" class="ln">  1533</span>		VLR  T0, T2L
<span id="L1534" class="ln">  1534</span>		VLR  T1, T2H
<span id="L1535" class="ln">  1535</span>	
<span id="L1536" class="ln">  1536</span>		// X-  ; Y=X2; MUL; T1=T // T1 = T1*X2    T1   T2
<span id="L1537" class="ln">  1537</span>		VL   0(P2ptr), Y1        // X2H
<span id="L1538" class="ln">  1538</span>		VL   16(P2ptr), Y0       // X2L
<span id="L1539" class="ln">  1539</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1540" class="ln">  1540</span>		VLR  T0, T1L
<span id="L1541" class="ln">  1541</span>		VLR  T1, T1H
<span id="L1542" class="ln">  1542</span>	
<span id="L1543" class="ln">  1543</span>		// X=T2; Y=Y2; MUL; T-   // T2 = T2*Y2    T1   T2
<span id="L1544" class="ln">  1544</span>		VLR  T2L, X0
<span id="L1545" class="ln">  1545</span>		VLR  T2H, X1
<span id="L1546" class="ln">  1546</span>		VLR  Y2L, Y0
<span id="L1547" class="ln">  1547</span>		VLR  Y2H, Y1
<span id="L1548" class="ln">  1548</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1549" class="ln">  1549</span>	
<span id="L1550" class="ln">  1550</span>		// SUB(T2&lt;T-Y1)          // T2 = T2-Y1    T1   T2
<span id="L1551" class="ln">  1551</span>		VL 32(P1ptr), Y1H
<span id="L1552" class="ln">  1552</span>		VL 48(P1ptr), Y1L
<span id="L1553" class="ln">  1553</span>		p256SubInternal(T2H,T2L,T1,T0,Y1H,Y1L)
<span id="L1554" class="ln">  1554</span>	
<span id="L1555" class="ln">  1555</span>		// SUB(Y&lt;T1-X1)          // T1 = T1-X1    T1   T2
<span id="L1556" class="ln">  1556</span>		VL 0(P1ptr), X1H
<span id="L1557" class="ln">  1557</span>		VL 16(P1ptr), X1L
<span id="L1558" class="ln">  1558</span>		p256SubInternal(Y1,Y0,T1H,T1L,X1H,X1L)
<span id="L1559" class="ln">  1559</span>	
<span id="L1560" class="ln">  1560</span>		// X=Z1; Y- ;  MUL; Z3:=T// Z3 = Z1*T1         T2
<span id="L1561" class="ln">  1561</span>		VL   64(P1ptr), X1       // Z1H
<span id="L1562" class="ln">  1562</span>		VL   80(P1ptr), X0       // Z1L
<span id="L1563" class="ln">  1563</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1564" class="ln">  1564</span>	
<span id="L1565" class="ln">  1565</span>		// VST T1, 64(P3ptr)
<span id="L1566" class="ln">  1566</span>		// VST T0, 80(P3ptr)
<span id="L1567" class="ln">  1567</span>		VLR T0, Z3L
<span id="L1568" class="ln">  1568</span>		VLR T1, Z3H
<span id="L1569" class="ln">  1569</span>	
<span id="L1570" class="ln">  1570</span>		// X=Y;  Y- ;  MUL; X=T  // T3 = T1*T1         T2
<span id="L1571" class="ln">  1571</span>		VLR  Y0, X0
<span id="L1572" class="ln">  1572</span>		VLR  Y1, X1
<span id="L1573" class="ln">  1573</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1574" class="ln">  1574</span>		VLR  T0, X0
<span id="L1575" class="ln">  1575</span>		VLR  T1, X1
<span id="L1576" class="ln">  1576</span>	
<span id="L1577" class="ln">  1577</span>		// X- ;  Y- ;  MUL; T4=T // T4 = T3*T1         T2        T4
<span id="L1578" class="ln">  1578</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1579" class="ln">  1579</span>		VLR  T0, T4L
<span id="L1580" class="ln">  1580</span>		VLR  T1, T4H
<span id="L1581" class="ln">  1581</span>	
<span id="L1582" class="ln">  1582</span>		// X- ;  Y=X1; MUL; T3=T // T3 = T3*X1         T2   T3   T4
<span id="L1583" class="ln">  1583</span>		VL   0(P1ptr), Y1        // X1H
<span id="L1584" class="ln">  1584</span>		VL   16(P1ptr), Y0       // X1L
<span id="L1585" class="ln">  1585</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1586" class="ln">  1586</span>		VLR  T0, T3L
<span id="L1587" class="ln">  1587</span>		VLR  T1, T3H
<span id="L1588" class="ln">  1588</span>	
<span id="L1589" class="ln">  1589</span>		// ADD(T1&lt;T+T)           // T1 = T3+T3    T1   T2   T3   T4
<span id="L1590" class="ln">  1590</span>		p256AddInternal(T1H,T1L, T1,T0,T1,T0)
<span id="L1591" class="ln">  1591</span>	
<span id="L1592" class="ln">  1592</span>		// X=T2; Y=T2; MUL; T-   // X3 = T2*T2    T1   T2   T3   T4
<span id="L1593" class="ln">  1593</span>		VLR  T2L, X0
<span id="L1594" class="ln">  1594</span>		VLR  T2H, X1
<span id="L1595" class="ln">  1595</span>		VLR  T2L, Y0
<span id="L1596" class="ln">  1596</span>		VLR  T2H, Y1
<span id="L1597" class="ln">  1597</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1598" class="ln">  1598</span>	
<span id="L1599" class="ln">  1599</span>		// SUB(T&lt;T-T1)           // X3 = X3-T1    T1   T2   T3   T4  (T1 = X3)
<span id="L1600" class="ln">  1600</span>		p256SubInternal(T1,T0,T1,T0,T1H,T1L)
<span id="L1601" class="ln">  1601</span>	
<span id="L1602" class="ln">  1602</span>		// SUB(T&lt;T-T4) X3:=T     // X3 = X3-T4         T2   T3   T4
<span id="L1603" class="ln">  1603</span>		p256SubInternal(T1,T0,T1,T0,T4H,T4L)
<span id="L1604" class="ln">  1604</span>		VLR T0, X3L
<span id="L1605" class="ln">  1605</span>		VLR T1, X3H
<span id="L1606" class="ln">  1606</span>	
<span id="L1607" class="ln">  1607</span>		// SUB(X&lt;T3-T)           // T3 = T3-X3         T2   T3   T4
<span id="L1608" class="ln">  1608</span>		p256SubInternal(X1,X0,T3H,T3L,T1,T0)
<span id="L1609" class="ln">  1609</span>	
<span id="L1610" class="ln">  1610</span>		// X- ;  Y- ;  MUL; T3=T // T3 = T3*T2         T2   T3   T4
<span id="L1611" class="ln">  1611</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1612" class="ln">  1612</span>		VLR  T0, T3L
<span id="L1613" class="ln">  1613</span>		VLR  T1, T3H
<span id="L1614" class="ln">  1614</span>	
<span id="L1615" class="ln">  1615</span>		// X=T4; Y=Y1; MUL; T-   // T4 = T4*Y1              T3   T4
<span id="L1616" class="ln">  1616</span>		VLR  T4L, X0
<span id="L1617" class="ln">  1617</span>		VLR  T4H, X1
<span id="L1618" class="ln">  1618</span>		VL   32(P1ptr), Y1       // Y1H
<span id="L1619" class="ln">  1619</span>		VL   48(P1ptr), Y0       // Y1L
<span id="L1620" class="ln">  1620</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1621" class="ln">  1621</span>	
<span id="L1622" class="ln">  1622</span>		// SUB(T&lt;T3-T) Y3:=T     // Y3 = T3-T4              T3   T4  (T3 = Y3)
<span id="L1623" class="ln">  1623</span>		p256SubInternal(Y3H,Y3L,T3H,T3L,T1,T0)
<span id="L1624" class="ln">  1624</span>	
<span id="L1625" class="ln">  1625</span>		//	if (sel == 0) {
<span id="L1626" class="ln">  1626</span>		//		copy(P3.x[:], X1)
<span id="L1627" class="ln">  1627</span>		//		copy(P3.y[:], Y1)
<span id="L1628" class="ln">  1628</span>		//		copy(P3.z[:], Z1)
<span id="L1629" class="ln">  1629</span>		//	}
<span id="L1630" class="ln">  1630</span>	
<span id="L1631" class="ln">  1631</span>		VL 0(P1ptr), X1H
<span id="L1632" class="ln">  1632</span>		VL 16(P1ptr), X1L
<span id="L1633" class="ln">  1633</span>	
<span id="L1634" class="ln">  1634</span>		// Y1 already loaded, left over from addition
<span id="L1635" class="ln">  1635</span>		VL 64(P1ptr), Z1H
<span id="L1636" class="ln">  1636</span>		VL 80(P1ptr), Z1L
<span id="L1637" class="ln">  1637</span>	
<span id="L1638" class="ln">  1638</span>		VLREPG sel+32(FP), SEL1
<span id="L1639" class="ln">  1639</span>		VZERO  ZER
<span id="L1640" class="ln">  1640</span>		VCEQG  SEL1, ZER, SEL1
<span id="L1641" class="ln">  1641</span>	
<span id="L1642" class="ln">  1642</span>		VSEL X1L, X3L, SEL1, X3L
<span id="L1643" class="ln">  1643</span>		VSEL X1H, X3H, SEL1, X3H
<span id="L1644" class="ln">  1644</span>		VSEL Y1L, Y3L, SEL1, Y3L
<span id="L1645" class="ln">  1645</span>		VSEL Y1H, Y3H, SEL1, Y3H
<span id="L1646" class="ln">  1646</span>		VSEL Z1L, Z3L, SEL1, Z3L
<span id="L1647" class="ln">  1647</span>		VSEL Z1H, Z3H, SEL1, Z3H
<span id="L1648" class="ln">  1648</span>	
<span id="L1649" class="ln">  1649</span>		//	if (zero == 0) {
<span id="L1650" class="ln">  1650</span>		//		copy(P3.x[:], X2)
<span id="L1651" class="ln">  1651</span>		//		copy(P3.y[:], Y2)
<span id="L1652" class="ln">  1652</span>		//		copy(P3.z[:], []byte{0x00, 0x00, 0x00, 0x00, 0xff, 0xff, 0xff, 0xfe, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff,
<span id="L1653" class="ln">  1653</span>		//			0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01})  //(p256.z*2^256)%p
<span id="L1654" class="ln">  1654</span>		//	}
<span id="L1655" class="ln">  1655</span>		VL 0(P2ptr), X2H
<span id="L1656" class="ln">  1656</span>		VL 16(P2ptr), X2L
<span id="L1657" class="ln">  1657</span>	
<span id="L1658" class="ln">  1658</span>		// Y2 already loaded
<span id="L1659" class="ln">  1659</span>		VL 128(CPOOL), Z2H
<span id="L1660" class="ln">  1660</span>		VL 144(CPOOL), Z2L
<span id="L1661" class="ln">  1661</span>	
<span id="L1662" class="ln">  1662</span>		VLREPG zero+40(FP), SEL1
<span id="L1663" class="ln">  1663</span>		VZERO  ZER
<span id="L1664" class="ln">  1664</span>		VCEQG  SEL1, ZER, SEL1
<span id="L1665" class="ln">  1665</span>	
<span id="L1666" class="ln">  1666</span>		VSEL X2L, X3L, SEL1, X3L
<span id="L1667" class="ln">  1667</span>		VSEL X2H, X3H, SEL1, X3H
<span id="L1668" class="ln">  1668</span>		VSEL Y2L, Y3L, SEL1, Y3L
<span id="L1669" class="ln">  1669</span>		VSEL Y2H, Y3H, SEL1, Y3H
<span id="L1670" class="ln">  1670</span>		VSEL Z2L, Z3L, SEL1, Z3L
<span id="L1671" class="ln">  1671</span>		VSEL Z2H, Z3H, SEL1, Z3H
<span id="L1672" class="ln">  1672</span>	
<span id="L1673" class="ln">  1673</span>		// All done, store out the result!!!
<span id="L1674" class="ln">  1674</span>		VST X3H, 0(P3ptr)
<span id="L1675" class="ln">  1675</span>		VST X3L, 16(P3ptr)
<span id="L1676" class="ln">  1676</span>		VST Y3H, 32(P3ptr)
<span id="L1677" class="ln">  1677</span>		VST Y3L, 48(P3ptr)
<span id="L1678" class="ln">  1678</span>		VST Z3H, 64(P3ptr)
<span id="L1679" class="ln">  1679</span>		VST Z3L, 80(P3ptr)
<span id="L1680" class="ln">  1680</span>	
<span id="L1681" class="ln">  1681</span>		RET
<span id="L1682" class="ln">  1682</span>	
<span id="L1683" class="ln">  1683</span>	#undef P3ptr
<span id="L1684" class="ln">  1684</span>	#undef P1ptr
<span id="L1685" class="ln">  1685</span>	#undef P2ptr
<span id="L1686" class="ln">  1686</span>	#undef CPOOL
<span id="L1687" class="ln">  1687</span>	
<span id="L1688" class="ln">  1688</span>	#undef Y2L
<span id="L1689" class="ln">  1689</span>	#undef Y2H
<span id="L1690" class="ln">  1690</span>	#undef T1L
<span id="L1691" class="ln">  1691</span>	#undef T1H
<span id="L1692" class="ln">  1692</span>	#undef T2L
<span id="L1693" class="ln">  1693</span>	#undef T2H
<span id="L1694" class="ln">  1694</span>	#undef T3L
<span id="L1695" class="ln">  1695</span>	#undef T3H
<span id="L1696" class="ln">  1696</span>	#undef T4L
<span id="L1697" class="ln">  1697</span>	#undef T4H
<span id="L1698" class="ln">  1698</span>	
<span id="L1699" class="ln">  1699</span>	#undef TT0
<span id="L1700" class="ln">  1700</span>	#undef TT1
<span id="L1701" class="ln">  1701</span>	#undef T2
<span id="L1702" class="ln">  1702</span>	
<span id="L1703" class="ln">  1703</span>	#undef X0
<span id="L1704" class="ln">  1704</span>	#undef X1
<span id="L1705" class="ln">  1705</span>	#undef Y0
<span id="L1706" class="ln">  1706</span>	#undef Y1
<span id="L1707" class="ln">  1707</span>	#undef T0
<span id="L1708" class="ln">  1708</span>	#undef T1
<span id="L1709" class="ln">  1709</span>	
<span id="L1710" class="ln">  1710</span>	#undef PL
<span id="L1711" class="ln">  1711</span>	#undef PH
<span id="L1712" class="ln">  1712</span>	
<span id="L1713" class="ln">  1713</span>	#undef X1L
<span id="L1714" class="ln">  1714</span>	#undef X1H
<span id="L1715" class="ln">  1715</span>	#undef Y1L
<span id="L1716" class="ln">  1716</span>	#undef Y1H
<span id="L1717" class="ln">  1717</span>	#undef Z1L
<span id="L1718" class="ln">  1718</span>	#undef Z1H
<span id="L1719" class="ln">  1719</span>	#undef X2L
<span id="L1720" class="ln">  1720</span>	#undef X2H
<span id="L1721" class="ln">  1721</span>	#undef Z2L
<span id="L1722" class="ln">  1722</span>	#undef Z2H
<span id="L1723" class="ln">  1723</span>	#undef X3L
<span id="L1724" class="ln">  1724</span>	#undef X3H
<span id="L1725" class="ln">  1725</span>	#undef Y3L
<span id="L1726" class="ln">  1726</span>	#undef Y3H
<span id="L1727" class="ln">  1727</span>	#undef Z3L
<span id="L1728" class="ln">  1728</span>	#undef Z3H
<span id="L1729" class="ln">  1729</span>	
<span id="L1730" class="ln">  1730</span>	#undef ZER
<span id="L1731" class="ln">  1731</span>	#undef SEL1
<span id="L1732" class="ln">  1732</span>	#undef CAR1
<span id="L1733" class="ln">  1733</span>	#undef CAR2
<span id="L1734" class="ln">  1734</span>	
<span id="L1735" class="ln">  1735</span>	// p256PointDoubleAsm(P3, P1 *p256Point)
<span id="L1736" class="ln">  1736</span>	// http://www.hyperelliptic.org/EFD/g1p/auto-shortw-jacobian.html#doubling-dbl-2007-bl
<span id="L1737" class="ln">  1737</span>	// http://www.hyperelliptic.org/EFD/g1p/auto-shortw.html
<span id="L1738" class="ln">  1738</span>	// http://www.hyperelliptic.org/EFD/g1p/auto-shortw-projective-3.html
<span id="L1739" class="ln">  1739</span>	#define P3ptr   R1
<span id="L1740" class="ln">  1740</span>	#define P1ptr   R2
<span id="L1741" class="ln">  1741</span>	#define CPOOL   R4
<span id="L1742" class="ln">  1742</span>	
<span id="L1743" class="ln">  1743</span>	// Temporaries in REGs
<span id="L1744" class="ln">  1744</span>	#define X3L    V15
<span id="L1745" class="ln">  1745</span>	#define X3H    V16
<span id="L1746" class="ln">  1746</span>	#define Y3L    V17
<span id="L1747" class="ln">  1747</span>	#define Y3H    V18
<span id="L1748" class="ln">  1748</span>	#define T1L    V19
<span id="L1749" class="ln">  1749</span>	#define T1H    V20
<span id="L1750" class="ln">  1750</span>	#define T2L    V21
<span id="L1751" class="ln">  1751</span>	#define T2H    V22
<span id="L1752" class="ln">  1752</span>	#define T3L    V23
<span id="L1753" class="ln">  1753</span>	#define T3H    V24
<span id="L1754" class="ln">  1754</span>	
<span id="L1755" class="ln">  1755</span>	#define X1L    V6
<span id="L1756" class="ln">  1756</span>	#define X1H    V7
<span id="L1757" class="ln">  1757</span>	#define Y1L    V8
<span id="L1758" class="ln">  1758</span>	#define Y1H    V9
<span id="L1759" class="ln">  1759</span>	#define Z1L    V10
<span id="L1760" class="ln">  1760</span>	#define Z1H    V11
<span id="L1761" class="ln">  1761</span>	
<span id="L1762" class="ln">  1762</span>	// Temps for Sub and Add
<span id="L1763" class="ln">  1763</span>	#define TT0  V11
<span id="L1764" class="ln">  1764</span>	#define TT1  V12
<span id="L1765" class="ln">  1765</span>	#define T2   V13
<span id="L1766" class="ln">  1766</span>	
<span id="L1767" class="ln">  1767</span>	// p256MulAsm Parameters
<span id="L1768" class="ln">  1768</span>	#define X0    V0
<span id="L1769" class="ln">  1769</span>	#define X1    V1
<span id="L1770" class="ln">  1770</span>	#define Y0    V2
<span id="L1771" class="ln">  1771</span>	#define Y1    V3
<span id="L1772" class="ln">  1772</span>	#define T0    V4
<span id="L1773" class="ln">  1773</span>	#define T1    V5
<span id="L1774" class="ln">  1774</span>	
<span id="L1775" class="ln">  1775</span>	#define PL    V30
<span id="L1776" class="ln">  1776</span>	#define PH    V31
<span id="L1777" class="ln">  1777</span>	
<span id="L1778" class="ln">  1778</span>	#define Z3L    V23
<span id="L1779" class="ln">  1779</span>	#define Z3H    V24
<span id="L1780" class="ln">  1780</span>	
<span id="L1781" class="ln">  1781</span>	#define ZER   V26
<span id="L1782" class="ln">  1782</span>	#define SEL1  V27
<span id="L1783" class="ln">  1783</span>	#define CAR1  V28
<span id="L1784" class="ln">  1784</span>	#define CAR2  V29
<span id="L1785" class="ln">  1785</span>	/*
<span id="L1786" class="ln">  1786</span>	 * http://www.hyperelliptic.org/EFD/g1p/auto-shortw-jacobian-3.html#doubling-dbl-2004-hmv
<span id="L1787" class="ln">  1787</span>	 * Cost: 4M + 4S + 1*half + 5add + 2*2 + 1*3.
<span id="L1788" class="ln">  1788</span>	 * Source: 2004 Hankerson–Menezes–Vanstone, page 91.
<span id="L1789" class="ln">  1789</span>	 * 	A  = 3(X₁-Z₁²)×(X₁+Z₁²)
<span id="L1790" class="ln">  1790</span>	 * 	B  = 2Y₁
<span id="L1791" class="ln">  1791</span>	 * 	Z₃ = B×Z₁
<span id="L1792" class="ln">  1792</span>	 * 	C  = B²
<span id="L1793" class="ln">  1793</span>	 * 	D  = C×X₁
<span id="L1794" class="ln">  1794</span>	 * 	X₃ = A²-2D
<span id="L1795" class="ln">  1795</span>	 * 	Y₃ = (D-X₃)×A-C²/2
<span id="L1796" class="ln">  1796</span>	 *
<span id="L1797" class="ln">  1797</span>	 * Three-operand formula:
<span id="L1798" class="ln">  1798</span>	 *       T1 = Z1²
<span id="L1799" class="ln">  1799</span>	 *       T2 = X1-T1
<span id="L1800" class="ln">  1800</span>	 *       T1 = X1+T1
<span id="L1801" class="ln">  1801</span>	 *       T2 = T2*T1
<span id="L1802" class="ln">  1802</span>	 *       T2 = 3*T2
<span id="L1803" class="ln">  1803</span>	 *       Y3 = 2*Y1
<span id="L1804" class="ln">  1804</span>	 *       Z3 = Y3*Z1
<span id="L1805" class="ln">  1805</span>	 *       Y3 = Y3²
<span id="L1806" class="ln">  1806</span>	 *       T3 = Y3*X1
<span id="L1807" class="ln">  1807</span>	 *       Y3 = Y3²
<span id="L1808" class="ln">  1808</span>	 *       Y3 = half*Y3
<span id="L1809" class="ln">  1809</span>	 *       X3 = T2²
<span id="L1810" class="ln">  1810</span>	 *       T1 = 2*T3
<span id="L1811" class="ln">  1811</span>	 *       X3 = X3-T1
<span id="L1812" class="ln">  1812</span>	 *       T1 = T3-X3
<span id="L1813" class="ln">  1813</span>	 *       T1 = T1*T2
<span id="L1814" class="ln">  1814</span>	 *       Y3 = T1-Y3
<span id="L1815" class="ln">  1815</span>	 */
<span id="L1816" class="ln">  1816</span>	
<span id="L1817" class="ln">  1817</span>	TEXT ·p256PointDoubleAsm(SB), NOSPLIT, $0
<span id="L1818" class="ln">  1818</span>		MOVD P3+0(FP), P3ptr
<span id="L1819" class="ln">  1819</span>		MOVD P1+8(FP), P1ptr
<span id="L1820" class="ln">  1820</span>	
<span id="L1821" class="ln">  1821</span>		MOVD $p256mul&lt;&gt;+0x00(SB), CPOOL
<span id="L1822" class="ln">  1822</span>		VL   16(CPOOL), PL
<span id="L1823" class="ln">  1823</span>		VL   0(CPOOL), PH
<span id="L1824" class="ln">  1824</span>	
<span id="L1825" class="ln">  1825</span>		// X=Z1; Y=Z1; MUL; T-    // T1 = Z1²
<span id="L1826" class="ln">  1826</span>		VL   64(P1ptr), X1       // Z1H
<span id="L1827" class="ln">  1827</span>		VL   80(P1ptr), X0       // Z1L
<span id="L1828" class="ln">  1828</span>		VLR  X0, Y0
<span id="L1829" class="ln">  1829</span>		VLR  X1, Y1
<span id="L1830" class="ln">  1830</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1831" class="ln">  1831</span>	
<span id="L1832" class="ln">  1832</span>		// SUB(X&lt;X1-T)            // T2 = X1-T1
<span id="L1833" class="ln">  1833</span>		VL 0(P1ptr), X1H
<span id="L1834" class="ln">  1834</span>		VL 16(P1ptr), X1L
<span id="L1835" class="ln">  1835</span>		p256SubInternal(X1,X0,X1H,X1L,T1,T0)
<span id="L1836" class="ln">  1836</span>	
<span id="L1837" class="ln">  1837</span>		// ADD(Y&lt;X1+T)            // T1 = X1+T1
<span id="L1838" class="ln">  1838</span>		p256AddInternal(Y1,Y0,X1H,X1L,T1,T0)
<span id="L1839" class="ln">  1839</span>	
<span id="L1840" class="ln">  1840</span>		// X-  ; Y-  ; MUL; T-    // T2 = T2*T1
<span id="L1841" class="ln">  1841</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1842" class="ln">  1842</span>	
<span id="L1843" class="ln">  1843</span>		// ADD(T2&lt;T+T); ADD(T2&lt;T2+T)  // T2 = 3*T2
<span id="L1844" class="ln">  1844</span>		p256AddInternal(T2H,T2L,T1,T0,T1,T0)
<span id="L1845" class="ln">  1845</span>		p256AddInternal(T2H,T2L,T2H,T2L,T1,T0)
<span id="L1846" class="ln">  1846</span>	
<span id="L1847" class="ln">  1847</span>		// ADD(X&lt;Y1+Y1)           // Y3 = 2*Y1
<span id="L1848" class="ln">  1848</span>		VL 32(P1ptr), Y1H
<span id="L1849" class="ln">  1849</span>		VL 48(P1ptr), Y1L
<span id="L1850" class="ln">  1850</span>		p256AddInternal(X1,X0,Y1H,Y1L,Y1H,Y1L)
<span id="L1851" class="ln">  1851</span>	
<span id="L1852" class="ln">  1852</span>		// X-  ; Y=Z1; MUL; Z3:=T // Z3 = Y3*Z1
<span id="L1853" class="ln">  1853</span>		VL   64(P1ptr), Y1       // Z1H
<span id="L1854" class="ln">  1854</span>		VL   80(P1ptr), Y0       // Z1L
<span id="L1855" class="ln">  1855</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1856" class="ln">  1856</span>		VST  T1, 64(P3ptr)
<span id="L1857" class="ln">  1857</span>		VST  T0, 80(P3ptr)
<span id="L1858" class="ln">  1858</span>	
<span id="L1859" class="ln">  1859</span>		// X-  ; Y=X ; MUL; T-    // Y3 = Y3²
<span id="L1860" class="ln">  1860</span>		VLR  X0, Y0
<span id="L1861" class="ln">  1861</span>		VLR  X1, Y1
<span id="L1862" class="ln">  1862</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1863" class="ln">  1863</span>	
<span id="L1864" class="ln">  1864</span>		// X=T ; Y=X1; MUL; T3=T  // T3 = Y3*X1
<span id="L1865" class="ln">  1865</span>		VLR  T0, X0
<span id="L1866" class="ln">  1866</span>		VLR  T1, X1
<span id="L1867" class="ln">  1867</span>		VL   0(P1ptr), Y1
<span id="L1868" class="ln">  1868</span>		VL   16(P1ptr), Y0
<span id="L1869" class="ln">  1869</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1870" class="ln">  1870</span>		VLR  T0, T3L
<span id="L1871" class="ln">  1871</span>		VLR  T1, T3H
<span id="L1872" class="ln">  1872</span>	
<span id="L1873" class="ln">  1873</span>		// X-  ; Y=X ; MUL; T-    // Y3 = Y3²
<span id="L1874" class="ln">  1874</span>		VLR  X0, Y0
<span id="L1875" class="ln">  1875</span>		VLR  X1, Y1
<span id="L1876" class="ln">  1876</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1877" class="ln">  1877</span>	
<span id="L1878" class="ln">  1878</span>		// HAL(Y3&lt;T)              // Y3 = half*Y3
<span id="L1879" class="ln">  1879</span>		p256HalfInternal(Y3H,Y3L, T1,T0)
<span id="L1880" class="ln">  1880</span>	
<span id="L1881" class="ln">  1881</span>		// X=T2; Y=T2; MUL; T-    // X3 = T2²
<span id="L1882" class="ln">  1882</span>		VLR  T2L, X0
<span id="L1883" class="ln">  1883</span>		VLR  T2H, X1
<span id="L1884" class="ln">  1884</span>		VLR  T2L, Y0
<span id="L1885" class="ln">  1885</span>		VLR  T2H, Y1
<span id="L1886" class="ln">  1886</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1887" class="ln">  1887</span>	
<span id="L1888" class="ln">  1888</span>		// ADD(T1&lt;T3+T3)          // T1 = 2*T3
<span id="L1889" class="ln">  1889</span>		p256AddInternal(T1H,T1L,T3H,T3L,T3H,T3L)
<span id="L1890" class="ln">  1890</span>	
<span id="L1891" class="ln">  1891</span>		// SUB(X3&lt;T-T1) X3:=X3    // X3 = X3-T1
<span id="L1892" class="ln">  1892</span>		p256SubInternal(X3H,X3L,T1,T0,T1H,T1L)
<span id="L1893" class="ln">  1893</span>		VST X3H, 0(P3ptr)
<span id="L1894" class="ln">  1894</span>		VST X3L, 16(P3ptr)
<span id="L1895" class="ln">  1895</span>	
<span id="L1896" class="ln">  1896</span>		// SUB(X&lt;T3-X3)           // T1 = T3-X3
<span id="L1897" class="ln">  1897</span>		p256SubInternal(X1,X0,T3H,T3L,X3H,X3L)
<span id="L1898" class="ln">  1898</span>	
<span id="L1899" class="ln">  1899</span>		// X-  ; Y-  ; MUL; T-    // T1 = T1*T2
<span id="L1900" class="ln">  1900</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L1901" class="ln">  1901</span>	
<span id="L1902" class="ln">  1902</span>		// SUB(Y3&lt;T-Y3)           // Y3 = T1-Y3
<span id="L1903" class="ln">  1903</span>		p256SubInternal(Y3H,Y3L,T1,T0,Y3H,Y3L)
<span id="L1904" class="ln">  1904</span>	
<span id="L1905" class="ln">  1905</span>		VST Y3H, 32(P3ptr)
<span id="L1906" class="ln">  1906</span>		VST Y3L, 48(P3ptr)
<span id="L1907" class="ln">  1907</span>		RET
<span id="L1908" class="ln">  1908</span>	
<span id="L1909" class="ln">  1909</span>	#undef P3ptr
<span id="L1910" class="ln">  1910</span>	#undef P1ptr
<span id="L1911" class="ln">  1911</span>	#undef CPOOL
<span id="L1912" class="ln">  1912</span>	#undef X3L
<span id="L1913" class="ln">  1913</span>	#undef X3H
<span id="L1914" class="ln">  1914</span>	#undef Y3L
<span id="L1915" class="ln">  1915</span>	#undef Y3H
<span id="L1916" class="ln">  1916</span>	#undef T1L
<span id="L1917" class="ln">  1917</span>	#undef T1H
<span id="L1918" class="ln">  1918</span>	#undef T2L
<span id="L1919" class="ln">  1919</span>	#undef T2H
<span id="L1920" class="ln">  1920</span>	#undef T3L
<span id="L1921" class="ln">  1921</span>	#undef T3H
<span id="L1922" class="ln">  1922</span>	#undef X1L
<span id="L1923" class="ln">  1923</span>	#undef X1H
<span id="L1924" class="ln">  1924</span>	#undef Y1L
<span id="L1925" class="ln">  1925</span>	#undef Y1H
<span id="L1926" class="ln">  1926</span>	#undef Z1L
<span id="L1927" class="ln">  1927</span>	#undef Z1H
<span id="L1928" class="ln">  1928</span>	#undef TT0
<span id="L1929" class="ln">  1929</span>	#undef TT1
<span id="L1930" class="ln">  1930</span>	#undef T2
<span id="L1931" class="ln">  1931</span>	#undef X0
<span id="L1932" class="ln">  1932</span>	#undef X1
<span id="L1933" class="ln">  1933</span>	#undef Y0
<span id="L1934" class="ln">  1934</span>	#undef Y1
<span id="L1935" class="ln">  1935</span>	#undef T0
<span id="L1936" class="ln">  1936</span>	#undef T1
<span id="L1937" class="ln">  1937</span>	#undef PL
<span id="L1938" class="ln">  1938</span>	#undef PH
<span id="L1939" class="ln">  1939</span>	#undef Z3L
<span id="L1940" class="ln">  1940</span>	#undef Z3H
<span id="L1941" class="ln">  1941</span>	#undef ZER
<span id="L1942" class="ln">  1942</span>	#undef SEL1
<span id="L1943" class="ln">  1943</span>	#undef CAR1
<span id="L1944" class="ln">  1944</span>	#undef CAR2
<span id="L1945" class="ln">  1945</span>	
<span id="L1946" class="ln">  1946</span>	// p256PointAddAsm(P3, P1, P2 *p256Point)
<span id="L1947" class="ln">  1947</span>	#define P3ptr   R1
<span id="L1948" class="ln">  1948</span>	#define P1ptr   R2
<span id="L1949" class="ln">  1949</span>	#define P2ptr   R3
<span id="L1950" class="ln">  1950</span>	#define CPOOL   R4
<span id="L1951" class="ln">  1951</span>	
<span id="L1952" class="ln">  1952</span>	// Temporaries in REGs
<span id="L1953" class="ln">  1953</span>	#define T1L   V16
<span id="L1954" class="ln">  1954</span>	#define T1H   V17
<span id="L1955" class="ln">  1955</span>	#define T2L   V18
<span id="L1956" class="ln">  1956</span>	#define T2H   V19
<span id="L1957" class="ln">  1957</span>	#define U1L   V20
<span id="L1958" class="ln">  1958</span>	#define U1H   V21
<span id="L1959" class="ln">  1959</span>	#define S1L   V22
<span id="L1960" class="ln">  1960</span>	#define S1H   V23
<span id="L1961" class="ln">  1961</span>	#define HL    V24
<span id="L1962" class="ln">  1962</span>	#define HH    V25
<span id="L1963" class="ln">  1963</span>	#define RL    V26
<span id="L1964" class="ln">  1964</span>	#define RH    V27
<span id="L1965" class="ln">  1965</span>	
<span id="L1966" class="ln">  1966</span>	// Temps for Sub and Add
<span id="L1967" class="ln">  1967</span>	#define ZER   V6
<span id="L1968" class="ln">  1968</span>	#define SEL1  V7
<span id="L1969" class="ln">  1969</span>	#define CAR1  V8
<span id="L1970" class="ln">  1970</span>	#define CAR2  V9
<span id="L1971" class="ln">  1971</span>	#define TT0  V11
<span id="L1972" class="ln">  1972</span>	#define TT1  V12
<span id="L1973" class="ln">  1973</span>	#define T2   V13
<span id="L1974" class="ln">  1974</span>	
<span id="L1975" class="ln">  1975</span>	// p256MulAsm Parameters
<span id="L1976" class="ln">  1976</span>	#define X0    V0
<span id="L1977" class="ln">  1977</span>	#define X1    V1
<span id="L1978" class="ln">  1978</span>	#define Y0    V2
<span id="L1979" class="ln">  1979</span>	#define Y1    V3
<span id="L1980" class="ln">  1980</span>	#define T0    V4
<span id="L1981" class="ln">  1981</span>	#define T1    V5
<span id="L1982" class="ln">  1982</span>	
<span id="L1983" class="ln">  1983</span>	#define PL    V30
<span id="L1984" class="ln">  1984</span>	#define PH    V31
<span id="L1985" class="ln">  1985</span>	/*
<span id="L1986" class="ln">  1986</span>	 * https://choucroutage.com/Papers/SideChannelAttacks/ctrsa-2011-brown.pdf &#34;Software Implementation of the NIST Elliptic Curves Over Prime Fields&#34;
<span id="L1987" class="ln">  1987</span>	 *
<span id="L1988" class="ln">  1988</span>	 * A = X₁×Z₂²
<span id="L1989" class="ln">  1989</span>	 * B = Y₁×Z₂³
<span id="L1990" class="ln">  1990</span>	 * C = X₂×Z₁²-A
<span id="L1991" class="ln">  1991</span>	 * D = Y₂×Z₁³-B
<span id="L1992" class="ln">  1992</span>	 * X₃ = D² - 2A×C² - C³
<span id="L1993" class="ln">  1993</span>	 * Y₃ = D×(A×C² - X₃) - B×C³
<span id="L1994" class="ln">  1994</span>	 * Z₃ = Z₁×Z₂×C
<span id="L1995" class="ln">  1995</span>	 *
<span id="L1996" class="ln">  1996</span>	 * Three-operand formula (adopted): http://www.hyperelliptic.org/EFD/g1p/auto-shortw-jacobian-3.html#addition-add-1998-cmo-2
<span id="L1997" class="ln">  1997</span>	 * Temp storage: T1,T2,U1,H,Z3=X3=Y3,S1,R
<span id="L1998" class="ln">  1998</span>	 *
<span id="L1999" class="ln">  1999</span>	 * T1 = Z1*Z1
<span id="L2000" class="ln">  2000</span>	 * T2 = Z2*Z2
<span id="L2001" class="ln">  2001</span>	 * U1 = X1*T2
<span id="L2002" class="ln">  2002</span>	 * H  = X2*T1
<span id="L2003" class="ln">  2003</span>	 * H  = H-U1
<span id="L2004" class="ln">  2004</span>	 * Z3 = Z1*Z2
<span id="L2005" class="ln">  2005</span>	 * Z3 = Z3*H &lt;&lt; store-out Z3 result reg.. could override Z1, if slices have same backing array
<span id="L2006" class="ln">  2006</span>	 *
<span id="L2007" class="ln">  2007</span>	 * S1 = Z2*T2
<span id="L2008" class="ln">  2008</span>	 * S1 = Y1*S1
<span id="L2009" class="ln">  2009</span>	 * R  = Z1*T1
<span id="L2010" class="ln">  2010</span>	 * R  = Y2*R
<span id="L2011" class="ln">  2011</span>	 * R  = R-S1
<span id="L2012" class="ln">  2012</span>	 *
<span id="L2013" class="ln">  2013</span>	 * T1 = H*H
<span id="L2014" class="ln">  2014</span>	 * T2 = H*T1
<span id="L2015" class="ln">  2015</span>	 * U1 = U1*T1
<span id="L2016" class="ln">  2016</span>	 *
<span id="L2017" class="ln">  2017</span>	 * X3 = R*R
<span id="L2018" class="ln">  2018</span>	 * X3 = X3-T2
<span id="L2019" class="ln">  2019</span>	 * T1 = 2*U1
<span id="L2020" class="ln">  2020</span>	 * X3 = X3-T1 &lt;&lt; store-out X3 result reg
<span id="L2021" class="ln">  2021</span>	 *
<span id="L2022" class="ln">  2022</span>	 * T2 = S1*T2
<span id="L2023" class="ln">  2023</span>	 * Y3 = U1-X3
<span id="L2024" class="ln">  2024</span>	 * Y3 = R*Y3
<span id="L2025" class="ln">  2025</span>	 * Y3 = Y3-T2 &lt;&lt; store-out Y3 result reg
<span id="L2026" class="ln">  2026</span>	
<span id="L2027" class="ln">  2027</span>	 	// X=Z1; Y=Z1; MUL; T-   // T1 = Z1*Z1
<span id="L2028" class="ln">  2028</span>		// X-  ; Y=T ; MUL; R=T  // R  = Z1*T1
<span id="L2029" class="ln">  2029</span>		// X=X2; Y-  ; MUL; H=T  // H  = X2*T1
<span id="L2030" class="ln">  2030</span>		// X=Z2; Y=Z2; MUL; T-   // T2 = Z2*Z2
<span id="L2031" class="ln">  2031</span>		// X-  ; Y=T ; MUL; S1=T // S1 = Z2*T2
<span id="L2032" class="ln">  2032</span>		// X=X1; Y-  ; MUL; U1=T // U1 = X1*T2
<span id="L2033" class="ln">  2033</span>		// SUB(H&lt;H-T)            // H  = H-U1
<span id="L2034" class="ln">  2034</span>		// X=Z1; Y=Z2; MUL; T-   // Z3 = Z1*Z2
<span id="L2035" class="ln">  2035</span>		// X=T ; Y=H ; MUL; Z3:=T// Z3 = Z3*H &lt;&lt; store-out Z3 result reg.. could override Z1, if slices have same backing array
<span id="L2036" class="ln">  2036</span>		// X=Y1; Y=S1; MUL; S1=T // S1 = Y1*S1
<span id="L2037" class="ln">  2037</span>		// X=Y2; Y=R ; MUL; T-   // R  = Y2*R
<span id="L2038" class="ln">  2038</span>		// SUB(R&lt;T-S1)           // R  = R-S1
<span id="L2039" class="ln">  2039</span>		// X=H ; Y=H ; MUL; T-   // T1 = H*H
<span id="L2040" class="ln">  2040</span>		// X-  ; Y=T ; MUL; T2=T // T2 = H*T1
<span id="L2041" class="ln">  2041</span>		// X=U1; Y-  ; MUL; U1=T // U1 = U1*T1
<span id="L2042" class="ln">  2042</span>		// X=R ; Y=R ; MUL; T-   // X3 = R*R
<span id="L2043" class="ln">  2043</span>		// SUB(T&lt;T-T2)           // X3 = X3-T2
<span id="L2044" class="ln">  2044</span>		// ADD(X&lt;U1+U1)          // T1 = 2*U1
<span id="L2045" class="ln">  2045</span>		// SUB(T&lt;T-X) X3:=T      // X3 = X3-T1 &lt;&lt; store-out X3 result reg
<span id="L2046" class="ln">  2046</span>		// SUB(Y&lt;U1-T)           // Y3 = U1-X3
<span id="L2047" class="ln">  2047</span>		// X=R ; Y-  ; MUL; U1=T // Y3 = R*Y3
<span id="L2048" class="ln">  2048</span>		// X=S1; Y=T2; MUL; T-   // T2 = S1*T2
<span id="L2049" class="ln">  2049</span>		// SUB(T&lt;U1-T); Y3:=T    // Y3 = Y3-T2 &lt;&lt; store-out Y3 result reg
<span id="L2050" class="ln">  2050</span>		*/
<span id="L2051" class="ln">  2051</span>	TEXT ·p256PointAddAsm(SB), NOSPLIT, $0
<span id="L2052" class="ln">  2052</span>		MOVD P3+0(FP), P3ptr
<span id="L2053" class="ln">  2053</span>		MOVD P1+8(FP), P1ptr
<span id="L2054" class="ln">  2054</span>		MOVD P2+16(FP), P2ptr
<span id="L2055" class="ln">  2055</span>	
<span id="L2056" class="ln">  2056</span>		MOVD $p256mul&lt;&gt;+0x00(SB), CPOOL
<span id="L2057" class="ln">  2057</span>		VL   16(CPOOL), PL
<span id="L2058" class="ln">  2058</span>		VL   0(CPOOL), PH
<span id="L2059" class="ln">  2059</span>	
<span id="L2060" class="ln">  2060</span>		// X=Z1; Y=Z1; MUL; T-   // T1 = Z1*Z1
<span id="L2061" class="ln">  2061</span>		VL   64(P1ptr), X1       // Z1H
<span id="L2062" class="ln">  2062</span>		VL   80(P1ptr), X0       // Z1L
<span id="L2063" class="ln">  2063</span>		VLR  X0, Y0
<span id="L2064" class="ln">  2064</span>		VLR  X1, Y1
<span id="L2065" class="ln">  2065</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2066" class="ln">  2066</span>	
<span id="L2067" class="ln">  2067</span>		// X-  ; Y=T ; MUL; R=T  // R  = Z1*T1
<span id="L2068" class="ln">  2068</span>		VLR  T0, Y0
<span id="L2069" class="ln">  2069</span>		VLR  T1, Y1
<span id="L2070" class="ln">  2070</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2071" class="ln">  2071</span>		VLR  T0, RL
<span id="L2072" class="ln">  2072</span>		VLR  T1, RH
<span id="L2073" class="ln">  2073</span>	
<span id="L2074" class="ln">  2074</span>		// X=X2; Y-  ; MUL; H=T  // H  = X2*T1
<span id="L2075" class="ln">  2075</span>		VL   0(P2ptr), X1        // X2H
<span id="L2076" class="ln">  2076</span>		VL   16(P2ptr), X0       // X2L
<span id="L2077" class="ln">  2077</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2078" class="ln">  2078</span>		VLR  T0, HL
<span id="L2079" class="ln">  2079</span>		VLR  T1, HH
<span id="L2080" class="ln">  2080</span>	
<span id="L2081" class="ln">  2081</span>		// X=Z2; Y=Z2; MUL; T-   // T2 = Z2*Z2
<span id="L2082" class="ln">  2082</span>		VL   64(P2ptr), X1       // Z2H
<span id="L2083" class="ln">  2083</span>		VL   80(P2ptr), X0       // Z2L
<span id="L2084" class="ln">  2084</span>		VLR  X0, Y0
<span id="L2085" class="ln">  2085</span>		VLR  X1, Y1
<span id="L2086" class="ln">  2086</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2087" class="ln">  2087</span>	
<span id="L2088" class="ln">  2088</span>		// X-  ; Y=T ; MUL; S1=T // S1 = Z2*T2
<span id="L2089" class="ln">  2089</span>		VLR  T0, Y0
<span id="L2090" class="ln">  2090</span>		VLR  T1, Y1
<span id="L2091" class="ln">  2091</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2092" class="ln">  2092</span>		VLR  T0, S1L
<span id="L2093" class="ln">  2093</span>		VLR  T1, S1H
<span id="L2094" class="ln">  2094</span>	
<span id="L2095" class="ln">  2095</span>		// X=X1; Y-  ; MUL; U1=T // U1 = X1*T2
<span id="L2096" class="ln">  2096</span>		VL   0(P1ptr), X1        // X1H
<span id="L2097" class="ln">  2097</span>		VL   16(P1ptr), X0       // X1L
<span id="L2098" class="ln">  2098</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2099" class="ln">  2099</span>		VLR  T0, U1L
<span id="L2100" class="ln">  2100</span>		VLR  T1, U1H
<span id="L2101" class="ln">  2101</span>	
<span id="L2102" class="ln">  2102</span>		// SUB(H&lt;H-T)            // H  = H-U1
<span id="L2103" class="ln">  2103</span>		p256SubInternal(HH,HL,HH,HL,T1,T0)
<span id="L2104" class="ln">  2104</span>	
<span id="L2105" class="ln">  2105</span>		// X=Z1; Y=Z2; MUL; T-   // Z3 = Z1*Z2
<span id="L2106" class="ln">  2106</span>		VL   64(P1ptr), X1       // Z1H
<span id="L2107" class="ln">  2107</span>		VL   80(P1ptr), X0       // Z1L
<span id="L2108" class="ln">  2108</span>		VL   64(P2ptr), Y1       // Z2H
<span id="L2109" class="ln">  2109</span>		VL   80(P2ptr), Y0       // Z2L
<span id="L2110" class="ln">  2110</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2111" class="ln">  2111</span>	
<span id="L2112" class="ln">  2112</span>		// X=T ; Y=H ; MUL; Z3:=T// Z3 = Z3*H
<span id="L2113" class="ln">  2113</span>		VLR  T0, X0
<span id="L2114" class="ln">  2114</span>		VLR  T1, X1
<span id="L2115" class="ln">  2115</span>		VLR  HL, Y0
<span id="L2116" class="ln">  2116</span>		VLR  HH, Y1
<span id="L2117" class="ln">  2117</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2118" class="ln">  2118</span>		VST  T1, 64(P3ptr)
<span id="L2119" class="ln">  2119</span>		VST  T0, 80(P3ptr)
<span id="L2120" class="ln">  2120</span>	
<span id="L2121" class="ln">  2121</span>		// X=Y1; Y=S1; MUL; S1=T // S1 = Y1*S1
<span id="L2122" class="ln">  2122</span>		VL   32(P1ptr), X1
<span id="L2123" class="ln">  2123</span>		VL   48(P1ptr), X0
<span id="L2124" class="ln">  2124</span>		VLR  S1L, Y0
<span id="L2125" class="ln">  2125</span>		VLR  S1H, Y1
<span id="L2126" class="ln">  2126</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2127" class="ln">  2127</span>		VLR  T0, S1L
<span id="L2128" class="ln">  2128</span>		VLR  T1, S1H
<span id="L2129" class="ln">  2129</span>	
<span id="L2130" class="ln">  2130</span>		// X=Y2; Y=R ; MUL; T-   // R  = Y2*R
<span id="L2131" class="ln">  2131</span>		VL   32(P2ptr), X1
<span id="L2132" class="ln">  2132</span>		VL   48(P2ptr), X0
<span id="L2133" class="ln">  2133</span>		VLR  RL, Y0
<span id="L2134" class="ln">  2134</span>		VLR  RH, Y1
<span id="L2135" class="ln">  2135</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2136" class="ln">  2136</span>	
<span id="L2137" class="ln">  2137</span>		// SUB(R&lt;T-S1)           // R  = T-S1
<span id="L2138" class="ln">  2138</span>		p256SubInternal(RH,RL,T1,T0,S1H,S1L)
<span id="L2139" class="ln">  2139</span>	
<span id="L2140" class="ln">  2140</span>		// X=H ; Y=H ; MUL; T-   // T1 = H*H
<span id="L2141" class="ln">  2141</span>		VLR  HL, X0
<span id="L2142" class="ln">  2142</span>		VLR  HH, X1
<span id="L2143" class="ln">  2143</span>		VLR  HL, Y0
<span id="L2144" class="ln">  2144</span>		VLR  HH, Y1
<span id="L2145" class="ln">  2145</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2146" class="ln">  2146</span>	
<span id="L2147" class="ln">  2147</span>		// X-  ; Y=T ; MUL; T2=T // T2 = H*T1
<span id="L2148" class="ln">  2148</span>		VLR  T0, Y0
<span id="L2149" class="ln">  2149</span>		VLR  T1, Y1
<span id="L2150" class="ln">  2150</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2151" class="ln">  2151</span>		VLR  T0, T2L
<span id="L2152" class="ln">  2152</span>		VLR  T1, T2H
<span id="L2153" class="ln">  2153</span>	
<span id="L2154" class="ln">  2154</span>		// X=U1; Y-  ; MUL; U1=T // U1 = U1*T1
<span id="L2155" class="ln">  2155</span>		VLR  U1L, X0
<span id="L2156" class="ln">  2156</span>		VLR  U1H, X1
<span id="L2157" class="ln">  2157</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2158" class="ln">  2158</span>		VLR  T0, U1L
<span id="L2159" class="ln">  2159</span>		VLR  T1, U1H
<span id="L2160" class="ln">  2160</span>	
<span id="L2161" class="ln">  2161</span>		// X=R ; Y=R ; MUL; T-   // X3 = R*R
<span id="L2162" class="ln">  2162</span>		VLR  RL, X0
<span id="L2163" class="ln">  2163</span>		VLR  RH, X1
<span id="L2164" class="ln">  2164</span>		VLR  RL, Y0
<span id="L2165" class="ln">  2165</span>		VLR  RH, Y1
<span id="L2166" class="ln">  2166</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2167" class="ln">  2167</span>	
<span id="L2168" class="ln">  2168</span>		// SUB(T&lt;T-T2)           // X3 = X3-T2
<span id="L2169" class="ln">  2169</span>		p256SubInternal(T1,T0,T1,T0,T2H,T2L)
<span id="L2170" class="ln">  2170</span>	
<span id="L2171" class="ln">  2171</span>		// ADD(X&lt;U1+U1)          // T1 = 2*U1
<span id="L2172" class="ln">  2172</span>		p256AddInternal(X1,X0,U1H,U1L,U1H,U1L)
<span id="L2173" class="ln">  2173</span>	
<span id="L2174" class="ln">  2174</span>		// SUB(T&lt;T-X) X3:=T      // X3 = X3-T1 &lt;&lt; store-out X3 result reg
<span id="L2175" class="ln">  2175</span>		p256SubInternal(T1,T0,T1,T0,X1,X0)
<span id="L2176" class="ln">  2176</span>		VST T1, 0(P3ptr)
<span id="L2177" class="ln">  2177</span>		VST T0, 16(P3ptr)
<span id="L2178" class="ln">  2178</span>	
<span id="L2179" class="ln">  2179</span>		// SUB(Y&lt;U1-T)           // Y3 = U1-X3
<span id="L2180" class="ln">  2180</span>		p256SubInternal(Y1,Y0,U1H,U1L,T1,T0)
<span id="L2181" class="ln">  2181</span>	
<span id="L2182" class="ln">  2182</span>		// X=R ; Y-  ; MUL; U1=T // Y3 = R*Y3
<span id="L2183" class="ln">  2183</span>		VLR  RL, X0
<span id="L2184" class="ln">  2184</span>		VLR  RH, X1
<span id="L2185" class="ln">  2185</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2186" class="ln">  2186</span>		VLR  T0, U1L
<span id="L2187" class="ln">  2187</span>		VLR  T1, U1H
<span id="L2188" class="ln">  2188</span>	
<span id="L2189" class="ln">  2189</span>		// X=S1; Y=T2; MUL; T-   // T2 = S1*T2
<span id="L2190" class="ln">  2190</span>		VLR  S1L, X0
<span id="L2191" class="ln">  2191</span>		VLR  S1H, X1
<span id="L2192" class="ln">  2192</span>		VLR  T2L, Y0
<span id="L2193" class="ln">  2193</span>		VLR  T2H, Y1
<span id="L2194" class="ln">  2194</span>		CALL p256MulInternal&lt;&gt;(SB)
<span id="L2195" class="ln">  2195</span>	
<span id="L2196" class="ln">  2196</span>		// SUB(T&lt;U1-T); Y3:=T    // Y3 = Y3-T2 &lt;&lt; store-out Y3 result reg
<span id="L2197" class="ln">  2197</span>		p256SubInternal(T1,T0,U1H,U1L,T1,T0)
<span id="L2198" class="ln">  2198</span>		VST T1, 32(P3ptr)
<span id="L2199" class="ln">  2199</span>		VST T0, 48(P3ptr)
<span id="L2200" class="ln">  2200</span>	
<span id="L2201" class="ln">  2201</span>		RET
</pre><p><a href="p256_asm_s390x.s%3Fm=text">View as plain text</a></p>

<div id="footer">
Build version go1.9.4.<br>
Except as <a href="https://developers.google.com/site-policies#restrictions">noted</a>,
the content of this page is licensed under the
Creative Commons Attribution 3.0 License,
and code is licensed under a <a href="http://localhost:6060/LICENSE">BSD license</a>.<br>
<a href="http://localhost:6060/doc/tos.html">Terms of Service</a> | 
<a href="http://www.google.com/intl/en/policies/privacy/">Privacy Policy</a>
</div>

</div><!-- .container -->
</div><!-- #page -->

<!-- TODO(adonovan): load these from <head> using "defer" attribute? -->
<script type="text/javascript" src="../../../lib/godoc/jquery.js"></script>
<script type="text/javascript" src="../../../lib/godoc/jquery.treeview.js"></script>
<script type="text/javascript" src="../../../lib/godoc/jquery.treeview.edit.js"></script>


<script>var goVersion = "go1.9.4";</script>
<script type="text/javascript" src="../../../lib/godoc/godocs.js"></script>

</body>
</html>

