<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a100t-csg324-1</Part>
        <TopModelName>fourbit_adder</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.912</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>0</Best-caseLatency>
            <Average-caseLatency>0</Average-caseLatency>
            <Worst-caseLatency>0</Worst-caseLatency>
            <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>adder.cpp:1</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>0</FF>
            <LUT>40</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>270</BRAM_18K>
            <DSP>240</DSP>
            <FF>126800</FF>
            <LUT>63400</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>a0</name>
            <Object>a0</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a1</name>
            <Object>a1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a2</name>
            <Object>a2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>a3</name>
            <Object>a3</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b0</name>
            <Object>b0</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b1</name>
            <Object>b1</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b2</name>
            <Object>b2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>b3</name>
            <Object>b3</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s0</name>
            <Object>s0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s1</name>
            <Object>s1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s2</name>
            <Object>s2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s3</name>
            <Object>s3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c3</name>
            <Object>c3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="1">
            <ModuleName>fourbit_adder</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fourbit_adder</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.912</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>adder.cpp:1</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>126800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>40</LUT>
                    <AVAIL_LUT>63400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>270</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>240</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="/home/fpga/Desktop/test"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="a0" index="0" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="a0" name="a0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a1" index="1" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="a1" name="a1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a2" index="2" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="a2" name="a2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a3" index="3" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="a3" name="a3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b0" index="4" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="b0" name="b0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b1" index="5" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="b1" name="b1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b2" index="6" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="b2" name="b2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b3" index="7" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="b3" name="b3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s0" index="8" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="s0" name="s0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s1" index="9" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="s1" name="s1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s2" index="10" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="s2" name="s2" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s3" index="11" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="s3" name="s3" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c3" index="12" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="c3" name="c3" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="a0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="a0">DATA</portMap>
            </portMaps>
            <ports>
                <port>a0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="a1">DATA</portMap>
            </portMaps>
            <ports>
                <port>a1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="a2">DATA</portMap>
            </portMaps>
            <ports>
                <port>a2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="a3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="a3">DATA</portMap>
            </portMaps>
            <ports>
                <port>a3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="a3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="b0">DATA</portMap>
            </portMaps>
            <ports>
                <port>b0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="b1">DATA</portMap>
            </portMaps>
            <ports>
                <port>b1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="b2">DATA</portMap>
            </portMaps>
            <ports>
                <port>b2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="b3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="b3">DATA</portMap>
            </portMaps>
            <ports>
                <port>b3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="b3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s0" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="s0">DATA</portMap>
            </portMaps>
            <ports>
                <port>s0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="s0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s1" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="s1">DATA</portMap>
            </portMaps>
            <ports>
                <port>s1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="s1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s2" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="s2">DATA</portMap>
            </portMaps>
            <ports>
                <port>s2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="s2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s3" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="s3">DATA</portMap>
            </portMaps>
            <ports>
                <port>s3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="s3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c3" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="c3">DATA</portMap>
            </portMaps>
            <ports>
                <port>c3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="a0">ap_none, in, 1</column>
                    <column name="a1">ap_none, in, 1</column>
                    <column name="a2">ap_none, in, 1</column>
                    <column name="a3">ap_none, in, 1</column>
                    <column name="b0">ap_none, in, 1</column>
                    <column name="b1">ap_none, in, 1</column>
                    <column name="b2">ap_none, in, 1</column>
                    <column name="b3">ap_none, in, 1</column>
                    <column name="c3">ap_none, out, 1</column>
                    <column name="s0">ap_none, out, 1</column>
                    <column name="s1">ap_none, out, 1</column>
                    <column name="s2">ap_none, out, 1</column>
                    <column name="s3">ap_none, out, 1</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a0">in, bool</column>
                    <column name="a1">in, bool</column>
                    <column name="a2">in, bool</column>
                    <column name="a3">in, bool</column>
                    <column name="b0">in, bool</column>
                    <column name="b1">in, bool</column>
                    <column name="b2">in, bool</column>
                    <column name="b3">in, bool</column>
                    <column name="s0">out, bool&amp;</column>
                    <column name="s1">out, bool&amp;</column>
                    <column name="s2">out, bool&amp;</column>
                    <column name="s3">out, bool&amp;</column>
                    <column name="c3">out, bool&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="a0">a0, port</column>
                    <column name="a1">a1, port</column>
                    <column name="a2">a2, port</column>
                    <column name="a3">a3, port</column>
                    <column name="b0">b0, port</column>
                    <column name="b1">b1, port</column>
                    <column name="b2">b2, port</column>
                    <column name="b3">b3, port</column>
                    <column name="s0">s0, port</column>
                    <column name="s1">s1, port</column>
                    <column name="s2">s2, port</column>
                    <column name="s3">s3, port</column>
                    <column name="c3">c3, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="adder.cpp:16" status="valid" parentFunction="fourbit_adder" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="adder.cpp:17" status="valid" parentFunction="fourbit_adder" variable="a0" isDirective="0" options="ap_none port=a0"/>
        <Pragma type="interface" location="adder.cpp:18" status="valid" parentFunction="fourbit_adder" variable="a1" isDirective="0" options="ap_none port=a1"/>
        <Pragma type="interface" location="adder.cpp:19" status="valid" parentFunction="fourbit_adder" variable="a2" isDirective="0" options="ap_none port=a2"/>
        <Pragma type="interface" location="adder.cpp:20" status="valid" parentFunction="fourbit_adder" variable="a3" isDirective="0" options="ap_none port=a3"/>
        <Pragma type="interface" location="adder.cpp:21" status="valid" parentFunction="fourbit_adder" variable="b0" isDirective="0" options="ap_none port=b0"/>
        <Pragma type="interface" location="adder.cpp:22" status="valid" parentFunction="fourbit_adder" variable="b1" isDirective="0" options="ap_none port=b1"/>
        <Pragma type="interface" location="adder.cpp:23" status="valid" parentFunction="fourbit_adder" variable="b2" isDirective="0" options="ap_none port=b2"/>
        <Pragma type="interface" location="adder.cpp:24" status="valid" parentFunction="fourbit_adder" variable="b3" isDirective="0" options="ap_none port=b3"/>
        <Pragma type="interface" location="adder.cpp:25" status="valid" parentFunction="fourbit_adder" variable="s0" isDirective="0" options="ap_none port=s0"/>
        <Pragma type="interface" location="adder.cpp:26" status="valid" parentFunction="fourbit_adder" variable="s1" isDirective="0" options="ap_none port=s1"/>
        <Pragma type="interface" location="adder.cpp:27" status="valid" parentFunction="fourbit_adder" variable="s2" isDirective="0" options="ap_none port=s2"/>
        <Pragma type="interface" location="adder.cpp:28" status="valid" parentFunction="fourbit_adder" variable="s3" isDirective="0" options="ap_none port=s3"/>
        <Pragma type="interface" location="adder.cpp:29" status="valid" parentFunction="fourbit_adder" variable="c3" isDirective="0" options="ap_none port=c3"/>
    </PragmaReport>
</profile>

