Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed Jan  8 21:59:33 2025
| Host              : M_Laptop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ft600_16B_loopback_timing_summary_routed.rpt -pb ft600_16B_loopback_timing_summary_routed.pb -rpx ft600_16B_loopback_timing_summary_routed.rpx -warn_on_violation
| Design            : ft600_16B_loopback
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             28          
XDCH-2     Warning   Same min and max delay values on IO port  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.732        0.000                      0                  323        0.043        0.000                      0                  323        4.468        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
ftdi_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk            2.732        0.000                      0                  323        0.043        0.000                      0                  323        4.468        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ftdi_clk                    
(none)                      ftdi_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.732ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_LED_data_out_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.687ns (30.566%)  route 1.562ns (69.434%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 6.277 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.653ns (routing 0.001ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.425     3.249    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y140         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.653     6.277    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.277    
                         clock uncertainty           -0.235     6.042    
    SLICE_X1Y140         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.981    send_recieve_module/reg_LED_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_LED_data_out_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.687ns (30.593%)  route 1.560ns (69.407%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 6.277 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.653ns (routing 0.001ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.423     3.247    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y140         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.653     6.277    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.277    
                         clock uncertainty           -0.235     6.042    
    SLICE_X1Y140         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.981    send_recieve_module/reg_LED_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_LED_data_out_reg[0]_lopt_replica/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.687ns (31.247%)  route 1.513ns (68.753%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.376     3.200    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.656     6.280    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[0]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.000     6.280    
                         clock uncertainty           -0.235     6.044    
    SLICE_X1Y142         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.983    send_recieve_module/reg_LED_data_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_ftdi_data_output_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.687ns (31.247%)  route 1.513ns (68.753%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.376     3.200    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.656     6.280    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.280    
                         clock uncertainty           -0.235     6.044    
    SLICE_X1Y142         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     5.983    send_recieve_module/reg_ftdi_data_output_reg[12]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_ftdi_data_output_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.687ns (31.247%)  route 1.513ns (68.753%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.376     3.200    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.656     6.280    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.280    
                         clock uncertainty           -0.235     6.044    
    SLICE_X1Y142         FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     5.983    send_recieve_module/reg_ftdi_data_output_reg[8]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  2.783    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_LED_data_out_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.687ns (31.275%)  route 1.511ns (68.725%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.374     3.198    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.656     6.280    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.280    
                         clock uncertainty           -0.235     6.044    
    SLICE_X1Y142         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.983    send_recieve_module/reg_LED_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_LED_data_out_reg[1]_lopt_replica/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.687ns (31.275%)  route 1.511ns (68.725%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.374     3.198    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.656     6.280    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[1]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.000     6.280    
                         clock uncertainty           -0.235     6.044    
    SLICE_X1Y142         FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     5.983    send_recieve_module/reg_LED_data_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_ftdi_data_output_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.687ns (31.275%)  route 1.511ns (68.725%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.374     3.198    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.656     6.280    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.280    
                         clock uncertainty           -0.235     6.044    
    SLICE_X1Y142         FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     5.983    send_recieve_module/reg_ftdi_data_output_reg[13]
  -------------------------------------------------------------------
                         required time                          5.983    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_ftdi_data_output_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.687ns (31.924%)  route 1.466ns (68.076%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 6.278 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.654ns (routing 0.001ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.330     3.153    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y139         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.654     6.278    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.278    
                         clock uncertainty           -0.235     6.043    
    SLICE_X1Y139         FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.982    send_recieve_module/reg_ftdi_data_output_reg[11]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 ftdi_txe_n
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_ftdi_data_output_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.687ns (31.924%)  route 1.466ns (68.076%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 6.278 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.654ns (routing 0.001ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B11                                               0.000     1.000 f  ftdi_txe_n (IN)
                         net (fo=0)                   0.000     1.000    ftdi_txe_n_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.564     1.564 f  ftdi_txe_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.564    ftdi_txe_n_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     1.564 f  ftdi_txe_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           1.136     2.701    send_recieve_module/ftdi_txe_n_IBUF
    SLICE_X2Y145         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     2.824 r  send_recieve_module/reg_ftdi_data_output[15]_i_1/O
                         net (fo=19, routed)          0.330     3.153    send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0
    SLICE_X1Y139         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.654     6.278    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.278    
                         clock uncertainty           -0.235     6.043    
    SLICE_X1Y139         FDCE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     5.982    send_recieve_module/reg_ftdi_data_output_reg[4]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 send_recieve_module/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_ftdi_rd_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.807%)  route 0.036ns (37.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.771ns = ( 5.771 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.416     5.771    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     5.810 r  send_recieve_module/reg_ftdi_oe_n_reg/Q
                         net (fo=5, routed)           0.029     5.839    send_recieve_module/ftdi_oe_n_OBUF
    SLICE_X2Y158         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     5.860 r  send_recieve_module/reg_ftdi_rd_n_i_1/O
                         net (fo=1, routed)           0.007     5.867    send_recieve_module/reg_ftdi_rd_n_i_1_n_0
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/C  (IS_INVERTED)
                         clock pessimism             -0.278     5.777    
    SLICE_X2Y158         FDPE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     5.824    send_recieve_module/reg_ftdi_rd_n_reg
  -------------------------------------------------------------------
                         required time                         -5.824    
                         arrival time                           5.867    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 custom_sync_fifo/w_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.679%)  route 0.183ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 6.738 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.647     6.271    custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  custom_sync_fifo/w_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.331 r  custom_sync_fifo/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.183     6.514    custom_sync_fifo/fifo_reg_0_15_14_17/ADDRD0
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.821     6.738    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.361     6.377    
    SLICE_X1Y145         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.085     6.462    custom_sync_fifo/fifo_reg_0_15_14_17/RAMA
  -------------------------------------------------------------------
                         required time                         -6.462    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 custom_sync_fifo/w_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.679%)  route 0.183ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 6.738 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.647     6.271    custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  custom_sync_fifo/w_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.331 r  custom_sync_fifo/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.183     6.514    custom_sync_fifo/fifo_reg_0_15_14_17/ADDRD0
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.821     6.738    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.361     6.377    
    SLICE_X1Y145         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.085     6.462    custom_sync_fifo/fifo_reg_0_15_14_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.462    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 custom_sync_fifo/w_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.679%)  route 0.183ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 6.738 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.647     6.271    custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  custom_sync_fifo/w_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.331 r  custom_sync_fifo/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.183     6.514    custom_sync_fifo/fifo_reg_0_15_14_17/ADDRD0
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.821     6.738    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.361     6.377    
    SLICE_X1Y145         RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR0)
                                                      0.085     6.462    custom_sync_fifo/fifo_reg_0_15_14_17/RAMB
  -------------------------------------------------------------------
                         required time                         -6.462    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 custom_sync_fifo/w_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.679%)  route 0.183ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 6.738 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.647     6.271    custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  custom_sync_fifo/w_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.331 r  custom_sync_fifo/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.183     6.514    custom_sync_fifo/fifo_reg_0_15_14_17/ADDRD0
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.821     6.738    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.361     6.377    
    SLICE_X1Y145         RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR0)
                                                      0.085     6.462    custom_sync_fifo/fifo_reg_0_15_14_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -6.462    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 custom_sync_fifo/w_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.679%)  route 0.183ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 6.738 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.647     6.271    custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  custom_sync_fifo/w_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.331 r  custom_sync_fifo/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.183     6.514    custom_sync_fifo/fifo_reg_0_15_14_17/ADDRD0
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.821     6.738    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMC/CLK  (IS_INVERTED)
                         clock pessimism             -0.361     6.377    
    SLICE_X1Y145         RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR0)
                                                      0.085     6.462    custom_sync_fifo/fifo_reg_0_15_14_17/RAMC
  -------------------------------------------------------------------
                         required time                         -6.462    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 custom_sync_fifo/w_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.679%)  route 0.183ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 6.738 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.647     6.271    custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  custom_sync_fifo/w_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.331 r  custom_sync_fifo/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.183     6.514    custom_sync_fifo/fifo_reg_0_15_14_17/ADDRD0
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.821     6.738    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.361     6.377    
    SLICE_X1Y145         RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR0)
                                                      0.085     6.462    custom_sync_fifo/fifo_reg_0_15_14_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -6.462    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 custom_sync_fifo/w_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.679%)  route 0.183ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 6.738 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.647     6.271    custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  custom_sync_fifo/w_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.331 r  custom_sync_fifo/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.183     6.514    custom_sync_fifo/fifo_reg_0_15_14_17/ADDRD0
    SLICE_X1Y145         RAMS32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.821     6.738    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMS32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMD/CLK  (IS_INVERTED)
                         clock pessimism             -0.361     6.377    
    SLICE_X1Y145         RAMS32 (Hold_H5LUT_SLICEM_CLK_ADR0)
                                                      0.085     6.462    custom_sync_fifo/fifo_reg_0_15_14_17/RAMD
  -------------------------------------------------------------------
                         required time                         -6.462    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 custom_sync_fifo/w_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMD_D1/ADR0
                            (falling edge-triggered cell RAMS32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.679%)  route 0.183ns (75.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 6.738 - 5.000 ) 
    Source Clock Delay      (SCD):    1.271ns = ( 6.271 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.001ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.647     6.271    custom_sync_fifo/ftdi_clk_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r  custom_sync_fifo/w_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.331 r  custom_sync_fifo/w_ptr_reg[0]/Q
                         net (fo=31, routed)          0.183     6.514    custom_sync_fifo/fifo_reg_0_15_14_17/ADDRD0
    SLICE_X1Y145         RAMS32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.821     6.738    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMS32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.361     6.377    
    SLICE_X1Y145         RAMS32 (Hold_H6LUT_SLICEM_CLK_ADR0)
                                                      0.085     6.462    custom_sync_fifo/fifo_reg_0_15_14_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -6.462    
                         arrival time                           6.514    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 send_recieve_module/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_recieve_module/reg_ftdi_oe_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.751%)  route 0.044ns (41.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.771ns = ( 5.771 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.416     5.771    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     5.810 r  send_recieve_module/reg_ftdi_oe_n_reg/Q
                         net (fo=5, routed)           0.029     5.839    send_recieve_module/ftdi_oe_n_OBUF
    SLICE_X2Y158         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     5.862 r  send_recieve_module/reg_ftdi_oe_n_i_1/O
                         net (fo=1, routed)           0.015     5.877    send_recieve_module/reg_ftdi_oe_n_i_1_n_0
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
                         clock pessimism             -0.278     5.777    
    SLICE_X2Y158         FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.046     5.823    send_recieve_module/reg_ftdi_oe_n_reg
  -------------------------------------------------------------------
                         required time                         -5.823    
                         arrival time                           5.877    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         10.000      8.710      BUFGCE_X0Y56  ftdi_clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         10.000      8.936      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         5.000       4.468      SLICE_X1Y141  custom_sync_fifo/fifo_reg_0_15_0_13/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 1.339ns (40.178%)  route 1.994ns (59.822%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.994     2.508    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.824     3.333 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     3.333    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            ftdi_resetn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 0.551ns (39.750%)  route 0.835ns (60.250%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.835     0.984    ftdi_resetn_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.401     1.385 r  ftdi_resetn_OBUF_inst/O
                         net (fo=0)                   0.000     1.385    ftdi_resetn
    E10                                                               r  ftdi_resetn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.021ns  (logic 4.813ns (43.672%)  route 6.208ns (56.328%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          6.208    12.935    ftdi_data_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.734    17.669 r  ftdi_data_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.669    ftdi_data[9]
    C12                                                               r  ftdi_data[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.353ns  (logic 4.807ns (46.430%)  route 5.546ns (53.570%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          5.546    12.273    ftdi_data_IOBUF[13]_inst/T
    D8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.728    17.001 r  ftdi_data_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.001    ftdi_data[13]
    D8                                                                r  ftdi_data[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.338ns  (logic 4.806ns (46.489%)  route 5.532ns (53.511%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          5.532    12.259    ftdi_data_IOBUF[12]_inst/T
    E8                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.727    16.987 r  ftdi_data_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.987    ftdi_data[12]
    E8                                                                r  ftdi_data[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 4.825ns (48.711%)  route 5.080ns (51.289%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          5.080    11.807    ftdi_data_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.746    16.553 r  ftdi_data_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.553    ftdi_data[3]
    B15                                                               r  ftdi_data[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.206ns  (logic 4.798ns (52.115%)  route 4.408ns (47.885%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          4.408    11.136    ftdi_data_IOBUF[15]_inst/T
    D9                   OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      4.719    15.854 r  ftdi_data_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.854    ftdi_data[15]
    D9                                                                r  ftdi_data[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.192ns  (logic 4.795ns (52.171%)  route 4.396ns (47.829%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          4.396    11.124    ftdi_be_IOBUF[0]_inst/T
    E11                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.716    15.840 r  ftdi_be_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.840    ftdi_be[0]
    E11                                                               r  ftdi_be[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 4.810ns (54.233%)  route 4.059ns (45.767%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          4.059    10.786    ftdi_data_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.731    15.517 r  ftdi_data_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.517    ftdi_data[6]
    D13                                                               r  ftdi_data[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 4.811ns (59.429%)  route 3.285ns (40.571%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          3.285    10.012    ftdi_data_IOBUF[14]_inst/T
    C8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.732    14.744 r  ftdi_data_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.744    ftdi_data[14]
    C8                                                                r  ftdi_data[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.865ns  (logic 4.827ns (61.376%)  route 3.038ns (38.624%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          3.038     9.765    ftdi_data_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      4.748    14.513 r  ftdi_data_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.513    ftdi_data[4]
    B14                                                               r  ftdi_data[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 4.835ns (69.590%)  route 2.113ns (30.410%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.732     6.648    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 r  send_recieve_module/ftdi_data_tx_en_reg/Q
                         net (fo=36, routed)          2.113     8.840    ftdi_data_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      4.756    13.595 r  ftdi_data_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.595    ftdi_data[10]
    A12                                                               r  ftdi_data[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ftdi_clk_beat/beat_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.440ns (52.109%)  route 0.404ns (47.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.432ns (routing 0.000ns, distribution 0.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.432     0.787    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X1Y176         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.826 r  u_ftdi_clk_beat/beat_reg/Q
                         net (fo=2, routed)           0.404     1.230    LED_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     1.631 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.631    LED[0]
    H11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_be_output_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.868ns  (logic 0.449ns (51.723%)  route 0.419ns (48.277%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  send_recieve_module/reg_ftdi_be_output_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.813 r  send_recieve_module/reg_ftdi_be_output_reg[1]/Q
                         net (fo=1, routed)           0.419     6.232    ftdi_be_IOBUF[1]_inst/I
    F12                  OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.408     6.639 r  ftdi_be_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.639    ftdi_be[1]
    F12                                                               r  ftdi_be[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_data_output_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.440ns (50.757%)  route 0.427ns (49.243%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.426     5.781    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     5.820 r  send_recieve_module/reg_ftdi_data_output_reg[8]/Q
                         net (fo=1, routed)           0.427     6.247    ftdi_data_IOBUF[8]_inst/I
    F13                  OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.401     6.648 r  ftdi_data_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.648    ftdi_data[8]
    F13                                                               r  ftdi_data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.437ns (50.255%)  route 0.433ns (49.745%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.426     5.781    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y142         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     5.819 r  send_recieve_module/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.433     6.252    ftdi_data_IOBUF[0]_inst/I
    E15                  OBUFT (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.399     6.651 r  ftdi_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.651    ftdi_data[0]
    E15                                                               r  ftdi_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_rd_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.455ns (49.638%)  route 0.461ns (50.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.416     5.771    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     5.811 r  send_recieve_module/reg_ftdi_rd_n_reg/Q
                         net (fo=5, routed)           0.461     6.272    ftdi_rd_n_OBUF
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415     6.687 r  ftdi_rd_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.687    ftdi_rd_n
    A10                                                               r  ftdi_rd_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_oe_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.452ns (48.683%)  route 0.476ns (51.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.416ns (routing 0.000ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.416     5.771    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y158         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     5.810 r  send_recieve_module/reg_ftdi_oe_n_reg/Q
                         net (fo=5, routed)           0.476     6.286    ftdi_oe_n_OBUF
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.413     6.699 r  ftdi_oe_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.699    ftdi_oe_n
    B10                                                               r  ftdi_oe_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_wr_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_wr_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.445ns (47.698%)  route 0.488ns (52.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.414     5.769    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y147         FDPE                                         r  send_recieve_module/reg_ftdi_wr_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     5.809 r  send_recieve_module/reg_ftdi_wr_n_reg/Q
                         net (fo=1, routed)           0.488     6.297    ftdi_wr_n_OBUF
    D11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.405     6.702 r  ftdi_wr_n_OBUF_inst/O
                         net (fo=0)                   0.000     6.702    ftdi_wr_n
    D11                                                               r  ftdi_wr_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_be_output_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.461ns (48.269%)  route 0.494ns (51.731%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.417     5.772    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X0Y145         FDCE                                         r  send_recieve_module/reg_ftdi_be_output_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     5.811 r  send_recieve_module/reg_ftdi_be_output_reg[0]/Q
                         net (fo=1, routed)           0.494     6.305    ftdi_be_IOBUF[0]_inst/I
    E11                  OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.422     6.726 r  ftdi_be_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.726    ftdi_be[0]
    E11                                                               r  ftdi_be[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_ftdi_data_output_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.483ns (49.751%)  route 0.488ns (50.249%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.423     5.778    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y139         FDCE                                         r  send_recieve_module/reg_ftdi_data_output_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     5.817 r  send_recieve_module/reg_ftdi_data_output_reg[11]/Q
                         net (fo=1, routed)           0.488     6.305    ftdi_data_IOBUF[11]_inst/I
    B12                  OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     6.749 r  ftdi_data_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.749    ftdi_data[11]
    B12                                                               r  ftdi_data[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_recieve_module/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.472ns (48.339%)  route 0.504ns (51.661%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.423     5.778    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X1Y140         FDCE                                         r  send_recieve_module/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     5.816 r  send_recieve_module/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           0.504     6.320    ftdi_data_IOBUF[1]_inst/I
    D15                  OBUFT (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.434     6.754 r  ftdi_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.754    ftdi_data[1]
    D15                                                               r  ftdi_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.605ns (23.339%)  route 1.986ns (76.661%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.355     2.590    custom_sync_fifo/fifo_reg_0_15_14_17/WE
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.692     6.316    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMA/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.605ns (23.339%)  route 1.986ns (76.661%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.355     2.590    custom_sync_fifo/fifo_reg_0_15_14_17/WE
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.692     6.316    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMA_D1/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMB/WE
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.605ns (23.339%)  route 1.986ns (76.661%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.355     2.590    custom_sync_fifo/fifo_reg_0_15_14_17/WE
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.692     6.316    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMB/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMB_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.605ns (23.339%)  route 1.986ns (76.661%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.355     2.590    custom_sync_fifo/fifo_reg_0_15_14_17/WE
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.692     6.316    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMB_D1/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMC/WE
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.605ns (23.339%)  route 1.986ns (76.661%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.355     2.590    custom_sync_fifo/fifo_reg_0_15_14_17/WE
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.692     6.316    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMC/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMC_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.605ns (23.339%)  route 1.986ns (76.661%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.355     2.590    custom_sync_fifo/fifo_reg_0_15_14_17/WE
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.692     6.316    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMC_D1/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMD/WE
                            (falling edge-triggered cell RAMS32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.605ns (23.339%)  route 1.986ns (76.661%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.355     2.590    custom_sync_fifo/fifo_reg_0_15_14_17/WE
    SLICE_X1Y145         RAMS32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.692     6.316    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMS32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMD/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_14_17/RAMD_D1/WE
                            (falling edge-triggered cell RAMS32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.590ns  (logic 0.605ns (23.339%)  route 1.986ns (76.661%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 6.316 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.355     2.590    custom_sync_fifo/fifo_reg_0_15_14_17/WE
    SLICE_X1Y145         RAMS32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.692     6.316    custom_sync_fifo/fifo_reg_0_15_14_17/WCLK
    SLICE_X1Y145         RAMS32                                       r  custom_sync_fifo/fifo_reg_0_15_14_17/RAMD_D1/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_0_13/RAMA/WE
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.605ns (24.753%)  route 1.838ns (75.247%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 6.312 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.688ns (routing 0.001ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.207     2.442    custom_sync_fifo/fifo_reg_0_15_0_13/WE
    SLICE_X1Y141         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.688     6.312    custom_sync_fifo/fifo_reg_0_15_0_13/WCLK
    SLICE_X1Y141         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            custom_sync_fifo/fifo_reg_0_15_0_13/RAMA_D1/WE
                            (falling edge-triggered cell RAMD32 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.605ns (24.753%)  route 1.838ns (75.247%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 6.312 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.688ns (routing 0.001ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          1.631     2.146    custom_sync_fifo/ftdi_resetn_OBUF
    SLICE_X1Y143         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.236 r  custom_sync_fifo/fifo_reg_0_15_0_13_i_2/O
                         net (fo=24, routed)          0.207     2.442    custom_sync_fifo/fifo_reg_0_15_0_13/WE
    SLICE_X1Y141         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.688     6.312    custom_sync_fifo/fifo_reg_0_15_0_13/WCLK
    SLICE_X1Y141         RAMD32                                       r  custom_sync_fifo/fifo_reg_0_15_0_13/RAMA_D1/CLK  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/beat_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.793%)  route 0.471ns (71.207%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.445     0.595    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X1Y176         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.041     0.636 r  u_ftdi_clk_beat/beat_i_1/O
                         net (fo=1, routed)           0.026     0.662    u_ftdi_clk_beat/beat_i_1_n_0
    SLICE_X1Y176         FDRE                                         r  u_ftdi_clk_beat/beat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.495     1.076    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X1Y176         FDRE                                         r  u_ftdi_clk_beat/beat_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            send_recieve_module/end_write_delay_flag_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.509%)  route 0.515ns (77.491%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.515     0.665    send_recieve_module/ftdi_resetn_OBUF
    SLICE_X2Y158         FDCE                                         f  send_recieve_module/end_write_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  send_recieve_module/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            send_recieve_module/ready_to_send_o_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.509%)  route 0.515ns (77.491%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.515     0.665    send_recieve_module/ftdi_resetn_OBUF
    SLICE_X2Y158         FDCE                                         f  send_recieve_module/ready_to_send_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  send_recieve_module/ready_to_send_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            send_recieve_module/reg_ftdi_oe_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.509%)  route 0.515ns (77.491%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.515     0.665    send_recieve_module/ftdi_resetn_OBUF
    SLICE_X2Y158         FDPE                                         f  send_recieve_module/reg_ftdi_oe_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            send_recieve_module/reg_ftdi_rd_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.509%)  route 0.515ns (77.491%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.515     0.665    send_recieve_module/ftdi_resetn_OBUF
    SLICE_X2Y158         FDPE                                         f  send_recieve_module/reg_ftdi_rd_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDPE                                         r  send_recieve_module/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            send_recieve_module/write_rd_delay_flag_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.150ns (22.509%)  route 0.515ns (77.491%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns = ( 6.055 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.515     0.665    send_recieve_module/ftdi_resetn_OBUF
    SLICE_X2Y158         FDCE                                         f  send_recieve_module/write_rd_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.475     6.055    send_recieve_module/ftdi_clk_IBUF_BUFG
    SLICE_X2Y158         FDCE                                         r  send_recieve_module/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.165ns (22.840%)  route 0.556ns (77.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.449     0.599    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X1Y176         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     0.614 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.107     0.721    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y176         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.490     1.071    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  u_ftdi_clk_beat/count_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.165ns (22.840%)  route 0.556ns (77.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.449     0.599    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X1Y176         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     0.614 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.107     0.721    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y176         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.490     1.071    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  u_ftdi_clk_beat/count_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.165ns (22.840%)  route 0.556ns (77.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.449     0.599    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X1Y176         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     0.614 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.107     0.721    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y176         FDRE                                         r  u_ftdi_clk_beat/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.490     1.071    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  u_ftdi_clk_beat/count_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_ftdi_clk_beat/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.165ns (22.840%)  route 0.556ns (77.160%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_n_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=59, routed)          0.449     0.599    u_ftdi_clk_beat/ftdi_resetn_OBUF
    SLICE_X1Y176         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     0.614 r  u_ftdi_clk_beat/count[0]_i_1/O
                         net (fo=24, routed)          0.107     0.721    u_ftdi_clk_beat/count[0]_i_1_n_0
    SLICE_X2Y176         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_IBUF
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=122, routed)         0.490     1.071    u_ftdi_clk_beat/ftdi_clk_IBUF_BUFG
    SLICE_X2Y176         FDRE                                         r  u_ftdi_clk_beat/count_reg[19]/C





