### First lab

Demultiplexor 1 to 8 with enable input

### Second lab

clk_in form a) <br>
m = 12, n = 4, D = 7 <br>
DCa form Ð“) <br>

### Third lab

Address bus 7 bits <br>
ROM output synchronous <br>
RAM output synchronous <br>
Size of buffer 4 bytes <br>
Delay of 3 cycles <br>

