// Generated by CIRCT firtool-1.108.0
module AddressDecoder(	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7]
  input  [31:0] io_addr,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
  output [2:0]  io_bankIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
  output        io_bankGroupIndex,	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
                io_rankIndex	// @[src/main/scala/memctrl/AddressDecoder.scala:16:14]
);

  assign io_bankIndex = io_addr[2:0];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :27:31]
  assign io_bankGroupIndex = io_addr[3];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :28:31]
  assign io_rankIndex = io_addr[4];	// @[src/main/scala/memctrl/AddressDecoder.scala:15:7, :29:31]
endmodule


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module ram_256x100(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [99:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [99:0] W0_data
);

  reg [99:0] Memory[0:255];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[7:0]] = _RANDOM_MEM[99:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 100'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue256_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [99:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x100 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module MultiRankCmdQueue(	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_request_id	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:12:14]
);

  wire _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  wire _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  wire _addrDec_io_rankIndex;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:25]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:25]
    .io_addr           (io_enq_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (_addrDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:25]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (~_addrDec_io_rankIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:25, :36:21, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_addrDec_io_rankIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:19:25, :36:21, :41:27, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:25:11]
  assign io_enq_ready =
    ~_addrDec_io_rankIndex & _queues_0_io_enq_ready | _addrDec_io_rankIndex
    & _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiRankCommandQueue.scala:7:7, :19:25, :25:11, :41:18, :49:45, :50:15]
endmodule

module MultiBankGroupCmdQueue(	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:7:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:7:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
  output [31:0] io_deq_1_bits_request_id	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:12:14]
);

  wire _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:25:11]
  wire _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:25:11]
  wire _addrDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:19:25]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:19:25]
    .io_addr           (io_enq_bits_addr),
    .io_bankIndex      (/* unused */),
    .io_bankGroupIndex (_addrDec_io_bankGroupIndex),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:19:25]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (~_addrDec_io_bankGroupIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:19:25, :35:21, :40:{16,25}, :41:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:25:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:25:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_addrDec_io_bankGroupIndex & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:19:25, :35:21, :40:25, :41:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:25:11]
  assign io_enq_ready =
    ~_addrDec_io_bankGroupIndex & _queues_0_io_enq_ready | _addrDec_io_bankGroupIndex
    & _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankGroupCommandQueue.scala:7:7, :19:25, :25:11, :40:16, :48:43, :49:15]
endmodule

module MultiBankCmdQueue(	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:10:7]
                reset,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:10:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_enq_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_enq_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_enq_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_enq_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_enq_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_0_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_0_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_0_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_0_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_0_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_1_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_1_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_1_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_1_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_1_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_1_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_deq_2_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_2_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_2_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_2_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_2_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_2_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_2_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_2_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_2_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_deq_3_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_3_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_3_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_3_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_3_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_3_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_3_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_3_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_3_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_deq_4_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_4_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_4_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_4_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_4_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_4_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_4_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_4_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_4_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_deq_5_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_5_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_5_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_5_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_5_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_5_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_5_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_5_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_5_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_deq_6_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_6_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_6_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_6_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_6_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_6_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_6_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_6_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_6_bits_request_id,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  input         io_deq_7_ready,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_7_valid,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_7_bits_addr,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_7_bits_data,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output        io_deq_7_bits_cs,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_7_bits_ras,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_7_bits_cas,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
                io_deq_7_bits_we,	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
  output [31:0] io_deq_7_bits_request_id	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:15:14]
);

  wire       _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  wire       _queues_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  wire       _queues_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  wire       _queues_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  wire       _queues_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  wire       _queues_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  wire       _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  wire       _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  wire [2:0] _addrDec_io_bankIndex;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23]
  wire       _io_enq_ready_T = _addrDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23, :41:18]
  wire       _io_enq_ready_T_2 = _addrDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23, :41:18]
  wire       _io_enq_ready_T_4 = _addrDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23, :41:18]
  wire       _io_enq_ready_T_6 = _addrDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23, :41:18]
  wire       _io_enq_ready_T_8 = _addrDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23, :41:18]
  wire       _io_enq_ready_T_10 = _addrDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23, :41:18]
  wire       _io_enq_ready_T_12 = _addrDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23, :41:18]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23]
    .io_addr           (io_enq_bits_addr),
    .io_bankIndex      (_addrDec_io_bankIndex),
    .io_bankGroupIndex (/* unused */),
    .io_rankIndex      (/* unused */)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23]
  Queue256_PhysicalMemoryCommand queues_0 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_data       (io_deq_0_bits_data),
    .io_deq_bits_cs         (io_deq_0_bits_cs),
    .io_deq_bits_ras        (io_deq_0_bits_ras),
    .io_deq_bits_cas        (io_deq_0_bits_cas),
    .io_deq_bits_we         (io_deq_0_bits_we),
    .io_deq_bits_request_id (io_deq_0_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  Queue256_PhysicalMemoryCommand queues_1 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_2 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_data       (io_deq_1_bits_data),
    .io_deq_bits_cs         (io_deq_1_bits_cs),
    .io_deq_bits_ras        (io_deq_1_bits_ras),
    .io_deq_bits_cas        (io_deq_1_bits_cas),
    .io_deq_bits_we         (io_deq_1_bits_we),
    .io_deq_bits_request_id (io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  Queue256_PhysicalMemoryCommand queues_2 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_2_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_4 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_2_ready),
    .io_deq_valid           (io_deq_2_valid),
    .io_deq_bits_addr       (io_deq_2_bits_addr),
    .io_deq_bits_data       (io_deq_2_bits_data),
    .io_deq_bits_cs         (io_deq_2_bits_cs),
    .io_deq_bits_ras        (io_deq_2_bits_ras),
    .io_deq_bits_cas        (io_deq_2_bits_cas),
    .io_deq_bits_we         (io_deq_2_bits_we),
    .io_deq_bits_request_id (io_deq_2_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  Queue256_PhysicalMemoryCommand queues_3 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_3_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_6 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_3_ready),
    .io_deq_valid           (io_deq_3_valid),
    .io_deq_bits_addr       (io_deq_3_bits_addr),
    .io_deq_bits_data       (io_deq_3_bits_data),
    .io_deq_bits_cs         (io_deq_3_bits_cs),
    .io_deq_bits_ras        (io_deq_3_bits_ras),
    .io_deq_bits_cas        (io_deq_3_bits_cas),
    .io_deq_bits_we         (io_deq_3_bits_we),
    .io_deq_bits_request_id (io_deq_3_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  Queue256_PhysicalMemoryCommand queues_4 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_4_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_8 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_4_ready),
    .io_deq_valid           (io_deq_4_valid),
    .io_deq_bits_addr       (io_deq_4_bits_addr),
    .io_deq_bits_data       (io_deq_4_bits_data),
    .io_deq_bits_cs         (io_deq_4_bits_cs),
    .io_deq_bits_ras        (io_deq_4_bits_ras),
    .io_deq_bits_cas        (io_deq_4_bits_cas),
    .io_deq_bits_we         (io_deq_4_bits_we),
    .io_deq_bits_request_id (io_deq_4_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  Queue256_PhysicalMemoryCommand queues_5 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_5_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_10 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_5_ready),
    .io_deq_valid           (io_deq_5_valid),
    .io_deq_bits_addr       (io_deq_5_bits_addr),
    .io_deq_bits_data       (io_deq_5_bits_data),
    .io_deq_bits_cs         (io_deq_5_bits_cs),
    .io_deq_bits_ras        (io_deq_5_bits_ras),
    .io_deq_bits_cas        (io_deq_5_bits_cas),
    .io_deq_bits_we         (io_deq_5_bits_we),
    .io_deq_bits_request_id (io_deq_5_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  Queue256_PhysicalMemoryCommand queues_6 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_6_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_12 & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_6_ready),
    .io_deq_valid           (io_deq_6_valid),
    .io_deq_bits_addr       (io_deq_6_bits_addr),
    .io_deq_bits_data       (io_deq_6_bits_data),
    .io_deq_bits_cs         (io_deq_6_bits_cs),
    .io_deq_bits_ras        (io_deq_6_bits_ras),
    .io_deq_bits_cas        (io_deq_6_bits_cas),
    .io_deq_bits_we         (io_deq_6_bits_we),
    .io_deq_bits_request_id (io_deq_6_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  Queue256_PhysicalMemoryCommand queues_7 (	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_7_io_enq_ready),
    .io_enq_valid           ((&_addrDec_io_bankIndex) & io_enq_valid),	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:22:23, :36:20, :41:{18,27}, :42:22]
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_data       (io_enq_bits_data),
    .io_enq_bits_cs         (io_enq_bits_cs),
    .io_enq_bits_ras        (io_enq_bits_ras),
    .io_enq_bits_cas        (io_enq_bits_cas),
    .io_enq_bits_we         (io_enq_bits_we),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_7_ready),
    .io_deq_valid           (io_deq_7_valid),
    .io_deq_bits_addr       (io_deq_7_bits_addr),
    .io_deq_bits_data       (io_deq_7_bits_data),
    .io_deq_bits_cs         (io_deq_7_bits_cs),
    .io_deq_bits_ras        (io_deq_7_bits_ras),
    .io_deq_bits_cas        (io_deq_7_bits_cas),
    .io_deq_bits_we         (io_deq_7_bits_we),
    .io_deq_bits_request_id (io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:28:11]
  assign io_enq_ready =
    _io_enq_ready_T & _queues_0_io_enq_ready | _io_enq_ready_T_2 & _queues_1_io_enq_ready
    | _io_enq_ready_T_4 & _queues_2_io_enq_ready | _io_enq_ready_T_6
    & _queues_3_io_enq_ready | _io_enq_ready_T_8 & _queues_4_io_enq_ready
    | _io_enq_ready_T_10 & _queues_5_io_enq_ready | _io_enq_ready_T_12
    & _queues_6_io_enq_ready | (&_addrDec_io_bankIndex) & _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/MultiBankCommandQueue.scala:10:7, :22:23, :28:11, :41:18, :49:45, :50:14]
endmodule

module BankPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

// VCS coverage exclude_file
module mem_2097152x32(	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  input  [20:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [20:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:2097151];	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  always @(posedge W0_clk) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    if (W0_en & 1'h1)	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    reg [31:0] _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
        for (logic [21:0] i = 22'h0; i < 22'h200000; i += 22'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
          Memory[i[20:0]] = _RANDOM_MEM;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
endmodule


// Users can define 'PRINTF_FD' to add a specified fd to prints.
`ifndef PRINTF_FD_
  `ifdef PRINTF_FD
    `define PRINTF_FD_ (`PRINTF_FD)
  `else  // PRINTF_FD
    `define PRINTF_FD_ 32'h80000002
  `endif // PRINTF_FD
`endif // not def PRINTF_FD_

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module DRAMBank(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                1'h0, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_1(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                1'h1, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_1 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_2(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                2'h2, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_2 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_3(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                2'h3, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_3 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_4(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h4, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_4 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_5(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h5, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_5 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_6(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h6, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_6 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_7(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h7, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_7 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

// VCS coverage exclude_file
module ram_256x96(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [95:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [95:0] W0_data
);

  reg [95:0] Memory[0:255];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [95:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[7:0]] = _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 96'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue256_BankMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [2:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      3'b000:
        casez_tmp_2 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b001:
        casez_tmp_2 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b010:
        casez_tmp_2 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b011:
        casez_tmp_2 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b100:
        casez_tmp_2 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b101:
        casez_tmp_2 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      3'b110:
        casez_tmp_2 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [2:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 3'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 3'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 3'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 3'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 =
    ctrl_validMask_grantMask_lastGrant[2:1] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ~(ctrl_validMask_grantMask_lastGrant[2]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_8 = _ctrl_T_7 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_9 = _ctrl_T_8 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_10 = _ctrl_T_9 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_11 = _ctrl_T_10 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_12 = _ctrl_T_11 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 3'h1
      : ctrl_validMask_2
          ? 3'h2
          : ctrl_validMask_3
              ? 3'h3
              : ctrl_validMask_4
                  ? 3'h4
                  : ctrl_validMask_5
                      ? 3'h5
                      : ctrl_validMask_6
                          ? 3'h6
                          : ctrl_validMask_7
                              ? 3'h7
                              : io_in_0_valid
                                  ? 3'h0
                                  : io_in_1_valid
                                      ? 3'h1
                                      : io_in_2_valid
                                          ? 3'h2
                                          : io_in_3_valid
                                              ? 3'h3
                                              : io_in_4_valid
                                                  ? 3'h4
                                                  : io_in_5_valid
                                                      ? 3'h5
                                                      : {2'h3, ~io_in_6_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][2:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_6 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_7) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_8) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_9) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ~(ctrl_validMask_grantMask_lastGrant[2]) | ~_ctrl_T_10) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_11) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_12) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~(_ctrl_T_12 | io_in_6_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module BankGroup(	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    if (reset)	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    else if (_respQs_7_io_enq_ready & _banks_7_io_phyResp_valid | _respQs_6_io_enq_ready
             & _banks_6_io_phyResp_valid | _respQs_5_io_enq_ready
             & _banks_5_io_phyResp_valid | _respQs_4_io_enq_ready
             & _banks_4_io_phyResp_valid | _respQs_3_io_enq_ready
             & _banks_3_io_phyResp_valid | _respQs_2_io_enq_ready
             & _banks_2_io_phyResp_valid | _respQs_1_io_enq_ready
             & _banks_1_io_phyResp_valid | _respQs_0_io_enq_ready
             & _banks_0_io_phyResp_valid)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11, :61:25, :63:24]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33, :63:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7, :18:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  DRAMBank banks_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_0_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_1 banks_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_1_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_2 banks_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_2_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_3 banks_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_3_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_4 banks_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_4_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_5 banks_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_5_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_6 banks_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_6_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_7 banks_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_7_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  Queue256_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
endmodule

module BankPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_8(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                1'h0, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_8 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_9(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                1'h1, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_9 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_10(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                2'h2, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_10 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_11(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                2'h3, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_11 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_12(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                3'h4, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_12 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_13(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                3'h5, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_13 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_14(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                3'h6, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_14 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_15(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                3'h7, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_15 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankGroup_1(	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:17:33, :61:25, :62:24]
        lastColBankGroup <= 32'h1;	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:61:25, :63:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33, :63:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7, :17:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7, :18:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  DRAMBank_8 banks_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_9 banks_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_10 banks_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_11 banks_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_12 banks_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_13 banks_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_14 banks_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_15 banks_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  Queue256_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
endmodule

module Queue256_PhysicalMemoryResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [95:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [7:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [7:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 8'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 8'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][7:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][15:8];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][16];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_256x96 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_addr, io_enq_bits_data, io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module RRArbiter_2(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:92:26, :94:{24,33}]
  wire io_out_valid_0 = io_chosen_choice ? io_in_1_valid : io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}]
  reg  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire ctrl_validMask_1 = io_in_1_valid & ~ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  assign io_chosen_choice = ctrl_validMask_1 | ~io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & io_out_valid_0)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :92:26, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~ctrl_validMask_1 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :74:21, :83:76, :118:7]
  assign io_in_1_ready =
    (~ctrl_validMask_grantMask_lastGrant | ~(ctrl_validMask_1 | io_in_0_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :83:76, :87:50, :118:7]
  assign io_out_valid = io_out_valid_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = io_chosen_choice ? io_in_1_bits_addr : io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_data = io_chosen_choice ? io_in_1_bits_data : io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
  assign io_out_bits_request_id =
    io_chosen_choice ? io_in_1_bits_request_id : io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :92:26, :94:{24,33}, :118:7]
endmodule

module Rank(	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire        _groups_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire        _groups_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire        _groups_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire        _groups_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  MultiBankGroupCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_groups_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_groups_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  BankGroup groups_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_groups_0_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_phyResp_valid           (_groups_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_groups_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_groups_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_groups_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  BankGroup_1 groups_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_groups_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_phyResp_valid           (_groups_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_groups_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_groups_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_groups_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  Queue256_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_groups_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_addr       (_groups_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_data       (_groups_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_request_id (_groups_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_deq_ready           (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  Queue256_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_groups_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_addr       (_groups_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_data       (_groups_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_request_id (_groups_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_deq_ready           (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  RRArbiter_2 arbResp (	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
    .clock                   (clock),
    .io_in_0_ready           (_arbResp_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_1_ready           (_arbResp_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
endmodule

module BankPerformanceStatistics_16(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_16(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                1'h0, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_16 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_17(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_17(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                1'h1, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_17 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_18(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_18(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                2'h2, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_18 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_19(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_19(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                2'h3, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_19 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_20(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_20(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h4, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_20 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_21(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_21(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h5, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_21 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_22(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_22(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h6, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_22 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_23(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_23(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire [63:0] _GEN_11 = cycleCounter - {32'h0, pending_lastColCycle};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:19]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & (|(_GEN_11[63:1])) & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h0, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, 32'h0, io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h0,
                3'h7, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h0, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h0, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h0, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h0,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_23 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankGroup_2(	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    if (reset)	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    else if (_respQs_7_io_enq_ready & _banks_7_io_phyResp_valid | _respQs_6_io_enq_ready
             & _banks_6_io_phyResp_valid | _respQs_5_io_enq_ready
             & _banks_5_io_phyResp_valid | _respQs_4_io_enq_ready
             & _banks_4_io_phyResp_valid | _respQs_3_io_enq_ready
             & _banks_3_io_phyResp_valid | _respQs_2_io_enq_ready
             & _banks_2_io_phyResp_valid | _respQs_1_io_enq_ready
             & _banks_1_io_phyResp_valid | _respQs_0_io_enq_ready
             & _banks_0_io_phyResp_valid)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11, :61:25, :63:24]
      lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33, :63:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7, :18:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  DRAMBank_16 banks_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_0_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_17 banks_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_1_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_18 banks_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_2_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_19 banks_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_3_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_20 banks_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_4_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_21 banks_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_5_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_22 banks_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_6_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_23 banks_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                       (clock),
    .reset                       (reset),
    .io_memCmd_ready             (_banks_7_io_memCmd_ready),
    .io_memCmd_valid             (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr         (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data         (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs           (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras          (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas          (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we           (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id   (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColCycle (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready            (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid            (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr        (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data        (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id  (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  Queue256_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
endmodule

module BankPerformanceStatistics_24(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_24(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h0, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                1'h0, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h0,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h0, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 1'h0,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                1'h0, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_24 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_25(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_25(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 1'h1, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                1'h1, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 1'h1,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 1'h1, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 1'h1,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                1'h1, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_25 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_26(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_26(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h2, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                2'h2, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h2,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h2, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 2'h2,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                2'h2, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_26 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_27(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_27(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 2'h3, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                2'h3, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 2'h3,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 2'h3, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 2'h3,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                2'h3, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_27 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_28(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_28(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h4, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                3'h4, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h4,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h4, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 3'h4,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                3'h4, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_28 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_29(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_29(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h5, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                3'h5, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h5,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h5, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 3'h5,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                3'h5, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_29 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_30(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_30(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h6, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                3'h6, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h6,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h6, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 3'h6,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                3'h6, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_30 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankPerformanceStatistics_31(	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
               io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:79:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    else	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29, :88:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        end	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7, :87:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:78:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:91:31]
  BankPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:87:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankPerformanceStatistics.scala:92:32]
endmodule

module DRAMBank_31(	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColBankGroup,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_memCmd_bits_lastColCycle,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:130:14]
);

  wire [31:0] _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  reg  [2:0]  state;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
  reg  [31:0] pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg         pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [31:0] pending_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
  reg  [63:0] lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
  reg  [63:0] lastPrecharge;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
  reg  [63:0] lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
  reg  [63:0] lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
  reg  [63:0] activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [63:0] activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26]
  reg  [1:0]  actPtr;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
  reg         refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
  reg  [31:0] refreshCntr;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
  reg         rowActive;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
  reg  [14:0] activeRow;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
  wire        io_memCmd_ready_0 = ~(|state) & ~refreshInProg & state != 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:{28,39,42,57,67}]
  wire        _doPrecharge_T = ~pending_cs & ~pending_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :68:15, :74:26]
  wire        doSrefExit = ~pending_cs & pending_ras & pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :67:15, :76:{26,36,46}]
  wire        _GEN = io_memCmd_ready_0 & io_memCmd_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
  wire        _GEN_0 = state == 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_1 = _doPrecharge_T & ~pending_cas & ~pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :70:15, :74:{26,35,44}, :110:25]
  wire        _GEN_2 = doSrefExit & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :76:{26,36,46}, :115:29]
  wire        _GEN_3 = ~refreshInProg & _doPrecharge_T & ~pending_cas & pending_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :69:15, :74:26, :79:{35,44}, :120:33]
  wire        _GEN_4 = _GEN_1 | _GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :74:{35,44}, :110:{25,44}, :115:{29,48}, :120:47]
  wire [63:0] _GEN_5 = cycleCounter - lastActivate;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30, :57:19]
  wire        _GEN_6 = cycleCounter - lastPrecharge > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30, :57:{19,28}]
  wire        _GEN_7 =
    _doPrecharge_T & pending_cas & ~pending_we & ~refreshInProg & _GEN_5 > 64'h21
    & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :57:{19,28}, :60:42, :70:15, :74:26, :83:{35,45}, :126:{30,48,88}]
  wire        _GEN_8 = _doPrecharge_T & pending_cas & pending_we & ~refreshInProg;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :60:42, :74:26, :80:{35,45}, :133:29]
  reg  [63:0] casez_tmp;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
  always_comb begin	// @[src/main/scala/memctrl/memories/BankModel.scala:57:19]
    casez (actPtr)	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
      2'b00:
        casez_tmp = activateTimes_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b01:
        casez_tmp = activateTimes_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      2'b10:
        casez_tmp = activateTimes_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
      default:
        casez_tmp = activateTimes_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :57:19]
    endcase	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :57:19]
  end // always_comb
  wire        _GEN_9 = cycleCounter - casez_tmp > 64'h1D & _GEN_5 > 64'h5;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :57:{19,28}, :135:46]
  wire        _GEN_10 = _GEN_5 > 64'hD;	// @[src/main/scala/memctrl/memories/BankModel.scala:57:{19,28}]
  wire        _GEN_11 =
    cycleCounter
    - {32'h0,
       pending_lastColCycle} >= {62'h0, pending_lastColBankGroup == 32'h1 ? 2'h2 : 2'h1};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :57:{19,28}, :88:22, :89:30]
  wire [63:0] _GEN_12 = cycleCounter - lastReadEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :57:19]
  wire [63:0] _GEN_13 = cycleCounter - lastWriteEnd;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :57:19]
  wire        _GEN_14 =
    ~pending_cs & pending_ras & ~pending_cas & pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_12[63:1])) & (|(_GEN_13[63:3])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :81:{26,36,45}, :146:{25,38,56}, :147:{57,101}, :148:{56,98}]
  wire [20:0] _GEN_15 = {activeRow, 6'h0};	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :149:58]
  wire [20:0] _GEN_16 = {15'h0, pending_addr[5:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :86:28, :149:58]
  wire        _GEN_17 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :148:139]
  wire        _GEN_18 = ~(|state) | ~_GEN_0 | _GEN_17 | ~_GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :35:30, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
  wire        _GEN_19 =
    ~pending_cs & pending_ras & ~pending_cas & ~pending_we & rowActive & ~refreshInProg
    & _GEN_10 & _GEN_11 & (|(_GEN_13[63:1])) & _GEN_6;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :44:30, :48:26, :57:{19,28}, :60:42, :67:15, :69:15, :70:15, :82:{26,36,45}, :157:{26,39,57}, :158:{57,101}, :159:57]
  wire        _GEN_20 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7 | _GEN_8 | _GEN_14;	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16, :74:{35,44}, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:{29,48}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :159:98]
  wire [31:0] io_phyResp_bits_data_0 = _GEN_18 ? pending_data : _mem_ext_R0_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :35:30, :53:16, :64:18, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
  wire        _GEN_21 = refreshCntr == 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :170:27]
  wire        _GEN_22 = refreshInProg & _GEN_21;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :110:44, :168:28, :170:{27,36}, :171:25]
  wire        io_phyResp_valid_0 =
    (|state) & _GEN_0
    & (_GEN_22 | ~(_GEN_4 | _GEN_3) & (_GEN_7 | (_GEN_8 ? _GEN_9 : _GEN_14 | _GEN_19)));	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :60:28, :61:18, :79:{35,44}, :80:{35,45}, :81:{26,36,45}, :82:{26,36,45}, :83:{35,45}, :95:18, :110:44, :115:48, :120:{33,47}, :126:{30,48,88,129}, :129:23, :133:{29,48}, :135:{46,89}, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :151:24, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :168:28, :170:36, :171:25, :174:25]
  wire        _GEN_23 = state == 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_24 = refreshCntr == 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :190:32]
  wire        _GEN_25 = state == 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  wire        _GEN_26 = state == 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
    wire _GEN_27 = (|state) & _GEN_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_28 = _GEN_27 & ~_GEN_1;	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :110:{25,44}]
    wire _GEN_29 = _GEN_28 & ~_GEN_2;	// @[src/main/scala/memctrl/memories/BankModel.scala:110:44, :115:{29,48}]
    wire _GEN_30 = _GEN_29 & ~_GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :115:48, :120:{33,47}]
    wire _GEN_31 = _GEN_30 & ~_GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :120:47, :126:{30,48,88,129}]
    wire _GEN_32 = _GEN_31 & ~_GEN_8;	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :126:129, :133:{29,48}]
    wire _GEN_33 = (|state) & state != 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28, :95:18]
    wire _GEN_34 = _GEN_33 & state != 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15]
      if ((`PRINTF_COND_) & _GEN & ~reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:100:15]
        $fwrite(`PRINTF_FD_,
                "[Bank %d,%d] Cycle %d: Accepted CMD cs=%d ras=%d cas=%d we=%d addr=0x%x data=0x%x lastGrp=%d lastCyc=%d\n",
                1'h1, 3'h7, cycleCounter, io_memCmd_bits_cs, io_memCmd_bits_ras,
                io_memCmd_bits_cas, io_memCmd_bits_we, io_memCmd_bits_addr,
                io_memCmd_bits_data, io_memCmd_bits_lastColBankGroup,
                io_memCmd_bits_lastColCycle);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :100:15]
      if ((`PRINTF_COND_) & _GEN_27 & _GEN_1 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :95:18, :100:15, :110:{25,44}, :111:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_ENTER CMD\n", 1'h1,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :111:15]
      if ((`PRINTF_COND_) & _GEN_28 & _GEN_2 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:100:15, :110:44, :115:{29,48}, :116:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: Received SREF_EXIT CMD\n", 1'h1,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :116:15]
      if ((`PRINTF_COND_) & _GEN_29 & _GEN_3 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:79:{35,44}, :100:15, :115:48, :120:{33,47}, :123:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: BEGIN REFRESH - %d cycles\n", 1'h1,
                3'h7, cycleCounter, 9'h104);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :123:15]
      if ((`PRINTF_COND_) & _GEN_30 & _GEN_7 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:83:{35,45}, :100:15, :120:47, :126:{30,48,88,129}, :130:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: PRECHARGE issued\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :130:15]
      if ((`PRINTF_COND_) & _GEN_31 & _GEN_8 & _GEN_9 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:80:{35,45}, :100:15, :126:129, :133:{29,48}, :135:{46,89}, :142:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ACTIVATE row=%d\n", 1'h1, 3'h7,
                cycleCounter, pending_addr[31:17]);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :85:28, :142:17]
      if ((`PRINTF_COND_) & _GEN_32 & _GEN_14 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :153:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: READ  row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], _mem_ext_R0_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :53:16, :86:28, :153:15]
      if ((`PRINTF_COND_) & _GEN_32 & ~_GEN_14 & _GEN_19 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:81:{26,36,45}, :82:{26,36,45}, :100:15, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}, :157:{26,39,57}, :158:{57,101}, :159:{57,98}, :164:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: WRITE row=%d col=%d data=0x%x\n",
                1'h1, 3'h7, cycleCounter, activeRow, pending_addr[5:0], pending_data);	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :29:29, :49:26, :86:28, :164:15]
      if ((`PRINTF_COND_) & _GEN_27 & refreshInProg & _GEN_21 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :168:28, :170:{27,36}, :175:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: REFRESH complete\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :175:17]
      if ((`PRINTF_COND_) & _GEN_33 & _GEN_23 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :187:29, :190:{32,41}, :192:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: ENTER SELF-REFRESH complete\n", 1'h1,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :192:15]
      if ((`PRINTF_COND_) & _GEN_34 & _GEN_25 & refreshInProg & _GEN_24 & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :95:18, :100:15, :190:32, :202:29, :206:36, :209:17]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: AUTO REFRESH in SREF\n", 1'h1, 3'h7,
                cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :209:17]
      if ((`PRINTF_COND_) & _GEN_34 & state != 3'h3 & _GEN_26 & ~doSrefExit & ~reset)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :100:15, :220:{13,26}, :221:15]
        $fwrite(`PRINTF_FD_, "[Bank %d,%d] Cycle %d: EXIT SELF-REFRESH complete\n", 1'h1,
                3'h7, cycleCounter);	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :221:15]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_35 = _GEN_1 | _GEN_2 | _GEN_3;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :74:{35,44}, :79:{35,44}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:129]
  wire        _GEN_36 = _GEN_8 & _GEN_9;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26, :80:{35,45}, :133:{29,48}, :135:{46,89}, :136:33]
  wire        _GEN_37 = _GEN_1 | _GEN_2 | _GEN_3 | _GEN_7;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :74:{35,44}, :79:{35,44}, :83:{35,45}, :110:{25,44}, :115:{29,48}, :120:{33,47}, :126:{30,48,88,129}, :133:48]
  wire        _GEN_38 = ~(|state) | ~_GEN_0 | _GEN_37 | ~_GEN_36;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :48:26, :49:26, :60:28, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :135:89, :136:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29]
      lastActivate <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30]
      lastPrecharge <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30]
      lastReadEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30]
      lastWriteEnd <= 64'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30]
      actPtr <= 2'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30]
      refreshInProg <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
      refreshCntr <= 32'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
      rowActive <= 1'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:48:26]
      activeRow <= 15'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      if (|state) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :60:28]
        if (_GEN_0) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (io_phyResp_ready & io_phyResp_valid_0)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_1)	// @[src/main/scala/memctrl/memories/BankModel.scala:74:{35,44}, :110:25]
            state <= 3'h2;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          else if (_GEN_2)	// @[src/main/scala/memctrl/memories/BankModel.scala:115:29]
            state <= 3'h4;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :169:36]
          else if (_GEN_4 | ~_GEN_3) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :45:30, :79:{35,44}, :110:44, :115:48, :120:{33,47}]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :110:44, :115:48, :120:47]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else if (_GEN_23) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (refreshInProg & _GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :44:30, :187:29, :190:{32,41}]
            state <= 3'h3;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
              refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :195:36]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
            refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
        end
        else begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
          if (_GEN_25 | ~(_GEN_26 & ~doSrefExit)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :76:{26,36,46}, :95:18, :220:{13,26}, :222:15]
          end
          else	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :95:18]
            state <= 3'h0;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
          if (_GEN_25) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:95:18]
            if (refreshInProg) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              if (~_GEN_24)	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :190:32, :206:36, :208:25]
                refreshCntr <= refreshCntr - 32'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30, :211:38]
            end
            else	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30]
              refreshCntr <= 32'h104;	// @[src/main/scala/memctrl/memories/BankModel.scala:45:30]
          end
        end
        refreshInProg <=
          _GEN_0
            ? ~_GEN_22 & (~_GEN_4 & _GEN_3 | refreshInProg)
            : _GEN_23
              | (_GEN_25 ? ~refreshInProg | ~_GEN_24 & refreshInProg : refreshInProg);	// @[src/main/scala/memctrl/memories/BankModel.scala:44:30, :60:42, :79:{35,44}, :95:18, :110:44, :115:48, :120:{33,47}, :168:28, :170:36, :171:25, :187:29, :190:32, :202:29, :203:23, :206:36, :208:25]
      end
      else if (_GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        state <= 3'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :30:35]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:33:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        lastActivate <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :33:30]
      if (~(|state) | ~_GEN_0 | _GEN_35 | ~_GEN_7) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :60:28, :83:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:{30,48,88,129}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :95:18, :110:44, :115:48, :120:47, :126:129]
        lastPrecharge <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :34:30]
      if (_GEN_18) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:35:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139]
        lastReadEnd <= cycleCounter + 64'hE;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :35:30, :152:40]
      if (~(|state) | ~_GEN_0 | _GEN_20 | ~_GEN_19) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :36:30, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:36:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :159:98]
        lastWriteEnd <= cycleCounter + 64'h14;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :36:30, :163:{40,55}]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        actPtr <= actPtr + 2'h1;	// @[src/main/scala/memctrl/memories/BankModel.scala:41:30, :140:43]
      if ((|state) & _GEN_0)	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :48:26, :60:28, :95:18]
        rowActive <= ~_GEN_22 & (_GEN_35 ? rowActive : ~_GEN_7 & (_GEN_36 | rowActive));	// @[src/main/scala/memctrl/memories/BankModel.scala:34:30, :48:26, :83:{35,45}, :110:44, :115:48, :120:47, :126:{30,48,88,129}, :127:23, :133:48, :135:89, :136:33, :168:28, :170:36, :171:25, :173:25]
      if (_GEN_38) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      end
      else	// @[src/main/scala/memctrl/memories/BankModel.scala:49:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
        activeRow <= pending_addr[31:17];	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20, :49:26, :85:28]
    end
    if (_GEN) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      pending_addr <= io_memCmd_bits_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_data <= io_memCmd_bits_data;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cs <= io_memCmd_bits_cs;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_ras <= io_memCmd_bits_ras;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_cas <= io_memCmd_bits_cas;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_we <= io_memCmd_bits_we;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_request_id <= io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColBankGroup <= io_memCmd_bits_lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
      pending_lastColCycle <= io_memCmd_bits_lastColCycle;	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    end
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h0)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_0 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h1)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_1 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & actPtr == 2'h2)) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_2 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
    if (~(|state) | ~_GEN_0 | _GEN_37 | ~(_GEN_8 & _GEN_9 & (&actPtr))) begin	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :34:30, :40:26, :41:30, :49:26, :60:28, :80:{35,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:{29,48}, :135:{46,89}, :139:33]
    end
    else	// @[src/main/scala/memctrl/memories/BankModel.scala:40:26, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48]
      activateTimes_3 <= cycleCounter;	// @[src/main/scala/memctrl/memories/BankModel.scala:29:29, :40:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:26];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
        state = _RANDOM[5'h0][2:0];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22]
        pending_addr = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :23:22, :26:20]
        pending_data = {_RANDOM[5'h1][31:3], _RANDOM[5'h2][2:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cs = _RANDOM[5'h2][3];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_ras = _RANDOM[5'h2][4];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_cas = _RANDOM[5'h2][5];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_we = _RANDOM[5'h2][6];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_request_id = {_RANDOM[5'h2][31:7], _RANDOM[5'h3][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColBankGroup = {_RANDOM[5'h3][31:7], _RANDOM[5'h4][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        pending_lastColCycle = {_RANDOM[5'h4][31:7], _RANDOM[5'h5][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
        cycleCounter = {_RANDOM[5'h5][31:7], _RANDOM[5'h6], _RANDOM[5'h7][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20, :29:29]
        lastActivate = {_RANDOM[5'h7][31:7], _RANDOM[5'h8], _RANDOM[5'h9][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :29:29, :33:30]
        lastPrecharge = {_RANDOM[5'h9][31:7], _RANDOM[5'hA], _RANDOM[5'hB][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :33:30, :34:30]
        lastReadEnd = {_RANDOM[5'hB][31:7], _RANDOM[5'hC], _RANDOM[5'hD][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :34:30, :35:30]
        lastWriteEnd = {_RANDOM[5'hD][31:7], _RANDOM[5'hE], _RANDOM[5'hF][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :35:30, :36:30]
        activateTimes_0 = {_RANDOM[5'h11][31:7], _RANDOM[5'h12], _RANDOM[5'h13][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_1 = {_RANDOM[5'h13][31:7], _RANDOM[5'h14], _RANDOM[5'h15][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_2 = {_RANDOM[5'h15][31:7], _RANDOM[5'h16], _RANDOM[5'h17][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        activateTimes_3 = {_RANDOM[5'h17][31:7], _RANDOM[5'h18], _RANDOM[5'h19][6:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26]
        actPtr = _RANDOM[5'h19][8:7];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :41:30]
        refreshInProg = _RANDOM[5'h19][9];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :44:30]
        refreshCntr = {_RANDOM[5'h19][31:10], _RANDOM[5'h1A][9:0]};	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :40:26, :45:30]
        rowActive = _RANDOM[5'h1A][10];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :48:26]
        activeRow = _RANDOM[5'h1A][25:11];	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :45:30, :49:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  mem_2097152x32 mem_ext (	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
    .R0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58]
    .R0_en   ((|state) & _GEN_0 & ~_GEN_17 & _GEN_14),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :81:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :146:{25,38,56}, :147:{57,101}, :148:{56,98,139}]
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (_GEN_15 + _GEN_16),	// @[src/main/scala/memctrl/memories/BankModel.scala:149:58, :160:48]
    .W0_en   ((|state) & _GEN_0 & ~_GEN_20 & _GEN_19),	// @[src/main/scala/memctrl/memories/BankModel.scala:23:22, :53:16, :60:28, :82:{26,36,45}, :95:18, :110:44, :115:48, :120:47, :126:129, :133:48, :148:139, :157:{26,39,57}, :158:{57,101}, :159:{57,98}]
    .W0_clk  (clock),
    .W0_data (pending_data)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:53:16]
  BankPerformanceStatistics_31 perfTracker (	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
    .clock                           (clock),
    .reset                           (reset),
    .io_mem_request_fire             (io_memCmd_ready_0 & io_memCmd_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:60:{39,57}]
    .io_mem_request_bits_addr        (io_memCmd_bits_addr),
    .io_mem_request_bits_data        (io_memCmd_bits_data),
    .io_mem_request_bits_cs          (io_memCmd_bits_cs),
    .io_mem_request_bits_ras         (io_memCmd_bits_ras),
    .io_mem_request_bits_cas         (io_memCmd_bits_cas),
    .io_mem_request_bits_we          (io_memCmd_bits_we),
    .io_mem_request_bits_request_id  (io_memCmd_bits_request_id),
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankModel.scala:61:18, :95:18, :168:28]
    .io_mem_response_bits_addr       (pending_addr),	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
    .io_mem_response_bits_data       (io_phyResp_bits_data_0),	// @[src/main/scala/memctrl/memories/BankModel.scala:64:18, :95:18]
    .io_mem_response_bits_request_id (pending_request_id)	// @[src/main/scala/memctrl/memories/BankModel.scala:26:20]
  );	// @[src/main/scala/memctrl/memories/BankModel.scala:230:29]
  assign io_memCmd_ready = io_memCmd_ready_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :60:{39,57}]
  assign io_phyResp_valid = io_phyResp_valid_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :61:18, :95:18, :168:28]
  assign io_phyResp_bits_addr = pending_addr;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
  assign io_phyResp_bits_data = io_phyResp_bits_data_0;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :64:18, :95:18]
  assign io_phyResp_bits_request_id = pending_request_id;	// @[src/main/scala/memctrl/memories/BankModel.scala:8:7, :26:20]
endmodule

module BankGroup_3(	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
  input         clock,	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
                reset,	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_2_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_3_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_4_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_5_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_6_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _arb_io_in_7_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
  wire        _respQs_7_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_7_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_7_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_6_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_6_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_6_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_5_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_5_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_5_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_4_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_4_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_4_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_3_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_3_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_3_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_2_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_2_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_2_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _respQs_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire [31:0] _respQs_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  wire        _banks_7_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_7_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_7_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_6_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_6_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_6_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_5_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_5_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_5_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_4_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_4_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_4_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_3_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_3_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_3_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_2_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_2_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_2_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _banks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire [31:0] _banks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_2_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_3_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_4_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_5_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_6_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_valid;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_data;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cs;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_ras;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_cas;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire        _cmdDemux_io_deq_7_bits_we;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  wire [31:0] _cmdDemux_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  reg  [31:0] lastColBankGroup;	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
  reg  [31:0] lastColCycle;	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
  wire        _GEN = _respQs_0_io_enq_ready & _banks_0_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_0 = _respQs_1_io_enq_ready & _banks_1_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_1 = _respQs_2_io_enq_ready & _banks_2_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_2 = _respQs_3_io_enq_ready & _banks_3_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_3 = _respQs_4_io_enq_ready & _banks_4_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_4 = _respQs_5_io_enq_ready & _banks_5_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_5 = _respQs_6_io_enq_ready & _banks_6_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  wire        _GEN_6 = _respQs_7_io_enq_ready & _banks_7_io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:27:22, :53:11]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    if (reset) begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      lastColBankGroup <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
      lastColCycle <= 32'h0;	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    end
    else begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:17:33, :61:25, :62:24]
        lastColBankGroup <= 32'h1;	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
      if (_GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2 | _GEN_1 | _GEN_0 | _GEN)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/memories/BankGroup.scala:61:25, :63:24]
        lastColCycle <= {31'h0, clock};	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33, :63:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    initial begin	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        end	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
        lastColBankGroup = _RANDOM[1'h0];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7, :17:33]
        lastColCycle = _RANDOM[1'h1];	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7, :18:33]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/memories/BankGroup.scala:8:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MultiBankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_banks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_banks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id),
    .io_deq_2_ready           (_banks_2_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_2_valid           (_cmdDemux_io_deq_2_valid),
    .io_deq_2_bits_addr       (_cmdDemux_io_deq_2_bits_addr),
    .io_deq_2_bits_data       (_cmdDemux_io_deq_2_bits_data),
    .io_deq_2_bits_cs         (_cmdDemux_io_deq_2_bits_cs),
    .io_deq_2_bits_ras        (_cmdDemux_io_deq_2_bits_ras),
    .io_deq_2_bits_cas        (_cmdDemux_io_deq_2_bits_cas),
    .io_deq_2_bits_we         (_cmdDemux_io_deq_2_bits_we),
    .io_deq_2_bits_request_id (_cmdDemux_io_deq_2_bits_request_id),
    .io_deq_3_ready           (_banks_3_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_3_valid           (_cmdDemux_io_deq_3_valid),
    .io_deq_3_bits_addr       (_cmdDemux_io_deq_3_bits_addr),
    .io_deq_3_bits_data       (_cmdDemux_io_deq_3_bits_data),
    .io_deq_3_bits_cs         (_cmdDemux_io_deq_3_bits_cs),
    .io_deq_3_bits_ras        (_cmdDemux_io_deq_3_bits_ras),
    .io_deq_3_bits_cas        (_cmdDemux_io_deq_3_bits_cas),
    .io_deq_3_bits_we         (_cmdDemux_io_deq_3_bits_we),
    .io_deq_3_bits_request_id (_cmdDemux_io_deq_3_bits_request_id),
    .io_deq_4_ready           (_banks_4_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_4_valid           (_cmdDemux_io_deq_4_valid),
    .io_deq_4_bits_addr       (_cmdDemux_io_deq_4_bits_addr),
    .io_deq_4_bits_data       (_cmdDemux_io_deq_4_bits_data),
    .io_deq_4_bits_cs         (_cmdDemux_io_deq_4_bits_cs),
    .io_deq_4_bits_ras        (_cmdDemux_io_deq_4_bits_ras),
    .io_deq_4_bits_cas        (_cmdDemux_io_deq_4_bits_cas),
    .io_deq_4_bits_we         (_cmdDemux_io_deq_4_bits_we),
    .io_deq_4_bits_request_id (_cmdDemux_io_deq_4_bits_request_id),
    .io_deq_5_ready           (_banks_5_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_5_valid           (_cmdDemux_io_deq_5_valid),
    .io_deq_5_bits_addr       (_cmdDemux_io_deq_5_bits_addr),
    .io_deq_5_bits_data       (_cmdDemux_io_deq_5_bits_data),
    .io_deq_5_bits_cs         (_cmdDemux_io_deq_5_bits_cs),
    .io_deq_5_bits_ras        (_cmdDemux_io_deq_5_bits_ras),
    .io_deq_5_bits_cas        (_cmdDemux_io_deq_5_bits_cas),
    .io_deq_5_bits_we         (_cmdDemux_io_deq_5_bits_we),
    .io_deq_5_bits_request_id (_cmdDemux_io_deq_5_bits_request_id),
    .io_deq_6_ready           (_banks_6_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_6_valid           (_cmdDemux_io_deq_6_valid),
    .io_deq_6_bits_addr       (_cmdDemux_io_deq_6_bits_addr),
    .io_deq_6_bits_data       (_cmdDemux_io_deq_6_bits_data),
    .io_deq_6_bits_cs         (_cmdDemux_io_deq_6_bits_cs),
    .io_deq_6_bits_ras        (_cmdDemux_io_deq_6_bits_ras),
    .io_deq_6_bits_cas        (_cmdDemux_io_deq_6_bits_cas),
    .io_deq_6_bits_we         (_cmdDemux_io_deq_6_bits_we),
    .io_deq_6_bits_request_id (_cmdDemux_io_deq_6_bits_request_id),
    .io_deq_7_ready           (_banks_7_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_7_valid           (_cmdDemux_io_deq_7_valid),
    .io_deq_7_bits_addr       (_cmdDemux_io_deq_7_bits_addr),
    .io_deq_7_bits_data       (_cmdDemux_io_deq_7_bits_data),
    .io_deq_7_bits_cs         (_cmdDemux_io_deq_7_bits_cs),
    .io_deq_7_bits_ras        (_cmdDemux_io_deq_7_bits_ras),
    .io_deq_7_bits_cas        (_cmdDemux_io_deq_7_bits_cas),
    .io_deq_7_bits_we         (_cmdDemux_io_deq_7_bits_we),
    .io_deq_7_bits_request_id (_cmdDemux_io_deq_7_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
  DRAMBank_24 banks_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_0_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_0_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_25 banks_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_1_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_1_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_26 banks_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_2_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_2_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_2_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_2_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_2_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_2_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_2_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_2_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_2_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_2_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_2_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_2_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_27 banks_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_3_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_3_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_3_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_3_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_3_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_3_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_3_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_3_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_3_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_3_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_3_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_3_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_28 banks_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_4_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_4_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_4_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_4_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_4_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_4_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_4_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_4_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_4_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_4_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_4_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_4_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_29 banks_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_5_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_5_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_5_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_5_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_5_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_5_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_5_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_5_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_5_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_5_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_5_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_5_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_30 banks_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_6_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_6_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_6_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_6_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_6_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_6_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_6_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_6_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_6_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_6_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_6_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_6_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  DRAMBank_31 banks_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_memCmd_ready                 (_banks_7_io_memCmd_ready),
    .io_memCmd_valid                 (_cmdDemux_io_deq_7_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_addr             (_cmdDemux_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_data             (_cmdDemux_io_deq_7_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cs               (_cmdDemux_io_deq_7_bits_cs),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_ras              (_cmdDemux_io_deq_7_bits_ras),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_cas              (_cmdDemux_io_deq_7_bits_cas),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_we               (_cmdDemux_io_deq_7_bits_we),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_request_id       (_cmdDemux_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:21:24]
    .io_memCmd_bits_lastColBankGroup (lastColBankGroup),	// @[src/main/scala/memctrl/memories/BankGroup.scala:17:33]
    .io_memCmd_bits_lastColCycle     (lastColCycle),	// @[src/main/scala/memctrl/memories/BankGroup.scala:18:33]
    .io_phyResp_ready                (_respQs_7_io_enq_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_phyResp_valid                (_banks_7_io_phyResp_valid),
    .io_phyResp_bits_addr            (_banks_7_io_phyResp_bits_addr),
    .io_phyResp_bits_data            (_banks_7_io_phyResp_bits_data),
    .io_phyResp_bits_request_id      (_banks_7_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
  Queue256_BankMemoryResponse respQs_0 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_0_io_enq_ready),
    .io_enq_valid           (_banks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_0_io_deq_valid),
    .io_deq_bits_addr       (_respQs_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_1 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_1_io_enq_ready),
    .io_enq_valid           (_banks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_1_io_deq_valid),
    .io_deq_bits_addr       (_respQs_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_2 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_2_io_enq_ready),
    .io_enq_valid           (_banks_2_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_2_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_2_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_2_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_2_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_2_io_deq_valid),
    .io_deq_bits_addr       (_respQs_2_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_2_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_2_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_3 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_3_io_enq_ready),
    .io_enq_valid           (_banks_3_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_3_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_3_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_3_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_3_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_3_io_deq_valid),
    .io_deq_bits_addr       (_respQs_3_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_3_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_3_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_4 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_4_io_enq_ready),
    .io_enq_valid           (_banks_4_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_4_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_4_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_4_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_4_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_4_io_deq_valid),
    .io_deq_bits_addr       (_respQs_4_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_4_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_4_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_5 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_5_io_enq_ready),
    .io_enq_valid           (_banks_5_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_5_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_5_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_5_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_5_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_5_io_deq_valid),
    .io_deq_bits_addr       (_respQs_5_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_5_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_5_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_6 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_6_io_enq_ready),
    .io_enq_valid           (_banks_6_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_6_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_6_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_6_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_6_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_6_io_deq_valid),
    .io_deq_bits_addr       (_respQs_6_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_6_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_6_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  Queue256_BankMemoryResponse respQs_7 (	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQs_7_io_enq_ready),
    .io_enq_valid           (_banks_7_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_addr       (_banks_7_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_data       (_banks_7_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_enq_bits_request_id (_banks_7_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:27:22]
    .io_deq_ready           (_arb_io_in_7_ready),	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .io_deq_valid           (_respQs_7_io_deq_valid),
    .io_deq_bits_addr       (_respQs_7_io_deq_bits_addr),
    .io_deq_bits_data       (_respQs_7_io_deq_bits_data),
    .io_deq_bits_request_id (_respQs_7_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
  RRArbiter arb (	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
    .clock                   (clock),
    .io_in_0_ready           (_arb_io_in_0_ready),
    .io_in_0_valid           (_respQs_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_addr       (_respQs_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_data       (_respQs_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_0_bits_request_id (_respQs_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_ready           (_arb_io_in_1_ready),
    .io_in_1_valid           (_respQs_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_addr       (_respQs_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_data       (_respQs_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_1_bits_request_id (_respQs_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_ready           (_arb_io_in_2_ready),
    .io_in_2_valid           (_respQs_2_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_addr       (_respQs_2_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_data       (_respQs_2_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_2_bits_request_id (_respQs_2_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_ready           (_arb_io_in_3_ready),
    .io_in_3_valid           (_respQs_3_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_addr       (_respQs_3_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_data       (_respQs_3_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_3_bits_request_id (_respQs_3_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_ready           (_arb_io_in_4_ready),
    .io_in_4_valid           (_respQs_4_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_addr       (_respQs_4_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_data       (_respQs_4_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_4_bits_request_id (_respQs_4_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_ready           (_arb_io_in_5_ready),
    .io_in_5_valid           (_respQs_5_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_addr       (_respQs_5_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_data       (_respQs_5_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_5_bits_request_id (_respQs_5_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_ready           (_arb_io_in_6_ready),
    .io_in_6_valid           (_respQs_6_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_addr       (_respQs_6_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_data       (_respQs_6_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_6_bits_request_id (_respQs_6_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_ready           (_arb_io_in_7_ready),
    .io_in_7_valid           (_respQs_7_io_deq_valid),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_addr       (_respQs_7_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_data       (_respQs_7_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_in_7_bits_request_id (_respQs_7_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/BankGroup.scala:53:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/BankGroup.scala:67:19]
endmodule

module Rank_1(	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Rank.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_phyResp_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _arbResp_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
  wire        _arbResp_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  wire        _groups_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire        _groups_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire        _groups_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire        _groups_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire [31:0] _groups_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  MultiBankGroupCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_groups_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_groups_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
  BankGroup_2 groups_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_groups_0_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_phyResp_valid           (_groups_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_groups_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_groups_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_groups_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  BankGroup_3 groups_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_groups_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:15:24]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_phyResp_valid           (_groups_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_groups_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_groups_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_groups_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
  Queue256_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_groups_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_addr       (_groups_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_data       (_groups_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_request_id (_groups_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_deq_ready           (_arbResp_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  Queue256_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_groups_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_addr       (_groups_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_data       (_groups_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_enq_bits_request_id (_groups_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:25:21]
    .io_deq_ready           (_arbResp_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
  RRArbiter_2 arbResp (	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
    .clock                   (clock),
    .io_in_0_ready           (_arbResp_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_1_ready           (_arbResp_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Rank.scala:33:11]
    .io_out_ready            (io_phyResp_ready),
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Rank.scala:44:23]
endmodule

module Channel(	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
                reset,	// @[src/main/scala/memctrl/memories/Channel.scala:6:7]
  output        io_memCmd_ready,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input         io_memCmd_bits_cs,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  input  [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output        io_phyResp_valid,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
  output [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
                io_phyResp_bits_request_id	// @[src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
);

  wire        _respArb_io_in_0_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
  wire        _respArb_io_in_1_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
  wire        _respQueues_1_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_1_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_1_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_0_io_enq_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _respQueues_0_io_deq_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire [31:0] _respQueues_0_io_deq_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  wire        _ranks_1_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_1_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_1_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_0_io_memCmd_ready;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _ranks_0_io_phyResp_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire [31:0] _ranks_0_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  wire        _cmdDemux_io_deq_0_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_0_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_valid;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_data;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_cs;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_ras;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_cas;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire        _cmdDemux_io_deq_1_bits_we;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  wire [31:0] _cmdDemux_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  MultiRankCmdQueue cmdDemux (	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (io_memCmd_ready),
    .io_enq_valid             (io_memCmd_valid),
    .io_enq_bits_addr         (io_memCmd_bits_addr),
    .io_enq_bits_data         (io_memCmd_bits_data),
    .io_enq_bits_cs           (io_memCmd_bits_cs),
    .io_enq_bits_ras          (io_memCmd_bits_ras),
    .io_enq_bits_cas          (io_memCmd_bits_cas),
    .io_enq_bits_we           (io_memCmd_bits_we),
    .io_enq_bits_request_id   (io_memCmd_bits_request_id),
    .io_deq_0_ready           (_ranks_0_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_0_valid           (_cmdDemux_io_deq_0_valid),
    .io_deq_0_bits_addr       (_cmdDemux_io_deq_0_bits_addr),
    .io_deq_0_bits_data       (_cmdDemux_io_deq_0_bits_data),
    .io_deq_0_bits_cs         (_cmdDemux_io_deq_0_bits_cs),
    .io_deq_0_bits_ras        (_cmdDemux_io_deq_0_bits_ras),
    .io_deq_0_bits_cas        (_cmdDemux_io_deq_0_bits_cas),
    .io_deq_0_bits_we         (_cmdDemux_io_deq_0_bits_we),
    .io_deq_0_bits_request_id (_cmdDemux_io_deq_0_bits_request_id),
    .io_deq_1_ready           (_ranks_1_io_memCmd_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_1_valid           (_cmdDemux_io_deq_1_valid),
    .io_deq_1_bits_addr       (_cmdDemux_io_deq_1_bits_addr),
    .io_deq_1_bits_data       (_cmdDemux_io_deq_1_bits_data),
    .io_deq_1_bits_cs         (_cmdDemux_io_deq_1_bits_cs),
    .io_deq_1_bits_ras        (_cmdDemux_io_deq_1_bits_ras),
    .io_deq_1_bits_cas        (_cmdDemux_io_deq_1_bits_cas),
    .io_deq_1_bits_we         (_cmdDemux_io_deq_1_bits_we),
    .io_deq_1_bits_request_id (_cmdDemux_io_deq_1_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
  Rank ranks_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_0_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_0_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_0_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_0_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_0_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_0_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_0_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_phyResp_ready           (_respQueues_0_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_phyResp_valid           (_ranks_0_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_0_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_0_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_0_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  Rank_1 ranks_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_ranks_1_io_memCmd_ready),
    .io_memCmd_valid            (_cmdDemux_io_deq_1_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_addr        (_cmdDemux_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_data        (_cmdDemux_io_deq_1_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cs          (_cmdDemux_io_deq_1_bits_cs),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_ras         (_cmdDemux_io_deq_1_bits_ras),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_cas         (_cmdDemux_io_deq_1_bits_cas),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_we          (_cmdDemux_io_deq_1_bits_we),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_memCmd_bits_request_id  (_cmdDemux_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:16:24]
    .io_phyResp_ready           (_respQueues_1_io_enq_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_phyResp_valid           (_ranks_1_io_phyResp_valid),
    .io_phyResp_bits_addr       (_ranks_1_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_ranks_1_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_ranks_1_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
  Queue256_PhysicalMemoryResponse respQueues_0 (	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_0_io_enq_ready),
    .io_enq_valid           (_ranks_0_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_addr       (_ranks_0_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_data       (_ranks_0_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_request_id (_ranks_0_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_ready           (_respArb_io_in_0_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
    .io_deq_valid           (_respQueues_0_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_0_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_0_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_0_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  Queue256_PhysicalMemoryResponse respQueues_1 (	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueues_1_io_enq_ready),
    .io_enq_valid           (_ranks_1_io_phyResp_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_addr       (_ranks_1_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_data       (_ranks_1_io_phyResp_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_enq_bits_request_id (_ranks_1_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:22:23]
    .io_deq_ready           (_respArb_io_in_1_ready),	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
    .io_deq_valid           (_respQueues_1_io_deq_valid),
    .io_deq_bits_addr       (_respQueues_1_io_deq_bits_addr),
    .io_deq_bits_data       (_respQueues_1_io_deq_bits_data),
    .io_deq_bits_request_id (_respQueues_1_io_deq_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
  RRArbiter_2 respArb (	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
    .clock                   (clock),
    .io_in_0_ready           (_respArb_io_in_0_ready),
    .io_in_0_valid           (_respQueues_0_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_addr       (_respQueues_0_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_data       (_respQueues_0_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_0_bits_request_id (_respQueues_0_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_ready           (_respArb_io_in_1_ready),
    .io_in_1_valid           (_respQueues_1_io_deq_valid),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_addr       (_respQueues_1_io_deq_bits_addr),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_data       (_respQueues_1_io_deq_bits_data),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_in_1_bits_request_id (_respQueues_1_io_deq_bits_request_id),	// @[src/main/scala/memctrl/memories/Channel.scala:33:11]
    .io_out_ready            (1'h1),	// @[src/main/scala/memctrl/memories/Channel.scala:44:23, src/main/scala/memctrl/memories/PhysicalMemoryGenerics.scala:123:14]
    .io_out_valid            (io_phyResp_valid),
    .io_out_bits_addr        (io_phyResp_bits_addr),
    .io_out_bits_data        (io_phyResp_bits_data),
    .io_out_bits_request_id  (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/memories/Channel.scala:44:23]
endmodule

// VCS coverage exclude_file
module ram_2x98(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input         R0_addr,
                R0_en,
                R0_clk,
  output [97:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [97:0] W0_data
);

  reg [97:0] Memory[0:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[0]] = _RANDOM_MEM[97:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 98'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue2_ControllerRequest(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [97:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg         wrap;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = wrap == wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap_1 <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap <= wrap - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap_1 <= wrap_1 - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x98 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (wrap_1),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[97];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, wrap - wrap_1};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

// VCS coverage exclude_file
module ram_2x130(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [129:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [129:0] W0_data
);

  reg [129:0] Memory[0:1];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [159:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hA0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[0]] = _RANDOM_MEM[129:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 130'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue2_ControllerResponse(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_rd_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wr_en,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_wdata,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_count	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [129:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg          wrap;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg          maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         ptr_match = wrap == wrap_1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire         empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire         full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire         do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      wrap_1 <= 1'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap <= wrap - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        wrap_1 <= wrap_1 - 1'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x130 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (wrap_1),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_rd_en,
        io_enq_bits_wr_en,
        io_enq_bits_addr,
        io_enq_bits_wdata,
        io_enq_bits_data,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_rd_en = _ram_ext_R0_data[129];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wr_en = _ram_ext_R0_data[128];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_addr = _ram_ext_R0_data[127:96];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_wdata = _ram_ext_R0_data[95:64];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[63:32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_count = {full, wrap - wrap_1};	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :309:32, :312:62]
endmodule

// VCS coverage exclude_file
module ram_4x100(	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [99:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [99:0] W0_data
);

  reg [99:0] Memory[0:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  always @(posedge W0_clk) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (W0_en & 1'h1)	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      Memory[W0_addr] <= W0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    reg [127:0] _RANDOM_MEM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'h80; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
          end
          Memory[i[1:0]] = _RANDOM_MEM[99:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 100'bx;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
endmodule

module Queue4_PhysicalMemoryCommand(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
                reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  output        io_enq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_enq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_request_id,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_addr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_cs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_ras,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_cas,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
                io_deq_bits_we,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_request_id	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  wire [99:0] _ram_ext_R0_data;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg  [1:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [1:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33]
  wire        empty = ptr_match & ~maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24]
  wire        do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19]
  wire        do_deq = io_deq_ready & ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      enq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 2'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
    end
    else begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 2'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (~(do_enq == do_deq))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
        maybe_full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7]
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_4x100 ram_ext (	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    .R0_addr (deq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    .W0_en   (do_enq),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_data,
        io_enq_bits_cs,
        io_enq_bits_ras,
        io_enq_bits_cas,
        io_enq_bits_we,
        io_enq_bits_request_id})	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  );	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  assign io_enq_ready = ~full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19]
  assign io_deq_valid = ~empty;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[99:68];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_data = _ram_ext_R0_data[67:36];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cs = _ram_ext_R0_data[35];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_ras = _ram_ext_R0_data[34];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_cas = _ram_ext_R0_data[33];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_we = _ram_ext_R0_data[32];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_request_id = _ram_ext_R0_data[31:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

module BankSchedulerPerformanceStatistics(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h0 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_1(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_1(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_1 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_2(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_2(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h2 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_2 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_3(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_3(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h3 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_3 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_4(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_4(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h4 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_4 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_5(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_5(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h5 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_5 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_6(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_6(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h6 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex
    & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_6 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_7(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_7(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h7 : reqIDReg)
    & ~_respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_7 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_8(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_8(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h8 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_8 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_9(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_9(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h9 : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_9 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_10(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_10(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hA;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hA;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hA : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'hA;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'hA;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_10 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_11(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_11(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hB;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hB;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hB : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'hB;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'hB;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_11 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_12(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_12(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hC;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hC;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hC : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'hC;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'hC;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_12 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_13(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_13(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hD;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hD;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hD : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'hD;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'hD;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_13 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_14(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_14(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hE;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hE;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hE : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'hE;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'hE;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_14 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_15(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(0)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_15(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'hF;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'hF;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'hF : reqIDReg)
    & ~_respDec_io_rankIndex & _respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:{32,68}, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'hF;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'hF;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_15 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_16(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_16(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h10 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h10;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_16 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_17(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_17(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h11 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h11;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_17 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_18(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_18(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h12 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_18 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_19(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_19(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h13 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h13;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_19 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_20(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_20(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h14;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h14;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h14 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h14;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h14;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_20 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_21(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_21(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h15;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h15;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h15 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h15;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h15;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_21 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_22(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_22(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h16;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h16;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h16 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h16;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h16;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_22 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_23(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(0),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_23(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h17;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h17;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h17 : reqIDReg)
    & _respDec_io_rankIndex & ~_respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:{32,73}, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h17;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h17;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_23 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_24(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(0),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_24(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h18 : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h18;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_24 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_25(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(1),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_25(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h19;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h19;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h19 : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h19;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h19;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_25 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_26(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(2),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_26(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h1A;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h1A;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1A : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h1A;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h1A;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_26 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_27(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(3),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_27(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h1B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h1B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1B : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h1B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h1B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_27 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_28(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(4),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_28(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h1C;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h1C;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1C : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h1C;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h1C;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_28 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_29(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(5),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_29(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h1D;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h1D;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1D : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h1D;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h1D;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_29 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_30(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(6),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_30(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h1E;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h1E;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1E : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & _respDec_io_bankIndex == 3'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h1E;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h1E;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_30 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module BankSchedulerPerformanceStatistics_31(	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               reset,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_out_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_request_bits_cs,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_ras,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_cas,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_request_bits_we,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_request_bits_request_id,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input        io_mem_response_fire,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
  input [31:0] io_mem_response_bits_addr,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_data,	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
               io_mem_response_bits_request_id	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:143:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    else	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29, :156:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    initial begin	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        end	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7, :155:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:142:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  BankSchedulerPerformanceStatisticsInput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfIn (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:159:23]
  BankSchedulerPerformanceStatisticsOutput #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfOut (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:160:23]
  BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemRequests (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_mem_request_fire),
    .addr        (io_mem_request_bits_addr),
    .data        (io_mem_request_bits_data),
    .cs          (io_mem_request_bits_cs),
    .ras         (io_mem_request_bits_ras),
    .cas         (io_mem_request_bits_cas),
    .we          (io_mem_request_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_request_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:161:31]
  BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    .BANK(7),
    .BANKGROUP(1),
    .RANK(1)
  ) perfMemResponses (	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_mem_response_fire),
    .addr        (io_mem_response_bits_addr),
    .data        (io_mem_response_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:155:29]
    .request_id  (io_mem_response_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/BankSchedulerPerformanceStatistics.scala:162:32]
endmodule

module MemoryControllerFSM_31(	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  input         clock,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
                reset,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
  output        io_req_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_req_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_req_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_req_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_resp_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_resp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_rd_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wr_en,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_resp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_wdata,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_resp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_cmdOut_ready,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output        io_cmdOut_bits_cs,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_ras,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_cas,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_cmdOut_bits_we,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [31:0] io_cmdOut_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
  output [2:0]  io_stateOut	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
);

  wire        io_phyResp_ready;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
  wire [2:0]  _respDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  wire        _respDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  reg  [63:0] cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
  reg  [63:0] lastRefresh;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
  reg         reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
  reg         reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
  reg  [31:0] reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
  reg  [31:0] reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
  reg  [31:0] reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
  reg         requestActive;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
  reg  [31:0] issuedAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
  reg  [31:0] responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
  reg  [3:0]  state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
  reg  [3:0]  prevState;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:56:26]
  reg  [31:0] idleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
  reg         sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
  wire        io_req_ready_0 = state == 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :81:26]
  wire        _GEN = state == 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :82:{14,25}, :83:42]
  wire        _waitingForResp_T = state == 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_1 = state == 4'h2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_2 = state == 4'h3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_3 = state == 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        _waitingForResp_T_4 = state == 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :110:40]
  wire        io_cmdOut_valid_0 =
    (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
     | _waitingForResp_T_4) & ~sentCmd & ~cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :102:21, :110:{40,60,66,69,78,81}, :129:17, :144:22]
  wire        io_resp_valid_0 = state == 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :122:32]
  wire        _GEN_0 = state == 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_1 = state == 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :129:17]
  wire        _GEN_2 = _GEN_1 | _waitingForResp_T;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17]
  wire        _GEN_3 =
    _GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2
    | _waitingForResp_T_3 | _waitingForResp_T_4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :110:40, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  assign cmdReg_cs = io_req_ready_0 | ~_GEN_0 & (_GEN | ~_GEN_3) | sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :81:26, :82:{14,25}, :83:42, :102:21, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_4 = _waitingForResp_T_1 | _waitingForResp_T_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :192:22, :209:22]
  wire        _GEN_5 = io_req_ready_0 | _GEN_0 | _GEN;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :103:21, :129:17, :144:22]
  wire        cmdReg_ras = ~_GEN_5 & (_GEN_1 | ~_waitingForResp_T & _GEN_4) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22]
  wire        cmdReg_cas = ~_GEN_5 & (_GEN_2 | ~_GEN_4 & _waitingForResp_T_3) & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :59:26, :103:21, :104:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22]
  wire        _GEN_6 = _waitingForResp_T_2 | _waitingForResp_T_3;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40, :129:17, :209:22, :224:22]
  wire        cmdReg_we =
    ~_GEN_5
    & (_GEN_1 | _waitingForResp_T | _waitingForResp_T_1 | ~_GEN_6 & _waitingForResp_T_4)
    & ~sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :103:21, :105:21, :110:{40,69}, :129:17, :144:22, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22]
  wire        _GEN_7 =
    io_req_ready_0 | _GEN_0 | _GEN | _GEN_1 | _waitingForResp_T | _waitingForResp_T_1
    | _GEN_6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :81:26, :82:{14,25}, :83:42, :100:21, :110:40, :129:17, :209:22, :224:22]
  wire        _GEN_8 = _GEN_7 | ~(_waitingForResp_T_4 & ~sentCmd);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :100:21, :110:{40,69}, :129:17, :238:22, :243:27]
  wire [31:0] cmdReg_addr = _GEN_8 ? reqAddrReg : 32'h1F;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :100:21, :129:17]
  wire [31:0] cmdReg_request_id = _GEN_8 ? reqIDReg : 32'h1F;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :100:21, :106:21, :129:17]
  assign io_phyResp_ready =
    ~_GEN
    & (_waitingForResp_T | _waitingForResp_T_1 | _waitingForResp_T_2 | _waitingForResp_T_3
       | _waitingForResp_T_4) & sentCmd
    & io_phyResp_bits_request_id == (state == 4'h7 | state == 4'h9 ? 32'h1F : reqIDReg)
    & _respDec_io_rankIndex & _respDec_io_bankGroupIndex & (&_respDec_io_bankIndex);	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23, :43:32, :47:32, :48:32, :55:26, :59:26, :82:{14,25}, :83:42, :110:40, :280:35, :281:25, :282:{20,61,67}, :286:38, :287:{33,40,47,62,71,111}, :288:68, :289:73, :290:32]
  wire        _GEN_9 = prevState == state & sentCmd;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26, :59:26, :60:{19,30,40}]
  wire        _GEN_10 = io_req_ready_0 & io_req_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :83:22]
  wire        _GEN_11 = _GEN | ~_GEN_10;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:{22,42}]
  wire        _GEN_12 = cycleCounter - lastRefresh > 64'hF3B;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30, :125:{59,68}]
  wire        _GEN_13 = idleCounter > 32'h3E7 & _GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :125:68, :131:{25,49}]
  wire        _GEN_14 = ~io_req_ready_0 | _GEN_13 | ~_GEN_12;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26, :82:25, :125:68, :129:17, :131:{49,90}, :133:57]
  wire        _GEN_15 = io_cmdOut_ready & io_cmdOut_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
  wire        _GEN_16 = _GEN_15 | _GEN_9;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:59:26, :60:{19,30,40}, :147:28, :148:17]
  wire        _GEN_17 = io_phyResp_ready & io_phyResp_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :150:20, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
  wire        _GEN_18 = ~_GEN_17 & _GEN_16;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:60:30, :147:28, :148:17, :150:{20,40}, :152:17]
  wire        _GEN_19 = io_req_ready_0 | _GEN_0 | _GEN | _GEN_2;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :49:32, :81:26, :82:{14,25}, :83:42, :129:17]
  wire        _GEN_20 = _GEN_17 & io_phyResp_bits_addr == issuedAddrReg;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :150:20, :200:{39,63}]
  wire        _GEN_21 = io_resp_valid_0 & io_resp_ready;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :122:32, :129:17, :257:26, :258:23]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    if (reset) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29]
      lastRefresh <= 64'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30]
      reqIsRead <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
      reqIsWrite <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      reqAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      reqWdataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      reqIDReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
      issuedAddrReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32]
      responseDataReg <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
      sentCmd <= 1'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:59:26]
    end
    else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :29:32]
      if (_GEN_7 | ~(_waitingForResp_T_4 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :100:21, :110:40, :129:17, :150:20, :249:40, :250:21]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:35:30, :129:17]
        lastRefresh <= cycleCounter;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:28:29, :35:30]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :44:32, :82:{14,25}, :83:42]
      end
      else begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32, :82:{14,25}, :83:42]
        reqIsRead <= io_req_bits_rd_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
        reqIsWrite <= io_req_bits_wr_en;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
      end
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :45:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :82:{14,25}, :83:42]
          reqAddrReg <= io_req_bits_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqAddrReg <= 32'h1F;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
      if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :46:32, :82:{14,25}, :83:42]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32, :82:{14,25}, :83:42]
        reqWdataReg <= io_req_bits_wdata;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
      if (_GEN_14) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        if (_GEN_11) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :47:32, :82:{14,25}, :83:42]
        end
        else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32, :82:{14,25}, :83:42]
          reqIDReg <= io_req_bits_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:82:25, :129:17, :131:90, :133:57]
        reqIDReg <= 32'h1F;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
      requestActive <=
        (io_req_ready_0 | _GEN_0 | _GEN | _GEN_3 | ~_GEN_21)
        & (~_GEN & _GEN_10 | requestActive);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :81:26, :82:{14,25}, :83:{22,42}, :102:21, :129:17, :163:22, :176:22, :192:22, :209:22, :224:22, :238:22, :257:26, :258:23]
      if (_GEN_19 | ~(_waitingForResp_T_1 & _GEN_15)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :110:40, :129:17, :195:28, :197:23]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :129:17]
        issuedAddrReg <= reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32, :49:32]
      if (_GEN_19
          | ~(_waitingForResp_T_1 ? _GEN_20 : _waitingForResp_T_2 & _GEN_17)) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:49:32, :50:32, :110:40, :129:17, :150:20, :200:{39,82}, :201:25, :216:40, :219:25]
      end
      else	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32, :129:17]
        responseDataReg <= io_phyResp_bits_data;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:50:32]
      if (io_req_ready_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
        if (_GEN_13)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:131:49]
          state <= 4'h7;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (_GEN_12)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:125:68]
          state <= 4'h6;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
        else if (requestActive)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:48:32]
          state <= 4'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_0) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h8;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :82:{14,25}, :83:42]
        if (io_req_valid)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:13:14]
          state <= 4'h9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_GEN_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:129:17]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= {3'h1, ~reqIsRead};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :55:26, :187:37]
      end
      else if (_waitingForResp_T_1) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_20)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:200:39]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_2) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h4;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_3) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:110:40]
        if (_GEN_17)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:150:20]
          state <= 4'h5;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      end
      else if (_waitingForResp_T_4 ? _GEN_17 : _GEN_21)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :82:25, :110:40, :129:17, :150:20, :169:40, :170:15, :249:40, :257:26, :258:23, :259:23]
        state <= 4'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26]
      if (~_GEN) begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :48:32, :82:{14,25}, :83:42]
        if (_GEN_10)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:83:22]
          idleCounter <= 32'h0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28]
        else if (io_req_ready_0)	// @[src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
          idleCounter <= idleCounter + 32'h1;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:58:28, :93:34]
      end
      sentCmd <=
        io_req_ready_0
          ? _GEN_9
          : _GEN_0
              ? _GEN_18
              : _GEN
                  ? _GEN_9
                  : _GEN_1 | _waitingForResp_T
                      ? _GEN_18
                      : _waitingForResp_T_1
                          ? ~_GEN_20 & _GEN_16
                          : _waitingForResp_T_2 | _waitingForResp_T_3
                            | _waitingForResp_T_4
                              ? _GEN_18
                              : _GEN_9;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32, :59:26, :60:{19,30,40}, :81:26, :82:{14,25}, :83:42, :110:40, :129:17, :147:28, :148:17, :150:40, :152:17, :169:40, :195:28, :200:{39,82}, :203:25, :216:40, :230:40]
    end
    prevState <= state;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:55:26, :56:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:38];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    initial begin	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        for (logic [5:0] i = 6'h0; i < 6'h27; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        end	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
        cycleCounter = {_RANDOM[6'h0], _RANDOM[6'h1]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :28:29]
        lastRefresh = {_RANDOM[6'hA], _RANDOM[6'hB]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :35:30]
        reqIsRead = _RANDOM[6'h1F][5];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
        reqIsWrite = _RANDOM[6'h1F][6];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :44:32]
        reqAddrReg = {_RANDOM[6'h1F][31:7], _RANDOM[6'h20][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32, :45:32]
        reqWdataReg = {_RANDOM[6'h20][31:7], _RANDOM[6'h21][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32, :46:32]
        reqIDReg = {_RANDOM[6'h21][31:7], _RANDOM[6'h22][6:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32, :47:32]
        requestActive = _RANDOM[6'h22][7];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :48:32]
        issuedAddrReg = {_RANDOM[6'h22][31:8], _RANDOM[6'h23][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32, :49:32]
        responseDataReg = {_RANDOM[6'h23][31:8], _RANDOM[6'h24][7:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :49:32, :50:32]
        state = _RANDOM[6'h24][11:8];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :55:26]
        prevState = _RANDOM[6'h24][15:12];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32, :56:26]
        idleCounter = {_RANDOM[6'h25][31:16], _RANDOM[6'h26][15:0]};	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28]
        sentCmd = _RANDOM[6'h26][16];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :58:28, :59:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  AddressDecoder respDec (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDec_io_bankIndex),
    .io_bankGroupIndex (_respDec_io_bankGroupIndex),
    .io_rankIndex      (_respDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:23:23]
  BankSchedulerPerformanceStatistics_31 perf (	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
    .clock                           (clock),
    .reset                           (reset),
    .io_in_fire                      (io_req_ready_0 & io_req_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:81:26]
    .io_in_bits_rd_en                (io_req_bits_rd_en),
    .io_in_bits_wr_en                (io_req_bits_wr_en),
    .io_in_bits_addr                 (io_req_bits_addr),
    .io_in_bits_request_id           (io_req_bits_request_id),
    .io_out_fire                     (io_resp_ready & io_resp_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:122:32]
    .io_out_bits_rd_en               (reqIsRead),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:43:32]
    .io_out_bits_wr_en               (reqIsWrite),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:44:32]
    .io_out_bits_addr                (reqAddrReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:45:32]
    .io_out_bits_request_id          (reqIDReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:47:32]
    .io_mem_request_fire             (io_cmdOut_ready & io_cmdOut_valid_0),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:110:{66,78}]
    .io_mem_request_bits_addr        (cmdReg_addr),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:100:21, :129:17]
    .io_mem_request_bits_data        (reqWdataReg),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:46:32]
    .io_mem_request_bits_cs          (cmdReg_cs),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:102:21, :129:17, :144:22]
    .io_mem_request_bits_ras         (cmdReg_ras),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:103:21, :129:17, :144:22, :163:22]
    .io_mem_request_bits_cas         (cmdReg_cas),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:104:21, :129:17, :144:22, :163:22, :176:22]
    .io_mem_request_bits_we          (cmdReg_we),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
    .io_mem_request_bits_request_id  (cmdReg_request_id),	// @[src/main/scala/memctrl/controller/BankScheduler.scala:106:21, :129:17]
    .io_mem_response_fire            (io_phyResp_ready & io_phyResp_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/BankScheduler.scala:82:14, :280:35, :281:25, :282:{20,67}, :286:38, :287:111, :288:68, :289:73]
    .io_mem_response_bits_addr       (io_phyResp_bits_addr),
    .io_mem_response_bits_data       (io_phyResp_bits_data),
    .io_mem_response_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/BankScheduler.scala:267:22]
  assign io_req_ready = io_req_ready_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :81:26]
  assign io_resp_valid = io_resp_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :122:32]
  assign io_resp_bits_rd_en = reqIsRead;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :43:32]
  assign io_resp_bits_wr_en = reqIsWrite;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :44:32]
  assign io_resp_bits_addr = reqAddrReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :45:32]
  assign io_resp_bits_wdata = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_resp_bits_data = responseDataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :50:32]
  assign io_resp_bits_request_id = reqIDReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :47:32]
  assign io_cmdOut_valid = io_cmdOut_valid_0;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :110:{66,78}]
  assign io_cmdOut_bits_addr = cmdReg_addr;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :100:21, :129:17]
  assign io_cmdOut_bits_data = reqWdataReg;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :46:32]
  assign io_cmdOut_bits_cs = cmdReg_cs;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :102:21, :129:17, :144:22]
  assign io_cmdOut_bits_ras = cmdReg_ras;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :103:21, :129:17, :144:22, :163:22]
  assign io_cmdOut_bits_cas = cmdReg_cas;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :104:21, :129:17, :144:22, :163:22, :176:22]
  assign io_cmdOut_bits_we = cmdReg_we;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :105:21, :129:17, :144:22, :163:22, :176:22, :192:22]
  assign io_cmdOut_bits_request_id = cmdReg_request_id;	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :106:21, :129:17]
  assign io_stateOut = state[2:0];	// @[src/main/scala/memctrl/controller/BankScheduler.scala:7:7, :55:26, :61:15]
endmodule

module MultiDeqQueue(	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:10:7]
  input         clock,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:10:7]
                reset,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:10:7]
  output        io_enq_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_enq_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_enq_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_enq_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_enq_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_enq_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_0_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_0_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_0_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_0_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_0_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_0_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_0_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_1_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_1_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_1_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_1_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_1_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_1_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_1_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_2_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_2_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_2_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_2_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_2_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_2_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_2_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_3_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_3_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_3_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_3_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_3_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_3_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_3_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_4_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_4_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_4_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_4_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_4_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_4_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_4_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_5_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_5_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_5_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_5_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_5_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_5_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_5_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_6_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_6_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_6_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_6_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_6_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_6_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_6_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_7_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_7_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_7_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_7_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_7_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_7_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_7_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_8_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_8_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_8_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_8_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_8_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_8_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_8_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_9_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_9_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_9_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_9_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_9_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_9_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_9_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_10_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_10_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_10_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_10_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_10_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_10_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_10_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_11_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_11_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_11_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_11_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_11_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_11_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_11_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_12_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_12_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_12_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_12_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_12_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_12_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_12_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_13_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_13_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_13_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_13_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_13_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_13_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_13_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_14_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_14_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_14_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_14_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_14_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_14_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_14_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_15_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_15_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_15_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_15_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_15_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_15_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_15_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_16_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_16_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_16_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_16_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_16_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_16_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_16_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_17_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_17_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_17_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_17_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_17_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_17_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_17_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_18_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_18_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_18_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_18_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_18_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_18_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_18_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_19_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_19_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_19_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_19_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_19_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_19_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_19_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_20_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_20_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_20_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_20_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_20_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_20_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_20_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_21_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_21_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_21_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_21_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_21_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_21_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_21_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_22_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_22_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_22_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_22_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_22_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_22_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_22_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_23_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_23_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_23_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_23_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_23_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_23_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_23_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_24_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_24_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_24_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_24_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_24_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_24_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_24_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_25_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_25_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_25_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_25_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_25_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_25_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_25_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_26_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_26_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_26_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_26_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_26_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_26_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_26_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_27_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_27_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_27_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_27_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_27_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_27_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_27_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_28_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_28_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_28_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_28_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_28_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_28_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_28_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_29_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_29_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_29_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_29_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_29_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_29_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_29_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_30_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_30_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_30_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_30_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_30_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_30_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_30_bits_request_id,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  input         io_deq_31_ready,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output        io_deq_31_valid,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_31_bits_rd_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_31_bits_wr_en,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
  output [31:0] io_deq_31_bits_addr,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_31_bits_wdata,	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
                io_deq_31_bits_request_id	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:16:14]
);

  wire       _queues_31_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_30_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_29_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_28_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_27_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_26_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_25_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_24_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_23_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_22_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_21_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_20_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_19_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_18_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_17_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_16_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_15_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_14_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_13_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_12_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_11_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_10_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_9_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_8_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_7_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_6_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_5_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_4_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_3_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_2_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_1_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire       _queues_0_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  wire [2:0] _addrDec_io_bankIndex;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:23:23]
  wire       _addrDec_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:23:23]
  wire       _addrDec_io_rankIndex;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:23:23]
  wire [5:0] _flatIdx_T_4 =
    {1'h0, _addrDec_io_rankIndex, 4'h0} + {2'h0, _addrDec_io_bankGroupIndex, 3'h0}
    + {3'h0, _addrDec_io_bankIndex};	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:23:23, :27:57, :28:68]
  wire       _io_enq_ready_T = _flatIdx_T_4 == 6'h0;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_2 = _flatIdx_T_4 == 6'h1;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_4 = _flatIdx_T_4 == 6'h2;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_6 = _flatIdx_T_4 == 6'h3;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_8 = _flatIdx_T_4 == 6'h4;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_10 = _flatIdx_T_4 == 6'h5;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_12 = _flatIdx_T_4 == 6'h6;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_14 = _flatIdx_T_4 == 6'h7;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_16 = _flatIdx_T_4 == 6'h8;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_18 = _flatIdx_T_4 == 6'h9;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_20 = _flatIdx_T_4 == 6'hA;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_22 = _flatIdx_T_4 == 6'hB;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_24 = _flatIdx_T_4 == 6'hC;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_26 = _flatIdx_T_4 == 6'hD;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_28 = _flatIdx_T_4 == 6'hE;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_30 = _flatIdx_T_4 == 6'hF;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_32 = _flatIdx_T_4 == 6'h10;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_34 = _flatIdx_T_4 == 6'h11;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_36 = _flatIdx_T_4 == 6'h12;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_38 = _flatIdx_T_4 == 6'h13;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_40 = _flatIdx_T_4 == 6'h14;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_42 = _flatIdx_T_4 == 6'h15;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_44 = _flatIdx_T_4 == 6'h16;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_46 = _flatIdx_T_4 == 6'h17;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_48 = _flatIdx_T_4 == 6'h18;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_50 = _flatIdx_T_4 == 6'h19;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_52 = _flatIdx_T_4 == 6'h1A;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_54 = _flatIdx_T_4 == 6'h1B;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_56 = _flatIdx_T_4 == 6'h1C;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_58 = _flatIdx_T_4 == 6'h1D;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_60 = _flatIdx_T_4 == 6'h1E;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  wire       _io_enq_ready_T_62 = _flatIdx_T_4 == 6'h1F;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:27:57, :28:68, :53:18]
  AddressDecoder addrDec (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:23:23]
    .io_addr           (io_enq_bits_addr),
    .io_bankIndex      (_addrDec_io_bankIndex),
    .io_bankGroupIndex (_addrDec_io_bankGroupIndex),
    .io_rankIndex      (_addrDec_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:23:23]
  Queue2_ControllerRequest queues_0 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_0_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_0_ready),
    .io_deq_valid           (io_deq_0_valid),
    .io_deq_bits_rd_en      (io_deq_0_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_0_bits_wr_en),
    .io_deq_bits_addr       (io_deq_0_bits_addr),
    .io_deq_bits_wdata      (io_deq_0_bits_wdata),
    .io_deq_bits_request_id (io_deq_0_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_1 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_1_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_2 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_1_ready),
    .io_deq_valid           (io_deq_1_valid),
    .io_deq_bits_rd_en      (io_deq_1_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_1_bits_wr_en),
    .io_deq_bits_addr       (io_deq_1_bits_addr),
    .io_deq_bits_wdata      (io_deq_1_bits_wdata),
    .io_deq_bits_request_id (io_deq_1_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_2 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_2_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_4 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_2_ready),
    .io_deq_valid           (io_deq_2_valid),
    .io_deq_bits_rd_en      (io_deq_2_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_2_bits_wr_en),
    .io_deq_bits_addr       (io_deq_2_bits_addr),
    .io_deq_bits_wdata      (io_deq_2_bits_wdata),
    .io_deq_bits_request_id (io_deq_2_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_3 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_3_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_6 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_3_ready),
    .io_deq_valid           (io_deq_3_valid),
    .io_deq_bits_rd_en      (io_deq_3_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_3_bits_wr_en),
    .io_deq_bits_addr       (io_deq_3_bits_addr),
    .io_deq_bits_wdata      (io_deq_3_bits_wdata),
    .io_deq_bits_request_id (io_deq_3_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_4 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_4_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_8 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_4_ready),
    .io_deq_valid           (io_deq_4_valid),
    .io_deq_bits_rd_en      (io_deq_4_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_4_bits_wr_en),
    .io_deq_bits_addr       (io_deq_4_bits_addr),
    .io_deq_bits_wdata      (io_deq_4_bits_wdata),
    .io_deq_bits_request_id (io_deq_4_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_5 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_5_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_10 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_5_ready),
    .io_deq_valid           (io_deq_5_valid),
    .io_deq_bits_rd_en      (io_deq_5_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_5_bits_wr_en),
    .io_deq_bits_addr       (io_deq_5_bits_addr),
    .io_deq_bits_wdata      (io_deq_5_bits_wdata),
    .io_deq_bits_request_id (io_deq_5_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_6 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_6_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_12 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_6_ready),
    .io_deq_valid           (io_deq_6_valid),
    .io_deq_bits_rd_en      (io_deq_6_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_6_bits_wr_en),
    .io_deq_bits_addr       (io_deq_6_bits_addr),
    .io_deq_bits_wdata      (io_deq_6_bits_wdata),
    .io_deq_bits_request_id (io_deq_6_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_7 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_7_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_14 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_7_ready),
    .io_deq_valid           (io_deq_7_valid),
    .io_deq_bits_rd_en      (io_deq_7_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_7_bits_wr_en),
    .io_deq_bits_addr       (io_deq_7_bits_addr),
    .io_deq_bits_wdata      (io_deq_7_bits_wdata),
    .io_deq_bits_request_id (io_deq_7_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_8 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_8_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_16 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_8_ready),
    .io_deq_valid           (io_deq_8_valid),
    .io_deq_bits_rd_en      (io_deq_8_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_8_bits_wr_en),
    .io_deq_bits_addr       (io_deq_8_bits_addr),
    .io_deq_bits_wdata      (io_deq_8_bits_wdata),
    .io_deq_bits_request_id (io_deq_8_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_9 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_9_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_18 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_9_ready),
    .io_deq_valid           (io_deq_9_valid),
    .io_deq_bits_rd_en      (io_deq_9_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_9_bits_wr_en),
    .io_deq_bits_addr       (io_deq_9_bits_addr),
    .io_deq_bits_wdata      (io_deq_9_bits_wdata),
    .io_deq_bits_request_id (io_deq_9_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_10 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_10_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_20 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_10_ready),
    .io_deq_valid           (io_deq_10_valid),
    .io_deq_bits_rd_en      (io_deq_10_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_10_bits_wr_en),
    .io_deq_bits_addr       (io_deq_10_bits_addr),
    .io_deq_bits_wdata      (io_deq_10_bits_wdata),
    .io_deq_bits_request_id (io_deq_10_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_11 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_11_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_22 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_11_ready),
    .io_deq_valid           (io_deq_11_valid),
    .io_deq_bits_rd_en      (io_deq_11_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_11_bits_wr_en),
    .io_deq_bits_addr       (io_deq_11_bits_addr),
    .io_deq_bits_wdata      (io_deq_11_bits_wdata),
    .io_deq_bits_request_id (io_deq_11_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_12 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_12_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_24 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_12_ready),
    .io_deq_valid           (io_deq_12_valid),
    .io_deq_bits_rd_en      (io_deq_12_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_12_bits_wr_en),
    .io_deq_bits_addr       (io_deq_12_bits_addr),
    .io_deq_bits_wdata      (io_deq_12_bits_wdata),
    .io_deq_bits_request_id (io_deq_12_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_13 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_13_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_26 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_13_ready),
    .io_deq_valid           (io_deq_13_valid),
    .io_deq_bits_rd_en      (io_deq_13_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_13_bits_wr_en),
    .io_deq_bits_addr       (io_deq_13_bits_addr),
    .io_deq_bits_wdata      (io_deq_13_bits_wdata),
    .io_deq_bits_request_id (io_deq_13_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_14 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_14_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_28 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_14_ready),
    .io_deq_valid           (io_deq_14_valid),
    .io_deq_bits_rd_en      (io_deq_14_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_14_bits_wr_en),
    .io_deq_bits_addr       (io_deq_14_bits_addr),
    .io_deq_bits_wdata      (io_deq_14_bits_wdata),
    .io_deq_bits_request_id (io_deq_14_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_15 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_15_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_30 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_15_ready),
    .io_deq_valid           (io_deq_15_valid),
    .io_deq_bits_rd_en      (io_deq_15_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_15_bits_wr_en),
    .io_deq_bits_addr       (io_deq_15_bits_addr),
    .io_deq_bits_wdata      (io_deq_15_bits_wdata),
    .io_deq_bits_request_id (io_deq_15_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_16 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_16_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_32 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_16_ready),
    .io_deq_valid           (io_deq_16_valid),
    .io_deq_bits_rd_en      (io_deq_16_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_16_bits_wr_en),
    .io_deq_bits_addr       (io_deq_16_bits_addr),
    .io_deq_bits_wdata      (io_deq_16_bits_wdata),
    .io_deq_bits_request_id (io_deq_16_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_17 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_17_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_34 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_17_ready),
    .io_deq_valid           (io_deq_17_valid),
    .io_deq_bits_rd_en      (io_deq_17_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_17_bits_wr_en),
    .io_deq_bits_addr       (io_deq_17_bits_addr),
    .io_deq_bits_wdata      (io_deq_17_bits_wdata),
    .io_deq_bits_request_id (io_deq_17_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_18 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_18_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_36 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_18_ready),
    .io_deq_valid           (io_deq_18_valid),
    .io_deq_bits_rd_en      (io_deq_18_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_18_bits_wr_en),
    .io_deq_bits_addr       (io_deq_18_bits_addr),
    .io_deq_bits_wdata      (io_deq_18_bits_wdata),
    .io_deq_bits_request_id (io_deq_18_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_19 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_19_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_38 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_19_ready),
    .io_deq_valid           (io_deq_19_valid),
    .io_deq_bits_rd_en      (io_deq_19_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_19_bits_wr_en),
    .io_deq_bits_addr       (io_deq_19_bits_addr),
    .io_deq_bits_wdata      (io_deq_19_bits_wdata),
    .io_deq_bits_request_id (io_deq_19_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_20 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_20_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_40 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_20_ready),
    .io_deq_valid           (io_deq_20_valid),
    .io_deq_bits_rd_en      (io_deq_20_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_20_bits_wr_en),
    .io_deq_bits_addr       (io_deq_20_bits_addr),
    .io_deq_bits_wdata      (io_deq_20_bits_wdata),
    .io_deq_bits_request_id (io_deq_20_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_21 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_21_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_42 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_21_ready),
    .io_deq_valid           (io_deq_21_valid),
    .io_deq_bits_rd_en      (io_deq_21_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_21_bits_wr_en),
    .io_deq_bits_addr       (io_deq_21_bits_addr),
    .io_deq_bits_wdata      (io_deq_21_bits_wdata),
    .io_deq_bits_request_id (io_deq_21_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_22 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_22_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_44 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_22_ready),
    .io_deq_valid           (io_deq_22_valid),
    .io_deq_bits_rd_en      (io_deq_22_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_22_bits_wr_en),
    .io_deq_bits_addr       (io_deq_22_bits_addr),
    .io_deq_bits_wdata      (io_deq_22_bits_wdata),
    .io_deq_bits_request_id (io_deq_22_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_23 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_23_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_46 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_23_ready),
    .io_deq_valid           (io_deq_23_valid),
    .io_deq_bits_rd_en      (io_deq_23_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_23_bits_wr_en),
    .io_deq_bits_addr       (io_deq_23_bits_addr),
    .io_deq_bits_wdata      (io_deq_23_bits_wdata),
    .io_deq_bits_request_id (io_deq_23_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_24 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_24_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_48 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_24_ready),
    .io_deq_valid           (io_deq_24_valid),
    .io_deq_bits_rd_en      (io_deq_24_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_24_bits_wr_en),
    .io_deq_bits_addr       (io_deq_24_bits_addr),
    .io_deq_bits_wdata      (io_deq_24_bits_wdata),
    .io_deq_bits_request_id (io_deq_24_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_25 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_25_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_50 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_25_ready),
    .io_deq_valid           (io_deq_25_valid),
    .io_deq_bits_rd_en      (io_deq_25_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_25_bits_wr_en),
    .io_deq_bits_addr       (io_deq_25_bits_addr),
    .io_deq_bits_wdata      (io_deq_25_bits_wdata),
    .io_deq_bits_request_id (io_deq_25_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_26 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_26_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_52 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_26_ready),
    .io_deq_valid           (io_deq_26_valid),
    .io_deq_bits_rd_en      (io_deq_26_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_26_bits_wr_en),
    .io_deq_bits_addr       (io_deq_26_bits_addr),
    .io_deq_bits_wdata      (io_deq_26_bits_wdata),
    .io_deq_bits_request_id (io_deq_26_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_27 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_27_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_54 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_27_ready),
    .io_deq_valid           (io_deq_27_valid),
    .io_deq_bits_rd_en      (io_deq_27_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_27_bits_wr_en),
    .io_deq_bits_addr       (io_deq_27_bits_addr),
    .io_deq_bits_wdata      (io_deq_27_bits_wdata),
    .io_deq_bits_request_id (io_deq_27_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_28 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_28_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_56 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_28_ready),
    .io_deq_valid           (io_deq_28_valid),
    .io_deq_bits_rd_en      (io_deq_28_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_28_bits_wr_en),
    .io_deq_bits_addr       (io_deq_28_bits_addr),
    .io_deq_bits_wdata      (io_deq_28_bits_wdata),
    .io_deq_bits_request_id (io_deq_28_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_29 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_29_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_58 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_29_ready),
    .io_deq_valid           (io_deq_29_valid),
    .io_deq_bits_rd_en      (io_deq_29_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_29_bits_wr_en),
    .io_deq_bits_addr       (io_deq_29_bits_addr),
    .io_deq_bits_wdata      (io_deq_29_bits_wdata),
    .io_deq_bits_request_id (io_deq_29_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_30 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_30_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_60 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_30_ready),
    .io_deq_valid           (io_deq_30_valid),
    .io_deq_bits_rd_en      (io_deq_30_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_30_bits_wr_en),
    .io_deq_bits_addr       (io_deq_30_bits_addr),
    .io_deq_bits_wdata      (io_deq_30_bits_wdata),
    .io_deq_bits_request_id (io_deq_30_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  Queue2_ControllerRequest queues_31 (	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_queues_31_io_enq_ready),
    .io_enq_valid           (_io_enq_ready_T_62 & io_enq_valid),	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:48:20, :53:{18,27}, :54:22]
    .io_enq_bits_rd_en      (io_enq_bits_rd_en),
    .io_enq_bits_wr_en      (io_enq_bits_wr_en),
    .io_enq_bits_addr       (io_enq_bits_addr),
    .io_enq_bits_wdata      (io_enq_bits_wdata),
    .io_enq_bits_request_id (io_enq_bits_request_id),
    .io_deq_ready           (io_deq_31_ready),
    .io_deq_valid           (io_deq_31_valid),
    .io_deq_bits_rd_en      (io_deq_31_bits_rd_en),
    .io_deq_bits_wr_en      (io_deq_31_bits_wr_en),
    .io_deq_bits_addr       (io_deq_31_bits_addr),
    .io_deq_bits_wdata      (io_deq_31_bits_wdata),
    .io_deq_bits_request_id (io_deq_31_bits_request_id),
    .io_count               (/* unused */)
  );	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:33:11]
  assign io_enq_ready =
    _io_enq_ready_T & _queues_0_io_enq_ready | _io_enq_ready_T_2 & _queues_1_io_enq_ready
    | _io_enq_ready_T_4 & _queues_2_io_enq_ready | _io_enq_ready_T_6
    & _queues_3_io_enq_ready | _io_enq_ready_T_8 & _queues_4_io_enq_ready
    | _io_enq_ready_T_10 & _queues_5_io_enq_ready | _io_enq_ready_T_12
    & _queues_6_io_enq_ready | _io_enq_ready_T_14 & _queues_7_io_enq_ready
    | _io_enq_ready_T_16 & _queues_8_io_enq_ready | _io_enq_ready_T_18
    & _queues_9_io_enq_ready | _io_enq_ready_T_20 & _queues_10_io_enq_ready
    | _io_enq_ready_T_22 & _queues_11_io_enq_ready | _io_enq_ready_T_24
    & _queues_12_io_enq_ready | _io_enq_ready_T_26 & _queues_13_io_enq_ready
    | _io_enq_ready_T_28 & _queues_14_io_enq_ready | _io_enq_ready_T_30
    & _queues_15_io_enq_ready | _io_enq_ready_T_32 & _queues_16_io_enq_ready
    | _io_enq_ready_T_34 & _queues_17_io_enq_ready | _io_enq_ready_T_36
    & _queues_18_io_enq_ready | _io_enq_ready_T_38 & _queues_19_io_enq_ready
    | _io_enq_ready_T_40 & _queues_20_io_enq_ready | _io_enq_ready_T_42
    & _queues_21_io_enq_ready | _io_enq_ready_T_44 & _queues_22_io_enq_ready
    | _io_enq_ready_T_46 & _queues_23_io_enq_ready | _io_enq_ready_T_48
    & _queues_24_io_enq_ready | _io_enq_ready_T_50 & _queues_25_io_enq_ready
    | _io_enq_ready_T_52 & _queues_26_io_enq_ready | _io_enq_ready_T_54
    & _queues_27_io_enq_ready | _io_enq_ready_T_56 & _queues_28_io_enq_ready
    | _io_enq_ready_T_58 & _queues_29_io_enq_ready | _io_enq_ready_T_60
    & _queues_30_io_enq_ready | _io_enq_ready_T_62 & _queues_31_io_enq_ready;	// @[src/main/scala/memctrl/controller/MultiDequeueQueue.scala:10:7, :33:11, :53:18, :60:38, :61:14]
endmodule

module FsmRequestOptimizer(	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
  input         clock,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
                reset,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_in_bits_request_id,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  input         io_outReq_ready,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  output        io_outReq_valid,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_outReq_bits_rd_en,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_outReq_bits_wr_en,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  output [31:0] io_outReq_bits_addr,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_outReq_bits_wdata,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_outReq_bits_request_id,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  input         io_outResp_ready,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  output        io_outResp_valid,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_outResp_bits_rd_en,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  output [31:0] io_outResp_bits_addr,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_outResp_bits_wdata,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_outResp_bits_data,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
                io_outResp_bits_request_id,	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
  output [5:0]  io_bufCount	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:26:14]
);

  reg  [31:0] addrBuf_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] addrBuf_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23]
  reg  [31:0] wdataBuf_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg  [31:0] wdataBuf_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23]
  reg         validMask_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg         validMask_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
  reg  [31:0] sAddr_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sAddr_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20]
  reg  [31:0] sWdata_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg  [31:0] sWdata_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20]
  reg         sValid_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         sValid_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  reg         state;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22]
  reg         stagedReq_rd_en;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
  reg         stagedReq_wr_en;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
  reg  [31:0] stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
  reg  [31:0] stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
  reg  [31:0] stagedReq_request_id;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
  wire        matchVec_0 = sValid_0 & stagedReq_rd_en & sAddr_0 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_1 = sValid_1 & stagedReq_rd_en & sAddr_1 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_2 = sValid_2 & stagedReq_rd_en & sAddr_2 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_3 = sValid_3 & stagedReq_rd_en & sAddr_3 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_4 = sValid_4 & stagedReq_rd_en & sAddr_4 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_5 = sValid_5 & stagedReq_rd_en & sAddr_5 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_6 = sValid_6 & stagedReq_rd_en & sAddr_6 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_7 = sValid_7 & stagedReq_rd_en & sAddr_7 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_8 = sValid_8 & stagedReq_rd_en & sAddr_8 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_9 = sValid_9 & stagedReq_rd_en & sAddr_9 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_10 = sValid_10 & stagedReq_rd_en & sAddr_10 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_11 = sValid_11 & stagedReq_rd_en & sAddr_11 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_12 = sValid_12 & stagedReq_rd_en & sAddr_12 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_13 = sValid_13 & stagedReq_rd_en & sAddr_13 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_14 = sValid_14 & stagedReq_rd_en & sAddr_14 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_15 = sValid_15 & stagedReq_rd_en & sAddr_15 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_16 = sValid_16 & stagedReq_rd_en & sAddr_16 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_17 = sValid_17 & stagedReq_rd_en & sAddr_17 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_18 = sValid_18 & stagedReq_rd_en & sAddr_18 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_19 = sValid_19 & stagedReq_rd_en & sAddr_19 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_20 = sValid_20 & stagedReq_rd_en & sAddr_20 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_21 = sValid_21 & stagedReq_rd_en & sAddr_21 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_22 = sValid_22 & stagedReq_rd_en & sAddr_22 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_23 = sValid_23 & stagedReq_rd_en & sAddr_23 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_24 = sValid_24 & stagedReq_rd_en & sAddr_24 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_25 = sValid_25 & stagedReq_rd_en & sAddr_25 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_26 = sValid_26 & stagedReq_rd_en & sAddr_26 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_27 = sValid_27 & stagedReq_rd_en & sAddr_27 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_28 = sValid_28 & stagedReq_rd_en & sAddr_28 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_29 = sValid_29 & stagedReq_rd_en & sAddr_29 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire        matchVec_30 = sValid_30 & stagedReq_rd_en & sAddr_30 == stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}]
  wire [31:0] _hasMatch_T =
    {sValid_31 & stagedReq_rd_en & sAddr_31 == stagedReq_addr,
     matchVec_30,
     matchVec_29,
     matchVec_28,
     matchVec_27,
     matchVec_26,
     matchVec_25,
     matchVec_24,
     matchVec_23,
     matchVec_22,
     matchVec_21,
     matchVec_20,
     matchVec_19,
     matchVec_18,
     matchVec_17,
     matchVec_16,
     matchVec_15,
     matchVec_14,
     matchVec_13,
     matchVec_12,
     matchVec_11,
     matchVec_10,
     matchVec_9,
     matchVec_8,
     matchVec_7,
     matchVec_6,
     matchVec_5,
     matchVec_4,
     matchVec_3,
     matchVec_2,
     matchVec_1,
     matchVec_0};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :44:20, :51:22, :85:{32,45,57}, :88:29]
  wire [4:0]  matchIdx =
    matchVec_0
      ? 5'h0
      : matchVec_1
          ? 5'h1
          : matchVec_2
              ? 5'h2
              : matchVec_3
                  ? 5'h3
                  : matchVec_4
                      ? 5'h4
                      : matchVec_5
                          ? 5'h5
                          : matchVec_6
                              ? 5'h6
                              : matchVec_7
                                  ? 5'h7
                                  : matchVec_8
                                      ? 5'h8
                                      : matchVec_9
                                          ? 5'h9
                                          : matchVec_10
                                              ? 5'hA
                                              : matchVec_11
                                                  ? 5'hB
                                                  : matchVec_12
                                                      ? 5'hC
                                                      : matchVec_13
                                                          ? 5'hD
                                                          : matchVec_14
                                                              ? 5'hE
                                                              : matchVec_15
                                                                  ? 5'hF
                                                                  : matchVec_16
                                                                      ? 5'h10
                                                                      : matchVec_17
                                                                          ? 5'h11
                                                                          : matchVec_18
                                                                              ? 5'h12
                                                                              : matchVec_19
                                                                                  ? 5'h13
                                                                                  : matchVec_20
                                                                                      ? 5'h14
                                                                                      : matchVec_21
                                                                                          ? 5'h15
                                                                                          : matchVec_22
                                                                                              ? 5'h16
                                                                                              : matchVec_23
                                                                                                  ? 5'h17
                                                                                                  : matchVec_24
                                                                                                      ? 5'h18
                                                                                                      : matchVec_25
                                                                                                          ? 5'h19
                                                                                                          : matchVec_26
                                                                                                              ? 5'h1A
                                                                                                              : matchVec_27
                                                                                                                  ? 5'h1B
                                                                                                                  : matchVec_28
                                                                                                                      ? 5'h1C
                                                                                                                      : matchVec_29
                                                                                                                          ? 5'h1D
                                                                                                                          : {4'hF,
                                                                                                                             ~matchVec_30};	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:85:{32,45}]
  wire [31:0] _hasFree_T =
    {~sValid_31,
     ~sValid_30,
     ~sValid_29,
     ~sValid_28,
     ~sValid_27,
     ~sValid_26,
     ~sValid_25,
     ~sValid_24,
     ~sValid_23,
     ~sValid_22,
     ~sValid_21,
     ~sValid_20,
     ~sValid_19,
     ~sValid_18,
     ~sValid_17,
     ~sValid_16,
     ~sValid_15,
     ~sValid_14,
     ~sValid_13,
     ~sValid_12,
     ~sValid_11,
     ~sValid_10,
     ~sValid_9,
     ~sValid_8,
     ~sValid_7,
     ~sValid_6,
     ~sValid_5,
     ~sValid_4,
     ~sValid_3,
     ~sValid_2,
     ~sValid_1,
     ~sValid_0};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20, :86:22, :90:28]
  wire [4:0]  freeIdx =
    sValid_0
      ? (sValid_1
           ? (sValid_2
                ? (sValid_3
                     ? (sValid_4
                          ? (sValid_5
                               ? (sValid_6
                                    ? (sValid_7
                                         ? (sValid_8
                                              ? (sValid_9
                                                   ? (sValid_10
                                                        ? (sValid_11
                                                             ? (sValid_12
                                                                  ? (sValid_13
                                                                       ? (sValid_14
                                                                            ? (sValid_15
                                                                                 ? (sValid_16
                                                                                      ? (sValid_17
                                                                                           ? (sValid_18
                                                                                                ? (sValid_19
                                                                                                     ? (sValid_20
                                                                                                          ? (sValid_21
                                                                                                               ? (sValid_22
                                                                                                                    ? (sValid_23
                                                                                                                         ? (sValid_24
                                                                                                                              ? (sValid_25
                                                                                                                                   ? (sValid_26
                                                                                                                                        ? (sValid_27
                                                                                                                                             ? (sValid_28
                                                                                                                                                  ? (sValid_29
                                                                                                                                                       ? {4'hF,
                                                                                                                                                          sValid_30}
                                                                                                                                                       : 5'h1D)
                                                                                                                                                  : 5'h1C)
                                                                                                                                             : 5'h1B)
                                                                                                                                        : 5'h1A)
                                                                                                                                   : 5'h19)
                                                                                                                              : 5'h18)
                                                                                                                         : 5'h17)
                                                                                                                    : 5'h16)
                                                                                                               : 5'h15)
                                                                                                          : 5'h14)
                                                                                                     : 5'h13)
                                                                                                : 5'h12)
                                                                                           : 5'h11)
                                                                                      : 5'h10)
                                                                                 : 5'hF)
                                                                            : 5'hE)
                                                                       : 5'hD)
                                                                  : 5'hC)
                                                             : 5'hB)
                                                        : 5'hA)
                                                   : 5'h9)
                                              : 5'h8)
                                         : 5'h7)
                                    : 5'h6)
                               : 5'h5)
                          : 5'h4)
                     : 5'h3)
                : 5'h2)
           : 5'h1)
      : 5'h0;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  wire [4:0]  evictIdx =
    sValid_0
      ? 5'h0
      : sValid_1
          ? 5'h1
          : sValid_2
              ? 5'h2
              : sValid_3
                  ? 5'h3
                  : sValid_4
                      ? 5'h4
                      : sValid_5
                          ? 5'h5
                          : sValid_6
                              ? 5'h6
                              : sValid_7
                                  ? 5'h7
                                  : sValid_8
                                      ? 5'h8
                                      : sValid_9
                                          ? 5'h9
                                          : sValid_10
                                              ? 5'hA
                                              : sValid_11
                                                  ? 5'hB
                                                  : sValid_12
                                                      ? 5'hC
                                                      : sValid_13
                                                          ? 5'hD
                                                          : sValid_14
                                                              ? 5'hE
                                                              : sValid_15
                                                                  ? 5'hF
                                                                  : sValid_16
                                                                      ? 5'h10
                                                                      : sValid_17
                                                                          ? 5'h11
                                                                          : sValid_18
                                                                              ? 5'h12
                                                                              : sValid_19
                                                                                  ? 5'h13
                                                                                  : sValid_20
                                                                                      ? 5'h14
                                                                                      : sValid_21
                                                                                          ? 5'h15
                                                                                          : sValid_22
                                                                                              ? 5'h16
                                                                                              : sValid_23
                                                                                                  ? 5'h17
                                                                                                  : sValid_24
                                                                                                      ? 5'h18
                                                                                                      : sValid_25
                                                                                                          ? 5'h19
                                                                                                          : sValid_26
                                                                                                              ? 5'h1A
                                                                                                              : sValid_27
                                                                                                                  ? 5'h1B
                                                                                                                  : sValid_28
                                                                                                                      ? 5'h1C
                                                                                                                      : sValid_29
                                                                                                                          ? 5'h1D
                                                                                                                          : {4'hF,
                                                                                                                             ~sValid_30};	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:44:20]
  wire        _GEN = stagedReq_rd_en & (|_hasMatch_T);	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22, :88:{29,36}, :97:21]
  wire        _GEN_0 = state & _GEN;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22, :97:{21,34}]
  reg  [31:0] casez_tmp;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:98:15]
  always_comb begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:98:15]
    casez (matchIdx)	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:98:15]
      5'b00000:
        casez_tmp = sWdata_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b00001:
        casez_tmp = sWdata_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b00010:
        casez_tmp = sWdata_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b00011:
        casez_tmp = sWdata_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b00100:
        casez_tmp = sWdata_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b00101:
        casez_tmp = sWdata_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b00110:
        casez_tmp = sWdata_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b00111:
        casez_tmp = sWdata_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b01000:
        casez_tmp = sWdata_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b01001:
        casez_tmp = sWdata_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b01010:
        casez_tmp = sWdata_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b01011:
        casez_tmp = sWdata_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b01100:
        casez_tmp = sWdata_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b01101:
        casez_tmp = sWdata_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b01110:
        casez_tmp = sWdata_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b01111:
        casez_tmp = sWdata_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b10000:
        casez_tmp = sWdata_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b10001:
        casez_tmp = sWdata_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b10010:
        casez_tmp = sWdata_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b10011:
        casez_tmp = sWdata_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b10100:
        casez_tmp = sWdata_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b10101:
        casez_tmp = sWdata_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b10110:
        casez_tmp = sWdata_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b10111:
        casez_tmp = sWdata_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b11000:
        casez_tmp = sWdata_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b11001:
        casez_tmp = sWdata_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b11010:
        casez_tmp = sWdata_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b11011:
        casez_tmp = sWdata_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b11100:
        casez_tmp = sWdata_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b11101:
        casez_tmp = sWdata_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      5'b11110:
        casez_tmp = sWdata_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
      default:
        casez_tmp = sWdata_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:42:20, :98:15]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:98:15]
  end // always_comb
  wire        io_outResp_valid_0 = state & _GEN;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22, :60:20, :78:28, :97:{21,34}]
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:103:34]
  always_comb begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:103:34]
    casez (matchIdx)	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:103:34]
      5'b00000:
        casez_tmp_0 = sAddr_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b00001:
        casez_tmp_0 = sAddr_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b00010:
        casez_tmp_0 = sAddr_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b00011:
        casez_tmp_0 = sAddr_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b00100:
        casez_tmp_0 = sAddr_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b00101:
        casez_tmp_0 = sAddr_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b00110:
        casez_tmp_0 = sAddr_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b00111:
        casez_tmp_0 = sAddr_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b01000:
        casez_tmp_0 = sAddr_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b01001:
        casez_tmp_0 = sAddr_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b01010:
        casez_tmp_0 = sAddr_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b01011:
        casez_tmp_0 = sAddr_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b01100:
        casez_tmp_0 = sAddr_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b01101:
        casez_tmp_0 = sAddr_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b01110:
        casez_tmp_0 = sAddr_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b01111:
        casez_tmp_0 = sAddr_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b10000:
        casez_tmp_0 = sAddr_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b10001:
        casez_tmp_0 = sAddr_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b10010:
        casez_tmp_0 = sAddr_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b10011:
        casez_tmp_0 = sAddr_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b10100:
        casez_tmp_0 = sAddr_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b10101:
        casez_tmp_0 = sAddr_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b10110:
        casez_tmp_0 = sAddr_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b10111:
        casez_tmp_0 = sAddr_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b11000:
        casez_tmp_0 = sAddr_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b11001:
        casez_tmp_0 = sAddr_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b11010:
        casez_tmp_0 = sAddr_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b11011:
        casez_tmp_0 = sAddr_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b11100:
        casez_tmp_0 = sAddr_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b11101:
        casez_tmp_0 = sAddr_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      5'b11110:
        casez_tmp_0 = sAddr_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
      default:
        casez_tmp_0 = sAddr_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:41:20, :103:34]
    endcase	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:103:34]
  end // always_comb
  wire [31:0] io_outResp_bits_data_0 = _GEN_0 ? casez_tmp : 32'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:61:20, :78:28, :97:34, :98:15, :104:34]
  `ifndef SYNTHESIS	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:98:15]
    wire _GEN_1 = state & ~_GEN;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22, :97:{21,34}]
    wire _GEN_2 = _GEN_1 & stagedReq_wr_en;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22, :97:34, :112:29]
    wire _GEN_3 = _GEN_2 & ~(|_hasMatch_T);	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:88:{29,36}, :112:29, :114:23]
    always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:98:15]
      if ((`PRINTF_COND_) & _GEN_0 & ~reset)	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:97:34, :98:15]
        $fwrite(`PRINTF_FD_, "[OPTIMIZER] READ hit: addr=0x%x, data=0x%x, id=%d\n",
                stagedReq_addr, casez_tmp, stagedReq_request_id);	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22, :98:15]
      if ((`PRINTF_COND_) & _GEN_2 & (|_hasMatch_T) & ~reset)	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:88:{29,36}, :98:15, :112:29, :114:23, :116:15]
        $fwrite(`PRINTF_FD_, "[OPTIMIZER] WRITE coalesced: addr=0x%x, data=0x%x, id=%d\n",
                stagedReq_addr, stagedReq_wdata, stagedReq_request_id);	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22, :116:15]
      if ((`PRINTF_COND_) & _GEN_3 & (|_hasFree_T) & ~reset)	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:90:{28,35}, :98:15, :114:23, :120:29, :122:15]
        $fwrite(`PRINTF_FD_,
                "[OPTIMIZER] WRITE buffered: addr=0x%x, data=0x%x, id=%d, slot=%d\n",
                stagedReq_addr, stagedReq_wdata, stagedReq_request_id, freeIdx);	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22, :122:15]
      if ((`PRINTF_COND_) & _GEN_3 & ~(|_hasFree_T) & ~reset)	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:90:{28,35}, :98:15, :114:23, :120:29, :130:15]
        $fwrite(`PRINTF_FD_,
                "[OPTIMIZER] WRITE evicted: addr=0x%x, data=0x%x, id=%d, evicted_slot=%d\n",
                stagedReq_addr, stagedReq_wdata, stagedReq_request_id, evictIdx);	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22, :130:15]
      if ((`PRINTF_COND_) & _GEN_1 & ~stagedReq_wr_en & ~reset)	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22, :97:34, :98:15, :112:29, :145:11]
        $fwrite(`PRINTF_FD_,
                "[OPTIMIZER] READ miss: addr=0x%x, id=%d, forwarding to FSM\n",
                stagedReq_addr, stagedReq_request_id);	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22, :145:11]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _GEN_4 = ~state | _GEN;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :59:20, :78:28, :97:{21,34}]
  wire        _GEN_5 = ~state & io_in_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22, :57:29, :64:25]
  wire        _GEN_6 = matchIdx == 5'h0;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_7 = matchIdx == 5'h1;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_8 = matchIdx == 5'h2;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_9 = matchIdx == 5'h3;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_10 = matchIdx == 5'h4;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_11 = matchIdx == 5'h5;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_12 = matchIdx == 5'h6;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_13 = matchIdx == 5'h7;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_14 = matchIdx == 5'h8;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_15 = matchIdx == 5'h9;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_16 = matchIdx == 5'hA;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_17 = matchIdx == 5'hB;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_18 = matchIdx == 5'hC;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_19 = matchIdx == 5'hD;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_20 = matchIdx == 5'hE;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_21 = matchIdx == 5'hF;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_22 = matchIdx == 5'h10;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_23 = matchIdx == 5'h11;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_24 = matchIdx == 5'h12;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_25 = matchIdx == 5'h13;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_26 = matchIdx == 5'h14;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_27 = matchIdx == 5'h15;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_28 = matchIdx == 5'h16;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_29 = matchIdx == 5'h17;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_30 = matchIdx == 5'h18;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_31 = matchIdx == 5'h19;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_32 = matchIdx == 5'h1A;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_33 = matchIdx == 5'h1B;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_34 = matchIdx == 5'h1C;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_35 = matchIdx == 5'h1D;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_36 = matchIdx == 5'h1E;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:108:29]
  wire        _GEN_37 = freeIdx == 5'h0;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_38 = freeIdx == 5'h1;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_39 = freeIdx == 5'h2;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_40 = freeIdx == 5'h3;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_41 = freeIdx == 5'h4;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_42 = freeIdx == 5'h5;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_43 = freeIdx == 5'h6;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_44 = freeIdx == 5'h7;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_45 = freeIdx == 5'h8;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_46 = freeIdx == 5'h9;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_47 = freeIdx == 5'hA;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_48 = freeIdx == 5'hB;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_49 = freeIdx == 5'hC;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_50 = freeIdx == 5'hD;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_51 = freeIdx == 5'hE;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_52 = freeIdx == 5'hF;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_53 = freeIdx == 5'h10;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_54 = freeIdx == 5'h11;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_55 = freeIdx == 5'h12;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_56 = freeIdx == 5'h13;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_57 = freeIdx == 5'h14;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_58 = freeIdx == 5'h15;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_59 = freeIdx == 5'h16;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_60 = freeIdx == 5'h17;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_61 = freeIdx == 5'h18;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_62 = freeIdx == 5'h19;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_63 = freeIdx == 5'h1A;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_64 = freeIdx == 5'h1B;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_65 = freeIdx == 5'h1C;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_66 = freeIdx == 5'h1D;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_67 = freeIdx == 5'h1E;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:124:28]
  wire        _GEN_68 = (|_hasFree_T) ? _GEN_37 : evictIdx == 5'h0;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_69 = (|_hasFree_T) ? _GEN_38 : evictIdx == 5'h1;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_70 = (|_hasFree_T) ? _GEN_39 : evictIdx == 5'h2;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_71 = (|_hasFree_T) ? _GEN_40 : evictIdx == 5'h3;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_72 = (|_hasFree_T) ? _GEN_41 : evictIdx == 5'h4;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_73 = (|_hasFree_T) ? _GEN_42 : evictIdx == 5'h5;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_74 = (|_hasFree_T) ? _GEN_43 : evictIdx == 5'h6;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_75 = (|_hasFree_T) ? _GEN_44 : evictIdx == 5'h7;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_76 = (|_hasFree_T) ? _GEN_45 : evictIdx == 5'h8;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_77 = (|_hasFree_T) ? _GEN_46 : evictIdx == 5'h9;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_78 = (|_hasFree_T) ? _GEN_47 : evictIdx == 5'hA;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_79 = (|_hasFree_T) ? _GEN_48 : evictIdx == 5'hB;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_80 = (|_hasFree_T) ? _GEN_49 : evictIdx == 5'hC;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_81 = (|_hasFree_T) ? _GEN_50 : evictIdx == 5'hD;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_82 = (|_hasFree_T) ? _GEN_51 : evictIdx == 5'hE;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_83 = (|_hasFree_T) ? _GEN_52 : evictIdx == 5'hF;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_84 = (|_hasFree_T) ? _GEN_53 : evictIdx == 5'h10;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_85 = (|_hasFree_T) ? _GEN_54 : evictIdx == 5'h11;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_86 = (|_hasFree_T) ? _GEN_55 : evictIdx == 5'h12;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_87 = (|_hasFree_T) ? _GEN_56 : evictIdx == 5'h13;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_88 = (|_hasFree_T) ? _GEN_57 : evictIdx == 5'h14;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_89 = (|_hasFree_T) ? _GEN_58 : evictIdx == 5'h15;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_90 = (|_hasFree_T) ? _GEN_59 : evictIdx == 5'h16;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_91 = (|_hasFree_T) ? _GEN_60 : evictIdx == 5'h17;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_92 = (|_hasFree_T) ? _GEN_61 : evictIdx == 5'h18;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_93 = (|_hasFree_T) ? _GEN_62 : evictIdx == 5'h19;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_94 = (|_hasFree_T) ? _GEN_63 : evictIdx == 5'h1A;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_95 = (|_hasFree_T) ? _GEN_64 : evictIdx == 5'h1B;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_96 = (|_hasFree_T) ? _GEN_65 : evictIdx == 5'h1C;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_97 = (|_hasFree_T) ? _GEN_66 : evictIdx == 5'h1D;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_98 = (|_hasFree_T) ? _GEN_67 : evictIdx == 5'h1E;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_99 = (|_hasFree_T) ? (&freeIdx) : (&evictIdx);	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :90:{28,35}, :120:29, :124:28, :132:28]
  wire        _GEN_100 = _GEN_5 | state;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22, :64:{25,40}, :74:11]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_68) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_0 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_69) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_1 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_70) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_2 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_71) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_3 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_72) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_4 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_73) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_5 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_74) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_6 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_75) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_7 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_76) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_8 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_77) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_9 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_78) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_10 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_79) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_11 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_80) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_12 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_81) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_13 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_82) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_14 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_83) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_15 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_84) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_16 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_85) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_17 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_86) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_18 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_87) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_19 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_88) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_20 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_89) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_21 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_90) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_22 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_91) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_23 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_92) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_24 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_93) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_25 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_94) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_26 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_95) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_27 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_96) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_28 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_97) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_29 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_98) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_30 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~stagedReq_wr_en | (|_hasMatch_T) | ~_GEN_99) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :112:29, :114:23, :120:29, :124:28, :132:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :78:28, :97:34, :112:29, :114:23, :120:29]
      addrBuf_31 <= stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_6 : _GEN_68))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_0 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_7 : _GEN_69))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_1 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_8 : _GEN_70))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_2 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_9 : _GEN_71))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_3 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_10 : _GEN_72))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_4 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_11 : _GEN_73))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_5 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_12 : _GEN_74))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_6 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_13 : _GEN_75))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_7 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_14 : _GEN_76))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_8 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_15 : _GEN_77))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_9 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_16 : _GEN_78))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_10 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_17 : _GEN_79))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_11 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_18 : _GEN_80))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_12 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_19 : _GEN_81))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_13 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_20 : _GEN_82))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_14 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_21 : _GEN_83))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_15 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_22 : _GEN_84))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_16 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_23 : _GEN_85))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_17 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_24 : _GEN_86))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_18 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_25 : _GEN_87))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_19 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_26 : _GEN_88))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_20 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_27 : _GEN_89))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_21 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_28 : _GEN_90))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_22 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_29 : _GEN_91))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_23 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_30 : _GEN_92))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_24 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_31 : _GEN_93))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_25 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_32 : _GEN_94))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_26 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_33 : _GEN_95))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_27 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_34 : _GEN_96))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_28 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_35 : _GEN_97))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_29 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN | ~(stagedReq_wr_en & ((|_hasMatch_T) ? _GEN_36 : _GEN_98))) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_30 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (~state | _GEN
        | ~(stagedReq_wr_en & ((|_hasMatch_T) ? (&matchIdx) : _GEN_99))) begin	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :35:23, :48:22, :51:22, :78:28, :88:{29,36}, :97:{21,34}, :108:29, :112:29, :114:23, :118:28, :120:29, :124:28, :125:28, :132:28, :133:28]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :78:28, :97:34, :112:29]
      wdataBuf_31 <= stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :51:22]
    if (_GEN_5) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:64:25]
      sAddr_0 <= addrBuf_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_1 <= addrBuf_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_2 <= addrBuf_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_3 <= addrBuf_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_4 <= addrBuf_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_5 <= addrBuf_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_6 <= addrBuf_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_7 <= addrBuf_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_8 <= addrBuf_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_9 <= addrBuf_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_10 <= addrBuf_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_11 <= addrBuf_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_12 <= addrBuf_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_13 <= addrBuf_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_14 <= addrBuf_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_15 <= addrBuf_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_16 <= addrBuf_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_17 <= addrBuf_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_18 <= addrBuf_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_19 <= addrBuf_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_20 <= addrBuf_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_21 <= addrBuf_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_22 <= addrBuf_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_23 <= addrBuf_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_24 <= addrBuf_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_25 <= addrBuf_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_26 <= addrBuf_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_27 <= addrBuf_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_28 <= addrBuf_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_29 <= addrBuf_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_30 <= addrBuf_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sAddr_31 <= addrBuf_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:34:23, :41:20]
      sWdata_0 <= wdataBuf_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_1 <= wdataBuf_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_2 <= wdataBuf_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_3 <= wdataBuf_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_4 <= wdataBuf_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_5 <= wdataBuf_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_6 <= wdataBuf_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_7 <= wdataBuf_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_8 <= wdataBuf_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_9 <= wdataBuf_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_10 <= wdataBuf_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_11 <= wdataBuf_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_12 <= wdataBuf_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_13 <= wdataBuf_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_14 <= wdataBuf_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_15 <= wdataBuf_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_16 <= wdataBuf_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_17 <= wdataBuf_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_18 <= wdataBuf_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_19 <= wdataBuf_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_20 <= wdataBuf_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_21 <= wdataBuf_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_22 <= wdataBuf_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_23 <= wdataBuf_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_24 <= wdataBuf_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_25 <= wdataBuf_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_26 <= wdataBuf_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_27 <= wdataBuf_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_28 <= wdataBuf_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_29 <= wdataBuf_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_30 <= wdataBuf_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sWdata_31 <= wdataBuf_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:35:23, :42:20]
      sValid_0 <= validMask_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_1 <= validMask_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_2 <= validMask_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_3 <= validMask_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_4 <= validMask_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_5 <= validMask_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_6 <= validMask_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_7 <= validMask_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_8 <= validMask_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_9 <= validMask_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_10 <= validMask_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_11 <= validMask_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_12 <= validMask_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_13 <= validMask_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_14 <= validMask_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_15 <= validMask_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_16 <= validMask_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_17 <= validMask_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_18 <= validMask_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_19 <= validMask_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_20 <= validMask_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_21 <= validMask_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_22 <= validMask_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_23 <= validMask_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_24 <= validMask_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_25 <= validMask_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_26 <= validMask_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_27 <= validMask_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_28 <= validMask_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_29 <= validMask_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_30 <= validMask_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      sValid_31 <= validMask_31;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :44:20]
      stagedReq_rd_en <= io_in_bits_rd_en;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
      stagedReq_wr_en <= io_in_bits_wr_en;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
      stagedReq_addr <= io_in_bits_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
      stagedReq_wdata <= io_in_bits_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
      stagedReq_request_id <= io_in_bits_request_id;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:51:22]
    end
    if (reset) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
      validMask_0 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_1 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_2 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_3 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_4 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_5 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_6 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_7 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_8 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_9 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_10 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_11 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_12 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_13 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_14 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_15 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_16 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_17 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_18 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_19 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_20 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_21 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_22 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_23 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_24 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_25 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_26 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_27 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_28 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_29 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_30 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      validMask_31 <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27]
      state <= 1'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22]
    end
    else if (state) begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22]
      validMask_0 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_6) & validMask_0
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_37 | validMask_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_1 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_7) & validMask_1
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_38 | validMask_1;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_2 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_8) & validMask_2
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_39 | validMask_2;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_3 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_9) & validMask_3
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_40 | validMask_3;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_4 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_10) & validMask_4
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_41 | validMask_4;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_5 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_11) & validMask_5
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_42 | validMask_5;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_6 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_12) & validMask_6
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_43 | validMask_6;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_7 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_13) & validMask_7
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_44 | validMask_7;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_8 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_14) & validMask_8
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_45 | validMask_8;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_9 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_15) & validMask_9
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_46 | validMask_9;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_10 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_16) & validMask_10
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_47 | validMask_10;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_11 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_17) & validMask_11
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_48 | validMask_11;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_12 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_18) & validMask_12
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_49 | validMask_12;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_13 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_19) & validMask_13
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_50 | validMask_13;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_14 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_20) & validMask_14
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_51 | validMask_14;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_15 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_21) & validMask_15
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_52 | validMask_15;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_16 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_22) & validMask_16
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_53 | validMask_16;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_17 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_23) & validMask_17
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_54 | validMask_17;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_18 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_24) & validMask_18
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_55 | validMask_18;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_19 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_25) & validMask_19
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_56 | validMask_19;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_20 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_26) & validMask_20
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_57 | validMask_20;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_21 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_27) & validMask_21
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_58 | validMask_21;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_22 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_28) & validMask_22
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_59 | validMask_22;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_23 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_29) & validMask_23
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_60 | validMask_23;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_24 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_30) & validMask_24
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_61 | validMask_24;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_25 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_31) & validMask_25
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_62 | validMask_25;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_26 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_32) & validMask_26
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_63 | validMask_26;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_27 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_33) & validMask_27
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_64 | validMask_27;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_28 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_34) & validMask_28
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_65 | validMask_28;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_29 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_35) & validMask_29
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_66 | validMask_29;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_30 <=
        _GEN
          ? ~(io_outResp_ready & _GEN_36) & validMask_30
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & _GEN_67 | validMask_30;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      validMask_31 <=
        _GEN
          ? ~(io_outResp_ready & (&matchIdx)) & validMask_31
          : stagedReq_wr_en & ~(|_hasMatch_T) & (|_hasFree_T) & (&freeIdx) | validMask_31;	// @[src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:37:27, :51:22, :88:{29,36}, :90:{28,35}, :97:{21,34}, :107:31, :108:29, :112:29, :114:23, :120:29, :124:28, :127:28]
      state <= _GEN ? ~io_outResp_ready & _GEN_100 : ~io_outReq_ready & _GEN_100;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22, :64:40, :74:11, :97:{21,34}, :107:31, :109:15, :112:29, :139:30, :140:15]
    end
    else	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22]
      state <= _GEN_100;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:48:22, :64:40, :74:11]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:197];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
    initial begin	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
        for (logic [7:0] i = 8'h0; i < 8'hC6; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
        end	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
        addrBuf_0 = _RANDOM[8'h0];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_1 = _RANDOM[8'h1];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_2 = _RANDOM[8'h2];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_3 = _RANDOM[8'h3];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_4 = _RANDOM[8'h4];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_5 = _RANDOM[8'h5];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_6 = _RANDOM[8'h6];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_7 = _RANDOM[8'h7];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_8 = _RANDOM[8'h8];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_9 = _RANDOM[8'h9];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_10 = _RANDOM[8'hA];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_11 = _RANDOM[8'hB];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_12 = _RANDOM[8'hC];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_13 = _RANDOM[8'hD];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_14 = _RANDOM[8'hE];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_15 = _RANDOM[8'hF];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_16 = _RANDOM[8'h10];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_17 = _RANDOM[8'h11];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_18 = _RANDOM[8'h12];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_19 = _RANDOM[8'h13];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_20 = _RANDOM[8'h14];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_21 = _RANDOM[8'h15];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_22 = _RANDOM[8'h16];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_23 = _RANDOM[8'h17];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_24 = _RANDOM[8'h18];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_25 = _RANDOM[8'h19];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_26 = _RANDOM[8'h1A];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_27 = _RANDOM[8'h1B];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_28 = _RANDOM[8'h1C];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_29 = _RANDOM[8'h1D];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_30 = _RANDOM[8'h1E];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        addrBuf_31 = _RANDOM[8'h1F];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :34:23]
        wdataBuf_0 = _RANDOM[8'h20];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_1 = _RANDOM[8'h21];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_2 = _RANDOM[8'h22];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_3 = _RANDOM[8'h23];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_4 = _RANDOM[8'h24];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_5 = _RANDOM[8'h25];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_6 = _RANDOM[8'h26];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_7 = _RANDOM[8'h27];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_8 = _RANDOM[8'h28];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_9 = _RANDOM[8'h29];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_10 = _RANDOM[8'h2A];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_11 = _RANDOM[8'h2B];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_12 = _RANDOM[8'h2C];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_13 = _RANDOM[8'h2D];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_14 = _RANDOM[8'h2E];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_15 = _RANDOM[8'h2F];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_16 = _RANDOM[8'h30];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_17 = _RANDOM[8'h31];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_18 = _RANDOM[8'h32];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_19 = _RANDOM[8'h33];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_20 = _RANDOM[8'h34];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_21 = _RANDOM[8'h35];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_22 = _RANDOM[8'h36];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_23 = _RANDOM[8'h37];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_24 = _RANDOM[8'h38];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_25 = _RANDOM[8'h39];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_26 = _RANDOM[8'h3A];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_27 = _RANDOM[8'h3B];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_28 = _RANDOM[8'h3C];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_29 = _RANDOM[8'h3D];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_30 = _RANDOM[8'h3E];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        wdataBuf_31 = _RANDOM[8'h3F];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :35:23]
        validMask_0 = _RANDOM[8'h60][0];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_1 = _RANDOM[8'h60][1];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_2 = _RANDOM[8'h60][2];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_3 = _RANDOM[8'h60][3];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_4 = _RANDOM[8'h60][4];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_5 = _RANDOM[8'h60][5];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_6 = _RANDOM[8'h60][6];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_7 = _RANDOM[8'h60][7];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_8 = _RANDOM[8'h60][8];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_9 = _RANDOM[8'h60][9];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_10 = _RANDOM[8'h60][10];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_11 = _RANDOM[8'h60][11];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_12 = _RANDOM[8'h60][12];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_13 = _RANDOM[8'h60][13];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_14 = _RANDOM[8'h60][14];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_15 = _RANDOM[8'h60][15];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_16 = _RANDOM[8'h60][16];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_17 = _RANDOM[8'h60][17];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_18 = _RANDOM[8'h60][18];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_19 = _RANDOM[8'h60][19];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_20 = _RANDOM[8'h60][20];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_21 = _RANDOM[8'h60][21];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_22 = _RANDOM[8'h60][22];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_23 = _RANDOM[8'h60][23];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_24 = _RANDOM[8'h60][24];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_25 = _RANDOM[8'h60][25];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_26 = _RANDOM[8'h60][26];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_27 = _RANDOM[8'h60][27];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_28 = _RANDOM[8'h60][28];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_29 = _RANDOM[8'h60][29];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_30 = _RANDOM[8'h60][30];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        validMask_31 = _RANDOM[8'h60][31];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27]
        sAddr_0 = {_RANDOM[8'h61][31:6], _RANDOM[8'h62][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_1 = {_RANDOM[8'h62][31:6], _RANDOM[8'h63][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_2 = {_RANDOM[8'h63][31:6], _RANDOM[8'h64][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_3 = {_RANDOM[8'h64][31:6], _RANDOM[8'h65][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_4 = {_RANDOM[8'h65][31:6], _RANDOM[8'h66][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_5 = {_RANDOM[8'h66][31:6], _RANDOM[8'h67][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_6 = {_RANDOM[8'h67][31:6], _RANDOM[8'h68][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_7 = {_RANDOM[8'h68][31:6], _RANDOM[8'h69][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_8 = {_RANDOM[8'h69][31:6], _RANDOM[8'h6A][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_9 = {_RANDOM[8'h6A][31:6], _RANDOM[8'h6B][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_10 = {_RANDOM[8'h6B][31:6], _RANDOM[8'h6C][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_11 = {_RANDOM[8'h6C][31:6], _RANDOM[8'h6D][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_12 = {_RANDOM[8'h6D][31:6], _RANDOM[8'h6E][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_13 = {_RANDOM[8'h6E][31:6], _RANDOM[8'h6F][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_14 = {_RANDOM[8'h6F][31:6], _RANDOM[8'h70][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_15 = {_RANDOM[8'h70][31:6], _RANDOM[8'h71][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_16 = {_RANDOM[8'h71][31:6], _RANDOM[8'h72][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_17 = {_RANDOM[8'h72][31:6], _RANDOM[8'h73][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_18 = {_RANDOM[8'h73][31:6], _RANDOM[8'h74][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_19 = {_RANDOM[8'h74][31:6], _RANDOM[8'h75][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_20 = {_RANDOM[8'h75][31:6], _RANDOM[8'h76][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_21 = {_RANDOM[8'h76][31:6], _RANDOM[8'h77][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_22 = {_RANDOM[8'h77][31:6], _RANDOM[8'h78][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_23 = {_RANDOM[8'h78][31:6], _RANDOM[8'h79][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_24 = {_RANDOM[8'h79][31:6], _RANDOM[8'h7A][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_25 = {_RANDOM[8'h7A][31:6], _RANDOM[8'h7B][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_26 = {_RANDOM[8'h7B][31:6], _RANDOM[8'h7C][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_27 = {_RANDOM[8'h7C][31:6], _RANDOM[8'h7D][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_28 = {_RANDOM[8'h7D][31:6], _RANDOM[8'h7E][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_29 = {_RANDOM[8'h7E][31:6], _RANDOM[8'h7F][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_30 = {_RANDOM[8'h7F][31:6], _RANDOM[8'h80][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sAddr_31 = {_RANDOM[8'h80][31:6], _RANDOM[8'h81][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20]
        sWdata_0 = {_RANDOM[8'h81][31:6], _RANDOM[8'h82][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :41:20, :42:20]
        sWdata_1 = {_RANDOM[8'h82][31:6], _RANDOM[8'h83][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_2 = {_RANDOM[8'h83][31:6], _RANDOM[8'h84][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_3 = {_RANDOM[8'h84][31:6], _RANDOM[8'h85][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_4 = {_RANDOM[8'h85][31:6], _RANDOM[8'h86][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_5 = {_RANDOM[8'h86][31:6], _RANDOM[8'h87][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_6 = {_RANDOM[8'h87][31:6], _RANDOM[8'h88][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_7 = {_RANDOM[8'h88][31:6], _RANDOM[8'h89][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_8 = {_RANDOM[8'h89][31:6], _RANDOM[8'h8A][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_9 = {_RANDOM[8'h8A][31:6], _RANDOM[8'h8B][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_10 = {_RANDOM[8'h8B][31:6], _RANDOM[8'h8C][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_11 = {_RANDOM[8'h8C][31:6], _RANDOM[8'h8D][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_12 = {_RANDOM[8'h8D][31:6], _RANDOM[8'h8E][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_13 = {_RANDOM[8'h8E][31:6], _RANDOM[8'h8F][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_14 = {_RANDOM[8'h8F][31:6], _RANDOM[8'h90][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_15 = {_RANDOM[8'h90][31:6], _RANDOM[8'h91][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_16 = {_RANDOM[8'h91][31:6], _RANDOM[8'h92][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_17 = {_RANDOM[8'h92][31:6], _RANDOM[8'h93][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_18 = {_RANDOM[8'h93][31:6], _RANDOM[8'h94][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_19 = {_RANDOM[8'h94][31:6], _RANDOM[8'h95][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_20 = {_RANDOM[8'h95][31:6], _RANDOM[8'h96][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_21 = {_RANDOM[8'h96][31:6], _RANDOM[8'h97][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_22 = {_RANDOM[8'h97][31:6], _RANDOM[8'h98][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_23 = {_RANDOM[8'h98][31:6], _RANDOM[8'h99][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_24 = {_RANDOM[8'h99][31:6], _RANDOM[8'h9A][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_25 = {_RANDOM[8'h9A][31:6], _RANDOM[8'h9B][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_26 = {_RANDOM[8'h9B][31:6], _RANDOM[8'h9C][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_27 = {_RANDOM[8'h9C][31:6], _RANDOM[8'h9D][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_28 = {_RANDOM[8'h9D][31:6], _RANDOM[8'h9E][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_29 = {_RANDOM[8'h9E][31:6], _RANDOM[8'h9F][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_30 = {_RANDOM[8'h9F][31:6], _RANDOM[8'hA0][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sWdata_31 = {_RANDOM[8'hA0][31:6], _RANDOM[8'hA1][5:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :42:20]
        sValid_0 = _RANDOM[8'hC1][6];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_1 = _RANDOM[8'hC1][7];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_2 = _RANDOM[8'hC1][8];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_3 = _RANDOM[8'hC1][9];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_4 = _RANDOM[8'hC1][10];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_5 = _RANDOM[8'hC1][11];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_6 = _RANDOM[8'hC1][12];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_7 = _RANDOM[8'hC1][13];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_8 = _RANDOM[8'hC1][14];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_9 = _RANDOM[8'hC1][15];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_10 = _RANDOM[8'hC1][16];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_11 = _RANDOM[8'hC1][17];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_12 = _RANDOM[8'hC1][18];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_13 = _RANDOM[8'hC1][19];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_14 = _RANDOM[8'hC1][20];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_15 = _RANDOM[8'hC1][21];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_16 = _RANDOM[8'hC1][22];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_17 = _RANDOM[8'hC1][23];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_18 = _RANDOM[8'hC1][24];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_19 = _RANDOM[8'hC1][25];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_20 = _RANDOM[8'hC1][26];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_21 = _RANDOM[8'hC1][27];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_22 = _RANDOM[8'hC1][28];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_23 = _RANDOM[8'hC1][29];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_24 = _RANDOM[8'hC1][30];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_25 = _RANDOM[8'hC1][31];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_26 = _RANDOM[8'hC2][0];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_27 = _RANDOM[8'hC2][1];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_28 = _RANDOM[8'hC2][2];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_29 = _RANDOM[8'hC2][3];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_30 = _RANDOM[8'hC2][4];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        sValid_31 = _RANDOM[8'hC2][5];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20]
        state = _RANDOM[8'hC2][6];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20, :48:22]
        stagedReq_rd_en = _RANDOM[8'hC2][7];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20, :51:22]
        stagedReq_wr_en = _RANDOM[8'hC2][8];	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20, :51:22]
        stagedReq_addr = {_RANDOM[8'hC2][31:9], _RANDOM[8'hC3][8:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :44:20, :51:22]
        stagedReq_wdata = {_RANDOM[8'hC3][31:9], _RANDOM[8'hC4][8:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :51:22]
        stagedReq_request_id = {_RANDOM[8'hC4][31:9], _RANDOM[8'hC5][8:0]};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :51:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_ready = ~state;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :48:22, :57:29]
  assign io_outReq_valid = state & ~_GEN;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :48:22, :58:20, :78:28, :97:{21,34}]
  assign io_outReq_bits_rd_en = state & ~_GEN & stagedReq_rd_en;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :48:22, :51:22, :59:20, :78:28, :97:{21,34}, :112:29]
  assign io_outReq_bits_wr_en = state & ~_GEN & stagedReq_wr_en;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :48:22, :51:22, :59:20, :78:28, :97:{21,34}, :112:29]
  assign io_outReq_bits_addr = _GEN_4 ? 32'h0 : stagedReq_addr;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :51:22, :59:20, :78:28, :97:34]
  assign io_outReq_bits_wdata = _GEN_4 ? 32'h0 : stagedReq_wdata;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :51:22, :59:20, :78:28, :97:34]
  assign io_outReq_bits_request_id = _GEN_4 ? 32'h0 : stagedReq_request_id;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :51:22, :59:20, :78:28, :97:34]
  assign io_outResp_valid = io_outResp_valid_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :60:20, :78:28, :97:34]
  assign io_outResp_bits_rd_en = io_outResp_valid_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :60:20, :78:28, :97:34]
  assign io_outResp_bits_addr = _GEN_0 ? casez_tmp_0 : 32'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :61:20, :78:28, :97:34, :103:34]
  assign io_outResp_bits_wdata = io_outResp_bits_data_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :61:20, :78:28, :97:34, :104:34]
  assign io_outResp_bits_data = io_outResp_bits_data_0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :61:20, :78:28, :97:34, :104:34]
  assign io_outResp_bits_request_id = _GEN_0 ? stagedReq_request_id : 32'h0;	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :51:22, :61:20, :78:28, :97:34, :106:34]
  assign io_bufCount =
    {1'h0,
     {1'h0,
      {1'h0,
       {1'h0, {1'h0, validMask_0} + {1'h0, validMask_1}}
         + {1'h0, {1'h0, validMask_2} + {1'h0, validMask_3}}}
        + {1'h0,
           {1'h0, {1'h0, validMask_4} + {1'h0, validMask_5}}
             + {1'h0, {1'h0, validMask_6} + {1'h0, validMask_7}}}}
       + {1'h0,
          {1'h0,
           {1'h0, {1'h0, validMask_8} + {1'h0, validMask_9}}
             + {1'h0, {1'h0, validMask_10} + {1'h0, validMask_11}}}
            + {1'h0,
               {1'h0, {1'h0, validMask_12} + {1'h0, validMask_13}}
                 + {1'h0, {1'h0, validMask_14} + {1'h0, validMask_15}}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, {1'h0, validMask_16} + {1'h0, validMask_17}}
           + {1'h0, {1'h0, validMask_18} + {1'h0, validMask_19}}}
          + {1'h0,
             {1'h0, {1'h0, validMask_20} + {1'h0, validMask_21}}
               + {1'h0, {1'h0, validMask_22} + {1'h0, validMask_23}}}}
         + {1'h0,
            {1'h0,
             {1'h0, {1'h0, validMask_24} + {1'h0, validMask_25}}
               + {1'h0, {1'h0, validMask_26} + {1'h0, validMask_27}}}
              + {1'h0,
                 {1'h0, {1'h0, validMask_28} + {1'h0, validMask_29}}
                   + {1'h0, {1'h0, validMask_30} + {1'h0, validMask_31}}}}};	// @[src/main/scala/memctrl/controller/FSMRequestOptimizer.scala:25:7, :37:27, :54:26]
endmodule

module RRArbiter_7(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_8_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_9_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_10_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_11_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_12_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_13_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_14_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_15_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_16_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_17_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_18_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_19_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_20_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_21_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_22_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_23_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_24_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_25_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_26_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_27_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_28_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_29_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_30_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_31_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_bits_cs,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_ras,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_cas,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_we,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [4:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp = io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp = io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp = io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp = io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp = io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp = io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp = io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp = io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp = io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp = io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp = io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp = io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp = io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp = io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp = io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp = io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp = io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp = io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp = io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp = io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp = io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp = io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp = io_in_30_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_31_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_0 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_0 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_0 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_0 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_0 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_0 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_0 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_0 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_0 = io_in_8_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_0 = io_in_9_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_0 = io_in_10_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_0 = io_in_11_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_0 = io_in_12_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_0 = io_in_13_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_0 = io_in_14_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_0 = io_in_15_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_0 = io_in_16_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_0 = io_in_17_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_0 = io_in_18_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_0 = io_in_19_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_0 = io_in_20_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_0 = io_in_21_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_0 = io_in_22_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_0 = io_in_23_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_0 = io_in_24_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_0 = io_in_25_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_0 = io_in_26_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_0 = io_in_27_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_0 = io_in_28_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_0 = io_in_29_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_0 = io_in_30_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_31_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_1 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_1 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_1 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_1 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_1 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_1 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_1 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_1 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_1 = io_in_8_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_1 = io_in_9_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_1 = io_in_10_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_1 = io_in_11_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_1 = io_in_12_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_1 = io_in_13_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_1 = io_in_14_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_1 = io_in_15_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_1 = io_in_16_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_1 = io_in_17_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_1 = io_in_18_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_1 = io_in_19_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_1 = io_in_20_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_1 = io_in_21_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_1 = io_in_22_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_1 = io_in_23_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_1 = io_in_24_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_1 = io_in_25_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_1 = io_in_26_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_1 = io_in_27_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_1 = io_in_28_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_1 = io_in_29_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_1 = io_in_30_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_31_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_2 = io_in_0_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_2 = io_in_1_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_2 = io_in_2_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_2 = io_in_3_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_2 = io_in_4_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_2 = io_in_5_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_2 = io_in_6_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_2 = io_in_7_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_2 = io_in_8_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_2 = io_in_9_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_2 = io_in_10_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_2 = io_in_11_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_2 = io_in_12_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_2 = io_in_13_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_2 = io_in_14_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_2 = io_in_15_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_2 = io_in_16_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_2 = io_in_17_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_2 = io_in_18_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_2 = io_in_19_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_2 = io_in_20_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_2 = io_in_21_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_2 = io_in_22_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_2 = io_in_23_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_2 = io_in_24_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_2 = io_in_25_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_2 = io_in_26_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_2 = io_in_27_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_2 = io_in_28_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_2 = io_in_29_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_2 = io_in_30_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_31_bits_cs;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_3 = io_in_0_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_3 = io_in_1_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_3 = io_in_2_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_3 = io_in_3_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_3 = io_in_4_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_3 = io_in_5_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_3 = io_in_6_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_3 = io_in_7_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_3 = io_in_8_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_3 = io_in_9_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_3 = io_in_10_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_3 = io_in_11_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_3 = io_in_12_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_3 = io_in_13_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_3 = io_in_14_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_3 = io_in_15_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_3 = io_in_16_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_3 = io_in_17_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_3 = io_in_18_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_3 = io_in_19_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_3 = io_in_20_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_3 = io_in_21_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_3 = io_in_22_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_3 = io_in_23_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_3 = io_in_24_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_3 = io_in_25_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_3 = io_in_26_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_3 = io_in_27_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_3 = io_in_28_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_3 = io_in_29_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_3 = io_in_30_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_31_bits_ras;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_4 = io_in_0_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_4 = io_in_1_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_4 = io_in_2_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_4 = io_in_3_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_4 = io_in_4_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_4 = io_in_5_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_4 = io_in_6_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_4 = io_in_7_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_4 = io_in_8_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_4 = io_in_9_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_4 = io_in_10_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_4 = io_in_11_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_4 = io_in_12_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_4 = io_in_13_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_4 = io_in_14_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_4 = io_in_15_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_4 = io_in_16_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_4 = io_in_17_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_4 = io_in_18_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_4 = io_in_19_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_4 = io_in_20_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_4 = io_in_21_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_4 = io_in_22_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_4 = io_in_23_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_4 = io_in_24_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_4 = io_in_25_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_4 = io_in_26_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_4 = io_in_27_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_4 = io_in_28_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_4 = io_in_29_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_4 = io_in_30_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_31_bits_cas;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_5 = io_in_0_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_5 = io_in_1_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_5 = io_in_2_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_5 = io_in_3_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_5 = io_in_4_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_5 = io_in_5_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_5 = io_in_6_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_5 = io_in_7_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_5 = io_in_8_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_5 = io_in_9_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_5 = io_in_10_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_5 = io_in_11_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_5 = io_in_12_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_5 = io_in_13_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_5 = io_in_14_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_5 = io_in_15_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_5 = io_in_16_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_5 = io_in_17_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_5 = io_in_18_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_5 = io_in_19_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_5 = io_in_20_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_5 = io_in_21_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_5 = io_in_22_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_5 = io_in_23_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_5 = io_in_24_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_5 = io_in_25_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_5 = io_in_26_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_5 = io_in_27_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_5 = io_in_28_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_5 = io_in_29_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_5 = io_in_30_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_31_bits_we;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_6 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_6 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_6 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_6 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_6 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_6 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_6 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_6 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_6 = io_in_8_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_6 = io_in_9_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_6 = io_in_10_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_6 = io_in_11_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_6 = io_in_12_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_6 = io_in_13_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_6 = io_in_14_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_6 = io_in_15_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_6 = io_in_16_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_6 = io_in_17_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_6 = io_in_18_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_6 = io_in_19_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_6 = io_in_20_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_6 = io_in_21_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_6 = io_in_22_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_6 = io_in_23_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_6 = io_in_24_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_6 = io_in_25_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_6 = io_in_26_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_6 = io_in_27_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_6 = io_in_28_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_6 = io_in_29_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_6 = io_in_30_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_6 = io_in_31_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [4:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 5'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 5'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 5'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 5'h4;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 5'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 5'h6;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 5'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_8 = ctrl_validMask_grantMask_lastGrant < 5'h8;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 5'h9;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 5'hA;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 5'hB;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_12 = ctrl_validMask_grantMask_lastGrant < 5'hC;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_13 = ctrl_validMask_grantMask_lastGrant < 5'hD;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_14 = ctrl_validMask_grantMask_lastGrant < 5'hE;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_15 = ctrl_validMask_grantMask_lastGrant < 5'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_17 = ctrl_validMask_grantMask_lastGrant < 5'h11;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_18 = ctrl_validMask_grantMask_lastGrant < 5'h12;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_19 = ctrl_validMask_grantMask_lastGrant < 5'h13;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_20 = ctrl_validMask_grantMask_lastGrant < 5'h14;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_21 = ctrl_validMask_grantMask_lastGrant < 5'h15;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_22 = ctrl_validMask_grantMask_lastGrant < 5'h16;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_23 = ctrl_validMask_grantMask_lastGrant < 5'h17;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_24 =
    ctrl_validMask_grantMask_lastGrant[4:3] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_25 = ctrl_validMask_grantMask_lastGrant < 5'h19;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_26 = ctrl_validMask_grantMask_lastGrant < 5'h1A;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_27 = ctrl_validMask_grantMask_lastGrant < 5'h1B;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_28 =
    ctrl_validMask_grantMask_lastGrant[4:2] != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_29 = ctrl_validMask_grantMask_lastGrant < 5'h1D;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_30 =
    ctrl_validMask_grantMask_lastGrant[4:1] != 4'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_31 = ctrl_validMask_grantMask_lastGrant != 5'h1F;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_8 = io_in_8_valid & ctrl_validMask_grantMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_12 = io_in_12_valid & ctrl_validMask_grantMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_13 = io_in_13_valid & ctrl_validMask_grantMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_14 = io_in_14_valid & ctrl_validMask_grantMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_15 = io_in_15_valid & ctrl_validMask_grantMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_16 =
    io_in_16_valid & ~(ctrl_validMask_grantMask_lastGrant[4]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_17 = io_in_17_valid & ctrl_validMask_grantMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_18 = io_in_18_valid & ctrl_validMask_grantMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_19 = io_in_19_valid & ctrl_validMask_grantMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_20 = io_in_20_valid & ctrl_validMask_grantMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_21 = io_in_21_valid & ctrl_validMask_grantMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_22 = io_in_22_valid & ctrl_validMask_grantMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_23 = io_in_23_valid & ctrl_validMask_grantMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_24 = io_in_24_valid & ctrl_validMask_grantMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_25 = io_in_25_valid & ctrl_validMask_grantMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_26 = io_in_26_valid & ctrl_validMask_grantMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_27 = io_in_27_valid & ctrl_validMask_grantMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_28 = io_in_28_valid & ctrl_validMask_grantMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_29 = io_in_29_valid & ctrl_validMask_grantMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_30 = io_in_30_valid & ctrl_validMask_grantMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_31 = io_in_31_valid & ctrl_validMask_grantMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_11 = _ctrl_T_10 | ctrl_validMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_12 = _ctrl_T_11 | ctrl_validMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_13 = _ctrl_T_12 | ctrl_validMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_14 = _ctrl_T_13 | ctrl_validMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_15 = _ctrl_T_14 | ctrl_validMask_16;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_16 = _ctrl_T_15 | ctrl_validMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_17 = _ctrl_T_16 | ctrl_validMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_18 = _ctrl_T_17 | ctrl_validMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_19 = _ctrl_T_18 | ctrl_validMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_20 = _ctrl_T_19 | ctrl_validMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_21 = _ctrl_T_20 | ctrl_validMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_22 = _ctrl_T_21 | ctrl_validMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_23 = _ctrl_T_22 | ctrl_validMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_24 = _ctrl_T_23 | ctrl_validMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_25 = _ctrl_T_24 | ctrl_validMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_26 = _ctrl_T_25 | ctrl_validMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_27 = _ctrl_T_26 | ctrl_validMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_28 = _ctrl_T_27 | ctrl_validMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_29 = _ctrl_T_28 | ctrl_validMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_30 = _ctrl_T_29 | ctrl_validMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_31 = _ctrl_T_30 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_32 = _ctrl_T_31 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_33 = _ctrl_T_32 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_34 = _ctrl_T_33 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_35 = _ctrl_T_34 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_36 = _ctrl_T_35 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_37 = _ctrl_T_36 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_38 = _ctrl_T_37 | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_39 = _ctrl_T_38 | io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_40 = _ctrl_T_39 | io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_41 = _ctrl_T_40 | io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_42 = _ctrl_T_41 | io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_43 = _ctrl_T_42 | io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_44 = _ctrl_T_43 | io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_45 = _ctrl_T_44 | io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_46 = _ctrl_T_45 | io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_47 = _ctrl_T_46 | io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_48 = _ctrl_T_47 | io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_49 = _ctrl_T_48 | io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_50 = _ctrl_T_49 | io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_51 = _ctrl_T_50 | io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_52 = _ctrl_T_51 | io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_53 = _ctrl_T_52 | io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_54 = _ctrl_T_53 | io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_55 = _ctrl_T_54 | io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_56 = _ctrl_T_55 | io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_57 = _ctrl_T_56 | io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_58 = _ctrl_T_57 | io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_59 = _ctrl_T_58 | io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_60 = _ctrl_T_59 | io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 5'h1
      : ctrl_validMask_2
          ? 5'h2
          : ctrl_validMask_3
              ? 5'h3
              : ctrl_validMask_4
                  ? 5'h4
                  : ctrl_validMask_5
                      ? 5'h5
                      : ctrl_validMask_6
                          ? 5'h6
                          : ctrl_validMask_7
                              ? 5'h7
                              : ctrl_validMask_8
                                  ? 5'h8
                                  : ctrl_validMask_9
                                      ? 5'h9
                                      : ctrl_validMask_10
                                          ? 5'hA
                                          : ctrl_validMask_11
                                              ? 5'hB
                                              : ctrl_validMask_12
                                                  ? 5'hC
                                                  : ctrl_validMask_13
                                                      ? 5'hD
                                                      : ctrl_validMask_14
                                                          ? 5'hE
                                                          : ctrl_validMask_15
                                                              ? 5'hF
                                                              : ctrl_validMask_16
                                                                  ? 5'h10
                                                                  : ctrl_validMask_17
                                                                      ? 5'h11
                                                                      : ctrl_validMask_18
                                                                          ? 5'h12
                                                                          : ctrl_validMask_19
                                                                              ? 5'h13
                                                                              : ctrl_validMask_20
                                                                                  ? 5'h14
                                                                                  : ctrl_validMask_21
                                                                                      ? 5'h15
                                                                                      : ctrl_validMask_22
                                                                                          ? 5'h16
                                                                                          : ctrl_validMask_23
                                                                                              ? 5'h17
                                                                                              : ctrl_validMask_24
                                                                                                  ? 5'h18
                                                                                                  : ctrl_validMask_25
                                                                                                      ? 5'h19
                                                                                                      : ctrl_validMask_26
                                                                                                          ? 5'h1A
                                                                                                          : ctrl_validMask_27
                                                                                                              ? 5'h1B
                                                                                                              : ctrl_validMask_28
                                                                                                                  ? 5'h1C
                                                                                                                  : ctrl_validMask_29
                                                                                                                      ? 5'h1D
                                                                                                                      : ctrl_validMask_30
                                                                                                                          ? 5'h1E
                                                                                                                          : ctrl_validMask_31
                                                                                                                              ? 5'h1F
                                                                                                                              : io_in_0_valid
                                                                                                                                  ? 5'h0
                                                                                                                                  : io_in_1_valid
                                                                                                                                      ? 5'h1
                                                                                                                                      : io_in_2_valid
                                                                                                                                          ? 5'h2
                                                                                                                                          : io_in_3_valid
                                                                                                                                              ? 5'h3
                                                                                                                                              : io_in_4_valid
                                                                                                                                                  ? 5'h4
                                                                                                                                                  : io_in_5_valid
                                                                                                                                                      ? 5'h5
                                                                                                                                                      : io_in_6_valid
                                                                                                                                                          ? 5'h6
                                                                                                                                                          : io_in_7_valid
                                                                                                                                                              ? 5'h7
                                                                                                                                                              : io_in_8_valid
                                                                                                                                                                  ? 5'h8
                                                                                                                                                                  : io_in_9_valid
                                                                                                                                                                      ? 5'h9
                                                                                                                                                                      : io_in_10_valid
                                                                                                                                                                          ? 5'hA
                                                                                                                                                                          : io_in_11_valid
                                                                                                                                                                              ? 5'hB
                                                                                                                                                                              : io_in_12_valid
                                                                                                                                                                                  ? 5'hC
                                                                                                                                                                                  : io_in_13_valid
                                                                                                                                                                                      ? 5'hD
                                                                                                                                                                                      : io_in_14_valid
                                                                                                                                                                                          ? 5'hE
                                                                                                                                                                                          : io_in_15_valid
                                                                                                                                                                                              ? 5'hF
                                                                                                                                                                                              : io_in_16_valid
                                                                                                                                                                                                  ? 5'h10
                                                                                                                                                                                                  : io_in_17_valid
                                                                                                                                                                                                      ? 5'h11
                                                                                                                                                                                                      : io_in_18_valid
                                                                                                                                                                                                          ? 5'h12
                                                                                                                                                                                                          : io_in_19_valid
                                                                                                                                                                                                              ? 5'h13
                                                                                                                                                                                                              : io_in_20_valid
                                                                                                                                                                                                                  ? 5'h14
                                                                                                                                                                                                                  : io_in_21_valid
                                                                                                                                                                                                                      ? 5'h15
                                                                                                                                                                                                                      : io_in_22_valid
                                                                                                                                                                                                                          ? 5'h16
                                                                                                                                                                                                                          : io_in_23_valid
                                                                                                                                                                                                                              ? 5'h17
                                                                                                                                                                                                                              : io_in_24_valid
                                                                                                                                                                                                                                  ? 5'h18
                                                                                                                                                                                                                                  : io_in_25_valid
                                                                                                                                                                                                                                      ? 5'h19
                                                                                                                                                                                                                                      : io_in_26_valid
                                                                                                                                                                                                                                          ? 5'h1A
                                                                                                                                                                                                                                          : io_in_27_valid
                                                                                                                                                                                                                                              ? 5'h1B
                                                                                                                                                                                                                                              : io_in_28_valid
                                                                                                                                                                                                                                                  ? 5'h1C
                                                                                                                                                                                                                                                  : io_in_29_valid
                                                                                                                                                                                                                                                      ? 5'h1D
                                                                                                                                                                                                                                                      : {4'hF,
                                                                                                                                                                                                                                                         ~io_in_30_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][4:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_30 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_31) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_32) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_33) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ctrl_validMask_grantMask_4 | ~_ctrl_T_34) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_35) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_36) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~_ctrl_T_37) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_8_ready =
    (~_ctrl_T_6 & ctrl_validMask_grantMask_8 | ~_ctrl_T_38) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_9_ready =
    (~_ctrl_T_7 & ctrl_validMask_grantMask_9 | ~_ctrl_T_39) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_10_ready =
    (~_ctrl_T_8 & ctrl_validMask_grantMask_10 | ~_ctrl_T_40) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_11_ready =
    (~_ctrl_T_9 & ctrl_validMask_grantMask_11 | ~_ctrl_T_41) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_12_ready =
    (~_ctrl_T_10 & ctrl_validMask_grantMask_12 | ~_ctrl_T_42) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_13_ready =
    (~_ctrl_T_11 & ctrl_validMask_grantMask_13 | ~_ctrl_T_43) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_14_ready =
    (~_ctrl_T_12 & ctrl_validMask_grantMask_14 | ~_ctrl_T_44) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_15_ready =
    (~_ctrl_T_13 & ctrl_validMask_grantMask_15 | ~_ctrl_T_45) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_16_ready =
    (~_ctrl_T_14 & ~(ctrl_validMask_grantMask_lastGrant[4]) | ~_ctrl_T_46) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_17_ready =
    (~_ctrl_T_15 & ctrl_validMask_grantMask_17 | ~_ctrl_T_47) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_18_ready =
    (~_ctrl_T_16 & ctrl_validMask_grantMask_18 | ~_ctrl_T_48) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_19_ready =
    (~_ctrl_T_17 & ctrl_validMask_grantMask_19 | ~_ctrl_T_49) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_20_ready =
    (~_ctrl_T_18 & ctrl_validMask_grantMask_20 | ~_ctrl_T_50) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_21_ready =
    (~_ctrl_T_19 & ctrl_validMask_grantMask_21 | ~_ctrl_T_51) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_22_ready =
    (~_ctrl_T_20 & ctrl_validMask_grantMask_22 | ~_ctrl_T_52) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_23_ready =
    (~_ctrl_T_21 & ctrl_validMask_grantMask_23 | ~_ctrl_T_53) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_24_ready =
    (~_ctrl_T_22 & ctrl_validMask_grantMask_24 | ~_ctrl_T_54) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_25_ready =
    (~_ctrl_T_23 & ctrl_validMask_grantMask_25 | ~_ctrl_T_55) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_26_ready =
    (~_ctrl_T_24 & ctrl_validMask_grantMask_26 | ~_ctrl_T_56) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_27_ready =
    (~_ctrl_T_25 & ctrl_validMask_grantMask_27 | ~_ctrl_T_57) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_28_ready =
    (~_ctrl_T_26 & ctrl_validMask_grantMask_28 | ~_ctrl_T_58) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_29_ready =
    (~_ctrl_T_27 & ctrl_validMask_grantMask_29 | ~_ctrl_T_59) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_30_ready =
    (~_ctrl_T_28 & ctrl_validMask_grantMask_30 | ~_ctrl_T_60) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_31_ready =
    (~_ctrl_T_29 & ctrl_validMask_grantMask_31 | ~(_ctrl_T_60 | io_in_30_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cs = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_ras = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_cas = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_we = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module RRArbiter_8(	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  input         clock,	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_2_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_2_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_2_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_2_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_3_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_3_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_3_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_3_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_4_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_4_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_4_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_4_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_5_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_5_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_5_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_5_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_6_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_6_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_6_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_6_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_7_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_7_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_7_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_7_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_8_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_8_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_8_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_8_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_9_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_9_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_9_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_9_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_10_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_10_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_10_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_10_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_11_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_11_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_11_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_11_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_12_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_12_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_12_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_12_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_13_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_13_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_13_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_13_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_14_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_14_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_14_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_14_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_15_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_15_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_15_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_15_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_16_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_16_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_16_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_16_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_17_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_17_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_17_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_17_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_18_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_18_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_18_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_18_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_19_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_19_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_19_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_19_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_20_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_20_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_20_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_20_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_21_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_21_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_21_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_21_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_22_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_22_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_22_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_22_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_23_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_23_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_23_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_23_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_24_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_24_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_24_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_24_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_25_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_25_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_25_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_25_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_26_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_26_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_26_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_26_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_27_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_27_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_27_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_27_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_28_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_28_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_28_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_28_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_29_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_29_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_29_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_29_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_30_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_30_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_30_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_30_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_in_31_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_in_31_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input  [31:0] io_in_31_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_in_31_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:52:14]
);

  wire [4:0]  io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:94:{24,33}]
  reg         casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp = io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp = io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp = io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp = io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp = io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp = io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp = io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp = io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp = io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp = io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp = io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp = io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp = io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp = io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp = io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp = io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp = io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp = io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp = io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp = io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp = io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp = io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp = io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp = io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp = io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp = io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp = io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp = io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp = io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp = io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp = io_in_30_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp = io_in_31_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_0 = io_in_0_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_0 = io_in_1_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_0 = io_in_2_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_0 = io_in_3_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_0 = io_in_4_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_0 = io_in_5_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_0 = io_in_6_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_0 = io_in_7_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_0 = io_in_8_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_0 = io_in_9_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_0 = io_in_10_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_0 = io_in_11_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_0 = io_in_12_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_0 = io_in_13_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_0 = io_in_14_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_0 = io_in_15_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_0 = io_in_16_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_0 = io_in_17_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_0 = io_in_18_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_0 = io_in_19_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_0 = io_in_20_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_0 = io_in_21_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_0 = io_in_22_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_0 = io_in_23_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_0 = io_in_24_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_0 = io_in_25_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_0 = io_in_26_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_0 = io_in_27_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_0 = io_in_28_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_0 = io_in_29_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_0 = io_in_30_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_0 = io_in_31_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg         casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_1 = io_in_0_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_1 = io_in_1_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_1 = io_in_2_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_1 = io_in_3_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_1 = io_in_4_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_1 = io_in_5_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_1 = io_in_6_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_1 = io_in_7_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_1 = io_in_8_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_1 = io_in_9_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_1 = io_in_10_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_1 = io_in_11_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_1 = io_in_12_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_1 = io_in_13_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_1 = io_in_14_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_1 = io_in_15_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_1 = io_in_16_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_1 = io_in_17_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_1 = io_in_18_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_1 = io_in_19_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_1 = io_in_20_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_1 = io_in_21_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_1 = io_in_22_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_1 = io_in_23_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_1 = io_in_24_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_1 = io_in_25_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_1 = io_in_26_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_1 = io_in_27_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_1 = io_in_28_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_1 = io_in_29_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_1 = io_in_30_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_1 = io_in_31_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_2 = io_in_0_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_2 = io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_2 = io_in_2_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_2 = io_in_3_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_2 = io_in_4_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_2 = io_in_5_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_2 = io_in_6_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_2 = io_in_7_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_2 = io_in_8_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_2 = io_in_9_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_2 = io_in_10_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_2 = io_in_11_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_2 = io_in_12_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_2 = io_in_13_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_2 = io_in_14_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_2 = io_in_15_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_2 = io_in_16_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_2 = io_in_17_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_2 = io_in_18_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_2 = io_in_19_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_2 = io_in_20_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_2 = io_in_21_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_2 = io_in_22_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_2 = io_in_23_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_2 = io_in_24_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_2 = io_in_25_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_2 = io_in_26_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_2 = io_in_27_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_2 = io_in_28_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_2 = io_in_29_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_2 = io_in_30_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_2 = io_in_31_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_3 = io_in_0_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_3 = io_in_1_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_3 = io_in_2_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_3 = io_in_3_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_3 = io_in_4_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_3 = io_in_5_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_3 = io_in_6_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_3 = io_in_7_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_3 = io_in_8_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_3 = io_in_9_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_3 = io_in_10_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_3 = io_in_11_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_3 = io_in_12_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_3 = io_in_13_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_3 = io_in_14_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_3 = io_in_15_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_3 = io_in_16_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_3 = io_in_17_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_3 = io_in_18_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_3 = io_in_19_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_3 = io_in_20_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_3 = io_in_21_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_3 = io_in_22_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_3 = io_in_23_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_3 = io_in_24_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_3 = io_in_25_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_3 = io_in_26_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_3 = io_in_27_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_3 = io_in_28_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_3 = io_in_29_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_3 = io_in_30_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_3 = io_in_31_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_4 = io_in_0_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_4 = io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_4 = io_in_2_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_4 = io_in_3_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_4 = io_in_4_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_4 = io_in_5_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_4 = io_in_6_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_4 = io_in_7_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_4 = io_in_8_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_4 = io_in_9_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_4 = io_in_10_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_4 = io_in_11_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_4 = io_in_12_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_4 = io_in_13_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_4 = io_in_14_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_4 = io_in_15_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_4 = io_in_16_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_4 = io_in_17_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_4 = io_in_18_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_4 = io_in_19_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_4 = io_in_20_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_4 = io_in_21_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_4 = io_in_22_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_4 = io_in_23_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_4 = io_in_24_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_4 = io_in_25_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_4 = io_in_26_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_4 = io_in_27_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_4 = io_in_28_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_4 = io_in_29_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_4 = io_in_30_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_4 = io_in_31_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [31:0] casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    casez (io_chosen_choice)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
      5'b00000:
        casez_tmp_5 = io_in_0_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00001:
        casez_tmp_5 = io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00010:
        casez_tmp_5 = io_in_2_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00011:
        casez_tmp_5 = io_in_3_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00100:
        casez_tmp_5 = io_in_4_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00101:
        casez_tmp_5 = io_in_5_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00110:
        casez_tmp_5 = io_in_6_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b00111:
        casez_tmp_5 = io_in_7_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01000:
        casez_tmp_5 = io_in_8_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01001:
        casez_tmp_5 = io_in_9_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01010:
        casez_tmp_5 = io_in_10_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01011:
        casez_tmp_5 = io_in_11_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01100:
        casez_tmp_5 = io_in_12_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01101:
        casez_tmp_5 = io_in_13_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01110:
        casez_tmp_5 = io_in_14_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b01111:
        casez_tmp_5 = io_in_15_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10000:
        casez_tmp_5 = io_in_16_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10001:
        casez_tmp_5 = io_in_17_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10010:
        casez_tmp_5 = io_in_18_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10011:
        casez_tmp_5 = io_in_19_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10100:
        casez_tmp_5 = io_in_20_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10101:
        casez_tmp_5 = io_in_21_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10110:
        casez_tmp_5 = io_in_22_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b10111:
        casez_tmp_5 = io_in_23_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11000:
        casez_tmp_5 = io_in_24_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11001:
        casez_tmp_5 = io_in_25_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11010:
        casez_tmp_5 = io_in_26_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11011:
        casez_tmp_5 = io_in_27_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11100:
        casez_tmp_5 = io_in_28_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11101:
        casez_tmp_5 = io_in_29_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      5'b11110:
        casez_tmp_5 = io_in_30_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
      default:
        casez_tmp_5 = io_in_31_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16]
    endcase	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :94:{24,33}]
  end // always_comb
  reg  [4:0]  ctrl_validMask_grantMask_lastGrant;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33]
  wire        ctrl_validMask_grantMask_1 = ctrl_validMask_grantMask_lastGrant == 5'h0;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_2 = ctrl_validMask_grantMask_lastGrant < 5'h2;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_3 = ctrl_validMask_grantMask_lastGrant < 5'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_4 = ctrl_validMask_grantMask_lastGrant < 5'h4;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_5 = ctrl_validMask_grantMask_lastGrant < 5'h5;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_6 = ctrl_validMask_grantMask_lastGrant < 5'h6;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_7 = ctrl_validMask_grantMask_lastGrant < 5'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_8 = ctrl_validMask_grantMask_lastGrant < 5'h8;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_9 = ctrl_validMask_grantMask_lastGrant < 5'h9;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_10 = ctrl_validMask_grantMask_lastGrant < 5'hA;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_11 = ctrl_validMask_grantMask_lastGrant < 5'hB;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_12 = ctrl_validMask_grantMask_lastGrant < 5'hC;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_13 = ctrl_validMask_grantMask_lastGrant < 5'hD;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_14 = ctrl_validMask_grantMask_lastGrant < 5'hE;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_15 = ctrl_validMask_grantMask_lastGrant < 5'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_17 = ctrl_validMask_grantMask_lastGrant < 5'h11;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_18 = ctrl_validMask_grantMask_lastGrant < 5'h12;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_19 = ctrl_validMask_grantMask_lastGrant < 5'h13;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_20 = ctrl_validMask_grantMask_lastGrant < 5'h14;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_21 = ctrl_validMask_grantMask_lastGrant < 5'h15;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_22 = ctrl_validMask_grantMask_lastGrant < 5'h16;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_23 = ctrl_validMask_grantMask_lastGrant < 5'h17;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_24 =
    ctrl_validMask_grantMask_lastGrant[4:3] != 2'h3;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_25 = ctrl_validMask_grantMask_lastGrant < 5'h19;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_26 = ctrl_validMask_grantMask_lastGrant < 5'h1A;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_27 = ctrl_validMask_grantMask_lastGrant < 5'h1B;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_28 =
    ctrl_validMask_grantMask_lastGrant[4:2] != 3'h7;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_29 = ctrl_validMask_grantMask_lastGrant < 5'h1D;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_30 =
    ctrl_validMask_grantMask_lastGrant[4:1] != 4'hF;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_grantMask_31 = ctrl_validMask_grantMask_lastGrant != 5'h1F;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49]
  wire        ctrl_validMask_1 = io_in_1_valid & ctrl_validMask_grantMask_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_2 = io_in_2_valid & ctrl_validMask_grantMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_3 = io_in_3_valid & ctrl_validMask_grantMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_4 = io_in_4_valid & ctrl_validMask_grantMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_5 = io_in_5_valid & ctrl_validMask_grantMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_6 = io_in_6_valid & ctrl_validMask_grantMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_7 = io_in_7_valid & ctrl_validMask_grantMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_8 = io_in_8_valid & ctrl_validMask_grantMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_9 = io_in_9_valid & ctrl_validMask_grantMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_10 = io_in_10_valid & ctrl_validMask_grantMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_11 = io_in_11_valid & ctrl_validMask_grantMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_12 = io_in_12_valid & ctrl_validMask_grantMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_13 = io_in_13_valid & ctrl_validMask_grantMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_14 = io_in_14_valid & ctrl_validMask_grantMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_15 = io_in_15_valid & ctrl_validMask_grantMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_16 =
    io_in_16_valid & ~(ctrl_validMask_grantMask_lastGrant[4]);	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :82:49, :83:76]
  wire        ctrl_validMask_17 = io_in_17_valid & ctrl_validMask_grantMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_18 = io_in_18_valid & ctrl_validMask_grantMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_19 = io_in_19_valid & ctrl_validMask_grantMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_20 = io_in_20_valid & ctrl_validMask_grantMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_21 = io_in_21_valid & ctrl_validMask_grantMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_22 = io_in_22_valid & ctrl_validMask_grantMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_23 = io_in_23_valid & ctrl_validMask_grantMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_24 = io_in_24_valid & ctrl_validMask_grantMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_25 = io_in_25_valid & ctrl_validMask_grantMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_26 = io_in_26_valid & ctrl_validMask_grantMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_27 = io_in_27_valid & ctrl_validMask_grantMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_28 = io_in_28_valid & ctrl_validMask_grantMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_29 = io_in_29_valid & ctrl_validMask_grantMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_30 = io_in_30_valid & ctrl_validMask_grantMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        ctrl_validMask_31 = io_in_31_valid & ctrl_validMask_grantMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76]
  wire        _ctrl_T_1 = ctrl_validMask_1 | ctrl_validMask_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_2 = _ctrl_T_1 | ctrl_validMask_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_3 = _ctrl_T_2 | ctrl_validMask_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_4 = _ctrl_T_3 | ctrl_validMask_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_5 = _ctrl_T_4 | ctrl_validMask_6;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_6 = _ctrl_T_5 | ctrl_validMask_7;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_7 = _ctrl_T_6 | ctrl_validMask_8;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_8 = _ctrl_T_7 | ctrl_validMask_9;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_9 = _ctrl_T_8 | ctrl_validMask_10;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_10 = _ctrl_T_9 | ctrl_validMask_11;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_11 = _ctrl_T_10 | ctrl_validMask_12;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_12 = _ctrl_T_11 | ctrl_validMask_13;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_13 = _ctrl_T_12 | ctrl_validMask_14;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_14 = _ctrl_T_13 | ctrl_validMask_15;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_15 = _ctrl_T_14 | ctrl_validMask_16;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_16 = _ctrl_T_15 | ctrl_validMask_17;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_17 = _ctrl_T_16 | ctrl_validMask_18;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_18 = _ctrl_T_17 | ctrl_validMask_19;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_19 = _ctrl_T_18 | ctrl_validMask_20;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_20 = _ctrl_T_19 | ctrl_validMask_21;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_21 = _ctrl_T_20 | ctrl_validMask_22;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_22 = _ctrl_T_21 | ctrl_validMask_23;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_23 = _ctrl_T_22 | ctrl_validMask_24;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_24 = _ctrl_T_23 | ctrl_validMask_25;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_25 = _ctrl_T_24 | ctrl_validMask_26;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_26 = _ctrl_T_25 | ctrl_validMask_27;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_27 = _ctrl_T_26 | ctrl_validMask_28;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_28 = _ctrl_T_27 | ctrl_validMask_29;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_29 = _ctrl_T_28 | ctrl_validMask_30;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_30 = _ctrl_T_29 | ctrl_validMask_31;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68, :83:76]
  wire        _ctrl_T_31 = _ctrl_T_30 | io_in_0_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_32 = _ctrl_T_31 | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_33 = _ctrl_T_32 | io_in_2_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_34 = _ctrl_T_33 | io_in_3_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_35 = _ctrl_T_34 | io_in_4_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_36 = _ctrl_T_35 | io_in_5_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_37 = _ctrl_T_36 | io_in_6_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_38 = _ctrl_T_37 | io_in_7_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_39 = _ctrl_T_38 | io_in_8_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_40 = _ctrl_T_39 | io_in_9_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_41 = _ctrl_T_40 | io_in_10_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_42 = _ctrl_T_41 | io_in_11_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_43 = _ctrl_T_42 | io_in_12_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_44 = _ctrl_T_43 | io_in_13_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_45 = _ctrl_T_44 | io_in_14_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_46 = _ctrl_T_45 | io_in_15_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_47 = _ctrl_T_46 | io_in_16_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_48 = _ctrl_T_47 | io_in_17_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_49 = _ctrl_T_48 | io_in_18_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_50 = _ctrl_T_49 | io_in_19_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_51 = _ctrl_T_50 | io_in_20_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_52 = _ctrl_T_51 | io_in_21_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_53 = _ctrl_T_52 | io_in_22_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_54 = _ctrl_T_53 | io_in_23_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_55 = _ctrl_T_54 | io_in_24_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_56 = _ctrl_T_55 | io_in_25_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_57 = _ctrl_T_56 | io_in_26_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_58 = _ctrl_T_57 | io_in_27_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_59 = _ctrl_T_58 | io_in_28_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  wire        _ctrl_T_60 = _ctrl_T_59 | io_in_29_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:68]
  assign io_chosen_choice =
    ctrl_validMask_1
      ? 5'h1
      : ctrl_validMask_2
          ? 5'h2
          : ctrl_validMask_3
              ? 5'h3
              : ctrl_validMask_4
                  ? 5'h4
                  : ctrl_validMask_5
                      ? 5'h5
                      : ctrl_validMask_6
                          ? 5'h6
                          : ctrl_validMask_7
                              ? 5'h7
                              : ctrl_validMask_8
                                  ? 5'h8
                                  : ctrl_validMask_9
                                      ? 5'h9
                                      : ctrl_validMask_10
                                          ? 5'hA
                                          : ctrl_validMask_11
                                              ? 5'hB
                                              : ctrl_validMask_12
                                                  ? 5'hC
                                                  : ctrl_validMask_13
                                                      ? 5'hD
                                                      : ctrl_validMask_14
                                                          ? 5'hE
                                                          : ctrl_validMask_15
                                                              ? 5'hF
                                                              : ctrl_validMask_16
                                                                  ? 5'h10
                                                                  : ctrl_validMask_17
                                                                      ? 5'h11
                                                                      : ctrl_validMask_18
                                                                          ? 5'h12
                                                                          : ctrl_validMask_19
                                                                              ? 5'h13
                                                                              : ctrl_validMask_20
                                                                                  ? 5'h14
                                                                                  : ctrl_validMask_21
                                                                                      ? 5'h15
                                                                                      : ctrl_validMask_22
                                                                                          ? 5'h16
                                                                                          : ctrl_validMask_23
                                                                                              ? 5'h17
                                                                                              : ctrl_validMask_24
                                                                                                  ? 5'h18
                                                                                                  : ctrl_validMask_25
                                                                                                      ? 5'h19
                                                                                                      : ctrl_validMask_26
                                                                                                          ? 5'h1A
                                                                                                          : ctrl_validMask_27
                                                                                                              ? 5'h1B
                                                                                                              : ctrl_validMask_28
                                                                                                                  ? 5'h1C
                                                                                                                  : ctrl_validMask_29
                                                                                                                      ? 5'h1D
                                                                                                                      : ctrl_validMask_30
                                                                                                                          ? 5'h1E
                                                                                                                          : ctrl_validMask_31
                                                                                                                              ? 5'h1F
                                                                                                                              : io_in_0_valid
                                                                                                                                  ? 5'h0
                                                                                                                                  : io_in_1_valid
                                                                                                                                      ? 5'h1
                                                                                                                                      : io_in_2_valid
                                                                                                                                          ? 5'h2
                                                                                                                                          : io_in_3_valid
                                                                                                                                              ? 5'h3
                                                                                                                                              : io_in_4_valid
                                                                                                                                                  ? 5'h4
                                                                                                                                                  : io_in_5_valid
                                                                                                                                                      ? 5'h5
                                                                                                                                                      : io_in_6_valid
                                                                                                                                                          ? 5'h6
                                                                                                                                                          : io_in_7_valid
                                                                                                                                                              ? 5'h7
                                                                                                                                                              : io_in_8_valid
                                                                                                                                                                  ? 5'h8
                                                                                                                                                                  : io_in_9_valid
                                                                                                                                                                      ? 5'h9
                                                                                                                                                                      : io_in_10_valid
                                                                                                                                                                          ? 5'hA
                                                                                                                                                                          : io_in_11_valid
                                                                                                                                                                              ? 5'hB
                                                                                                                                                                              : io_in_12_valid
                                                                                                                                                                                  ? 5'hC
                                                                                                                                                                                  : io_in_13_valid
                                                                                                                                                                                      ? 5'hD
                                                                                                                                                                                      : io_in_14_valid
                                                                                                                                                                                          ? 5'hE
                                                                                                                                                                                          : io_in_15_valid
                                                                                                                                                                                              ? 5'hF
                                                                                                                                                                                              : io_in_16_valid
                                                                                                                                                                                                  ? 5'h10
                                                                                                                                                                                                  : io_in_17_valid
                                                                                                                                                                                                      ? 5'h11
                                                                                                                                                                                                      : io_in_18_valid
                                                                                                                                                                                                          ? 5'h12
                                                                                                                                                                                                          : io_in_19_valid
                                                                                                                                                                                                              ? 5'h13
                                                                                                                                                                                                              : io_in_20_valid
                                                                                                                                                                                                                  ? 5'h14
                                                                                                                                                                                                                  : io_in_21_valid
                                                                                                                                                                                                                      ? 5'h15
                                                                                                                                                                                                                      : io_in_22_valid
                                                                                                                                                                                                                          ? 5'h16
                                                                                                                                                                                                                          : io_in_23_valid
                                                                                                                                                                                                                              ? 5'h17
                                                                                                                                                                                                                              : io_in_24_valid
                                                                                                                                                                                                                                  ? 5'h18
                                                                                                                                                                                                                                  : io_in_25_valid
                                                                                                                                                                                                                                      ? 5'h19
                                                                                                                                                                                                                                      : io_in_26_valid
                                                                                                                                                                                                                                          ? 5'h1A
                                                                                                                                                                                                                                          : io_in_27_valid
                                                                                                                                                                                                                                              ? 5'h1B
                                                                                                                                                                                                                                              : io_in_28_valid
                                                                                                                                                                                                                                                  ? 5'h1C
                                                                                                                                                                                                                                                  : io_in_29_valid
                                                                                                                                                                                                                                                      ? 5'h1D
                                                                                                                                                                                                                                                      : {4'hF,
                                                                                                                                                                                                                                                         ~io_in_30_valid};	// @[src/main/scala/chisel3/util/Arbiter.scala:82:49, :83:76, :90:41, :92:{26,35}, :94:{24,33}]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    if (io_out_ready & casez_tmp)	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :94:{24,33}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    initial begin	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][4:0];	// @[src/main/scala/chisel3/util/Arbiter.scala:81:33, :118:7]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Arbiter.scala:118:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~_ctrl_T_30 & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :118:7]
  assign io_in_1_ready = (ctrl_validMask_grantMask_1 | ~_ctrl_T_31) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:50, :118:7]
  assign io_in_2_ready =
    (~ctrl_validMask_1 & ctrl_validMask_grantMask_2 | ~_ctrl_T_32) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :83:76, :87:{34,50}, :118:7]
  assign io_in_3_ready =
    (~_ctrl_T_1 & ctrl_validMask_grantMask_3 | ~_ctrl_T_33) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_4_ready =
    (~_ctrl_T_2 & ctrl_validMask_grantMask_4 | ~_ctrl_T_34) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_5_ready =
    (~_ctrl_T_3 & ctrl_validMask_grantMask_5 | ~_ctrl_T_35) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_6_ready =
    (~_ctrl_T_4 & ctrl_validMask_grantMask_6 | ~_ctrl_T_36) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_7_ready =
    (~_ctrl_T_5 & ctrl_validMask_grantMask_7 | ~_ctrl_T_37) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_8_ready =
    (~_ctrl_T_6 & ctrl_validMask_grantMask_8 | ~_ctrl_T_38) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_9_ready =
    (~_ctrl_T_7 & ctrl_validMask_grantMask_9 | ~_ctrl_T_39) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_10_ready =
    (~_ctrl_T_8 & ctrl_validMask_grantMask_10 | ~_ctrl_T_40) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_11_ready =
    (~_ctrl_T_9 & ctrl_validMask_grantMask_11 | ~_ctrl_T_41) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_12_ready =
    (~_ctrl_T_10 & ctrl_validMask_grantMask_12 | ~_ctrl_T_42) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_13_ready =
    (~_ctrl_T_11 & ctrl_validMask_grantMask_13 | ~_ctrl_T_43) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_14_ready =
    (~_ctrl_T_12 & ctrl_validMask_grantMask_14 | ~_ctrl_T_44) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_15_ready =
    (~_ctrl_T_13 & ctrl_validMask_grantMask_15 | ~_ctrl_T_45) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_16_ready =
    (~_ctrl_T_14 & ~(ctrl_validMask_grantMask_lastGrant[4]) | ~_ctrl_T_46) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :81:33, :82:49, :87:{34,50}, :118:7]
  assign io_in_17_ready =
    (~_ctrl_T_15 & ctrl_validMask_grantMask_17 | ~_ctrl_T_47) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_18_ready =
    (~_ctrl_T_16 & ctrl_validMask_grantMask_18 | ~_ctrl_T_48) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_19_ready =
    (~_ctrl_T_17 & ctrl_validMask_grantMask_19 | ~_ctrl_T_49) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_20_ready =
    (~_ctrl_T_18 & ctrl_validMask_grantMask_20 | ~_ctrl_T_50) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_21_ready =
    (~_ctrl_T_19 & ctrl_validMask_grantMask_21 | ~_ctrl_T_51) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_22_ready =
    (~_ctrl_T_20 & ctrl_validMask_grantMask_22 | ~_ctrl_T_52) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_23_ready =
    (~_ctrl_T_21 & ctrl_validMask_grantMask_23 | ~_ctrl_T_53) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_24_ready =
    (~_ctrl_T_22 & ctrl_validMask_grantMask_24 | ~_ctrl_T_54) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_25_ready =
    (~_ctrl_T_23 & ctrl_validMask_grantMask_25 | ~_ctrl_T_55) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_26_ready =
    (~_ctrl_T_24 & ctrl_validMask_grantMask_26 | ~_ctrl_T_56) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_27_ready =
    (~_ctrl_T_25 & ctrl_validMask_grantMask_27 | ~_ctrl_T_57) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_28_ready =
    (~_ctrl_T_26 & ctrl_validMask_grantMask_28 | ~_ctrl_T_58) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_29_ready =
    (~_ctrl_T_27 & ctrl_validMask_grantMask_29 | ~_ctrl_T_59) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_30_ready =
    (~_ctrl_T_28 & ctrl_validMask_grantMask_30 | ~_ctrl_T_60) & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_in_31_ready =
    (~_ctrl_T_29 & ctrl_validMask_grantMask_31 | ~(_ctrl_T_60 | io_in_30_valid))
    & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :74:21, :82:49, :87:{34,50}, :118:7]
  assign io_out_valid = casez_tmp;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_rd_en = casez_tmp_0;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wr_en = casez_tmp_1;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_addr = casez_tmp_2;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_wdata = casez_tmp_3;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_data = casez_tmp_4;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
  assign io_out_bits_request_id = casez_tmp_5;	// @[src/main/scala/chisel3/util/Arbiter.scala:55:16, :118:7]
endmodule

module Arbiter2_ControllerResponse(	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  output        io_in_0_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_0_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_0_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_0_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_in_1_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_in_1_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input  [31:0] io_in_1_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_in_1_bits_request_id,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  input         io_out_ready,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output        io_out_valid,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_rd_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_wr_en,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_wdata,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_data,	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
                io_out_bits_request_id	// @[src/main/scala/chisel3/util/Arbiter.scala:140:14]
);

  assign io_in_0_ready = io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7]
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// @[src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19]
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31]
  assign io_out_bits_rd_en = io_in_0_valid ? io_in_0_bits_rd_en : io_in_1_bits_rd_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_wr_en = io_in_0_valid ? io_in_0_bits_wr_en : io_in_1_bits_wr_en;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_addr = io_in_0_valid ? io_in_0_bits_addr : io_in_1_bits_addr;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_wdata = io_in_0_valid ? io_in_0_bits_wdata : io_in_1_bits_wdata;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_data = io_in_0_valid ? io_in_0_bits_data : io_in_1_bits_data;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
  assign io_out_bits_request_id =
    io_in_0_valid ? io_in_0_bits_request_id : io_in_1_bits_request_id;	// @[src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19]
endmodule

module CommandQueuePerformanceStatistics(	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
               reset,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_in_bits_data,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input        io_in_bits_cs,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_in_bits_ras,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_in_bits_cas,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_in_bits_we,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_out_bits_data,	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
               io_out_bits_request_id	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:62:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29]
    else	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29, :71:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    initial begin	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
        end	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7, :70:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:61:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CommandQueuePerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:74:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .addr        (io_in_bits_addr),
    .data        (io_in_bits_data),
    .cs          (io_in_bits_cs),
    .ras         (io_in_bits_ras),
    .cas         (io_in_bits_cas),
    .we          (io_in_bits_we),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:74:23]
  CommandQueuePerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:75:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .addr        (io_out_bits_addr),
    .data        (io_out_bits_data),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:70:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/CommandQueuePerformanceStatistics.scala:75:23]
endmodule

module MultiRankMemoryController(	// @[src/main/scala/memctrl/controller/MemoryController.scala:6:7]
  input         clock,	// @[src/main/scala/memctrl/controller/MemoryController.scala:6:7]
                reset,	// @[src/main/scala/memctrl/controller/MemoryController.scala:6:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_in_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_out_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input         io_memCmd_ready,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output        io_memCmd_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [31:0] io_memCmd_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_memCmd_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output        io_memCmd_bits_cs,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_memCmd_bits_ras,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_memCmd_bits_cas,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_memCmd_bits_we,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [31:0] io_memCmd_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input         io_phyResp_valid,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  input  [31:0] io_phyResp_bits_addr,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_phyResp_bits_data,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_phyResp_bits_request_id,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_rankState_1,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [1:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [3:0]  io_respQueueCount,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
  output [5:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_8,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_9,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_10,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_11,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_12,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_13,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_14,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_15,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_16,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_17,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_18,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_19,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_20,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_21,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_22,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_23,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_24,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_25,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_26,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_27,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_28,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_29,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_30,	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
                io_fsmReqQueueCounts_31	// @[src/main/scala/memctrl/controller/MemoryController.scala:15:14]
);

  wire        _finalArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire        _finalArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire        _finalArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire        _finalArb_io_out_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire        _finalArb_io_out_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire [31:0] _finalArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire [31:0] _finalArb_io_out_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire [31:0] _finalArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire [31:0] _finalArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  wire        _optRespArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_16_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_17_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_18_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_19_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_20_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_21_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_22_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_23_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_24_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_25_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_26_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_27_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_28_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_29_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_30_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_in_31_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_out_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _optRespArb_io_out_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire [31:0] _optRespArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire [31:0] _optRespArb_io_out_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire [31:0] _optRespArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire [31:0] _optRespArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  wire        _fsmRespArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_16_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_17_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_18_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_19_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_20_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_21_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_22_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_23_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_24_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_25_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_26_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_27_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_28_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_29_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_30_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_in_31_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_out_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire        _fsmRespArb_io_out_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire [31:0] _fsmRespArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire [31:0] _fsmRespArb_io_out_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire [31:0] _fsmRespArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire [31:0] _fsmRespArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  wire [2:0]  _respDecoder_io_bankIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:76:27]
  wire        _respDecoder_io_bankGroupIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:76:27]
  wire        _respDecoder_io_rankIndex;	// @[src/main/scala/memctrl/controller/MemoryController.scala:76:27]
  wire        _cmdArb_io_in_0_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_1_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_2_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_3_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_4_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_5_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_6_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_7_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_8_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_9_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_10_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_11_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_12_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_13_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_14_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_15_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_16_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_17_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_18_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_19_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_20_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_21_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_22_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_23_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_24_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_25_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_26_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_27_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_28_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_29_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_30_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_in_31_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_out_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire [31:0] _cmdArb_io_out_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire [31:0] _cmdArb_io_out_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_out_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_out_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_out_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _cmdArb_io_out_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire [31:0] _cmdArb_io_out_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  wire        _optimizers_31_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_31_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_31_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_31_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_31_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_31_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_31_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_31_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_31_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_31_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_31_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_31_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_31_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_30_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_30_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_30_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_30_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_30_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_30_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_30_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_30_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_30_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_30_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_30_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_30_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_30_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_29_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_29_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_29_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_29_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_29_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_29_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_29_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_29_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_29_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_29_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_29_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_29_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_29_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_28_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_28_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_28_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_28_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_28_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_28_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_28_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_28_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_28_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_28_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_28_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_28_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_28_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_27_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_27_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_27_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_27_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_27_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_27_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_27_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_27_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_27_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_27_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_27_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_27_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_27_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_26_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_26_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_26_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_26_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_26_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_26_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_26_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_26_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_26_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_26_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_26_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_26_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_26_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_25_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_25_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_25_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_25_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_25_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_25_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_25_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_25_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_25_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_25_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_25_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_25_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_25_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_24_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_24_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_24_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_24_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_24_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_24_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_24_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_24_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_24_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_24_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_24_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_24_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_24_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_23_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_23_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_23_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_23_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_23_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_23_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_23_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_23_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_23_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_23_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_23_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_23_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_23_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_22_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_22_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_22_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_22_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_22_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_22_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_22_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_22_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_22_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_22_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_22_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_22_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_22_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_21_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_21_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_21_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_21_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_21_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_21_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_21_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_21_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_21_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_21_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_21_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_21_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_21_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_20_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_20_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_20_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_20_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_20_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_20_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_20_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_20_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_20_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_20_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_20_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_20_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_20_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_19_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_19_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_19_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_19_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_19_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_19_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_19_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_19_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_19_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_19_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_19_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_19_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_19_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_18_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_18_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_18_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_18_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_18_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_18_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_18_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_18_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_18_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_18_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_18_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_18_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_18_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_17_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_17_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_17_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_17_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_17_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_17_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_17_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_17_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_17_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_17_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_17_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_17_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_17_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_16_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_16_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_16_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_16_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_16_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_16_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_16_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_16_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_16_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_16_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_16_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_16_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_16_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_15_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_15_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_15_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_15_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_15_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_15_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_15_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_15_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_15_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_15_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_15_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_15_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_15_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_14_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_14_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_14_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_14_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_14_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_14_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_14_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_14_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_14_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_14_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_14_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_14_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_14_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_13_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_13_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_13_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_13_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_13_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_13_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_13_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_13_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_13_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_13_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_13_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_13_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_13_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_12_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_12_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_12_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_12_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_12_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_12_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_12_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_12_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_12_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_12_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_12_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_12_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_12_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_11_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_11_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_11_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_11_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_11_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_11_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_11_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_11_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_11_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_11_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_11_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_11_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_11_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_10_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_10_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_10_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_10_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_10_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_10_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_10_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_10_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_10_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_10_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_10_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_10_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_10_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_9_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_9_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_9_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_9_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_9_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_9_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_9_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_9_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_9_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_9_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_9_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_9_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_9_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_8_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_8_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_8_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_8_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_8_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_8_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_8_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_8_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_8_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_8_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_8_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_8_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_8_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_7_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_7_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_7_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_7_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_7_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_7_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_7_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_7_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_7_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_7_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_7_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_7_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_7_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_6_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_6_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_6_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_6_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_6_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_6_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_6_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_6_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_6_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_6_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_6_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_6_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_6_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_5_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_5_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_5_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_5_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_5_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_5_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_5_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_5_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_5_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_5_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_5_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_5_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_5_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_4_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_4_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_4_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_4_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_4_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_4_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_4_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_4_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_4_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_4_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_4_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_4_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_4_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_3_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_3_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_3_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_3_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_3_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_3_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_3_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_3_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_3_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_3_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_3_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_3_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_3_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_2_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_2_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_2_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_2_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_2_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_2_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_2_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_2_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_2_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_2_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_2_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_2_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_2_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_1_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_1_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_1_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_1_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_1_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_1_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_1_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_1_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_1_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_1_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_1_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_1_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_1_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_0_io_in_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_0_io_outReq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_0_io_outReq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_0_io_outReq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_0_io_outReq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_0_io_outReq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_0_io_outReq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_0_io_outResp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _optimizers_0_io_outResp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_0_io_outResp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_0_io_outResp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_0_io_outResp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire [31:0] _optimizers_0_io_outResp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  wire        _multiDeq_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_0_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_0_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_0_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_0_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_0_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_0_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_1_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_1_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_1_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_1_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_1_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_1_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_2_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_2_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_2_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_2_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_2_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_2_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_3_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_3_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_3_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_3_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_3_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_3_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_4_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_4_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_4_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_4_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_4_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_4_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_5_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_5_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_5_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_5_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_5_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_5_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_6_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_6_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_6_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_6_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_6_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_6_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_7_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_7_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_7_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_7_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_7_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_7_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_8_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_8_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_8_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_8_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_8_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_8_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_9_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_9_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_9_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_9_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_9_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_9_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_10_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_10_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_10_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_10_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_10_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_10_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_11_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_11_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_11_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_11_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_11_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_11_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_12_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_12_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_12_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_12_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_12_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_12_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_13_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_13_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_13_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_13_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_13_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_13_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_14_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_14_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_14_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_14_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_14_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_14_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_15_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_15_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_15_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_15_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_15_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_15_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_16_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_16_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_16_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_16_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_16_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_16_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_17_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_17_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_17_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_17_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_17_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_17_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_18_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_18_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_18_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_18_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_18_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_18_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_19_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_19_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_19_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_19_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_19_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_19_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_20_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_20_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_20_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_20_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_20_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_20_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_21_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_21_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_21_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_21_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_21_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_21_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_22_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_22_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_22_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_22_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_22_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_22_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_23_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_23_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_23_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_23_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_23_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_23_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_24_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_24_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_24_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_24_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_24_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_24_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_25_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_25_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_25_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_25_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_25_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_25_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_26_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_26_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_26_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_26_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_26_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_26_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_27_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_27_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_27_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_27_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_27_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_27_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_28_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_28_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_28_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_28_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_28_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_28_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_29_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_29_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_29_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_29_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_29_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_29_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_30_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_30_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_30_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_30_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_30_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_30_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_31_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_31_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _multiDeq_io_deq_31_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_31_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_31_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire [31:0] _multiDeq_io_deq_31_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  wire        _MemoryControllerFSM_31_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_31_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_31_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_31_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_31_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_31_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_31_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_31_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_30_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_30_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_30_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_30_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_29_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_29_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_29_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_29_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_28_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_28_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_28_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_28_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_27_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_27_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_27_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_27_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_26_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_26_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_26_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_26_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_25_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_25_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_25_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_25_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_24_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_24_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_24_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_24_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_23_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_23_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_23_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_23_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_22_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_22_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_22_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_22_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_21_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_21_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_21_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_21_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_20_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_20_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_20_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_20_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_19_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_19_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_19_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_19_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_18_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_18_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_18_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_18_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_17_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_17_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_17_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_17_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_16_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_16_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_16_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_16_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_15_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_15_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_15_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_15_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_14_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_14_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_14_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_14_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_13_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_13_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_13_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_13_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_12_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_12_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_12_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_12_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_11_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_11_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_11_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_11_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_10_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_10_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_10_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_10_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_9_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_9_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_9_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_9_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_8_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_8_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_8_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_8_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_7_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_7_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_7_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_7_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_6_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_6_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_6_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_6_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_5_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_5_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_5_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_5_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_4_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_4_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_4_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_4_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_3_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_3_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_3_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_3_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_2_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_2_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_2_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_2_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_1_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_1_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_1_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_1_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_req_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_resp_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_resp_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_resp_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_io_resp_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_cmdOut_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_data;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cs;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_ras;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_cas;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _MemoryControllerFSM_io_cmdOut_bits_we;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [31:0] _MemoryControllerFSM_io_cmdOut_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire [2:0]  _MemoryControllerFSM_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  wire        _cmdQueue_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:37:24]
  wire        _respQueue_io_enq_ready;	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
  wire [1:0]  _respQueue_io_count;	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
  wire        _reqQueue_io_deq_valid;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire        _reqQueue_io_deq_bits_rd_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire        _reqQueue_io_deq_bits_wr_en;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [31:0] _reqQueue_io_deq_bits_addr;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [31:0] _reqQueue_io_deq_bits_wdata;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [31:0] _reqQueue_io_deq_bits_request_id;	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  wire [5:0]  _respFlat_T_4 =
    {1'h0, _respDecoder_io_rankIndex, 4'h0} + {2'h0, _respDecoder_io_bankGroupIndex, 3'h0}
    + {3'h0, _respDecoder_io_bankIndex};	// @[src/main/scala/memctrl/controller/MemoryController.scala:76:27, :78:62, :79:73]
  wire [2:0]  _io_rankState_0_T_1 =
    _MemoryControllerFSM_io_stateOut < _MemoryControllerFSM_1_io_stateOut
      ? _MemoryControllerFSM_1_io_stateOut
      : _MemoryControllerFSM_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_3 =
    _io_rankState_0_T_1 < _MemoryControllerFSM_2_io_stateOut
      ? _MemoryControllerFSM_2_io_stateOut
      : _io_rankState_0_T_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_5 =
    _io_rankState_0_T_3 < _MemoryControllerFSM_3_io_stateOut
      ? _MemoryControllerFSM_3_io_stateOut
      : _io_rankState_0_T_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_7 =
    _io_rankState_0_T_5 < _MemoryControllerFSM_4_io_stateOut
      ? _MemoryControllerFSM_4_io_stateOut
      : _io_rankState_0_T_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_9 =
    _io_rankState_0_T_7 < _MemoryControllerFSM_5_io_stateOut
      ? _MemoryControllerFSM_5_io_stateOut
      : _io_rankState_0_T_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_11 =
    _io_rankState_0_T_9 < _MemoryControllerFSM_6_io_stateOut
      ? _MemoryControllerFSM_6_io_stateOut
      : _io_rankState_0_T_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_13 =
    _io_rankState_0_T_11 < _MemoryControllerFSM_7_io_stateOut
      ? _MemoryControllerFSM_7_io_stateOut
      : _io_rankState_0_T_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_15 =
    _io_rankState_0_T_13 < _MemoryControllerFSM_8_io_stateOut
      ? _MemoryControllerFSM_8_io_stateOut
      : _io_rankState_0_T_13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_17 =
    _io_rankState_0_T_15 < _MemoryControllerFSM_9_io_stateOut
      ? _MemoryControllerFSM_9_io_stateOut
      : _io_rankState_0_T_15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_19 =
    _io_rankState_0_T_17 < _MemoryControllerFSM_10_io_stateOut
      ? _MemoryControllerFSM_10_io_stateOut
      : _io_rankState_0_T_17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_21 =
    _io_rankState_0_T_19 < _MemoryControllerFSM_11_io_stateOut
      ? _MemoryControllerFSM_11_io_stateOut
      : _io_rankState_0_T_19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_23 =
    _io_rankState_0_T_21 < _MemoryControllerFSM_12_io_stateOut
      ? _MemoryControllerFSM_12_io_stateOut
      : _io_rankState_0_T_21;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_25 =
    _io_rankState_0_T_23 < _MemoryControllerFSM_13_io_stateOut
      ? _MemoryControllerFSM_13_io_stateOut
      : _io_rankState_0_T_23;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_0_T_27 =
    _io_rankState_0_T_25 < _MemoryControllerFSM_14_io_stateOut
      ? _MemoryControllerFSM_14_io_stateOut
      : _io_rankState_0_T_25;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_1 =
    _MemoryControllerFSM_16_io_stateOut < _MemoryControllerFSM_17_io_stateOut
      ? _MemoryControllerFSM_17_io_stateOut
      : _MemoryControllerFSM_16_io_stateOut;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_3 =
    _io_rankState_1_T_1 < _MemoryControllerFSM_18_io_stateOut
      ? _MemoryControllerFSM_18_io_stateOut
      : _io_rankState_1_T_1;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_5 =
    _io_rankState_1_T_3 < _MemoryControllerFSM_19_io_stateOut
      ? _MemoryControllerFSM_19_io_stateOut
      : _io_rankState_1_T_3;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_7 =
    _io_rankState_1_T_5 < _MemoryControllerFSM_20_io_stateOut
      ? _MemoryControllerFSM_20_io_stateOut
      : _io_rankState_1_T_5;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_9 =
    _io_rankState_1_T_7 < _MemoryControllerFSM_21_io_stateOut
      ? _MemoryControllerFSM_21_io_stateOut
      : _io_rankState_1_T_7;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_11 =
    _io_rankState_1_T_9 < _MemoryControllerFSM_22_io_stateOut
      ? _MemoryControllerFSM_22_io_stateOut
      : _io_rankState_1_T_9;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_13 =
    _io_rankState_1_T_11 < _MemoryControllerFSM_23_io_stateOut
      ? _MemoryControllerFSM_23_io_stateOut
      : _io_rankState_1_T_11;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_15 =
    _io_rankState_1_T_13 < _MemoryControllerFSM_24_io_stateOut
      ? _MemoryControllerFSM_24_io_stateOut
      : _io_rankState_1_T_13;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_17 =
    _io_rankState_1_T_15 < _MemoryControllerFSM_25_io_stateOut
      ? _MemoryControllerFSM_25_io_stateOut
      : _io_rankState_1_T_15;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_19 =
    _io_rankState_1_T_17 < _MemoryControllerFSM_26_io_stateOut
      ? _MemoryControllerFSM_26_io_stateOut
      : _io_rankState_1_T_17;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_21 =
    _io_rankState_1_T_19 < _MemoryControllerFSM_27_io_stateOut
      ? _MemoryControllerFSM_27_io_stateOut
      : _io_rankState_1_T_19;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_23 =
    _io_rankState_1_T_21 < _MemoryControllerFSM_28_io_stateOut
      ? _MemoryControllerFSM_28_io_stateOut
      : _io_rankState_1_T_21;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_25 =
    _io_rankState_1_T_23 < _MemoryControllerFSM_29_io_stateOut
      ? _MemoryControllerFSM_29_io_stateOut
      : _io_rankState_1_T_23;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  wire [2:0]  _io_rankState_1_T_27 =
    _io_rankState_1_T_25 < _MemoryControllerFSM_30_io_stateOut
      ? _MemoryControllerFSM_30_io_stateOut
      : _io_rankState_1_T_25;	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11, :122:55]
  Queue2_ControllerRequest reqQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (io_in_ready),
    .io_enq_valid           (io_in_valid),
    .io_enq_bits_rd_en      (io_in_bits_rd_en),
    .io_enq_bits_wr_en      (io_in_bits_wr_en),
    .io_enq_bits_addr       (io_in_bits_addr),
    .io_enq_bits_wdata      (io_in_bits_wdata),
    .io_enq_bits_request_id (io_in_bits_request_id),
    .io_deq_ready           (_multiDeq_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_deq_valid           (_reqQueue_io_deq_valid),
    .io_deq_bits_rd_en      (_reqQueue_io_deq_bits_rd_en),
    .io_deq_bits_wr_en      (_reqQueue_io_deq_bits_wr_en),
    .io_deq_bits_addr       (_reqQueue_io_deq_bits_addr),
    .io_deq_bits_wdata      (_reqQueue_io_deq_bits_wdata),
    .io_deq_bits_request_id (_reqQueue_io_deq_bits_request_id),
    .io_count               (io_reqQueueCount)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
  Queue2_ControllerResponse respQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_respQueue_io_enq_ready),
    .io_enq_valid           (_finalArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_enq_bits_rd_en      (_finalArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_enq_bits_wr_en      (_finalArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_enq_bits_addr       (_finalArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_enq_bits_wdata      (_finalArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_enq_bits_data       (_finalArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_enq_bits_request_id (_finalArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_deq_ready           (io_out_ready),
    .io_deq_valid           (io_out_valid),
    .io_deq_bits_rd_en      (io_out_bits_rd_en),
    .io_deq_bits_wr_en      (io_out_bits_wr_en),
    .io_deq_bits_addr       (io_out_bits_addr),
    .io_deq_bits_wdata      (io_out_bits_wdata),
    .io_deq_bits_data       (io_out_bits_data),
    .io_deq_bits_request_id (io_out_bits_request_id),
    .io_count               (_respQueue_io_count)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
  Queue4_PhysicalMemoryCommand cmdQueue (	// @[src/main/scala/memctrl/controller/MemoryController.scala:37:24]
    .clock                  (clock),
    .reset                  (reset),
    .io_enq_ready           (_cmdQueue_io_enq_ready),
    .io_enq_valid           (_cmdArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_enq_bits_addr       (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_enq_bits_data       (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_enq_bits_cs         (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_enq_bits_ras        (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_enq_bits_cas        (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_enq_bits_we         (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_enq_bits_request_id (_cmdArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_deq_ready           (io_memCmd_ready),
    .io_deq_valid           (io_memCmd_valid),
    .io_deq_bits_addr       (io_memCmd_bits_addr),
    .io_deq_bits_data       (io_memCmd_bits_data),
    .io_deq_bits_cs         (io_memCmd_bits_cs),
    .io_deq_bits_ras        (io_memCmd_bits_ras),
    .io_deq_bits_cas        (io_memCmd_bits_cas),
    .io_deq_bits_we         (io_memCmd_bits_we),
    .io_deq_bits_request_id (io_memCmd_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:37:24]
  MemoryControllerFSM MemoryControllerFSM (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_io_req_ready),
    .io_req_valid               (_optimizers_0_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_0_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_0_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_0_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_0_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_0_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h0),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_1 MemoryControllerFSM_1 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_1_io_req_ready),
    .io_req_valid               (_optimizers_1_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_1_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_1_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_1_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_1_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_1_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_1_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_1_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_1_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_1_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_1_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_1_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_1_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_1_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_1_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_1_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_1_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_1_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_1_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_1_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_1_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_1_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_2 MemoryControllerFSM_2 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_2_io_req_ready),
    .io_req_valid               (_optimizers_2_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_2_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_2_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_2_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_2_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_2_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_2_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_2_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_2_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_2_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_2_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_2_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_2_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_2_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_2_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_2_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_2_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_2_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_2_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_2_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_2_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h2),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_2_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_3 MemoryControllerFSM_3 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_3_io_req_ready),
    .io_req_valid               (_optimizers_3_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_3_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_3_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_3_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_3_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_3_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_3_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_3_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_3_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_3_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_3_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_3_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_3_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_3_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_3_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_3_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_3_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_3_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_3_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_3_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_3_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h3),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_3_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_4 MemoryControllerFSM_4 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_4_io_req_ready),
    .io_req_valid               (_optimizers_4_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_4_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_4_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_4_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_4_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_4_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_4_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_4_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_4_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_4_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_4_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_4_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_4_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_4_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_4_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_4_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_4_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_4_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_4_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_4_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_4_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h4),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_4_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_5 MemoryControllerFSM_5 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_5_io_req_ready),
    .io_req_valid               (_optimizers_5_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_5_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_5_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_5_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_5_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_5_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_5_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_5_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_5_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_5_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_5_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_5_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_5_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_5_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_5_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_5_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_5_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_5_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_5_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_5_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_5_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h5),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_5_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_6 MemoryControllerFSM_6 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_6_io_req_ready),
    .io_req_valid               (_optimizers_6_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_6_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_6_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_6_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_6_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_6_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_6_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_6_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_6_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_6_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_6_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_6_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_6_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_6_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_6_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_6_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_6_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_6_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_6_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_6_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_6_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h6),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_6_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_7 MemoryControllerFSM_7 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_7_io_req_ready),
    .io_req_valid               (_optimizers_7_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_7_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_7_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_7_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_7_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_7_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_7_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_7_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_7_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_7_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_7_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_7_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_7_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_7_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_7_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_7_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_7_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_7_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_7_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_7_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_7_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h7),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_7_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_8 MemoryControllerFSM_8 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_8_io_req_ready),
    .io_req_valid               (_optimizers_8_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_8_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_8_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_8_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_8_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_8_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_8_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_8_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_8_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_8_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_8_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_8_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_8_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_8_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_8_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_8_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_8_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_8_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_8_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_8_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_8_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h8),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_8_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_9 MemoryControllerFSM_9 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_9_io_req_ready),
    .io_req_valid               (_optimizers_9_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_9_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_9_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_9_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_9_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_9_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_9_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_9_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_9_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_9_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_9_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_9_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_9_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_9_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_9_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_9_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_9_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_9_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_9_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_9_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_9_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h9),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_9_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_10 MemoryControllerFSM_10 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_10_io_req_ready),
    .io_req_valid               (_optimizers_10_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_10_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_10_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_10_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_10_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_10_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_10_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_10_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_10_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_10_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_10_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_10_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_10_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_10_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_10_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_10_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_10_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_10_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_10_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_10_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_10_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hA),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_10_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_11 MemoryControllerFSM_11 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_11_io_req_ready),
    .io_req_valid               (_optimizers_11_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_11_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_11_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_11_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_11_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_11_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_11_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_11_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_11_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_11_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_11_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_11_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_11_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_11_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_11_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_11_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_11_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_11_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_11_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_11_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_11_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hB),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_11_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_12 MemoryControllerFSM_12 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_12_io_req_ready),
    .io_req_valid               (_optimizers_12_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_12_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_12_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_12_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_12_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_12_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_12_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_12_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_12_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_12_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_12_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_12_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_12_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_12_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_12_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_12_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_12_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_12_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_12_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_12_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_12_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hC),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_12_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_13 MemoryControllerFSM_13 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_13_io_req_ready),
    .io_req_valid               (_optimizers_13_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_13_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_13_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_13_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_13_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_13_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_13_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_13_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_13_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_13_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_13_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_13_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_13_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_13_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_13_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_13_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_13_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_13_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_13_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_13_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_13_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hD),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_13_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_14 MemoryControllerFSM_14 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_14_io_req_ready),
    .io_req_valid               (_optimizers_14_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_14_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_14_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_14_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_14_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_14_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_14_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_14_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_14_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_14_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_14_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_14_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_14_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_14_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_14_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_14_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_14_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_14_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_14_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_14_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_14_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hE),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_14_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_15 MemoryControllerFSM_15 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_15_io_req_ready),
    .io_req_valid               (_optimizers_15_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_15_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_15_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_15_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_15_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_15_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_15_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_15_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_15_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_15_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_15_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_15_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_15_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_15_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_15_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_15_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_15_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_15_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_15_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_15_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_15_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'hF),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_15_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_16 MemoryControllerFSM_16 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_16_io_req_ready),
    .io_req_valid               (_optimizers_16_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_16_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_16_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_16_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_16_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_16_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_16_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_16_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_16_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_16_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_16_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_16_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_16_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_16_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_16_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_16_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_16_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_16_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_16_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_16_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_16_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_16_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_16_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h10),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_16_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_17 MemoryControllerFSM_17 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_17_io_req_ready),
    .io_req_valid               (_optimizers_17_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_17_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_17_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_17_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_17_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_17_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_17_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_17_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_17_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_17_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_17_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_17_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_17_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_17_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_17_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_17_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_17_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_17_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_17_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_17_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_17_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_17_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_17_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h11),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_17_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_18 MemoryControllerFSM_18 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_18_io_req_ready),
    .io_req_valid               (_optimizers_18_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_18_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_18_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_18_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_18_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_18_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_18_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_18_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_18_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_18_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_18_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_18_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_18_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_18_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_18_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_18_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_18_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_18_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_18_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_18_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_18_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_18_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_18_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h12),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_18_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_19 MemoryControllerFSM_19 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_19_io_req_ready),
    .io_req_valid               (_optimizers_19_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_19_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_19_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_19_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_19_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_19_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_19_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_19_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_19_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_19_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_19_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_19_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_19_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_19_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_19_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_19_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_19_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_19_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_19_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_19_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_19_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_19_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_19_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h13),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_19_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_20 MemoryControllerFSM_20 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_20_io_req_ready),
    .io_req_valid               (_optimizers_20_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_20_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_20_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_20_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_20_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_20_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_20_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_20_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_20_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_20_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_20_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_20_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_20_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_20_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_20_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_20_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_20_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_20_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_20_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_20_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_20_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_20_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_20_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h14),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_20_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_21 MemoryControllerFSM_21 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_21_io_req_ready),
    .io_req_valid               (_optimizers_21_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_21_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_21_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_21_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_21_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_21_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_21_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_21_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_21_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_21_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_21_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_21_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_21_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_21_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_21_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_21_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_21_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_21_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_21_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_21_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_21_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_21_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_21_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h15),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_21_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_22 MemoryControllerFSM_22 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_22_io_req_ready),
    .io_req_valid               (_optimizers_22_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_22_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_22_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_22_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_22_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_22_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_22_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_22_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_22_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_22_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_22_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_22_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_22_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_22_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_22_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_22_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_22_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_22_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_22_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_22_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_22_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_22_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_22_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h16),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_22_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_23 MemoryControllerFSM_23 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_23_io_req_ready),
    .io_req_valid               (_optimizers_23_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_23_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_23_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_23_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_23_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_23_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_23_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_23_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_23_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_23_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_23_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_23_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_23_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_23_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_23_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_23_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_23_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_23_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_23_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_23_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_23_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_23_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_23_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h17),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_23_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_24 MemoryControllerFSM_24 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_24_io_req_ready),
    .io_req_valid               (_optimizers_24_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_24_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_24_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_24_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_24_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_24_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_24_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_24_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_24_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_24_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_24_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_24_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_24_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_24_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_24_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_24_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_24_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_24_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_24_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_24_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_24_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_24_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_24_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h18),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_24_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_25 MemoryControllerFSM_25 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_25_io_req_ready),
    .io_req_valid               (_optimizers_25_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_25_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_25_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_25_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_25_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_25_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_25_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_25_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_25_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_25_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_25_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_25_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_25_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_25_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_25_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_25_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_25_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_25_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_25_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_25_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_25_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_25_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_25_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h19),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_25_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_26 MemoryControllerFSM_26 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_26_io_req_ready),
    .io_req_valid               (_optimizers_26_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_26_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_26_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_26_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_26_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_26_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_26_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_26_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_26_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_26_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_26_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_26_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_26_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_26_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_26_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_26_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_26_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_26_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_26_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_26_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_26_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_26_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_26_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1A),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_26_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_27 MemoryControllerFSM_27 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_27_io_req_ready),
    .io_req_valid               (_optimizers_27_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_27_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_27_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_27_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_27_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_27_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_27_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_27_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_27_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_27_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_27_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_27_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_27_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_27_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_27_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_27_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_27_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_27_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_27_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_27_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_27_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_27_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_27_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1B),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_27_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_28 MemoryControllerFSM_28 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_28_io_req_ready),
    .io_req_valid               (_optimizers_28_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_28_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_28_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_28_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_28_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_28_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_28_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_28_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_28_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_28_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_28_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_28_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_28_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_28_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_28_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_28_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_28_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_28_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_28_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_28_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_28_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_28_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_28_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1C),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_28_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_29 MemoryControllerFSM_29 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_29_io_req_ready),
    .io_req_valid               (_optimizers_29_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_29_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_29_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_29_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_29_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_29_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_29_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_29_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_29_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_29_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_29_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_29_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_29_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_29_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_29_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_29_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_29_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_29_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_29_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_29_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_29_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_29_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_29_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1D),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_29_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_30 MemoryControllerFSM_30 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_30_io_req_ready),
    .io_req_valid               (_optimizers_30_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_30_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_30_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_30_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_30_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_30_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_30_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_30_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_30_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_30_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_30_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_30_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_30_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_30_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_30_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_30_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_30_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_30_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_30_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_30_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_30_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_30_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_30_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1E),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_30_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MemoryControllerFSM_31 MemoryControllerFSM_31 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .clock                      (clock),
    .reset                      (reset),
    .io_req_ready               (_MemoryControllerFSM_31_io_req_ready),
    .io_req_valid               (_optimizers_31_io_outReq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_rd_en          (_optimizers_31_io_outReq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wr_en          (_optimizers_31_io_outReq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_addr           (_optimizers_31_io_outReq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_wdata          (_optimizers_31_io_outReq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_req_bits_request_id     (_optimizers_31_io_outReq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_resp_ready              (_fsmRespArb_io_in_31_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_resp_valid              (_MemoryControllerFSM_31_io_resp_valid),
    .io_resp_bits_rd_en         (_MemoryControllerFSM_31_io_resp_bits_rd_en),
    .io_resp_bits_wr_en         (_MemoryControllerFSM_31_io_resp_bits_wr_en),
    .io_resp_bits_addr          (_MemoryControllerFSM_31_io_resp_bits_addr),
    .io_resp_bits_wdata         (_MemoryControllerFSM_31_io_resp_bits_wdata),
    .io_resp_bits_data          (_MemoryControllerFSM_31_io_resp_bits_data),
    .io_resp_bits_request_id    (_MemoryControllerFSM_31_io_resp_bits_request_id),
    .io_cmdOut_ready            (_cmdArb_io_in_31_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_cmdOut_valid            (_MemoryControllerFSM_31_io_cmdOut_valid),
    .io_cmdOut_bits_addr        (_MemoryControllerFSM_31_io_cmdOut_bits_addr),
    .io_cmdOut_bits_data        (_MemoryControllerFSM_31_io_cmdOut_bits_data),
    .io_cmdOut_bits_cs          (_MemoryControllerFSM_31_io_cmdOut_bits_cs),
    .io_cmdOut_bits_ras         (_MemoryControllerFSM_31_io_cmdOut_bits_ras),
    .io_cmdOut_bits_cas         (_MemoryControllerFSM_31_io_cmdOut_bits_cas),
    .io_cmdOut_bits_we          (_MemoryControllerFSM_31_io_cmdOut_bits_we),
    .io_cmdOut_bits_request_id  (_MemoryControllerFSM_31_io_cmdOut_bits_request_id),
    .io_phyResp_valid           (io_phyResp_valid & _respFlat_T_4 == 6'h1F),	// @[src/main/scala/memctrl/controller/MemoryController.scala:78:62, :79:73, :82:26, :83:49]
    .io_phyResp_bits_addr       (io_phyResp_bits_addr),
    .io_phyResp_bits_data       (io_phyResp_bits_data),
    .io_phyResp_bits_request_id (io_phyResp_bits_request_id),
    .io_stateOut                (_MemoryControllerFSM_31_io_stateOut)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
  MultiDeqQueue multiDeq (	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (_multiDeq_io_enq_ready),
    .io_enq_valid              (_reqQueue_io_deq_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
    .io_enq_bits_rd_en         (_reqQueue_io_deq_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
    .io_enq_bits_wr_en         (_reqQueue_io_deq_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
    .io_enq_bits_addr          (_reqQueue_io_deq_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
    .io_enq_bits_wdata         (_reqQueue_io_deq_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
    .io_enq_bits_request_id    (_reqQueue_io_deq_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:29:25]
    .io_deq_0_ready            (_optimizers_0_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_0_valid            (_multiDeq_io_deq_0_valid),
    .io_deq_0_bits_rd_en       (_multiDeq_io_deq_0_bits_rd_en),
    .io_deq_0_bits_wr_en       (_multiDeq_io_deq_0_bits_wr_en),
    .io_deq_0_bits_addr        (_multiDeq_io_deq_0_bits_addr),
    .io_deq_0_bits_wdata       (_multiDeq_io_deq_0_bits_wdata),
    .io_deq_0_bits_request_id  (_multiDeq_io_deq_0_bits_request_id),
    .io_deq_1_ready            (_optimizers_1_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_1_valid            (_multiDeq_io_deq_1_valid),
    .io_deq_1_bits_rd_en       (_multiDeq_io_deq_1_bits_rd_en),
    .io_deq_1_bits_wr_en       (_multiDeq_io_deq_1_bits_wr_en),
    .io_deq_1_bits_addr        (_multiDeq_io_deq_1_bits_addr),
    .io_deq_1_bits_wdata       (_multiDeq_io_deq_1_bits_wdata),
    .io_deq_1_bits_request_id  (_multiDeq_io_deq_1_bits_request_id),
    .io_deq_2_ready            (_optimizers_2_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_2_valid            (_multiDeq_io_deq_2_valid),
    .io_deq_2_bits_rd_en       (_multiDeq_io_deq_2_bits_rd_en),
    .io_deq_2_bits_wr_en       (_multiDeq_io_deq_2_bits_wr_en),
    .io_deq_2_bits_addr        (_multiDeq_io_deq_2_bits_addr),
    .io_deq_2_bits_wdata       (_multiDeq_io_deq_2_bits_wdata),
    .io_deq_2_bits_request_id  (_multiDeq_io_deq_2_bits_request_id),
    .io_deq_3_ready            (_optimizers_3_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_3_valid            (_multiDeq_io_deq_3_valid),
    .io_deq_3_bits_rd_en       (_multiDeq_io_deq_3_bits_rd_en),
    .io_deq_3_bits_wr_en       (_multiDeq_io_deq_3_bits_wr_en),
    .io_deq_3_bits_addr        (_multiDeq_io_deq_3_bits_addr),
    .io_deq_3_bits_wdata       (_multiDeq_io_deq_3_bits_wdata),
    .io_deq_3_bits_request_id  (_multiDeq_io_deq_3_bits_request_id),
    .io_deq_4_ready            (_optimizers_4_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_4_valid            (_multiDeq_io_deq_4_valid),
    .io_deq_4_bits_rd_en       (_multiDeq_io_deq_4_bits_rd_en),
    .io_deq_4_bits_wr_en       (_multiDeq_io_deq_4_bits_wr_en),
    .io_deq_4_bits_addr        (_multiDeq_io_deq_4_bits_addr),
    .io_deq_4_bits_wdata       (_multiDeq_io_deq_4_bits_wdata),
    .io_deq_4_bits_request_id  (_multiDeq_io_deq_4_bits_request_id),
    .io_deq_5_ready            (_optimizers_5_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_5_valid            (_multiDeq_io_deq_5_valid),
    .io_deq_5_bits_rd_en       (_multiDeq_io_deq_5_bits_rd_en),
    .io_deq_5_bits_wr_en       (_multiDeq_io_deq_5_bits_wr_en),
    .io_deq_5_bits_addr        (_multiDeq_io_deq_5_bits_addr),
    .io_deq_5_bits_wdata       (_multiDeq_io_deq_5_bits_wdata),
    .io_deq_5_bits_request_id  (_multiDeq_io_deq_5_bits_request_id),
    .io_deq_6_ready            (_optimizers_6_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_6_valid            (_multiDeq_io_deq_6_valid),
    .io_deq_6_bits_rd_en       (_multiDeq_io_deq_6_bits_rd_en),
    .io_deq_6_bits_wr_en       (_multiDeq_io_deq_6_bits_wr_en),
    .io_deq_6_bits_addr        (_multiDeq_io_deq_6_bits_addr),
    .io_deq_6_bits_wdata       (_multiDeq_io_deq_6_bits_wdata),
    .io_deq_6_bits_request_id  (_multiDeq_io_deq_6_bits_request_id),
    .io_deq_7_ready            (_optimizers_7_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_7_valid            (_multiDeq_io_deq_7_valid),
    .io_deq_7_bits_rd_en       (_multiDeq_io_deq_7_bits_rd_en),
    .io_deq_7_bits_wr_en       (_multiDeq_io_deq_7_bits_wr_en),
    .io_deq_7_bits_addr        (_multiDeq_io_deq_7_bits_addr),
    .io_deq_7_bits_wdata       (_multiDeq_io_deq_7_bits_wdata),
    .io_deq_7_bits_request_id  (_multiDeq_io_deq_7_bits_request_id),
    .io_deq_8_ready            (_optimizers_8_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_8_valid            (_multiDeq_io_deq_8_valid),
    .io_deq_8_bits_rd_en       (_multiDeq_io_deq_8_bits_rd_en),
    .io_deq_8_bits_wr_en       (_multiDeq_io_deq_8_bits_wr_en),
    .io_deq_8_bits_addr        (_multiDeq_io_deq_8_bits_addr),
    .io_deq_8_bits_wdata       (_multiDeq_io_deq_8_bits_wdata),
    .io_deq_8_bits_request_id  (_multiDeq_io_deq_8_bits_request_id),
    .io_deq_9_ready            (_optimizers_9_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_9_valid            (_multiDeq_io_deq_9_valid),
    .io_deq_9_bits_rd_en       (_multiDeq_io_deq_9_bits_rd_en),
    .io_deq_9_bits_wr_en       (_multiDeq_io_deq_9_bits_wr_en),
    .io_deq_9_bits_addr        (_multiDeq_io_deq_9_bits_addr),
    .io_deq_9_bits_wdata       (_multiDeq_io_deq_9_bits_wdata),
    .io_deq_9_bits_request_id  (_multiDeq_io_deq_9_bits_request_id),
    .io_deq_10_ready           (_optimizers_10_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_10_valid           (_multiDeq_io_deq_10_valid),
    .io_deq_10_bits_rd_en      (_multiDeq_io_deq_10_bits_rd_en),
    .io_deq_10_bits_wr_en      (_multiDeq_io_deq_10_bits_wr_en),
    .io_deq_10_bits_addr       (_multiDeq_io_deq_10_bits_addr),
    .io_deq_10_bits_wdata      (_multiDeq_io_deq_10_bits_wdata),
    .io_deq_10_bits_request_id (_multiDeq_io_deq_10_bits_request_id),
    .io_deq_11_ready           (_optimizers_11_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_11_valid           (_multiDeq_io_deq_11_valid),
    .io_deq_11_bits_rd_en      (_multiDeq_io_deq_11_bits_rd_en),
    .io_deq_11_bits_wr_en      (_multiDeq_io_deq_11_bits_wr_en),
    .io_deq_11_bits_addr       (_multiDeq_io_deq_11_bits_addr),
    .io_deq_11_bits_wdata      (_multiDeq_io_deq_11_bits_wdata),
    .io_deq_11_bits_request_id (_multiDeq_io_deq_11_bits_request_id),
    .io_deq_12_ready           (_optimizers_12_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_12_valid           (_multiDeq_io_deq_12_valid),
    .io_deq_12_bits_rd_en      (_multiDeq_io_deq_12_bits_rd_en),
    .io_deq_12_bits_wr_en      (_multiDeq_io_deq_12_bits_wr_en),
    .io_deq_12_bits_addr       (_multiDeq_io_deq_12_bits_addr),
    .io_deq_12_bits_wdata      (_multiDeq_io_deq_12_bits_wdata),
    .io_deq_12_bits_request_id (_multiDeq_io_deq_12_bits_request_id),
    .io_deq_13_ready           (_optimizers_13_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_13_valid           (_multiDeq_io_deq_13_valid),
    .io_deq_13_bits_rd_en      (_multiDeq_io_deq_13_bits_rd_en),
    .io_deq_13_bits_wr_en      (_multiDeq_io_deq_13_bits_wr_en),
    .io_deq_13_bits_addr       (_multiDeq_io_deq_13_bits_addr),
    .io_deq_13_bits_wdata      (_multiDeq_io_deq_13_bits_wdata),
    .io_deq_13_bits_request_id (_multiDeq_io_deq_13_bits_request_id),
    .io_deq_14_ready           (_optimizers_14_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_14_valid           (_multiDeq_io_deq_14_valid),
    .io_deq_14_bits_rd_en      (_multiDeq_io_deq_14_bits_rd_en),
    .io_deq_14_bits_wr_en      (_multiDeq_io_deq_14_bits_wr_en),
    .io_deq_14_bits_addr       (_multiDeq_io_deq_14_bits_addr),
    .io_deq_14_bits_wdata      (_multiDeq_io_deq_14_bits_wdata),
    .io_deq_14_bits_request_id (_multiDeq_io_deq_14_bits_request_id),
    .io_deq_15_ready           (_optimizers_15_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_15_valid           (_multiDeq_io_deq_15_valid),
    .io_deq_15_bits_rd_en      (_multiDeq_io_deq_15_bits_rd_en),
    .io_deq_15_bits_wr_en      (_multiDeq_io_deq_15_bits_wr_en),
    .io_deq_15_bits_addr       (_multiDeq_io_deq_15_bits_addr),
    .io_deq_15_bits_wdata      (_multiDeq_io_deq_15_bits_wdata),
    .io_deq_15_bits_request_id (_multiDeq_io_deq_15_bits_request_id),
    .io_deq_16_ready           (_optimizers_16_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_16_valid           (_multiDeq_io_deq_16_valid),
    .io_deq_16_bits_rd_en      (_multiDeq_io_deq_16_bits_rd_en),
    .io_deq_16_bits_wr_en      (_multiDeq_io_deq_16_bits_wr_en),
    .io_deq_16_bits_addr       (_multiDeq_io_deq_16_bits_addr),
    .io_deq_16_bits_wdata      (_multiDeq_io_deq_16_bits_wdata),
    .io_deq_16_bits_request_id (_multiDeq_io_deq_16_bits_request_id),
    .io_deq_17_ready           (_optimizers_17_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_17_valid           (_multiDeq_io_deq_17_valid),
    .io_deq_17_bits_rd_en      (_multiDeq_io_deq_17_bits_rd_en),
    .io_deq_17_bits_wr_en      (_multiDeq_io_deq_17_bits_wr_en),
    .io_deq_17_bits_addr       (_multiDeq_io_deq_17_bits_addr),
    .io_deq_17_bits_wdata      (_multiDeq_io_deq_17_bits_wdata),
    .io_deq_17_bits_request_id (_multiDeq_io_deq_17_bits_request_id),
    .io_deq_18_ready           (_optimizers_18_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_18_valid           (_multiDeq_io_deq_18_valid),
    .io_deq_18_bits_rd_en      (_multiDeq_io_deq_18_bits_rd_en),
    .io_deq_18_bits_wr_en      (_multiDeq_io_deq_18_bits_wr_en),
    .io_deq_18_bits_addr       (_multiDeq_io_deq_18_bits_addr),
    .io_deq_18_bits_wdata      (_multiDeq_io_deq_18_bits_wdata),
    .io_deq_18_bits_request_id (_multiDeq_io_deq_18_bits_request_id),
    .io_deq_19_ready           (_optimizers_19_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_19_valid           (_multiDeq_io_deq_19_valid),
    .io_deq_19_bits_rd_en      (_multiDeq_io_deq_19_bits_rd_en),
    .io_deq_19_bits_wr_en      (_multiDeq_io_deq_19_bits_wr_en),
    .io_deq_19_bits_addr       (_multiDeq_io_deq_19_bits_addr),
    .io_deq_19_bits_wdata      (_multiDeq_io_deq_19_bits_wdata),
    .io_deq_19_bits_request_id (_multiDeq_io_deq_19_bits_request_id),
    .io_deq_20_ready           (_optimizers_20_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_20_valid           (_multiDeq_io_deq_20_valid),
    .io_deq_20_bits_rd_en      (_multiDeq_io_deq_20_bits_rd_en),
    .io_deq_20_bits_wr_en      (_multiDeq_io_deq_20_bits_wr_en),
    .io_deq_20_bits_addr       (_multiDeq_io_deq_20_bits_addr),
    .io_deq_20_bits_wdata      (_multiDeq_io_deq_20_bits_wdata),
    .io_deq_20_bits_request_id (_multiDeq_io_deq_20_bits_request_id),
    .io_deq_21_ready           (_optimizers_21_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_21_valid           (_multiDeq_io_deq_21_valid),
    .io_deq_21_bits_rd_en      (_multiDeq_io_deq_21_bits_rd_en),
    .io_deq_21_bits_wr_en      (_multiDeq_io_deq_21_bits_wr_en),
    .io_deq_21_bits_addr       (_multiDeq_io_deq_21_bits_addr),
    .io_deq_21_bits_wdata      (_multiDeq_io_deq_21_bits_wdata),
    .io_deq_21_bits_request_id (_multiDeq_io_deq_21_bits_request_id),
    .io_deq_22_ready           (_optimizers_22_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_22_valid           (_multiDeq_io_deq_22_valid),
    .io_deq_22_bits_rd_en      (_multiDeq_io_deq_22_bits_rd_en),
    .io_deq_22_bits_wr_en      (_multiDeq_io_deq_22_bits_wr_en),
    .io_deq_22_bits_addr       (_multiDeq_io_deq_22_bits_addr),
    .io_deq_22_bits_wdata      (_multiDeq_io_deq_22_bits_wdata),
    .io_deq_22_bits_request_id (_multiDeq_io_deq_22_bits_request_id),
    .io_deq_23_ready           (_optimizers_23_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_23_valid           (_multiDeq_io_deq_23_valid),
    .io_deq_23_bits_rd_en      (_multiDeq_io_deq_23_bits_rd_en),
    .io_deq_23_bits_wr_en      (_multiDeq_io_deq_23_bits_wr_en),
    .io_deq_23_bits_addr       (_multiDeq_io_deq_23_bits_addr),
    .io_deq_23_bits_wdata      (_multiDeq_io_deq_23_bits_wdata),
    .io_deq_23_bits_request_id (_multiDeq_io_deq_23_bits_request_id),
    .io_deq_24_ready           (_optimizers_24_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_24_valid           (_multiDeq_io_deq_24_valid),
    .io_deq_24_bits_rd_en      (_multiDeq_io_deq_24_bits_rd_en),
    .io_deq_24_bits_wr_en      (_multiDeq_io_deq_24_bits_wr_en),
    .io_deq_24_bits_addr       (_multiDeq_io_deq_24_bits_addr),
    .io_deq_24_bits_wdata      (_multiDeq_io_deq_24_bits_wdata),
    .io_deq_24_bits_request_id (_multiDeq_io_deq_24_bits_request_id),
    .io_deq_25_ready           (_optimizers_25_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_25_valid           (_multiDeq_io_deq_25_valid),
    .io_deq_25_bits_rd_en      (_multiDeq_io_deq_25_bits_rd_en),
    .io_deq_25_bits_wr_en      (_multiDeq_io_deq_25_bits_wr_en),
    .io_deq_25_bits_addr       (_multiDeq_io_deq_25_bits_addr),
    .io_deq_25_bits_wdata      (_multiDeq_io_deq_25_bits_wdata),
    .io_deq_25_bits_request_id (_multiDeq_io_deq_25_bits_request_id),
    .io_deq_26_ready           (_optimizers_26_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_26_valid           (_multiDeq_io_deq_26_valid),
    .io_deq_26_bits_rd_en      (_multiDeq_io_deq_26_bits_rd_en),
    .io_deq_26_bits_wr_en      (_multiDeq_io_deq_26_bits_wr_en),
    .io_deq_26_bits_addr       (_multiDeq_io_deq_26_bits_addr),
    .io_deq_26_bits_wdata      (_multiDeq_io_deq_26_bits_wdata),
    .io_deq_26_bits_request_id (_multiDeq_io_deq_26_bits_request_id),
    .io_deq_27_ready           (_optimizers_27_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_27_valid           (_multiDeq_io_deq_27_valid),
    .io_deq_27_bits_rd_en      (_multiDeq_io_deq_27_bits_rd_en),
    .io_deq_27_bits_wr_en      (_multiDeq_io_deq_27_bits_wr_en),
    .io_deq_27_bits_addr       (_multiDeq_io_deq_27_bits_addr),
    .io_deq_27_bits_wdata      (_multiDeq_io_deq_27_bits_wdata),
    .io_deq_27_bits_request_id (_multiDeq_io_deq_27_bits_request_id),
    .io_deq_28_ready           (_optimizers_28_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_28_valid           (_multiDeq_io_deq_28_valid),
    .io_deq_28_bits_rd_en      (_multiDeq_io_deq_28_bits_rd_en),
    .io_deq_28_bits_wr_en      (_multiDeq_io_deq_28_bits_wr_en),
    .io_deq_28_bits_addr       (_multiDeq_io_deq_28_bits_addr),
    .io_deq_28_bits_wdata      (_multiDeq_io_deq_28_bits_wdata),
    .io_deq_28_bits_request_id (_multiDeq_io_deq_28_bits_request_id),
    .io_deq_29_ready           (_optimizers_29_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_29_valid           (_multiDeq_io_deq_29_valid),
    .io_deq_29_bits_rd_en      (_multiDeq_io_deq_29_bits_rd_en),
    .io_deq_29_bits_wr_en      (_multiDeq_io_deq_29_bits_wr_en),
    .io_deq_29_bits_addr       (_multiDeq_io_deq_29_bits_addr),
    .io_deq_29_bits_wdata      (_multiDeq_io_deq_29_bits_wdata),
    .io_deq_29_bits_request_id (_multiDeq_io_deq_29_bits_request_id),
    .io_deq_30_ready           (_optimizers_30_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_30_valid           (_multiDeq_io_deq_30_valid),
    .io_deq_30_bits_rd_en      (_multiDeq_io_deq_30_bits_rd_en),
    .io_deq_30_bits_wr_en      (_multiDeq_io_deq_30_bits_wr_en),
    .io_deq_30_bits_addr       (_multiDeq_io_deq_30_bits_addr),
    .io_deq_30_bits_wdata      (_multiDeq_io_deq_30_bits_wdata),
    .io_deq_30_bits_request_id (_multiDeq_io_deq_30_bits_request_id),
    .io_deq_31_ready           (_optimizers_31_io_in_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_deq_31_valid           (_multiDeq_io_deq_31_valid),
    .io_deq_31_bits_rd_en      (_multiDeq_io_deq_31_bits_rd_en),
    .io_deq_31_bits_wr_en      (_multiDeq_io_deq_31_bits_wr_en),
    .io_deq_31_bits_addr       (_multiDeq_io_deq_31_bits_addr),
    .io_deq_31_bits_wdata      (_multiDeq_io_deq_31_bits_wdata),
    .io_deq_31_bits_request_id (_multiDeq_io_deq_31_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
  FsmRequestOptimizer optimizers_0 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_0_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_0_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_0_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_0_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_0_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_0_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_0_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_0_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_0_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_0_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_0_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_0_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_0_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_0_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_0_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_0_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_0_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_0_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_0_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_0)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_1 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_1_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_1_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_1_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_1_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_1_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_1_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_1_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_1_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_1_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_1_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_1_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_1_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_1_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_1_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_1_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_1_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_1_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_1_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_1_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_1_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_1)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_2 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_2_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_2_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_2_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_2_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_2_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_2_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_2_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_2_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_2_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_2_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_2_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_2_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_2_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_2_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_2_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_2_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_2_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_2_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_2_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_2_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_2_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_2)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_3 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_3_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_3_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_3_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_3_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_3_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_3_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_3_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_3_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_3_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_3_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_3_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_3_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_3_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_3_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_3_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_3_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_3_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_3_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_3_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_3_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_3_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_3)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_4 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_4_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_4_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_4_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_4_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_4_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_4_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_4_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_4_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_4_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_4_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_4_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_4_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_4_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_4_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_4_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_4_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_4_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_4_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_4_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_4_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_4_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_4)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_5 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_5_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_5_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_5_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_5_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_5_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_5_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_5_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_5_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_5_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_5_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_5_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_5_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_5_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_5_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_5_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_5_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_5_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_5_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_5_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_5_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_5_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_5)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_6 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_6_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_6_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_6_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_6_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_6_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_6_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_6_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_6_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_6_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_6_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_6_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_6_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_6_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_6_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_6_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_6_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_6_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_6_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_6_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_6_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_6_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_6)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_7 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_7_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_7_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_7_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_7_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_7_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_7_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_7_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_7_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_7_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_7_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_7_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_7_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_7_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_7_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_7_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_7_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_7_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_7_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_7_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_7_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_7_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_7)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_8 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_8_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_8_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_8_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_8_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_8_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_8_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_8_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_8_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_8_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_8_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_8_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_8_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_8_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_8_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_8_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_8_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_8_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_8_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_8_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_8_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_8_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_8)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_9 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_9_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_9_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_9_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_9_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_9_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_9_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_9_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_9_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_9_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_9_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_9_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_9_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_9_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_9_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_9_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_9_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_9_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_9_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_9_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_9_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_9_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_9)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_10 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_10_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_10_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_10_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_10_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_10_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_10_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_10_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_10_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_10_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_10_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_10_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_10_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_10_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_10_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_10_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_10_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_10_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_10_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_10_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_10_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_10_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_10)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_11 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_11_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_11_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_11_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_11_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_11_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_11_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_11_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_11_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_11_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_11_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_11_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_11_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_11_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_11_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_11_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_11_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_11_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_11_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_11_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_11_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_11_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_11)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_12 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_12_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_12_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_12_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_12_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_12_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_12_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_12_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_12_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_12_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_12_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_12_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_12_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_12_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_12_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_12_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_12_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_12_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_12_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_12_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_12_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_12_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_12)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_13 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_13_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_13_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_13_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_13_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_13_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_13_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_13_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_13_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_13_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_13_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_13_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_13_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_13_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_13_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_13_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_13_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_13_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_13_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_13_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_13_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_13_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_13)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_14 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_14_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_14_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_14_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_14_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_14_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_14_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_14_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_14_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_14_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_14_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_14_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_14_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_14_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_14_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_14_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_14_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_14_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_14_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_14_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_14_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_14_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_14)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_15 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_15_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_15_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_15_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_15_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_15_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_15_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_15_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_15_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_15_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_15_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_15_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_15_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_15_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_15_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_15_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_15_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_15_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_15_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_15_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_15_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_15_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_15)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_16 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_16_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_16_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_16_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_16_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_16_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_16_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_16_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_16_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_16_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_16_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_16_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_16_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_16_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_16_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_16_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_16_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_16_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_16_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_16_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_16_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_16_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_16)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_17 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_17_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_17_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_17_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_17_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_17_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_17_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_17_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_17_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_17_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_17_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_17_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_17_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_17_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_17_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_17_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_17_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_17_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_17_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_17_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_17_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_17_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_17)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_18 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_18_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_18_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_18_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_18_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_18_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_18_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_18_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_18_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_18_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_18_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_18_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_18_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_18_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_18_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_18_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_18_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_18_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_18_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_18_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_18_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_18_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_18)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_19 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_19_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_19_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_19_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_19_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_19_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_19_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_19_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_19_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_19_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_19_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_19_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_19_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_19_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_19_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_19_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_19_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_19_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_19_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_19_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_19_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_19_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_19)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_20 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_20_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_20_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_20_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_20_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_20_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_20_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_20_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_20_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_20_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_20_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_20_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_20_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_20_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_20_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_20_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_20_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_20_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_20_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_20_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_20_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_20_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_20)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_21 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_21_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_21_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_21_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_21_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_21_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_21_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_21_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_21_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_21_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_21_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_21_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_21_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_21_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_21_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_21_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_21_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_21_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_21_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_21_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_21_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_21_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_21)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_22 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_22_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_22_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_22_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_22_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_22_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_22_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_22_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_22_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_22_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_22_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_22_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_22_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_22_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_22_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_22_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_22_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_22_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_22_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_22_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_22_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_22_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_22)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_23 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_23_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_23_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_23_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_23_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_23_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_23_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_23_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_23_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_23_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_23_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_23_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_23_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_23_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_23_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_23_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_23_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_23_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_23_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_23_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_23_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_23_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_23)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_24 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_24_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_24_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_24_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_24_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_24_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_24_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_24_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_24_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_24_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_24_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_24_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_24_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_24_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_24_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_24_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_24_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_24_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_24_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_24_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_24_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_24_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_24)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_25 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_25_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_25_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_25_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_25_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_25_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_25_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_25_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_25_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_25_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_25_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_25_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_25_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_25_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_25_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_25_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_25_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_25_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_25_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_25_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_25_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_25_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_25)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_26 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_26_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_26_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_26_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_26_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_26_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_26_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_26_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_26_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_26_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_26_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_26_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_26_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_26_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_26_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_26_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_26_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_26_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_26_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_26_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_26_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_26_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_26)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_27 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_27_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_27_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_27_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_27_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_27_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_27_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_27_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_27_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_27_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_27_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_27_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_27_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_27_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_27_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_27_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_27_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_27_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_27_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_27_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_27_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_27_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_27)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_28 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_28_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_28_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_28_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_28_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_28_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_28_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_28_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_28_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_28_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_28_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_28_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_28_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_28_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_28_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_28_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_28_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_28_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_28_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_28_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_28_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_28_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_28)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_29 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_29_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_29_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_29_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_29_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_29_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_29_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_29_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_29_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_29_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_29_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_29_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_29_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_29_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_29_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_29_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_29_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_29_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_29_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_29_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_29_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_29_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_29)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_30 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_30_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_30_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_30_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_30_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_30_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_30_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_30_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_30_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_30_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_30_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_30_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_30_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_30_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_30_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_30_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_30_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_30_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_30_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_30_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_30_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_30_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_30)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  FsmRequestOptimizer optimizers_31 (	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_optimizers_31_io_in_ready),
    .io_in_valid                (_multiDeq_io_deq_31_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_rd_en           (_multiDeq_io_deq_31_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wr_en           (_multiDeq_io_deq_31_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_addr            (_multiDeq_io_deq_31_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_wdata           (_multiDeq_io_deq_31_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_in_bits_request_id      (_multiDeq_io_deq_31_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:53:24]
    .io_outReq_ready            (_MemoryControllerFSM_31_io_req_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_outReq_valid            (_optimizers_31_io_outReq_valid),
    .io_outReq_bits_rd_en       (_optimizers_31_io_outReq_bits_rd_en),
    .io_outReq_bits_wr_en       (_optimizers_31_io_outReq_bits_wr_en),
    .io_outReq_bits_addr        (_optimizers_31_io_outReq_bits_addr),
    .io_outReq_bits_wdata       (_optimizers_31_io_outReq_bits_wdata),
    .io_outReq_bits_request_id  (_optimizers_31_io_outReq_bits_request_id),
    .io_outResp_ready           (_optRespArb_io_in_31_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_outResp_valid           (_optimizers_31_io_outResp_valid),
    .io_outResp_bits_rd_en      (_optimizers_31_io_outResp_bits_rd_en),
    .io_outResp_bits_addr       (_optimizers_31_io_outResp_bits_addr),
    .io_outResp_bits_wdata      (_optimizers_31_io_outResp_bits_wdata),
    .io_outResp_bits_data       (_optimizers_31_io_outResp_bits_data),
    .io_outResp_bits_request_id (_optimizers_31_io_outResp_bits_request_id),
    .io_bufCount                (io_fsmReqQueueCounts_31)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
  RRArbiter_7 cmdArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .clock                    (clock),
    .io_in_0_ready            (_cmdArb_io_in_0_ready),
    .io_in_0_valid            (_MemoryControllerFSM_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_addr        (_MemoryControllerFSM_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_data        (_MemoryControllerFSM_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_cs          (_MemoryControllerFSM_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_ras         (_MemoryControllerFSM_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_cas         (_MemoryControllerFSM_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_we          (_MemoryControllerFSM_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_request_id  (_MemoryControllerFSM_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_ready            (_cmdArb_io_in_1_ready),
    .io_in_1_valid            (_MemoryControllerFSM_1_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_addr        (_MemoryControllerFSM_1_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_data        (_MemoryControllerFSM_1_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_cs          (_MemoryControllerFSM_1_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_ras         (_MemoryControllerFSM_1_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_cas         (_MemoryControllerFSM_1_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_we          (_MemoryControllerFSM_1_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_request_id  (_MemoryControllerFSM_1_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_ready            (_cmdArb_io_in_2_ready),
    .io_in_2_valid            (_MemoryControllerFSM_2_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_addr        (_MemoryControllerFSM_2_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_data        (_MemoryControllerFSM_2_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_cs          (_MemoryControllerFSM_2_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_ras         (_MemoryControllerFSM_2_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_cas         (_MemoryControllerFSM_2_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_we          (_MemoryControllerFSM_2_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_request_id  (_MemoryControllerFSM_2_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_ready            (_cmdArb_io_in_3_ready),
    .io_in_3_valid            (_MemoryControllerFSM_3_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_addr        (_MemoryControllerFSM_3_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_data        (_MemoryControllerFSM_3_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_cs          (_MemoryControllerFSM_3_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_ras         (_MemoryControllerFSM_3_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_cas         (_MemoryControllerFSM_3_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_we          (_MemoryControllerFSM_3_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_request_id  (_MemoryControllerFSM_3_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_ready            (_cmdArb_io_in_4_ready),
    .io_in_4_valid            (_MemoryControllerFSM_4_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_addr        (_MemoryControllerFSM_4_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_data        (_MemoryControllerFSM_4_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_cs          (_MemoryControllerFSM_4_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_ras         (_MemoryControllerFSM_4_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_cas         (_MemoryControllerFSM_4_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_we          (_MemoryControllerFSM_4_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_request_id  (_MemoryControllerFSM_4_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_ready            (_cmdArb_io_in_5_ready),
    .io_in_5_valid            (_MemoryControllerFSM_5_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_addr        (_MemoryControllerFSM_5_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_data        (_MemoryControllerFSM_5_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_cs          (_MemoryControllerFSM_5_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_ras         (_MemoryControllerFSM_5_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_cas         (_MemoryControllerFSM_5_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_we          (_MemoryControllerFSM_5_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_request_id  (_MemoryControllerFSM_5_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_ready            (_cmdArb_io_in_6_ready),
    .io_in_6_valid            (_MemoryControllerFSM_6_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_addr        (_MemoryControllerFSM_6_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_data        (_MemoryControllerFSM_6_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_cs          (_MemoryControllerFSM_6_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_ras         (_MemoryControllerFSM_6_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_cas         (_MemoryControllerFSM_6_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_we          (_MemoryControllerFSM_6_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_request_id  (_MemoryControllerFSM_6_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_ready            (_cmdArb_io_in_7_ready),
    .io_in_7_valid            (_MemoryControllerFSM_7_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_addr        (_MemoryControllerFSM_7_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_data        (_MemoryControllerFSM_7_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_cs          (_MemoryControllerFSM_7_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_ras         (_MemoryControllerFSM_7_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_cas         (_MemoryControllerFSM_7_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_we          (_MemoryControllerFSM_7_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_request_id  (_MemoryControllerFSM_7_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_ready            (_cmdArb_io_in_8_ready),
    .io_in_8_valid            (_MemoryControllerFSM_8_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_addr        (_MemoryControllerFSM_8_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_data        (_MemoryControllerFSM_8_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_cs          (_MemoryControllerFSM_8_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_ras         (_MemoryControllerFSM_8_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_cas         (_MemoryControllerFSM_8_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_we          (_MemoryControllerFSM_8_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_request_id  (_MemoryControllerFSM_8_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_ready            (_cmdArb_io_in_9_ready),
    .io_in_9_valid            (_MemoryControllerFSM_9_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_addr        (_MemoryControllerFSM_9_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_data        (_MemoryControllerFSM_9_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_cs          (_MemoryControllerFSM_9_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_ras         (_MemoryControllerFSM_9_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_cas         (_MemoryControllerFSM_9_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_we          (_MemoryControllerFSM_9_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_request_id  (_MemoryControllerFSM_9_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_ready           (_cmdArb_io_in_10_ready),
    .io_in_10_valid           (_MemoryControllerFSM_10_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_addr       (_MemoryControllerFSM_10_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_data       (_MemoryControllerFSM_10_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_cs         (_MemoryControllerFSM_10_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_ras        (_MemoryControllerFSM_10_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_cas        (_MemoryControllerFSM_10_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_we         (_MemoryControllerFSM_10_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_request_id (_MemoryControllerFSM_10_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_ready           (_cmdArb_io_in_11_ready),
    .io_in_11_valid           (_MemoryControllerFSM_11_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_addr       (_MemoryControllerFSM_11_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_data       (_MemoryControllerFSM_11_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_cs         (_MemoryControllerFSM_11_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_ras        (_MemoryControllerFSM_11_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_cas        (_MemoryControllerFSM_11_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_we         (_MemoryControllerFSM_11_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_request_id (_MemoryControllerFSM_11_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_ready           (_cmdArb_io_in_12_ready),
    .io_in_12_valid           (_MemoryControllerFSM_12_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_addr       (_MemoryControllerFSM_12_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_data       (_MemoryControllerFSM_12_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_cs         (_MemoryControllerFSM_12_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_ras        (_MemoryControllerFSM_12_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_cas        (_MemoryControllerFSM_12_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_we         (_MemoryControllerFSM_12_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_request_id (_MemoryControllerFSM_12_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_ready           (_cmdArb_io_in_13_ready),
    .io_in_13_valid           (_MemoryControllerFSM_13_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_addr       (_MemoryControllerFSM_13_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_data       (_MemoryControllerFSM_13_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_cs         (_MemoryControllerFSM_13_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_ras        (_MemoryControllerFSM_13_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_cas        (_MemoryControllerFSM_13_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_we         (_MemoryControllerFSM_13_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_request_id (_MemoryControllerFSM_13_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_ready           (_cmdArb_io_in_14_ready),
    .io_in_14_valid           (_MemoryControllerFSM_14_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_addr       (_MemoryControllerFSM_14_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_data       (_MemoryControllerFSM_14_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_cs         (_MemoryControllerFSM_14_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_ras        (_MemoryControllerFSM_14_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_cas        (_MemoryControllerFSM_14_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_we         (_MemoryControllerFSM_14_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_request_id (_MemoryControllerFSM_14_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_ready           (_cmdArb_io_in_15_ready),
    .io_in_15_valid           (_MemoryControllerFSM_15_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_addr       (_MemoryControllerFSM_15_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_data       (_MemoryControllerFSM_15_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_cs         (_MemoryControllerFSM_15_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_ras        (_MemoryControllerFSM_15_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_cas        (_MemoryControllerFSM_15_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_we         (_MemoryControllerFSM_15_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_request_id (_MemoryControllerFSM_15_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_ready           (_cmdArb_io_in_16_ready),
    .io_in_16_valid           (_MemoryControllerFSM_16_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_addr       (_MemoryControllerFSM_16_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_data       (_MemoryControllerFSM_16_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_cs         (_MemoryControllerFSM_16_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_ras        (_MemoryControllerFSM_16_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_cas        (_MemoryControllerFSM_16_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_we         (_MemoryControllerFSM_16_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_request_id (_MemoryControllerFSM_16_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_ready           (_cmdArb_io_in_17_ready),
    .io_in_17_valid           (_MemoryControllerFSM_17_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_addr       (_MemoryControllerFSM_17_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_data       (_MemoryControllerFSM_17_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_cs         (_MemoryControllerFSM_17_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_ras        (_MemoryControllerFSM_17_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_cas        (_MemoryControllerFSM_17_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_we         (_MemoryControllerFSM_17_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_request_id (_MemoryControllerFSM_17_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_ready           (_cmdArb_io_in_18_ready),
    .io_in_18_valid           (_MemoryControllerFSM_18_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_addr       (_MemoryControllerFSM_18_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_data       (_MemoryControllerFSM_18_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_cs         (_MemoryControllerFSM_18_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_ras        (_MemoryControllerFSM_18_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_cas        (_MemoryControllerFSM_18_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_we         (_MemoryControllerFSM_18_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_request_id (_MemoryControllerFSM_18_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_ready           (_cmdArb_io_in_19_ready),
    .io_in_19_valid           (_MemoryControllerFSM_19_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_addr       (_MemoryControllerFSM_19_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_data       (_MemoryControllerFSM_19_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_cs         (_MemoryControllerFSM_19_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_ras        (_MemoryControllerFSM_19_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_cas        (_MemoryControllerFSM_19_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_we         (_MemoryControllerFSM_19_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_request_id (_MemoryControllerFSM_19_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_ready           (_cmdArb_io_in_20_ready),
    .io_in_20_valid           (_MemoryControllerFSM_20_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_addr       (_MemoryControllerFSM_20_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_data       (_MemoryControllerFSM_20_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_cs         (_MemoryControllerFSM_20_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_ras        (_MemoryControllerFSM_20_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_cas        (_MemoryControllerFSM_20_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_we         (_MemoryControllerFSM_20_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_request_id (_MemoryControllerFSM_20_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_ready           (_cmdArb_io_in_21_ready),
    .io_in_21_valid           (_MemoryControllerFSM_21_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_addr       (_MemoryControllerFSM_21_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_data       (_MemoryControllerFSM_21_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_cs         (_MemoryControllerFSM_21_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_ras        (_MemoryControllerFSM_21_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_cas        (_MemoryControllerFSM_21_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_we         (_MemoryControllerFSM_21_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_request_id (_MemoryControllerFSM_21_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_ready           (_cmdArb_io_in_22_ready),
    .io_in_22_valid           (_MemoryControllerFSM_22_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_addr       (_MemoryControllerFSM_22_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_data       (_MemoryControllerFSM_22_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_cs         (_MemoryControllerFSM_22_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_ras        (_MemoryControllerFSM_22_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_cas        (_MemoryControllerFSM_22_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_we         (_MemoryControllerFSM_22_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_request_id (_MemoryControllerFSM_22_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_ready           (_cmdArb_io_in_23_ready),
    .io_in_23_valid           (_MemoryControllerFSM_23_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_addr       (_MemoryControllerFSM_23_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_data       (_MemoryControllerFSM_23_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_cs         (_MemoryControllerFSM_23_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_ras        (_MemoryControllerFSM_23_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_cas        (_MemoryControllerFSM_23_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_we         (_MemoryControllerFSM_23_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_request_id (_MemoryControllerFSM_23_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_ready           (_cmdArb_io_in_24_ready),
    .io_in_24_valid           (_MemoryControllerFSM_24_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_addr       (_MemoryControllerFSM_24_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_data       (_MemoryControllerFSM_24_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_cs         (_MemoryControllerFSM_24_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_ras        (_MemoryControllerFSM_24_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_cas        (_MemoryControllerFSM_24_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_we         (_MemoryControllerFSM_24_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_request_id (_MemoryControllerFSM_24_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_ready           (_cmdArb_io_in_25_ready),
    .io_in_25_valid           (_MemoryControllerFSM_25_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_addr       (_MemoryControllerFSM_25_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_data       (_MemoryControllerFSM_25_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_cs         (_MemoryControllerFSM_25_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_ras        (_MemoryControllerFSM_25_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_cas        (_MemoryControllerFSM_25_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_we         (_MemoryControllerFSM_25_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_request_id (_MemoryControllerFSM_25_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_ready           (_cmdArb_io_in_26_ready),
    .io_in_26_valid           (_MemoryControllerFSM_26_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_addr       (_MemoryControllerFSM_26_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_data       (_MemoryControllerFSM_26_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_cs         (_MemoryControllerFSM_26_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_ras        (_MemoryControllerFSM_26_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_cas        (_MemoryControllerFSM_26_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_we         (_MemoryControllerFSM_26_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_request_id (_MemoryControllerFSM_26_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_ready           (_cmdArb_io_in_27_ready),
    .io_in_27_valid           (_MemoryControllerFSM_27_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_addr       (_MemoryControllerFSM_27_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_data       (_MemoryControllerFSM_27_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_cs         (_MemoryControllerFSM_27_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_ras        (_MemoryControllerFSM_27_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_cas        (_MemoryControllerFSM_27_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_we         (_MemoryControllerFSM_27_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_request_id (_MemoryControllerFSM_27_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_ready           (_cmdArb_io_in_28_ready),
    .io_in_28_valid           (_MemoryControllerFSM_28_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_addr       (_MemoryControllerFSM_28_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_data       (_MemoryControllerFSM_28_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_cs         (_MemoryControllerFSM_28_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_ras        (_MemoryControllerFSM_28_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_cas        (_MemoryControllerFSM_28_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_we         (_MemoryControllerFSM_28_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_request_id (_MemoryControllerFSM_28_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_ready           (_cmdArb_io_in_29_ready),
    .io_in_29_valid           (_MemoryControllerFSM_29_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_addr       (_MemoryControllerFSM_29_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_data       (_MemoryControllerFSM_29_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_cs         (_MemoryControllerFSM_29_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_ras        (_MemoryControllerFSM_29_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_cas        (_MemoryControllerFSM_29_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_we         (_MemoryControllerFSM_29_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_request_id (_MemoryControllerFSM_29_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_ready           (_cmdArb_io_in_30_ready),
    .io_in_30_valid           (_MemoryControllerFSM_30_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_addr       (_MemoryControllerFSM_30_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_data       (_MemoryControllerFSM_30_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_cs         (_MemoryControllerFSM_30_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_ras        (_MemoryControllerFSM_30_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_cas        (_MemoryControllerFSM_30_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_we         (_MemoryControllerFSM_30_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_request_id (_MemoryControllerFSM_30_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_ready           (_cmdArb_io_in_31_ready),
    .io_in_31_valid           (_MemoryControllerFSM_31_io_cmdOut_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_addr       (_MemoryControllerFSM_31_io_cmdOut_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_data       (_MemoryControllerFSM_31_io_cmdOut_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_cs         (_MemoryControllerFSM_31_io_cmdOut_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_ras        (_MemoryControllerFSM_31_io_cmdOut_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_cas        (_MemoryControllerFSM_31_io_cmdOut_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_we         (_MemoryControllerFSM_31_io_cmdOut_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_request_id (_MemoryControllerFSM_31_io_cmdOut_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_out_ready             (_cmdQueue_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:37:24]
    .io_out_valid             (_cmdArb_io_out_valid),
    .io_out_bits_addr         (_cmdArb_io_out_bits_addr),
    .io_out_bits_data         (_cmdArb_io_out_bits_data),
    .io_out_bits_cs           (_cmdArb_io_out_bits_cs),
    .io_out_bits_ras          (_cmdArb_io_out_bits_ras),
    .io_out_bits_cas          (_cmdArb_io_out_bits_cas),
    .io_out_bits_we           (_cmdArb_io_out_bits_we),
    .io_out_bits_request_id   (_cmdArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
  AddressDecoder respDecoder (	// @[src/main/scala/memctrl/controller/MemoryController.scala:76:27]
    .io_addr           (io_phyResp_bits_addr),
    .io_bankIndex      (_respDecoder_io_bankIndex),
    .io_bankGroupIndex (_respDecoder_io_bankGroupIndex),
    .io_rankIndex      (_respDecoder_io_rankIndex)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:76:27]
  RRArbiter_8 fsmRespArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .clock                    (clock),
    .io_in_0_ready            (_fsmRespArb_io_in_0_ready),
    .io_in_0_valid            (_MemoryControllerFSM_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_rd_en       (_MemoryControllerFSM_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_wr_en       (_MemoryControllerFSM_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_addr        (_MemoryControllerFSM_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_wdata       (_MemoryControllerFSM_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_data        (_MemoryControllerFSM_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_0_bits_request_id  (_MemoryControllerFSM_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_ready            (_fsmRespArb_io_in_1_ready),
    .io_in_1_valid            (_MemoryControllerFSM_1_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_rd_en       (_MemoryControllerFSM_1_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_wr_en       (_MemoryControllerFSM_1_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_addr        (_MemoryControllerFSM_1_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_wdata       (_MemoryControllerFSM_1_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_data        (_MemoryControllerFSM_1_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_1_bits_request_id  (_MemoryControllerFSM_1_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_ready            (_fsmRespArb_io_in_2_ready),
    .io_in_2_valid            (_MemoryControllerFSM_2_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_rd_en       (_MemoryControllerFSM_2_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_wr_en       (_MemoryControllerFSM_2_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_addr        (_MemoryControllerFSM_2_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_wdata       (_MemoryControllerFSM_2_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_data        (_MemoryControllerFSM_2_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_2_bits_request_id  (_MemoryControllerFSM_2_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_ready            (_fsmRespArb_io_in_3_ready),
    .io_in_3_valid            (_MemoryControllerFSM_3_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_rd_en       (_MemoryControllerFSM_3_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_wr_en       (_MemoryControllerFSM_3_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_addr        (_MemoryControllerFSM_3_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_wdata       (_MemoryControllerFSM_3_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_data        (_MemoryControllerFSM_3_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_3_bits_request_id  (_MemoryControllerFSM_3_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_ready            (_fsmRespArb_io_in_4_ready),
    .io_in_4_valid            (_MemoryControllerFSM_4_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_rd_en       (_MemoryControllerFSM_4_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_wr_en       (_MemoryControllerFSM_4_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_addr        (_MemoryControllerFSM_4_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_wdata       (_MemoryControllerFSM_4_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_data        (_MemoryControllerFSM_4_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_4_bits_request_id  (_MemoryControllerFSM_4_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_ready            (_fsmRespArb_io_in_5_ready),
    .io_in_5_valid            (_MemoryControllerFSM_5_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_rd_en       (_MemoryControllerFSM_5_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_wr_en       (_MemoryControllerFSM_5_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_addr        (_MemoryControllerFSM_5_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_wdata       (_MemoryControllerFSM_5_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_data        (_MemoryControllerFSM_5_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_5_bits_request_id  (_MemoryControllerFSM_5_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_ready            (_fsmRespArb_io_in_6_ready),
    .io_in_6_valid            (_MemoryControllerFSM_6_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_rd_en       (_MemoryControllerFSM_6_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_wr_en       (_MemoryControllerFSM_6_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_addr        (_MemoryControllerFSM_6_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_wdata       (_MemoryControllerFSM_6_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_data        (_MemoryControllerFSM_6_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_6_bits_request_id  (_MemoryControllerFSM_6_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_ready            (_fsmRespArb_io_in_7_ready),
    .io_in_7_valid            (_MemoryControllerFSM_7_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_rd_en       (_MemoryControllerFSM_7_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_wr_en       (_MemoryControllerFSM_7_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_addr        (_MemoryControllerFSM_7_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_wdata       (_MemoryControllerFSM_7_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_data        (_MemoryControllerFSM_7_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_7_bits_request_id  (_MemoryControllerFSM_7_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_ready            (_fsmRespArb_io_in_8_ready),
    .io_in_8_valid            (_MemoryControllerFSM_8_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_rd_en       (_MemoryControllerFSM_8_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_wr_en       (_MemoryControllerFSM_8_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_addr        (_MemoryControllerFSM_8_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_wdata       (_MemoryControllerFSM_8_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_data        (_MemoryControllerFSM_8_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_8_bits_request_id  (_MemoryControllerFSM_8_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_ready            (_fsmRespArb_io_in_9_ready),
    .io_in_9_valid            (_MemoryControllerFSM_9_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_rd_en       (_MemoryControllerFSM_9_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_wr_en       (_MemoryControllerFSM_9_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_addr        (_MemoryControllerFSM_9_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_wdata       (_MemoryControllerFSM_9_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_data        (_MemoryControllerFSM_9_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_9_bits_request_id  (_MemoryControllerFSM_9_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_ready           (_fsmRespArb_io_in_10_ready),
    .io_in_10_valid           (_MemoryControllerFSM_10_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_rd_en      (_MemoryControllerFSM_10_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_wr_en      (_MemoryControllerFSM_10_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_addr       (_MemoryControllerFSM_10_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_wdata      (_MemoryControllerFSM_10_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_data       (_MemoryControllerFSM_10_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_10_bits_request_id (_MemoryControllerFSM_10_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_ready           (_fsmRespArb_io_in_11_ready),
    .io_in_11_valid           (_MemoryControllerFSM_11_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_rd_en      (_MemoryControllerFSM_11_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_wr_en      (_MemoryControllerFSM_11_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_addr       (_MemoryControllerFSM_11_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_wdata      (_MemoryControllerFSM_11_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_data       (_MemoryControllerFSM_11_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_11_bits_request_id (_MemoryControllerFSM_11_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_ready           (_fsmRespArb_io_in_12_ready),
    .io_in_12_valid           (_MemoryControllerFSM_12_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_rd_en      (_MemoryControllerFSM_12_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_wr_en      (_MemoryControllerFSM_12_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_addr       (_MemoryControllerFSM_12_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_wdata      (_MemoryControllerFSM_12_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_data       (_MemoryControllerFSM_12_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_12_bits_request_id (_MemoryControllerFSM_12_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_ready           (_fsmRespArb_io_in_13_ready),
    .io_in_13_valid           (_MemoryControllerFSM_13_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_rd_en      (_MemoryControllerFSM_13_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_wr_en      (_MemoryControllerFSM_13_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_addr       (_MemoryControllerFSM_13_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_wdata      (_MemoryControllerFSM_13_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_data       (_MemoryControllerFSM_13_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_13_bits_request_id (_MemoryControllerFSM_13_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_ready           (_fsmRespArb_io_in_14_ready),
    .io_in_14_valid           (_MemoryControllerFSM_14_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_rd_en      (_MemoryControllerFSM_14_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_wr_en      (_MemoryControllerFSM_14_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_addr       (_MemoryControllerFSM_14_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_wdata      (_MemoryControllerFSM_14_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_data       (_MemoryControllerFSM_14_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_14_bits_request_id (_MemoryControllerFSM_14_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_ready           (_fsmRespArb_io_in_15_ready),
    .io_in_15_valid           (_MemoryControllerFSM_15_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_rd_en      (_MemoryControllerFSM_15_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_wr_en      (_MemoryControllerFSM_15_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_addr       (_MemoryControllerFSM_15_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_wdata      (_MemoryControllerFSM_15_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_data       (_MemoryControllerFSM_15_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_15_bits_request_id (_MemoryControllerFSM_15_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_ready           (_fsmRespArb_io_in_16_ready),
    .io_in_16_valid           (_MemoryControllerFSM_16_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_rd_en      (_MemoryControllerFSM_16_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_wr_en      (_MemoryControllerFSM_16_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_addr       (_MemoryControllerFSM_16_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_wdata      (_MemoryControllerFSM_16_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_data       (_MemoryControllerFSM_16_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_16_bits_request_id (_MemoryControllerFSM_16_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_ready           (_fsmRespArb_io_in_17_ready),
    .io_in_17_valid           (_MemoryControllerFSM_17_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_rd_en      (_MemoryControllerFSM_17_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_wr_en      (_MemoryControllerFSM_17_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_addr       (_MemoryControllerFSM_17_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_wdata      (_MemoryControllerFSM_17_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_data       (_MemoryControllerFSM_17_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_17_bits_request_id (_MemoryControllerFSM_17_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_ready           (_fsmRespArb_io_in_18_ready),
    .io_in_18_valid           (_MemoryControllerFSM_18_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_rd_en      (_MemoryControllerFSM_18_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_wr_en      (_MemoryControllerFSM_18_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_addr       (_MemoryControllerFSM_18_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_wdata      (_MemoryControllerFSM_18_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_data       (_MemoryControllerFSM_18_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_18_bits_request_id (_MemoryControllerFSM_18_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_ready           (_fsmRespArb_io_in_19_ready),
    .io_in_19_valid           (_MemoryControllerFSM_19_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_rd_en      (_MemoryControllerFSM_19_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_wr_en      (_MemoryControllerFSM_19_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_addr       (_MemoryControllerFSM_19_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_wdata      (_MemoryControllerFSM_19_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_data       (_MemoryControllerFSM_19_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_19_bits_request_id (_MemoryControllerFSM_19_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_ready           (_fsmRespArb_io_in_20_ready),
    .io_in_20_valid           (_MemoryControllerFSM_20_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_rd_en      (_MemoryControllerFSM_20_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_wr_en      (_MemoryControllerFSM_20_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_addr       (_MemoryControllerFSM_20_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_wdata      (_MemoryControllerFSM_20_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_data       (_MemoryControllerFSM_20_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_20_bits_request_id (_MemoryControllerFSM_20_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_ready           (_fsmRespArb_io_in_21_ready),
    .io_in_21_valid           (_MemoryControllerFSM_21_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_rd_en      (_MemoryControllerFSM_21_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_wr_en      (_MemoryControllerFSM_21_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_addr       (_MemoryControllerFSM_21_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_wdata      (_MemoryControllerFSM_21_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_data       (_MemoryControllerFSM_21_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_21_bits_request_id (_MemoryControllerFSM_21_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_ready           (_fsmRespArb_io_in_22_ready),
    .io_in_22_valid           (_MemoryControllerFSM_22_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_rd_en      (_MemoryControllerFSM_22_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_wr_en      (_MemoryControllerFSM_22_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_addr       (_MemoryControllerFSM_22_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_wdata      (_MemoryControllerFSM_22_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_data       (_MemoryControllerFSM_22_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_22_bits_request_id (_MemoryControllerFSM_22_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_ready           (_fsmRespArb_io_in_23_ready),
    .io_in_23_valid           (_MemoryControllerFSM_23_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_rd_en      (_MemoryControllerFSM_23_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_wr_en      (_MemoryControllerFSM_23_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_addr       (_MemoryControllerFSM_23_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_wdata      (_MemoryControllerFSM_23_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_data       (_MemoryControllerFSM_23_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_23_bits_request_id (_MemoryControllerFSM_23_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_ready           (_fsmRespArb_io_in_24_ready),
    .io_in_24_valid           (_MemoryControllerFSM_24_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_rd_en      (_MemoryControllerFSM_24_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_wr_en      (_MemoryControllerFSM_24_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_addr       (_MemoryControllerFSM_24_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_wdata      (_MemoryControllerFSM_24_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_data       (_MemoryControllerFSM_24_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_24_bits_request_id (_MemoryControllerFSM_24_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_ready           (_fsmRespArb_io_in_25_ready),
    .io_in_25_valid           (_MemoryControllerFSM_25_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_rd_en      (_MemoryControllerFSM_25_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_wr_en      (_MemoryControllerFSM_25_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_addr       (_MemoryControllerFSM_25_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_wdata      (_MemoryControllerFSM_25_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_data       (_MemoryControllerFSM_25_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_25_bits_request_id (_MemoryControllerFSM_25_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_ready           (_fsmRespArb_io_in_26_ready),
    .io_in_26_valid           (_MemoryControllerFSM_26_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_rd_en      (_MemoryControllerFSM_26_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_wr_en      (_MemoryControllerFSM_26_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_addr       (_MemoryControllerFSM_26_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_wdata      (_MemoryControllerFSM_26_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_data       (_MemoryControllerFSM_26_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_26_bits_request_id (_MemoryControllerFSM_26_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_ready           (_fsmRespArb_io_in_27_ready),
    .io_in_27_valid           (_MemoryControllerFSM_27_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_rd_en      (_MemoryControllerFSM_27_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_wr_en      (_MemoryControllerFSM_27_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_addr       (_MemoryControllerFSM_27_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_wdata      (_MemoryControllerFSM_27_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_data       (_MemoryControllerFSM_27_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_27_bits_request_id (_MemoryControllerFSM_27_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_ready           (_fsmRespArb_io_in_28_ready),
    .io_in_28_valid           (_MemoryControllerFSM_28_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_rd_en      (_MemoryControllerFSM_28_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_wr_en      (_MemoryControllerFSM_28_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_addr       (_MemoryControllerFSM_28_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_wdata      (_MemoryControllerFSM_28_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_data       (_MemoryControllerFSM_28_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_28_bits_request_id (_MemoryControllerFSM_28_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_ready           (_fsmRespArb_io_in_29_ready),
    .io_in_29_valid           (_MemoryControllerFSM_29_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_rd_en      (_MemoryControllerFSM_29_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_wr_en      (_MemoryControllerFSM_29_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_addr       (_MemoryControllerFSM_29_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_wdata      (_MemoryControllerFSM_29_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_data       (_MemoryControllerFSM_29_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_29_bits_request_id (_MemoryControllerFSM_29_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_ready           (_fsmRespArb_io_in_30_ready),
    .io_in_30_valid           (_MemoryControllerFSM_30_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_rd_en      (_MemoryControllerFSM_30_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_wr_en      (_MemoryControllerFSM_30_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_addr       (_MemoryControllerFSM_30_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_wdata      (_MemoryControllerFSM_30_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_data       (_MemoryControllerFSM_30_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_30_bits_request_id (_MemoryControllerFSM_30_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_ready           (_fsmRespArb_io_in_31_ready),
    .io_in_31_valid           (_MemoryControllerFSM_31_io_resp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_rd_en      (_MemoryControllerFSM_31_io_resp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_wr_en      (_MemoryControllerFSM_31_io_resp_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_addr       (_MemoryControllerFSM_31_io_resp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_wdata      (_MemoryControllerFSM_31_io_resp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_data       (_MemoryControllerFSM_31_io_resp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_in_31_bits_request_id (_MemoryControllerFSM_31_io_resp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:49:11]
    .io_out_ready             (_finalArb_io_in_1_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_out_valid             (_fsmRespArb_io_out_valid),
    .io_out_bits_rd_en        (_fsmRespArb_io_out_bits_rd_en),
    .io_out_bits_wr_en        (_fsmRespArb_io_out_bits_wr_en),
    .io_out_bits_addr         (_fsmRespArb_io_out_bits_addr),
    .io_out_bits_wdata        (_fsmRespArb_io_out_bits_wdata),
    .io_out_bits_data         (_fsmRespArb_io_out_bits_data),
    .io_out_bits_request_id   (_fsmRespArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
  RRArbiter_8 optRespArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .clock                    (clock),
    .io_in_0_ready            (_optRespArb_io_in_0_ready),
    .io_in_0_valid            (_optimizers_0_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_0_bits_rd_en       (_optimizers_0_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_0_bits_wr_en       (1'h0),
    .io_in_0_bits_addr        (_optimizers_0_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_0_bits_wdata       (_optimizers_0_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_0_bits_data        (_optimizers_0_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_0_bits_request_id  (_optimizers_0_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_1_ready            (_optRespArb_io_in_1_ready),
    .io_in_1_valid            (_optimizers_1_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_1_bits_rd_en       (_optimizers_1_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_1_bits_wr_en       (1'h0),
    .io_in_1_bits_addr        (_optimizers_1_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_1_bits_wdata       (_optimizers_1_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_1_bits_data        (_optimizers_1_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_1_bits_request_id  (_optimizers_1_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_2_ready            (_optRespArb_io_in_2_ready),
    .io_in_2_valid            (_optimizers_2_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_2_bits_rd_en       (_optimizers_2_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_2_bits_wr_en       (1'h0),
    .io_in_2_bits_addr        (_optimizers_2_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_2_bits_wdata       (_optimizers_2_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_2_bits_data        (_optimizers_2_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_2_bits_request_id  (_optimizers_2_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_3_ready            (_optRespArb_io_in_3_ready),
    .io_in_3_valid            (_optimizers_3_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_3_bits_rd_en       (_optimizers_3_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_3_bits_wr_en       (1'h0),
    .io_in_3_bits_addr        (_optimizers_3_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_3_bits_wdata       (_optimizers_3_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_3_bits_data        (_optimizers_3_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_3_bits_request_id  (_optimizers_3_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_4_ready            (_optRespArb_io_in_4_ready),
    .io_in_4_valid            (_optimizers_4_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_4_bits_rd_en       (_optimizers_4_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_4_bits_wr_en       (1'h0),
    .io_in_4_bits_addr        (_optimizers_4_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_4_bits_wdata       (_optimizers_4_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_4_bits_data        (_optimizers_4_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_4_bits_request_id  (_optimizers_4_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_5_ready            (_optRespArb_io_in_5_ready),
    .io_in_5_valid            (_optimizers_5_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_5_bits_rd_en       (_optimizers_5_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_5_bits_wr_en       (1'h0),
    .io_in_5_bits_addr        (_optimizers_5_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_5_bits_wdata       (_optimizers_5_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_5_bits_data        (_optimizers_5_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_5_bits_request_id  (_optimizers_5_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_6_ready            (_optRespArb_io_in_6_ready),
    .io_in_6_valid            (_optimizers_6_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_6_bits_rd_en       (_optimizers_6_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_6_bits_wr_en       (1'h0),
    .io_in_6_bits_addr        (_optimizers_6_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_6_bits_wdata       (_optimizers_6_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_6_bits_data        (_optimizers_6_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_6_bits_request_id  (_optimizers_6_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_7_ready            (_optRespArb_io_in_7_ready),
    .io_in_7_valid            (_optimizers_7_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_7_bits_rd_en       (_optimizers_7_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_7_bits_wr_en       (1'h0),
    .io_in_7_bits_addr        (_optimizers_7_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_7_bits_wdata       (_optimizers_7_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_7_bits_data        (_optimizers_7_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_7_bits_request_id  (_optimizers_7_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_8_ready            (_optRespArb_io_in_8_ready),
    .io_in_8_valid            (_optimizers_8_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_8_bits_rd_en       (_optimizers_8_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_8_bits_wr_en       (1'h0),
    .io_in_8_bits_addr        (_optimizers_8_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_8_bits_wdata       (_optimizers_8_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_8_bits_data        (_optimizers_8_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_8_bits_request_id  (_optimizers_8_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_9_ready            (_optRespArb_io_in_9_ready),
    .io_in_9_valid            (_optimizers_9_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_9_bits_rd_en       (_optimizers_9_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_9_bits_wr_en       (1'h0),
    .io_in_9_bits_addr        (_optimizers_9_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_9_bits_wdata       (_optimizers_9_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_9_bits_data        (_optimizers_9_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_9_bits_request_id  (_optimizers_9_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_10_ready           (_optRespArb_io_in_10_ready),
    .io_in_10_valid           (_optimizers_10_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_10_bits_rd_en      (_optimizers_10_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_10_bits_wr_en      (1'h0),
    .io_in_10_bits_addr       (_optimizers_10_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_10_bits_wdata      (_optimizers_10_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_10_bits_data       (_optimizers_10_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_10_bits_request_id (_optimizers_10_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_11_ready           (_optRespArb_io_in_11_ready),
    .io_in_11_valid           (_optimizers_11_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_11_bits_rd_en      (_optimizers_11_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_11_bits_wr_en      (1'h0),
    .io_in_11_bits_addr       (_optimizers_11_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_11_bits_wdata      (_optimizers_11_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_11_bits_data       (_optimizers_11_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_11_bits_request_id (_optimizers_11_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_12_ready           (_optRespArb_io_in_12_ready),
    .io_in_12_valid           (_optimizers_12_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_12_bits_rd_en      (_optimizers_12_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_12_bits_wr_en      (1'h0),
    .io_in_12_bits_addr       (_optimizers_12_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_12_bits_wdata      (_optimizers_12_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_12_bits_data       (_optimizers_12_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_12_bits_request_id (_optimizers_12_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_13_ready           (_optRespArb_io_in_13_ready),
    .io_in_13_valid           (_optimizers_13_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_13_bits_rd_en      (_optimizers_13_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_13_bits_wr_en      (1'h0),
    .io_in_13_bits_addr       (_optimizers_13_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_13_bits_wdata      (_optimizers_13_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_13_bits_data       (_optimizers_13_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_13_bits_request_id (_optimizers_13_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_14_ready           (_optRespArb_io_in_14_ready),
    .io_in_14_valid           (_optimizers_14_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_14_bits_rd_en      (_optimizers_14_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_14_bits_wr_en      (1'h0),
    .io_in_14_bits_addr       (_optimizers_14_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_14_bits_wdata      (_optimizers_14_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_14_bits_data       (_optimizers_14_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_14_bits_request_id (_optimizers_14_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_15_ready           (_optRespArb_io_in_15_ready),
    .io_in_15_valid           (_optimizers_15_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_15_bits_rd_en      (_optimizers_15_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_15_bits_wr_en      (1'h0),
    .io_in_15_bits_addr       (_optimizers_15_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_15_bits_wdata      (_optimizers_15_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_15_bits_data       (_optimizers_15_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_15_bits_request_id (_optimizers_15_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_16_ready           (_optRespArb_io_in_16_ready),
    .io_in_16_valid           (_optimizers_16_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_16_bits_rd_en      (_optimizers_16_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_16_bits_wr_en      (1'h0),
    .io_in_16_bits_addr       (_optimizers_16_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_16_bits_wdata      (_optimizers_16_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_16_bits_data       (_optimizers_16_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_16_bits_request_id (_optimizers_16_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_17_ready           (_optRespArb_io_in_17_ready),
    .io_in_17_valid           (_optimizers_17_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_17_bits_rd_en      (_optimizers_17_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_17_bits_wr_en      (1'h0),
    .io_in_17_bits_addr       (_optimizers_17_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_17_bits_wdata      (_optimizers_17_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_17_bits_data       (_optimizers_17_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_17_bits_request_id (_optimizers_17_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_18_ready           (_optRespArb_io_in_18_ready),
    .io_in_18_valid           (_optimizers_18_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_18_bits_rd_en      (_optimizers_18_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_18_bits_wr_en      (1'h0),
    .io_in_18_bits_addr       (_optimizers_18_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_18_bits_wdata      (_optimizers_18_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_18_bits_data       (_optimizers_18_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_18_bits_request_id (_optimizers_18_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_19_ready           (_optRespArb_io_in_19_ready),
    .io_in_19_valid           (_optimizers_19_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_19_bits_rd_en      (_optimizers_19_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_19_bits_wr_en      (1'h0),
    .io_in_19_bits_addr       (_optimizers_19_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_19_bits_wdata      (_optimizers_19_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_19_bits_data       (_optimizers_19_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_19_bits_request_id (_optimizers_19_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_20_ready           (_optRespArb_io_in_20_ready),
    .io_in_20_valid           (_optimizers_20_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_20_bits_rd_en      (_optimizers_20_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_20_bits_wr_en      (1'h0),
    .io_in_20_bits_addr       (_optimizers_20_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_20_bits_wdata      (_optimizers_20_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_20_bits_data       (_optimizers_20_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_20_bits_request_id (_optimizers_20_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_21_ready           (_optRespArb_io_in_21_ready),
    .io_in_21_valid           (_optimizers_21_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_21_bits_rd_en      (_optimizers_21_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_21_bits_wr_en      (1'h0),
    .io_in_21_bits_addr       (_optimizers_21_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_21_bits_wdata      (_optimizers_21_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_21_bits_data       (_optimizers_21_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_21_bits_request_id (_optimizers_21_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_22_ready           (_optRespArb_io_in_22_ready),
    .io_in_22_valid           (_optimizers_22_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_22_bits_rd_en      (_optimizers_22_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_22_bits_wr_en      (1'h0),
    .io_in_22_bits_addr       (_optimizers_22_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_22_bits_wdata      (_optimizers_22_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_22_bits_data       (_optimizers_22_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_22_bits_request_id (_optimizers_22_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_23_ready           (_optRespArb_io_in_23_ready),
    .io_in_23_valid           (_optimizers_23_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_23_bits_rd_en      (_optimizers_23_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_23_bits_wr_en      (1'h0),
    .io_in_23_bits_addr       (_optimizers_23_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_23_bits_wdata      (_optimizers_23_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_23_bits_data       (_optimizers_23_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_23_bits_request_id (_optimizers_23_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_24_ready           (_optRespArb_io_in_24_ready),
    .io_in_24_valid           (_optimizers_24_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_24_bits_rd_en      (_optimizers_24_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_24_bits_wr_en      (1'h0),
    .io_in_24_bits_addr       (_optimizers_24_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_24_bits_wdata      (_optimizers_24_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_24_bits_data       (_optimizers_24_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_24_bits_request_id (_optimizers_24_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_25_ready           (_optRespArb_io_in_25_ready),
    .io_in_25_valid           (_optimizers_25_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_25_bits_rd_en      (_optimizers_25_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_25_bits_wr_en      (1'h0),
    .io_in_25_bits_addr       (_optimizers_25_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_25_bits_wdata      (_optimizers_25_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_25_bits_data       (_optimizers_25_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_25_bits_request_id (_optimizers_25_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_26_ready           (_optRespArb_io_in_26_ready),
    .io_in_26_valid           (_optimizers_26_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_26_bits_rd_en      (_optimizers_26_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_26_bits_wr_en      (1'h0),
    .io_in_26_bits_addr       (_optimizers_26_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_26_bits_wdata      (_optimizers_26_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_26_bits_data       (_optimizers_26_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_26_bits_request_id (_optimizers_26_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_27_ready           (_optRespArb_io_in_27_ready),
    .io_in_27_valid           (_optimizers_27_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_27_bits_rd_en      (_optimizers_27_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_27_bits_wr_en      (1'h0),
    .io_in_27_bits_addr       (_optimizers_27_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_27_bits_wdata      (_optimizers_27_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_27_bits_data       (_optimizers_27_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_27_bits_request_id (_optimizers_27_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_28_ready           (_optRespArb_io_in_28_ready),
    .io_in_28_valid           (_optimizers_28_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_28_bits_rd_en      (_optimizers_28_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_28_bits_wr_en      (1'h0),
    .io_in_28_bits_addr       (_optimizers_28_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_28_bits_wdata      (_optimizers_28_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_28_bits_data       (_optimizers_28_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_28_bits_request_id (_optimizers_28_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_29_ready           (_optRespArb_io_in_29_ready),
    .io_in_29_valid           (_optimizers_29_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_29_bits_rd_en      (_optimizers_29_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_29_bits_wr_en      (1'h0),
    .io_in_29_bits_addr       (_optimizers_29_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_29_bits_wdata      (_optimizers_29_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_29_bits_data       (_optimizers_29_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_29_bits_request_id (_optimizers_29_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_30_ready           (_optRespArb_io_in_30_ready),
    .io_in_30_valid           (_optimizers_30_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_30_bits_rd_en      (_optimizers_30_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_30_bits_wr_en      (1'h0),
    .io_in_30_bits_addr       (_optimizers_30_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_30_bits_wdata      (_optimizers_30_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_30_bits_data       (_optimizers_30_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_30_bits_request_id (_optimizers_30_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_31_ready           (_optRespArb_io_in_31_ready),
    .io_in_31_valid           (_optimizers_31_io_outResp_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_31_bits_rd_en      (_optimizers_31_io_outResp_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_31_bits_wr_en      (1'h0),
    .io_in_31_bits_addr       (_optimizers_31_io_outResp_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_31_bits_wdata      (_optimizers_31_io_outResp_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_31_bits_data       (_optimizers_31_io_outResp_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_in_31_bits_request_id (_optimizers_31_io_outResp_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:58:21]
    .io_out_ready             (_finalArb_io_in_0_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_out_valid             (_optRespArb_io_out_valid),
    .io_out_bits_rd_en        (_optRespArb_io_out_bits_rd_en),
    .io_out_bits_wr_en        (_optRespArb_io_out_bits_wr_en),
    .io_out_bits_addr         (_optRespArb_io_out_bits_addr),
    .io_out_bits_wdata        (_optRespArb_io_out_bits_wdata),
    .io_out_bits_data         (_optRespArb_io_out_bits_data),
    .io_out_bits_request_id   (_optRespArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
  Arbiter2_ControllerResponse finalArb (	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
    .io_in_0_ready           (_finalArb_io_in_0_ready),
    .io_in_0_valid           (_optRespArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_in_0_bits_rd_en      (_optRespArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_in_0_bits_wr_en      (_optRespArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_in_0_bits_addr       (_optRespArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_in_0_bits_wdata      (_optRespArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_in_0_bits_data       (_optRespArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_in_0_bits_request_id (_optRespArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:96:26]
    .io_in_1_ready           (_finalArb_io_in_1_ready),
    .io_in_1_valid           (_fsmRespArb_io_out_valid),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_in_1_bits_rd_en      (_fsmRespArb_io_out_bits_rd_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_in_1_bits_wr_en      (_fsmRespArb_io_out_bits_wr_en),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_in_1_bits_addr       (_fsmRespArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_in_1_bits_wdata      (_fsmRespArb_io_out_bits_wdata),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_in_1_bits_data       (_fsmRespArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_in_1_bits_request_id (_fsmRespArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:91:26]
    .io_out_ready            (_respQueue_io_enq_ready),	// @[src/main/scala/memctrl/controller/MemoryController.scala:30:25]
    .io_out_valid            (_finalArb_io_out_valid),
    .io_out_bits_rd_en       (_finalArb_io_out_bits_rd_en),
    .io_out_bits_wr_en       (_finalArb_io_out_bits_wr_en),
    .io_out_bits_addr        (_finalArb_io_out_bits_addr),
    .io_out_bits_wdata       (_finalArb_io_out_bits_wdata),
    .io_out_bits_data        (_finalArb_io_out_bits_data),
    .io_out_bits_request_id  (_finalArb_io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:102:24]
  CommandQueuePerformanceStatistics tracker (	// @[src/main/scala/memctrl/controller/MemoryController.scala:112:25]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (_cmdQueue_io_enq_ready & _cmdArb_io_out_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/memctrl/controller/MemoryController.scala:37:24, :69:22]
    .io_in_bits_addr        (_cmdArb_io_out_bits_addr),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_in_bits_data        (_cmdArb_io_out_bits_data),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_in_bits_cs          (_cmdArb_io_out_bits_cs),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_in_bits_ras         (_cmdArb_io_out_bits_ras),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_in_bits_cas         (_cmdArb_io_out_bits_cas),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_in_bits_we          (_cmdArb_io_out_bits_we),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_in_bits_request_id  (_cmdArb_io_out_bits_request_id),	// @[src/main/scala/memctrl/controller/MemoryController.scala:69:22]
    .io_out_fire            (io_phyResp_valid),
    .io_out_bits_addr       (io_phyResp_bits_addr),
    .io_out_bits_data       (io_phyResp_bits_data),
    .io_out_bits_request_id (io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/controller/MemoryController.scala:112:25]
  assign io_rankState_0 =
    _io_rankState_0_T_27 < _MemoryControllerFSM_15_io_stateOut
      ? _MemoryControllerFSM_15_io_stateOut
      : _io_rankState_0_T_27;	// @[src/main/scala/memctrl/controller/MemoryController.scala:6:7, :49:11, :122:55]
  assign io_rankState_1 =
    _io_rankState_1_T_27 < _MemoryControllerFSM_31_io_stateOut
      ? _MemoryControllerFSM_31_io_stateOut
      : _io_rankState_1_T_27;	// @[src/main/scala/memctrl/controller/MemoryController.scala:6:7, :49:11, :122:55]
  assign io_respQueueCount = {2'h0, _respQueue_io_count};	// @[src/main/scala/memctrl/controller/MemoryController.scala:6:7, :30:25, :34:20]
endmodule

module SystemQueuePerformanceStatistics(	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
  input        clock,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
               reset,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
               io_in_fire,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_in_bits_rd_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_in_bits_wr_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_in_bits_request_id,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
  input        io_out_fire,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_out_bits_rd_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_out_bits_wr_en,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
  input [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
               io_out_bits_request_id	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:62:14]
);

  reg [63:0] cycleCounter;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    if (reset)	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      cycleCounter <= 64'h0;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29]
    else	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      cycleCounter <= cycleCounter + 64'h1;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29, :71:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    initial begin	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
        end	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
        cycleCounter = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7, :70:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:61:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SystemQueuePerformanceStatisticsInput perfIn (	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:74:23]
    .clk         (clock),
    .reset       (reset),
    .req_fire    (io_in_fire),
    .rd_en       (io_in_bits_rd_en),
    .wr_en       (io_in_bits_wr_en),
    .addr        (io_in_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29]
    .request_id  (io_in_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:74:23]
  SystemQueuePerformanceStatisticsOutput perfOut (	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:75:23]
    .clk         (clock),
    .reset       (reset),
    .resp_fire   (io_out_fire),
    .rd_en       (io_out_bits_rd_en),
    .wr_en       (io_out_bits_wr_en),
    .addr        (io_out_bits_addr),
    .globalCycle (cycleCounter),	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:70:29]
    .request_id  (io_out_bits_request_id)
  );	// @[src/main/scala/memctrl/trackers/SystemQueuePerformanceStatistics.scala:75:23]
endmodule

module SingleChannelSystem(	// @[src/main/scala/memctrl/System.scala:27:7]
  input         clock,	// @[src/main/scala/memctrl/System.scala:27:7]
                reset,	// @[src/main/scala/memctrl/System.scala:27:7]
  output        io_in_ready,	// @[src/main/scala/memctrl/System.scala:30:14]
  input         io_in_valid,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:30:14]
  input  [31:0] io_in_bits_addr,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_in_bits_wdata,	// @[src/main/scala/memctrl/System.scala:30:14]
  input         io_out_ready,	// @[src/main/scala/memctrl/System.scala:30:14]
  output        io_out_valid,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_rd_en,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_wr_en,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [31:0] io_out_bits_addr,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_wdata,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_data,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_out_bits_request_id,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [2:0]  io_rankState_0,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_rankState_1,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [3:0]  io_reqQueueCount,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_respQueueCount,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [2:0]  io_fsmReqQueueCounts_0,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_1,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_2,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_3,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_4,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_5,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_6,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_7,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_8,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_9,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_10,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_11,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_12,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_13,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_14,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_15,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_16,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_17,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_18,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_19,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_20,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_21,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_22,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_23,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_24,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_25,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_26,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_27,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_28,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_29,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_30,	// @[src/main/scala/memctrl/System.scala:30:14]
                io_fsmReqQueueCounts_31,	// @[src/main/scala/memctrl/System.scala:30:14]
  output [1:0]  io_activeRanks	// @[src/main/scala/memctrl/System.scala:30:14]
);

  wire        _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_out_bits_request_id;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_valid;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_memCmd_bits_addr;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_memCmd_bits_data;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_cs;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_ras;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_cas;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _memory_controller_io_memCmd_bits_we;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [31:0] _memory_controller_io_memCmd_bits_request_id;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_0;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [2:0]  _memory_controller_io_rankState_1;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [1:0]  _memory_controller_io_reqQueueCount;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_0;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_1;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_2;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_3;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_4;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_5;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_6;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_7;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_8;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_9;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_10;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_11;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_12;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_13;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_14;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_15;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_16;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_17;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_18;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_19;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_20;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_21;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_22;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_23;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_24;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_25;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_26;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_27;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_28;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_29;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_30;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire [5:0]  _memory_controller_io_fsmReqQueueCounts_31;	// @[src/main/scala/memctrl/System.scala:33:33]
  wire        _channel_io_memCmd_ready;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire        _channel_io_phyResp_valid;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire [31:0] _channel_io_phyResp_bits_addr;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire [31:0] _channel_io_phyResp_bits_data;	// @[src/main/scala/memctrl/System.scala:32:23]
  wire [31:0] _channel_io_phyResp_bits_request_id;	// @[src/main/scala/memctrl/System.scala:32:23]
  reg  [31:0] requestId;	// @[src/main/scala/memctrl/System.scala:42:26]
  wire        inputFire = io_in_valid & _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:33:33, :46:33]
  always @(posedge clock) begin	// @[src/main/scala/memctrl/System.scala:27:7]
    if (reset)	// @[src/main/scala/memctrl/System.scala:27:7]
      requestId <= 32'h0;	// @[src/main/scala/memctrl/System.scala:42:26]
    else if (inputFire)	// @[src/main/scala/memctrl/System.scala:46:33]
      requestId <= requestId + 32'h1;	// @[src/main/scala/memctrl/System.scala:42:26, :51:28]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/memctrl/System.scala:27:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/System.scala:27:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/memctrl/System.scala:27:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/scala/memctrl/System.scala:27:7]
    initial begin	// @[src/main/scala/memctrl/System.scala:27:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/System.scala:27:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/memctrl/System.scala:27:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/memctrl/System.scala:27:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/scala/memctrl/System.scala:27:7]
        requestId = _RANDOM[/*Zero width*/ 1'b0];	// @[src/main/scala/memctrl/System.scala:27:7, :42:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/System.scala:27:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/memctrl/System.scala:27:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Channel channel (	// @[src/main/scala/memctrl/System.scala:32:23]
    .clock                      (clock),
    .reset                      (reset),
    .io_memCmd_ready            (_channel_io_memCmd_ready),
    .io_memCmd_valid            (_memory_controller_io_memCmd_valid),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_addr        (_memory_controller_io_memCmd_bits_addr),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_data        (_memory_controller_io_memCmd_bits_data),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_cs          (_memory_controller_io_memCmd_bits_cs),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_ras         (_memory_controller_io_memCmd_bits_ras),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_cas         (_memory_controller_io_memCmd_bits_cas),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_we          (_memory_controller_io_memCmd_bits_we),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_memCmd_bits_request_id  (_memory_controller_io_memCmd_bits_request_id),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_phyResp_valid           (_channel_io_phyResp_valid),
    .io_phyResp_bits_addr       (_channel_io_phyResp_bits_addr),
    .io_phyResp_bits_data       (_channel_io_phyResp_bits_data),
    .io_phyResp_bits_request_id (_channel_io_phyResp_bits_request_id)
  );	// @[src/main/scala/memctrl/System.scala:32:23]
  MultiRankMemoryController memory_controller (	// @[src/main/scala/memctrl/System.scala:33:33]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_ready                (_memory_controller_io_in_ready),
    .io_in_valid                (io_in_valid),
    .io_in_bits_rd_en           (io_in_bits_rd_en),
    .io_in_bits_wr_en           (io_in_bits_wr_en),
    .io_in_bits_addr            (io_in_bits_addr),
    .io_in_bits_wdata           (io_in_bits_wdata),
    .io_in_bits_request_id      (requestId),	// @[src/main/scala/memctrl/System.scala:42:26]
    .io_out_ready               (io_out_ready),
    .io_out_valid               (_memory_controller_io_out_valid),
    .io_out_bits_rd_en          (_memory_controller_io_out_bits_rd_en),
    .io_out_bits_wr_en          (_memory_controller_io_out_bits_wr_en),
    .io_out_bits_addr           (_memory_controller_io_out_bits_addr),
    .io_out_bits_wdata          (io_out_bits_wdata),
    .io_out_bits_data           (io_out_bits_data),
    .io_out_bits_request_id     (_memory_controller_io_out_bits_request_id),
    .io_memCmd_ready            (_channel_io_memCmd_ready),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_memCmd_valid            (_memory_controller_io_memCmd_valid),
    .io_memCmd_bits_addr        (_memory_controller_io_memCmd_bits_addr),
    .io_memCmd_bits_data        (_memory_controller_io_memCmd_bits_data),
    .io_memCmd_bits_cs          (_memory_controller_io_memCmd_bits_cs),
    .io_memCmd_bits_ras         (_memory_controller_io_memCmd_bits_ras),
    .io_memCmd_bits_cas         (_memory_controller_io_memCmd_bits_cas),
    .io_memCmd_bits_we          (_memory_controller_io_memCmd_bits_we),
    .io_memCmd_bits_request_id  (_memory_controller_io_memCmd_bits_request_id),
    .io_phyResp_valid           (_channel_io_phyResp_valid),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_phyResp_bits_addr       (_channel_io_phyResp_bits_addr),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_phyResp_bits_data       (_channel_io_phyResp_bits_data),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_phyResp_bits_request_id (_channel_io_phyResp_bits_request_id),	// @[src/main/scala/memctrl/System.scala:32:23]
    .io_rankState_0             (_memory_controller_io_rankState_0),
    .io_rankState_1             (_memory_controller_io_rankState_1),
    .io_reqQueueCount           (_memory_controller_io_reqQueueCount),
    .io_respQueueCount          (io_respQueueCount),
    .io_fsmReqQueueCounts_0     (_memory_controller_io_fsmReqQueueCounts_0),
    .io_fsmReqQueueCounts_1     (_memory_controller_io_fsmReqQueueCounts_1),
    .io_fsmReqQueueCounts_2     (_memory_controller_io_fsmReqQueueCounts_2),
    .io_fsmReqQueueCounts_3     (_memory_controller_io_fsmReqQueueCounts_3),
    .io_fsmReqQueueCounts_4     (_memory_controller_io_fsmReqQueueCounts_4),
    .io_fsmReqQueueCounts_5     (_memory_controller_io_fsmReqQueueCounts_5),
    .io_fsmReqQueueCounts_6     (_memory_controller_io_fsmReqQueueCounts_6),
    .io_fsmReqQueueCounts_7     (_memory_controller_io_fsmReqQueueCounts_7),
    .io_fsmReqQueueCounts_8     (_memory_controller_io_fsmReqQueueCounts_8),
    .io_fsmReqQueueCounts_9     (_memory_controller_io_fsmReqQueueCounts_9),
    .io_fsmReqQueueCounts_10    (_memory_controller_io_fsmReqQueueCounts_10),
    .io_fsmReqQueueCounts_11    (_memory_controller_io_fsmReqQueueCounts_11),
    .io_fsmReqQueueCounts_12    (_memory_controller_io_fsmReqQueueCounts_12),
    .io_fsmReqQueueCounts_13    (_memory_controller_io_fsmReqQueueCounts_13),
    .io_fsmReqQueueCounts_14    (_memory_controller_io_fsmReqQueueCounts_14),
    .io_fsmReqQueueCounts_15    (_memory_controller_io_fsmReqQueueCounts_15),
    .io_fsmReqQueueCounts_16    (_memory_controller_io_fsmReqQueueCounts_16),
    .io_fsmReqQueueCounts_17    (_memory_controller_io_fsmReqQueueCounts_17),
    .io_fsmReqQueueCounts_18    (_memory_controller_io_fsmReqQueueCounts_18),
    .io_fsmReqQueueCounts_19    (_memory_controller_io_fsmReqQueueCounts_19),
    .io_fsmReqQueueCounts_20    (_memory_controller_io_fsmReqQueueCounts_20),
    .io_fsmReqQueueCounts_21    (_memory_controller_io_fsmReqQueueCounts_21),
    .io_fsmReqQueueCounts_22    (_memory_controller_io_fsmReqQueueCounts_22),
    .io_fsmReqQueueCounts_23    (_memory_controller_io_fsmReqQueueCounts_23),
    .io_fsmReqQueueCounts_24    (_memory_controller_io_fsmReqQueueCounts_24),
    .io_fsmReqQueueCounts_25    (_memory_controller_io_fsmReqQueueCounts_25),
    .io_fsmReqQueueCounts_26    (_memory_controller_io_fsmReqQueueCounts_26),
    .io_fsmReqQueueCounts_27    (_memory_controller_io_fsmReqQueueCounts_27),
    .io_fsmReqQueueCounts_28    (_memory_controller_io_fsmReqQueueCounts_28),
    .io_fsmReqQueueCounts_29    (_memory_controller_io_fsmReqQueueCounts_29),
    .io_fsmReqQueueCounts_30    (_memory_controller_io_fsmReqQueueCounts_30),
    .io_fsmReqQueueCounts_31    (_memory_controller_io_fsmReqQueueCounts_31)
  );	// @[src/main/scala/memctrl/System.scala:33:33]
  SystemQueuePerformanceStatistics perfStats (	// @[src/main/scala/memctrl/System.scala:72:27]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_fire             (inputFire),	// @[src/main/scala/memctrl/System.scala:46:33]
    .io_in_bits_rd_en       (io_in_bits_rd_en),
    .io_in_bits_wr_en       (io_in_bits_wr_en),
    .io_in_bits_addr        (io_in_bits_addr),
    .io_in_bits_request_id  (requestId),	// @[src/main/scala/memctrl/System.scala:42:26]
    .io_out_fire            (_memory_controller_io_out_valid & io_out_ready),	// @[src/main/scala/memctrl/System.scala:33:33, :47:33]
    .io_out_bits_rd_en      (_memory_controller_io_out_bits_rd_en),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_out_bits_wr_en      (_memory_controller_io_out_bits_wr_en),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_out_bits_addr       (_memory_controller_io_out_bits_addr),	// @[src/main/scala/memctrl/System.scala:33:33]
    .io_out_bits_request_id (_memory_controller_io_out_bits_request_id)	// @[src/main/scala/memctrl/System.scala:33:33]
  );	// @[src/main/scala/memctrl/System.scala:72:27]
  assign io_in_ready = _memory_controller_io_in_ready;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_valid = _memory_controller_io_out_valid;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_rd_en = _memory_controller_io_out_bits_rd_en;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_wr_en = _memory_controller_io_out_bits_wr_en;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_addr = _memory_controller_io_out_bits_addr;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_out_bits_request_id = _memory_controller_io_out_bits_request_id;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_0 = _memory_controller_io_rankState_0;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_rankState_1 = _memory_controller_io_rankState_1;	// @[src/main/scala/memctrl/System.scala:27:7, :33:33]
  assign io_reqQueueCount = {2'h0, _memory_controller_io_reqQueueCount};	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :83:20]
  assign io_fsmReqQueueCounts_0 = _memory_controller_io_fsmReqQueueCounts_0[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_1 = _memory_controller_io_fsmReqQueueCounts_1[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_2 = _memory_controller_io_fsmReqQueueCounts_2[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_3 = _memory_controller_io_fsmReqQueueCounts_3[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_4 = _memory_controller_io_fsmReqQueueCounts_4[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_5 = _memory_controller_io_fsmReqQueueCounts_5[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_6 = _memory_controller_io_fsmReqQueueCounts_6[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_7 = _memory_controller_io_fsmReqQueueCounts_7[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_8 = _memory_controller_io_fsmReqQueueCounts_8[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_9 = _memory_controller_io_fsmReqQueueCounts_9[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_10 = _memory_controller_io_fsmReqQueueCounts_10[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_11 = _memory_controller_io_fsmReqQueueCounts_11[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_12 = _memory_controller_io_fsmReqQueueCounts_12[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_13 = _memory_controller_io_fsmReqQueueCounts_13[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_14 = _memory_controller_io_fsmReqQueueCounts_14[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_15 = _memory_controller_io_fsmReqQueueCounts_15[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_16 = _memory_controller_io_fsmReqQueueCounts_16[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_17 = _memory_controller_io_fsmReqQueueCounts_17[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_18 = _memory_controller_io_fsmReqQueueCounts_18[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_19 = _memory_controller_io_fsmReqQueueCounts_19[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_20 = _memory_controller_io_fsmReqQueueCounts_20[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_21 = _memory_controller_io_fsmReqQueueCounts_21[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_22 = _memory_controller_io_fsmReqQueueCounts_22[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_23 = _memory_controller_io_fsmReqQueueCounts_23[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_24 = _memory_controller_io_fsmReqQueueCounts_24[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_25 = _memory_controller_io_fsmReqQueueCounts_25[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_26 = _memory_controller_io_fsmReqQueueCounts_26[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_27 = _memory_controller_io_fsmReqQueueCounts_27[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_28 = _memory_controller_io_fsmReqQueueCounts_28[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_29 = _memory_controller_io_fsmReqQueueCounts_29[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_30 = _memory_controller_io_fsmReqQueueCounts_30[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_fsmReqQueueCounts_31 = _memory_controller_io_fsmReqQueueCounts_31[2:0];	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :85:24]
  assign io_activeRanks =
    {1'h0, |_memory_controller_io_rankState_0}
    + {1'h0, |_memory_controller_io_rankState_1};	// @[src/main/scala/memctrl/System.scala:27:7, :33:33, :88:{62,65}]
endmodule



// Generated by CIRCT firtool-1.108.0
module BankPhysicalMemoryRequestPerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0 
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;
    
    initial begin
        $sformat(filename, "bank_req_queue_stats_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankPhysicalMemoryResponsePerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "bank_resp_queue_stats_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end

    always @(posedge clk) begin
        if (!reset && resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPerformanceStatisticsInput #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "input_request_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr, rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPerformanceStatisticsOutput #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "output_response_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr,rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPhysicalMemoryRequestPerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0 
)(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "memory_request_queue_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module BankSchedulerPhysicalMemoryResponsePerformanceStatistics #(
    parameter int RANK = 0,
    parameter int BANKGROUP = 0,
    parameter int BANK = 0
)(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    reg [1023:0] filename;

    initial begin
        $sformat(filename, "memory_response_queue_stats_scheduler_rank%d_bg%d_bank%d.csv", RANK, BANKGROUP, BANK);
        file = $fopen(filename, "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end

    always @(posedge clk) begin
        if (!reset && resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module CommandQueuePerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire cs,
    input wire ras,
    input wire cas,
    input wire we,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("memory_request_queue_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            if(cs == 0 && ras == 0 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "REFRESH", globalCycle);
            end
            else if(cs == 0 && ras == 0 && cas == 1 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "PRECHARGE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "ACTIVATE", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "READ", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "WRITE", globalCycle);
            end 
            else if(cs == 0 && ras == 0 && cas == 0 && we == 0) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH ENTER", globalCycle);
            end 
            else if(cs == 0 && ras == 1 && cas == 1 && we == 1) begin 
                $fwrite(file, "%d,%d,%s,%d\n", request_id, addr, "SELF REFRESH EXIT", globalCycle);
            end 
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module CommandQueuePerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire [31:0] addr,
    input wire [31:0] data,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("memory_response_queue_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Type,Cycle\n");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d\n", request_id, addr, data, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module SystemQueuePerformanceStatisticsInput(
    input wire clk,
    input wire reset,
    input wire req_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("input_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG INPUT");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (req_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr, rd_en, wr_en, globalCycle);
        end
    end
endmodule

// Generated by CIRCT firtool-1.108.0
module SystemQueuePerformanceStatisticsOutput(
    input wire clk,
    input wire reset,
    input wire resp_fire,
    input wire rd_en,
    input wire wr_en,
    input wire [31:0] addr,
    input wire [63:0] globalCycle,
    input wire [31:0] request_id
);
    integer file;
    initial begin
        file = $fopen("output_request_stats.csv", "w");
        $fwrite(file, "RequestID,Address,Read,Write,Cycle\n");
        $display("IN VERILOG OUTPUT");
    end


    always @(posedge clk) begin
        if (reset) begin
        end else if (resp_fire) begin
            $fwrite(file, "%d,%d,%d,%d,%d\n", request_id, addr,rd_en, wr_en, globalCycle);
        end
    end
endmodule
// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

