# CS61CPU

This is my implementation of CS61C summer 2021 Project 3: CS61CPU, a 2-stage pipelined RISC-V CPU that supports RV31I base instruction set.<br>
Specs are [here](https://inst.eecs.berkeley.edu/~cs61c/su21/projects/proj3/).
