set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synopsys::xml set_array_limit <data limit="50" />
synopsys::xml set_depth_limit <data limit="100" />
synopsys::xml set_string_limit <data limit="1000" />
synopsys::xml set_only_active_frame <data value="1" />
synopsys::xml set_variable_frame_id <data value="1" />
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/ecelrc/students/sg57827/vlsi1/dram_vlsi/ddr4-verilog-models/protected_vcs/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpwlgFDp
synUtils::sendTool -active {_icl_start_rpc -version "T-2022.06_Full64" -sync_file /tmp/vcs_dve_rpc.sg57827.1968061}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.sg57827.1968061}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
ucliGUI::vpdAddHierarchy -scope tb -depth 1 -file /home/ecelrc/students/sg57827/vlsi1/dram_vlsi/ddr4-verilog-models/protected_vcs/inter.vpd; synopsys::dump -flush VPD0
ucliGUI::getSignalValues -scope tb -radix {symbolic } -list {{timing.tRP[31:0]} }
synopsys::dump -add {tb.iDDR4 } -aggregates  -fid VPD0
ucliGUI::getSignalValues -scope tb -radix {hexadecimal } -list {timing }
ucliGUI::getSignalValues -scope tb -radix {symbolic } -list {{timing.tCK[31:0]} }
ucliGUI::getSignalValues -scope tb -radix {hexadecimal } -list {_dut_mode_config }
ucliGUI::getSignalValues -scope tb -radix {symbolic } -list {{_dut_mode_config.BL[31:0]} }
ucliGUI::getSignalValues -scope tb -radix {symbolic } -list {{_dut_mode_config.WL_calculated[31:0]} }
