

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
DEBUG2 File name parsing = test.ptx
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
ae640c8759f48e4e8e9ec798b93ef572  /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul_packed
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=matrixMul_packed.cu
self exe links to: /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul_packed
Running md5sum using "md5sum /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul_packed "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/min/a/gupta286/ece695_ftc/gpgpusim-workloads/matrixMulOpt/matrixMul_packed > _cuobjdump_complete_output_Sd1i3u"
Parsing file _cuobjdump_complete_output_Sd1i3u
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: matrixMul_packed.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: matrixMul_packed.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z12matrixMulGPUPjS_Pii : hostFun 0x0x401225, fat_cubin_handle = 1
DEBUG File name parsing 2 = test.ptx
GPGPU-Sim PTX: overriding embedded ptx with 'test.ptx' (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_16200_47_non_const_As" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_16204_47_non_const_Bs" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12matrixMulGPUPjS_Pii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12matrixMulGPUPjS_Pii'...
GPGPU-Sim PTX: reconvergence points for _Z12matrixMulGPUPjS_Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (_1.ptx:52) @%p2 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:130) mov.u32 %r69, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f0 (_1.ptx:76) @!%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:101) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x200 (_1.ptx:122) @%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:123) bra.uni BB0_6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (_1.ptx:123) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:130) mov.u32 %r69, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12matrixMulGPUPjS_Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12matrixMulGPUPjS_Pii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_d75BVs"
Running: cat _ptx_d75BVs | sed 's/.version 1.5/.version 1.4/' | sed '/addk_k/d' | sed 's/_quadi//' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_r89PPq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_r89PPq --output-file  /dev/null 2> _ptx_d75BVsinfo"
GPGPU-Sim PTX: Kernel '_Z12matrixMulGPUPjS_Pii' : regs=19, lmem=0, smem=512, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_d75BVs _ptx2_r89PPq _ptx_d75BVsinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x401225 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12matrixMulGPUPjS_Pii' to stream 0, gridDim= (2,2,1) blockDim = (16,16,1) 
kernel '_Z12matrixMulGPUPjS_Pii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12matrixMulGPUPjS_Pii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 1024 (ipc= 2.0) sim_rate=1024 (inst/sec) elapsed = 0:0:00:01 / Fri Dec 16 03:10:29 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3532,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3562,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3570,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3592,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z12matrixMulGPUPjS_Pii').
GPGPU-Sim uArch: GPU detected kernel '_Z12matrixMulGPUPjS_Pii' finished on shader 4.
kernel_name = _Z12matrixMulGPUPjS_Pii 
kernel_launch_uid = 1 
gpu_sim_cycle = 3593
gpu_sim_insn = 92672
gpu_ipc =      25.7924
gpu_tot_sim_cycle = 3593
gpu_tot_sim_insn = 92672
gpu_tot_ipc =      25.7924
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 90
gpu_total_sim_rate=92672

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2112
	L1I_total_cache_misses = 192
	L1I_total_cache_miss_rate = 0.0909
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 8, Reservation_fails = 1
	L1D_cache_core[2]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 8, Reservation_fails = 2
	L1D_cache_core[3]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 8, Reservation_fails = 1
	L1D_cache_core[4]: Access = 48, Miss = 24, Miss_rate = 0.500, Pending_hits = 8, Reservation_fails = 6
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 192
	L1D_total_cache_misses = 96
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 32
	L1D_total_cache_reservation_fails = 10
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 224
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1429
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1920
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 192
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 119808
gpgpu_n_tot_w_icount = 3744
gpgpu_n_stall_shd_mem = 298
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 4
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 17408
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 256
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:582	W0_Idle:15758	W0_Scoreboard:8458	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1024	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2720
traffic_breakdown_coretomem[CONST_ACC_R] = 32 {8:4,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4608 {72:64,}
traffic_breakdown_coretomem[INST_ACC_R] = 192 {8:24,}
traffic_breakdown_memtocore[CONST_ACC_R] = 288 {72:4,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4352 {136:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[INST_ACC_R] = 3264 {136:24,}
maxmrqlatency = 56 
maxdqlatency = 0 
maxmflatency = 358 
averagemflatency = 270 
max_icnt2mem_latency = 67 
max_icnt2sh_latency = 3592 
mrq_lat_table:36 	1 	5 	18 	24 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	66 	18 	37 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	10 	26 	0 	0 	0 	0 	0 	0 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       361         0         0         0      1860      3451         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1232         0         0         0      1865      3466         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2529         0         0         0      1866      1540         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1871      1546         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      3435      1546         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      3443      1550         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 12.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/17 = 7.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
total reads: 55
min_bank_accesses = 0!
chip skew: 11/8 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         4         8         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         4         8         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         4         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         8         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         8         4         0         0         0         0         0         0         0         0         0         0 
total reads: 64
min_bank_accesses = 0!
chip skew: 12/8 = 1.50
average mf latency per bank:
dram[0]:        362    none      none      none         272       214    none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         274       221    none      none      none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         278       283    none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none         287       295    none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none         194       294    none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         203       293    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275         0         0         0       289       349         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       303       358         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       303       316         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       329       343         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       329       339         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       349       335         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4742 n_nop=4701 n_act=5 n_pre=2 n_req=23 n_rd=22 n_write=12 bw_util=0.01434
n_activity=349 dram_eff=0.1948
bk0: 6a 4670i bk1: 0a 4740i bk2: 0a 4743i bk3: 0a 4744i bk4: 8a 4655i bk5: 8a 4591i bk6: 0a 4740i bk7: 0a 4740i bk8: 0a 4741i bk9: 0a 4742i bk10: 0a 4742i bk11: 0a 4742i bk12: 0a 4742i bk13: 0a 4742i bk14: 0a 4742i bk15: 0a 4742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.15542
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4742 n_nop=4707 n_act=3 n_pre=0 n_req=22 n_rd=20 n_write=12 bw_util=0.0135
n_activity=260 dram_eff=0.2462
bk0: 4a 4722i bk1: 0a 4742i bk2: 0a 4744i bk3: 0a 4744i bk4: 8a 4657i bk5: 8a 4591i bk6: 0a 4740i bk7: 0a 4740i bk8: 0a 4741i bk9: 0a 4741i bk10: 0a 4742i bk11: 0a 4742i bk12: 0a 4742i bk13: 0a 4742i bk14: 0a 4742i bk15: 0a 4742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.133066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4742 n_nop=4711 n_act=3 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=0.01181
n_activity=228 dram_eff=0.2456
bk0: 4a 4722i bk1: 0a 4742i bk2: 0a 4743i bk3: 0a 4743i bk4: 8a 4644i bk5: 8a 4642i bk6: 0a 4739i bk7: 0a 4740i bk8: 0a 4741i bk9: 0a 4741i bk10: 0a 4741i bk11: 0a 4743i bk12: 0a 4743i bk13: 0a 4743i bk14: 0a 4743i bk15: 0a 4743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0588359
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4742 n_nop=4716 n_act=2 n_pre=0 n_req=16 n_rd=16 n_write=8 bw_util=0.01012
n_activity=178 dram_eff=0.2697
bk0: 0a 4742i bk1: 0a 4743i bk2: 0a 4744i bk3: 0a 4744i bk4: 8a 4653i bk5: 8a 4632i bk6: 0a 4740i bk7: 0a 4740i bk8: 0a 4741i bk9: 0a 4741i bk10: 0a 4741i bk11: 0a 4742i bk12: 0a 4742i bk13: 0a 4742i bk14: 0a 4742i bk15: 0a 4742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0630536
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4742 n_nop=4712 n_act=2 n_pre=0 n_req=20 n_rd=16 n_write=12 bw_util=0.01181
n_activity=195 dram_eff=0.2872
bk0: 0a 4742i bk1: 0a 4743i bk2: 0a 4744i bk3: 0a 4744i bk4: 8a 4601i bk5: 8a 4627i bk6: 0a 4740i bk7: 0a 4740i bk8: 0a 4741i bk9: 0a 4741i bk10: 0a 4741i bk11: 0a 4742i bk12: 0a 4742i bk13: 0a 4742i bk14: 0a 4742i bk15: 0a 4742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.117883
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4742 n_nop=4712 n_act=2 n_pre=0 n_req=20 n_rd=16 n_write=12 bw_util=0.01181
n_activity=212 dram_eff=0.2642
bk0: 0a 4742i bk1: 0a 4743i bk2: 0a 4744i bk3: 0a 4744i bk4: 8a 4597i bk5: 8a 4649i bk6: 0a 4740i bk7: 0a 4740i bk8: 0a 4741i bk9: 0a 4741i bk10: 0a 4741i bk11: 0a 4742i bk12: 0a 4742i bk13: 0a 4742i bk14: 0a 4742i bk15: 0a 4742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0974272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 6, Miss_rate = 0.375, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[3]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 16, Miss = 6, Miss_rate = 0.375, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[5]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 55
L2_total_cache_miss_rate = 0.4435
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=356
icnt_total_pkts_simt_to_mem=252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.2742
	minimum = 6
	maximum = 30
Network latency average = 9.72581
	minimum = 6
	maximum = 22
Slowest packet = 3
Flit latency average = 8.92434
	minimum = 6
	maximum = 20
Slowest flit = 439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00255641
	minimum = 0 (at node 0)
	maximum = 0.00862789 (at node 1)
Accepted packet rate average = 0.00255641
	minimum = 0 (at node 0)
	maximum = 0.00862789 (at node 1)
Injected flit rate average = 0.00626733
	minimum = 0 (at node 0)
	maximum = 0.0211522 (at node 15)
Accepted flit rate average= 0.00626733
	minimum = 0 (at node 0)
	maximum = 0.0247704 (at node 1)
Injected packet length average = 2.45161
Accepted packet length average = 2.45161
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2742 (1 samples)
	minimum = 6 (1 samples)
	maximum = 30 (1 samples)
Network latency average = 9.72581 (1 samples)
	minimum = 6 (1 samples)
	maximum = 22 (1 samples)
Flit latency average = 8.92434 (1 samples)
	minimum = 6 (1 samples)
	maximum = 20 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00255641 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00862789 (1 samples)
Accepted packet rate average = 0.00255641 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00862789 (1 samples)
Injected flit rate average = 0.00626733 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0211522 (1 samples)
Accepted flit rate average = 0.00626733 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0247704 (1 samples)
Injected packet size average = 2.45161 (1 samples)
Accepted packet size average = 2.45161 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 92672 (inst/sec)
gpgpu_simulation_rate = 3593 (cycle/sec)
The GPU Elapsed Time:0.503479 Sec.
The CPU Elapsed Time:0.000127 Sec.
Verifying
Verify Success!!
