Netgen 1.5.188 compiled on Wed Jun 16 14:20:53 PDT 2021
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Reading netlist file inputs/design_extracted.spice
Reading netlist file inputs/design.lvs.v
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module sky130_asc_cap_mim_m3_1.
Reading setup file inputs/adk/netgen_setup.tcl
Comparison output logged to file outputs/lvs_results.log
Logging to file "outputs/lvs_results.log" enabled
Contents of circuit 1:  Circuit: 'sky130_asc_cap_mim_m3_1'
Circuit sky130_asc_cap_mim_m3_1 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_asc_cap_mim_m3_1'
Circuit sky130_asc_cap_mim_m3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_asc_cap_mim_m3_1 contains no devices.
Contents of circuit 1:  Circuit: 'ringosc'
Circuit ringosc contains 2 device instances.
  Class: sky130_asc_cap_mim_m3_1 instances:   2
Circuit contains 1 nets.
Contents of circuit 2:  Circuit: 'ringosc'
Circuit ringosc contains 2 device instances.
  Class: sky130_asc_cap_mim_m3_1 instances:   2
Circuit contains 3 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 1 nets,    Circuit 2 contains 3 nets. *** MISMATCH ***

Result: Netlists do not match.
Logging to file "outputs/lvs_results.log" disabled
LVS Done.
