// Seed: 3261752258
module module_0 ();
  always_comb begin : LABEL_0
    id_1 <= 1;
    id_1 = 1;
    for (id_1 = id_1; 1; id_1 = 1 + 1) begin : LABEL_0
      id_1 <= 1;
    end
  end
  reg id_2;
  assign id_1 = 1;
  always begin : LABEL_0
    id_2 <= id_2;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri0  id_3,
    output wand  id_4
);
  wire id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'h0;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
