# COEN 122 Computer Architecture 04_29_16

## Performance

    - Speedup
    - CPI
    - Size of Each Pipeline Buffer
      - IF/ID
      - ID/EX
      - EX/MEM
      - MEM/WB

## Example: 5 instructions through pipe + register vals

    - instruction    +address
    - lw             +500
    - sub            +504    << |0|2|3|11|0|34|
    - and            +508    << |0|4|5|12|0|36|
      - last 3 fields can be interpreted as value x
    - or             +512
    - add            +516

    - initial values of register 10+register number
      - $11=10+11=21
    - Initial values of memory cells 1000+memory address
      - m[20] = 1000+20=1020

    - beginning cycle 5
      - add or and sub lw
    - lw $10, 20($1)
      - mem add = $1 + 20 = 10 + 1 + 20 = 31
      - mem[31] = 1000 + 31 = 1031
      - $10 <= mem[$1 + 20]
    - sub $11, $2, $3
      - $11 <= $2-$3 = 10+2 - (10+3) = -1
    - branch addr = 4 * y + 508
      - y is constant from sub
        - the |11|0|34| << last few parts of sub
    - and $12, $4, $5 << rd, rs, rt
      - x = the |12 | 0 | 36| part
      - %5 = 10 + 5 = 15

## Next week: data dependency analysis

END
