# //  ModelSim SE-64 10.1c Jul 27 2012 Linux 2.6.32-431.5.1.el6.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile test_1P_bee3mem_neweth.mpf 
# Loading project test_1P_bee3mem_neweth
vsim -L unisims -L secureip -novopt work.glbl work.sim_top
# vsim -L unisims -L secureip -novopt -sv_lib ../../../lib/sim/disasm/disasm -sv_lib ../../../lib/sim/mac_fedriver/mac_fedriver work.glbl work.sim_top 
# Loading work.glbl
# Loading sv_std.std
# Loading work.libstd
# Loading work.libconf
# Loading work.libperfctr
# Loading work.libeth
# Loading work.libdebug
# Loading work.libtm
# Loading work.libio
# Loading work.libfp
# Loading work.libtech
# Loading work.libopcodes
# Loading work.libucode
# Loading work.libiu
# Loading work.libmmu
# Loading work.libcache
# Loading work.libmemif
# Loading work.libxalu
# Loading work.top_1P_bee3_neweth_sv_unit
# Loading work.sim_top
# Loading work.mt16htf25664hy_sv_unit
# Loading work.mt16htf25664hy
# Loading work.ddr2_module
# Loading work.ddr2
# Loading work.mac_fedriver_sv_unit
# Loading work.mac_fedriver
# Loading work.fpga_top
# Loading work.dramif_sv_unit
# Loading work.mem_controller_interface
# Loading work.techmap_sv_unit
# Loading work.clk_inb
# Loading work.gated_clkbuf
# Loading work.clkrst_gen_sv_unit
# Loading work.clkrst_gen_2
# Loading work.cpu_clkgen
# Loading work.dram_clkgen
# Loading work.reset_synchronizer
# Loading work.high_fanout_buf
# Loading work.cpu_top_dma
# Loading work.ifetch_dma_sv_unit
# Loading work.fetch_stage_dma
# Loading work.microcode_sv_unit
# Loading work.microcode_rom
# Loading work.decode_sv_unit
# Loading work.decode_stage
# Loading work.regacc_dma_sv_unit
# Loading work.regacc_stage_dma
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.execution_stage
# Loading work.alu_adder_logic
# Loading work.memory_mmu_sv_unit
# Loading work.memory_stage
# Loading work.exception_dma_sv_unit
# Loading work.exception_stage_dma
# Loading work.immu_sv_unit
# Loading work.immu_if
# Loading work.dmmu_sv_unit
# Loading work.dmmu_if
# Loading work.icache_sv_unit
# Loading work.icache
# Loading work.icache_ram
# Loading work.udcache_nb_mmu_sv_unit
# Loading work.dcache_udc
# Loading work.dcache_ram
# Loading work.mshr
# Loading work.memif_sv_unit
# Loading work.imem_if
# Loading work.imem_cmd_fifo_sdr
# Loading work.mem_stat_buf
# Loading work.dmem_if
# Loading work.dmem_cmd_fifo_sdr
# Loading work.ddr2memctrl_fast_sv_unit
# Loading work.dramctrl_fast
# Loading work.dramctrl_network_sv_unit
# Loading work.retinfo_buf
# Loading work.mem_bus_arbiter
# Loading work.mem_bus_mux
# Loading work.debugdma_sv_unit
# Loading work.debug_dma
# Loading work.dma_ctrl_reg
# Loading work.dma_addr_reg
# Loading work.timer_sv_unit
# Loading work.timer
# Loading work.irqmp_sv_unit
# Loading work.irqmp
# Loading work.libtm_cache
# Loading work.tm_cpu_l1_ring_sv_unit
# Loading work.tm_cpu_l1
# Loading work.tm_cache_sv_unit
# Loading work.replay_fifo
# Loading work.perfctr_sv_unit
# Loading work.perfctr_io
# Loading work.perfctr_output_buf
# Loading work.tm_cpu_memsystem_sv_unit
# Loading work.mem_system
# Loading work.disasm_sv_unit
# Loading work.disassembler
# Loading work.dramctrl_bee3_sv_unit
# Loading work.dramctrl_bee3_ml505
# Loading work.TC5
# Loading work.dpbram36_im
# Loading unisims.RAMB36
# Loading unisims.ARAMB36_INTERNAL
# Loading work.dpbram18_rfa
# Loading unisims.RAMB18SDP
# Loading work.dpbram18_rfb
# Loading work.rs232rcv
# Loading work.ddrController
# Loading work.AF
# Loading unisims.FIFO18_36
# Loading unisims.AFIFO36_INTERNAL
# Loading work.dpram
# Loading unisims.RAM32X1D
# Loading unisims.OBUF
# Loading work.obLogic
# Loading work.WB
# Loading unisims.FIFO36_72
# Loading work.RB
# Loading unisims.IBUF
# Loading work.eth_dma_controller_sv_unit
# Loading work.eth_dma_controller
# Loading work.eth_rx_sv_unit
# Loading work.eth_dma_rx
# Loading work.eth_mac_ram_sv_unit
# Loading work.eth_mac_ram
# Loading work.eth_tx_sv_unit
# Loading work.eth_dma_tx
# Loading work.mac_gmii
# Loading work.eth_tm_control_sv_unit
# Loading work.eth_tm_control
# Loading work.eth_cpu_control_sv_unit
# Loading work.eth_cpu_control
# Loading work.sync_lutram_fifo_sv_unit
# Loading work.sync_lutram_fifo
# Loading work.debug_dma_buf
# Loading unisims.IBUFG
# Loading unisims.IBUFGDS
# Loading unisims.BUFGCE_1
# Loading unisims.BUFGMUX_1
# Loading unisims.INV
# Loading work.xcv5_cpu_clkgen
# Loading unisims.BUFG
# Loading work.dram_clkgen_sv_unit
# Loading work.xcv5_dram_clkgen_bee3
# Loading unisims.PLL_BASE
# Loading unisims.PLL_ADV
# Loading work.spr_ram
# Loading work.regfile_sv_unit
# Loading work.xcv5_regfile
# Loading work.fpregfile
# Loading work.alulogic_sv_unit
# Loading work.xcv5_alu_adder_logic
# Loading unisims.DSP48E
# Loading work.xalu_fast_sv_unit
# Loading work.xalu_if_fast
# Loading work.xalu_sv_unit
# Loading work.div_in_fifo
# Loading work.xalu_div_output_dbuf
# Loading work.xalu_valid_buf
# Loading work.alu_mul_shf_fast
# Loading work.alu_div
# Loading work.fpu_sv_unit
# Loading work.fpu_if
# Loading work.sh_reg
# Loading work.fp_conv_sp_dp
# Loading unisims.VCC
# Loading unisims.GND
# Loading unisims.LUT3
# Loading unisims.LUT2
# Loading unisims.FDS
# Loading unisims.LUT4
# Loading unisims.FD
# Loading unisims.FDE
# Loading unisims.MUXCY
# Loading unisims.FDRS
# Loading unisims.FDR
# Loading work.fp_addsub_dp
# Loading unisims.SRLC16E
# Loading unisims.LUT1
# Loading unisims.LUT6
# Loading unisims.LUT5
# Loading unisims.XORCY
# Loading unisims.MUXF7
# Loading unisims.MUXF8
# Loading unisims.FDSE
# Loading unisims.FDRE
# Loading work.fp_mult_dp
# Loading work.fp_conv_dp_sp
# Loading work.fp_cmp_dp
# Loading work.fp_dtoi
# Loading work.mux4x1
# Loading work.fp_itod
# Loading work.fp_itos
# Loading work.fp_stoi
# Loading work.fpu_fpop_output_dbuf
# Loading work.fpu_fcmp_output_dbuf
# Loading work.immutlb
# Loading work.mmureg_sv_unit
# Loading work.mmu_control_register
# Loading work.mmu_context_register
# Loading work.dmmutlb
# Loading work.mmuwalk_sv_unit
# Loading work.mmuwalk
# Loading work.mmu_context_table_pointer_register
# Loading work.mmuwalk_buffer
# Loading work.mmu_fault_status_register
# Loading work.mmu_fault_address_register
# Loading work.icacheram_sv_unit
# Loading work.xcv5_icache_ram
# Loading work.dcacheram_sv_unit
# Loading work.xcv5_dcache_ram
# Loading work.perfctr_reg
# Loading work.perfctr_ram
# Loading work.tm_cpu_l2_sv_unit
# Loading work.l2_model
# Loading work.tm_cpu_dram_gsf_sv_unit
# Loading work.dram_gsf_scheduler
# Loading work.tm_cpu_dram_sv_unit
# Loading work.dram_model_fast
# Loading work.tag_ram
# Loading unisims.ODDR
# Loading unisims.OBUFDS
# Loading work.ddrBank
# Loading work.dqs_iob
# Loading unisims.IOBUFDS
# Loading work.mac_gmii_sv_unit
# Loading work.xcv5_mac_gmii
# Loading unisims.IDELAY
# Loading unisims.FIFO36
# Loading unisims.TEMAC
# Loading secureip.TEMAC_SWIFT
# Loading work.dmabuf_sv_unit
# Loading work.xcv5_debug_dma_buf
# Loading unisims.RAMB36SDP
# Loading unisims.DCM_BASE
# Loading unisims.DCM_ADV
# Loading unisims.dcm_adv_clock_divide_by_2
# Loading unisims.dcm_adv_maximum_period_check
# Loading unisims.dcm_adv_clock_lost
# Loading unisims.IDELAYCTRL
# Loading work.fpregfile_sv_unit
# Loading work.xcv5_fpregfile
# Loading work.alumul_sv_unit
# Loading work.xcv5_alu_mul_shf_fast
# Loading work.aludiv_sv_unit
# Loading work.xcv5_alu_div
# Loading work.itlb_2way_split_sv_unit
# Loading work.itlbram_2way_split
# Loading work.itlbram
# Loading work.dtlb_2way_split_sv_unit
# Loading work.dtlbram_2way_split
# Loading work.dtlbram
# Loading work.dq_iob
# Loading unisims.IOBUF
# Loading unisims.ISERDES_NODELAY
# Loading work.itlbram_sv_unit
# Loading work.xcv5_itlbram
# Loading work.dtlbram_sv_unit
# Loading work.xcv5_dtlbram
# Loading ./../../../lib/sim/disasm/disasm.so
# Loading ./../../../lib/sim/mac_fedriver/mac_fedriver.so
do r.do
# Cannot open macro file: r.do
