

================================================================
== Synthesis Summary Report of 'matrixa'
================================================================
+ General Information: 
    * Date:           Sat Nov  2 11:36:05 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        matrixa
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ matrixa                         |     -|  0.88|       12|  120.000|         -|       13|     -|        no|     -|   -|  21 (~0%)|  160 (~0%)|    -|
    | o VITIS_LOOP_5_1_VITIS_LOOP_7_2  |     -|  7.30|       10|  100.000|         3|        1|     9|       yes|     -|   -|         -|          -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+----------+
| Interface       | Bitwidth |
+-----------------+----------+
| a_address0      | 4        |
| a_q0            | 8        |
| b_address0      | 4        |
| b_q0            | 8        |
| result_address0 | 4        |
| result_d0       | 32       |
+-----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| result   | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| a        | a_address0      | port    | offset   |
| a        | a_ce0           | port    |          |
| a        | a_q0            | port    |          |
| b        | b_address0      | port    | offset   |
| b        | b_ce0           | port    |          |
| b        | b_q0            | port    |          |
| result   | result_address0 | port    | offset   |
| result   | result_ce0      | port    |          |
| result   | result_we0      | port    |          |
| result   | result_d0       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+-----------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------+-----+--------+-----------+-----+--------+---------+
| + matrixa             | 0   |        |           |     |        |         |
|   add_ln5_1_fu_129_p2 | -   |        | add_ln5_1 | add | fabric | 0       |
|   add_ln5_fu_141_p2   | -   |        | add_ln5   | add | fabric | 0       |
|   add_ln10_fu_229_p2  | -   |        | add_ln10  | add | fabric | 0       |
|   add_ln7_fu_169_p2   | -   |        | add_ln7   | add | fabric | 0       |
+-----------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

