#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 14 18:53:04 2025
# Process ID: 14600
# Current directory: F:/FPGA/signgle_cycle/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7612 F:\FPGA\signgle_cycle\prj\single_riscv.xpr
# Log file: F:/FPGA/signgle_cycle/prj/vivado.log
# Journal file: F:/FPGA/signgle_cycle/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/signgle_cycle/prj/single_riscv.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
export_ip_user_files -of_objects  [get_files F:/FPGA/signgle_cycle/tb/tb_CPU.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/FPGA/signgle_cycle/tb/tb_CPU.v
launch_simulation
