verilog xil_defaultlib --include "../../../../LAB2_hardware_adder-L1.gen/sources_1/ip/vio_fa/hdl/verilog" --include "../../../../LAB2_hardware_adder-L1.gen/sources_1/ip/vio_fa/hdl" \
"../../../../LAB2_hardware_adder-L1.gen/sources_1/ip/vio_fa/sim/vio_fa.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
