###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       456206   # Number of WRITE/WRITEP commands
num_reads_done                 =       727294   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       634495   # Number of read row buffer hits
num_read_cmds                  =       727290   # Number of READ/READP commands
num_writes_done                =       456241   # Number of read requests issued
num_write_row_hits             =       369620   # Number of write row buffer hits
num_act_cmds                   =       180231   # Number of ACT commands
num_pre_cmds                   =       180212   # Number of PRE commands
num_ondemand_pres              =       166431   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9527419   # Cyles of rank active rank.0
rank_active_cycles.1           =      9334753   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       472581   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       665247   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1112441   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12552   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3894   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3865   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5716   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7433   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        12250   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2355   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          559   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          694   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21794   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          194   # Write cmd latency (cycles)
write_latency[20-39]           =         2757   # Write cmd latency (cycles)
write_latency[40-59]           =         4198   # Write cmd latency (cycles)
write_latency[60-79]           =         8705   # Write cmd latency (cycles)
write_latency[80-99]           =        15656   # Write cmd latency (cycles)
write_latency[100-119]         =        19503   # Write cmd latency (cycles)
write_latency[120-139]         =        25986   # Write cmd latency (cycles)
write_latency[140-159]         =        29756   # Write cmd latency (cycles)
write_latency[160-179]         =        31737   # Write cmd latency (cycles)
write_latency[180-199]         =        31846   # Write cmd latency (cycles)
write_latency[200-]            =       285868   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       278424   # Read request latency (cycles)
read_latency[40-59]            =        97191   # Read request latency (cycles)
read_latency[60-79]            =        77798   # Read request latency (cycles)
read_latency[80-99]            =        31375   # Read request latency (cycles)
read_latency[100-119]          =        23789   # Read request latency (cycles)
read_latency[120-139]          =        19951   # Read request latency (cycles)
read_latency[140-159]          =        17218   # Read request latency (cycles)
read_latency[160-179]          =        14456   # Read request latency (cycles)
read_latency[180-199]          =        12111   # Read request latency (cycles)
read_latency[200-]             =       154978   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.27738e+09   # Write energy
read_energy                    =  2.93243e+09   # Read energy
act_energy                     =  4.93112e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.26839e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.19319e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94511e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.82489e+09   # Active standby energy rank.1
average_read_latency           =      151.235   # Average read request latency (cycles)
average_interarrival           =      8.44908   # Average request interarrival latency (cycles)
total_energy                   =  1.87237e+10   # Total energy (pJ)
average_power                  =      1872.37   # Average power (mW)
average_bandwidth              =      10.0995   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       477905   # Number of WRITE/WRITEP commands
num_reads_done                 =       748912   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       679583   # Number of read row buffer hits
num_read_cmds                  =       748911   # Number of READ/READP commands
num_writes_done                =       477967   # Number of read requests issued
num_write_row_hits             =       414578   # Number of write row buffer hits
num_act_cmds                   =       133256   # Number of ACT commands
num_pre_cmds                   =       133233   # Number of PRE commands
num_ondemand_pres              =       117356   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9453270   # Cyles of rank active rank.0
rank_active_cycles.1           =      9426046   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       546730   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       573954   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1156810   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11669   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3814   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3881   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5741   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7444   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        12467   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2114   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          536   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          708   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21711   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          253   # Write cmd latency (cycles)
write_latency[20-39]           =         3402   # Write cmd latency (cycles)
write_latency[40-59]           =         5559   # Write cmd latency (cycles)
write_latency[60-79]           =        11598   # Write cmd latency (cycles)
write_latency[80-99]           =        19645   # Write cmd latency (cycles)
write_latency[100-119]         =        23391   # Write cmd latency (cycles)
write_latency[120-139]         =        27471   # Write cmd latency (cycles)
write_latency[140-159]         =        30147   # Write cmd latency (cycles)
write_latency[160-179]         =        30907   # Write cmd latency (cycles)
write_latency[180-199]         =        29462   # Write cmd latency (cycles)
write_latency[200-]            =       296070   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       294284   # Read request latency (cycles)
read_latency[40-59]            =       105287   # Read request latency (cycles)
read_latency[60-79]            =        74948   # Read request latency (cycles)
read_latency[80-99]            =        34181   # Read request latency (cycles)
read_latency[100-119]          =        24596   # Read request latency (cycles)
read_latency[120-139]          =        19801   # Read request latency (cycles)
read_latency[140-159]          =        16534   # Read request latency (cycles)
read_latency[160-179]          =        13175   # Read request latency (cycles)
read_latency[180-199]          =        11399   # Read request latency (cycles)
read_latency[200-]             =       154706   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.3857e+09   # Write energy
read_energy                    =  3.01961e+09   # Read energy
act_energy                     =  3.64588e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.6243e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.75498e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89884e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88185e+09   # Active standby energy rank.1
average_read_latency           =       156.85   # Average read request latency (cycles)
average_interarrival           =       8.1506   # Average request interarrival latency (cycles)
total_energy                   =  1.87932e+10   # Total energy (pJ)
average_power                  =      1879.32   # Average power (mW)
average_bandwidth              =      10.4694   # Average bandwidth
