# do exercise1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:23 on Oct 20,2023
# vlog -work work exercise1.vo 
# -- Compiling module exercise1
# -- Compiling module hard_block
# 
# Top level modules:
# 	exercise1
# End time: 09:33:23 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:33:23 on Oct 20,2023
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module exercise1_vlg_vec_tst
# 
# Top level modules:
# 	exercise1_vlg_vec_tst
# End time: 09:33:23 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.exercise1_vlg_vec_tst 
# Start time: 09:33:23 on Oct 20,2023
# Loading work.exercise1_vlg_vec_tst
# Loading work.exercise1
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /exercise1_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: exercise1.vo Line: 201
# ** Warning: (vsim-3722) exercise1.vo(201): [TFMPC] - Missing connection for port 'clk_dft'.
# after#26
# ** Note: $finish    : Waveform1.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /exercise1_vlg_vec_tst
# End time: 09:33:23 on Oct 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
