{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 12 14:51:49 2011 " "Info: Processing started: Wed Oct 12 14:51:49 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock_50Mhz " "Info: Assuming node \"Clock_50Mhz\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_controller:inst\|clock_400Hz " "Info: Detected ripple clock \"LCD_controller:inst\|clock_400Hz\" as buffer" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_controller:inst\|clock_400Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pattern_gen:inst1\|clock_500Khz " "Info: Detected ripple clock \"pattern_gen:inst1\|clock_500Khz\" as buffer" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pattern_gen:inst1\|clock_500Khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock_50Mhz register pattern_gen:inst1\|address_temp\[0\] register pattern_gen:inst1\|state.start_inc_gen 175.35 MHz 5.703 ns Internal " "Info: Clock \"Clock_50Mhz\" has Internal fmax of 175.35 MHz between source register \"pattern_gen:inst1\|address_temp\[0\]\" and destination register \"pattern_gen:inst1\|state.start_inc_gen\" (period= 5.703 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.481 ns + Longest register register " "Info: + Longest register to register delay is 5.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pattern_gen:inst1\|address_temp\[0\] 1 REG LCFF_X23_Y11_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 3; REG Node = 'pattern_gen:inst1\|address_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.485 ns) 0.803 ns pattern_gen:inst1\|Add1~1 2 COMB LCCOMB_X23_Y11_N14 2 " "Info: 2: + IC(0.318 ns) + CELL(0.485 ns) = 0.803 ns; Loc. = LCCOMB_X23_Y11_N14; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { pattern_gen:inst1|address_temp[0] pattern_gen:inst1|Add1~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.874 ns pattern_gen:inst1\|Add1~3 3 COMB LCCOMB_X23_Y11_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.874 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~1 pattern_gen:inst1|Add1~3 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.945 ns pattern_gen:inst1\|Add1~5 4 COMB LCCOMB_X23_Y11_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.945 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~3 pattern_gen:inst1|Add1~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.016 ns pattern_gen:inst1\|Add1~7 5 COMB LCCOMB_X23_Y11_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.016 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~5 pattern_gen:inst1|Add1~7 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.087 ns pattern_gen:inst1\|Add1~9 6 COMB LCCOMB_X23_Y11_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.087 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~7 pattern_gen:inst1|Add1~9 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.158 ns pattern_gen:inst1\|Add1~11 7 COMB LCCOMB_X23_Y11_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.158 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~9 pattern_gen:inst1|Add1~11 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.229 ns pattern_gen:inst1\|Add1~13 8 COMB LCCOMB_X23_Y11_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.229 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~11 pattern_gen:inst1|Add1~13 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.300 ns pattern_gen:inst1\|Add1~15 9 COMB LCCOMB_X23_Y11_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.300 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~13 pattern_gen:inst1|Add1~15 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.446 ns pattern_gen:inst1\|Add1~17 10 COMB LCCOMB_X23_Y11_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 1.446 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { pattern_gen:inst1|Add1~15 pattern_gen:inst1|Add1~17 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.517 ns pattern_gen:inst1\|Add1~19 11 COMB LCCOMB_X23_Y10_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.517 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~17 pattern_gen:inst1|Add1~19 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.588 ns pattern_gen:inst1\|Add1~21 12 COMB LCCOMB_X23_Y10_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.588 ns; Loc. = LCCOMB_X23_Y10_N2; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pattern_gen:inst1|Add1~19 pattern_gen:inst1|Add1~21 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.998 ns pattern_gen:inst1\|Add1~22 13 COMB LCCOMB_X23_Y10_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 1.998 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 2; COMB Node = 'pattern_gen:inst1\|Add1~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pattern_gen:inst1|Add1~21 pattern_gen:inst1|Add1~22 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.410 ns) 2.860 ns pattern_gen:inst1\|Equal0~2 14 COMB LCCOMB_X23_Y10_N18 1 " "Info: 14: + IC(0.452 ns) + CELL(0.410 ns) = 2.860 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 1; COMB Node = 'pattern_gen:inst1\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { pattern_gen:inst1|Add1~22 pattern_gen:inst1|Equal0~2 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.150 ns) 3.950 ns pattern_gen:inst1\|Equal0~4 15 COMB LCCOMB_X23_Y11_N12 1 " "Info: 15: + IC(0.940 ns) + CELL(0.150 ns) = 3.950 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'pattern_gen:inst1\|Equal0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { pattern_gen:inst1|Equal0~2 pattern_gen:inst1|Equal0~4 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.150 ns) 4.802 ns pattern_gen:inst1\|Equal0~5 16 COMB LCCOMB_X23_Y10_N22 3 " "Info: 16: + IC(0.702 ns) + CELL(0.150 ns) = 4.802 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 3; COMB Node = 'pattern_gen:inst1\|Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { pattern_gen:inst1|Equal0~4 pattern_gen:inst1|Equal0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 5.397 ns pattern_gen:inst1\|Selector86~0 17 COMB LCCOMB_X24_Y10_N12 1 " "Info: 17: + IC(0.445 ns) + CELL(0.150 ns) = 5.397 ns; Loc. = LCCOMB_X24_Y10_N12; Fanout = 1; COMB Node = 'pattern_gen:inst1\|Selector86~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { pattern_gen:inst1|Equal0~5 pattern_gen:inst1|Selector86~0 } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.481 ns pattern_gen:inst1\|state.start_inc_gen 18 REG LCFF_X24_Y10_N13 36 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 5.481 ns; Loc. = LCFF_X24_Y10_N13; Fanout = 36; REG Node = 'pattern_gen:inst1\|state.start_inc_gen'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pattern_gen:inst1|Selector86~0 pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 47.87 % ) " "Info: Total cell delay = 2.624 ns ( 47.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.857 ns ( 52.13 % ) " "Info: Total interconnect delay = 2.857 ns ( 52.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { pattern_gen:inst1|address_temp[0] pattern_gen:inst1|Add1~1 pattern_gen:inst1|Add1~3 pattern_gen:inst1|Add1~5 pattern_gen:inst1|Add1~7 pattern_gen:inst1|Add1~9 pattern_gen:inst1|Add1~11 pattern_gen:inst1|Add1~13 pattern_gen:inst1|Add1~15 pattern_gen:inst1|Add1~17 pattern_gen:inst1|Add1~19 pattern_gen:inst1|Add1~21 pattern_gen:inst1|Add1~22 pattern_gen:inst1|Equal0~2 pattern_gen:inst1|Equal0~4 pattern_gen:inst1|Equal0~5 pattern_gen:inst1|Selector86~0 pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { pattern_gen:inst1|address_temp[0] {} pattern_gen:inst1|Add1~1 {} pattern_gen:inst1|Add1~3 {} pattern_gen:inst1|Add1~5 {} pattern_gen:inst1|Add1~7 {} pattern_gen:inst1|Add1~9 {} pattern_gen:inst1|Add1~11 {} pattern_gen:inst1|Add1~13 {} pattern_gen:inst1|Add1~15 {} pattern_gen:inst1|Add1~17 {} pattern_gen:inst1|Add1~19 {} pattern_gen:inst1|Add1~21 {} pattern_gen:inst1|Add1~22 {} pattern_gen:inst1|Equal0~2 {} pattern_gen:inst1|Equal0~4 {} pattern_gen:inst1|Equal0~5 {} pattern_gen:inst1|Selector86~0 {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.452ns 0.940ns 0.702ns 0.445ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.410ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz destination 6.030 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock_50Mhz\" to destination register is 6.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.787 ns) 2.869 ns pattern_gen:inst1\|clock_500Khz 2 REG LCFF_X24_Y14_N5 2 " "Info: 2: + IC(1.083 ns) + CELL(0.787 ns) = 2.869 ns; Loc. = LCFF_X24_Y14_N5; Fanout = 2; REG Node = 'pattern_gen:inst1\|clock_500Khz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.000 ns) 4.492 ns pattern_gen:inst1\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G1 57 " "Info: 3: + IC(1.623 ns) + CELL(0.000 ns) = 4.492 ns; Loc. = CLKCTRL_G1; Fanout = 57; COMB Node = 'pattern_gen:inst1\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.030 ns pattern_gen:inst1\|state.start_inc_gen 4 REG LCFF_X24_Y10_N13 36 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 6.030 ns; Loc. = LCFF_X24_Y10_N13; Fanout = 36; REG Node = 'pattern_gen:inst1\|state.start_inc_gen'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.52 % ) " "Info: Total cell delay = 2.323 ns ( 38.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.707 ns ( 61.48 % ) " "Info: Total interconnect delay = 3.707 ns ( 61.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.000ns 1.083ns 1.623ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz source 6.038 ns - Longest register " "Info: - Longest clock path from clock \"Clock_50Mhz\" to source register is 6.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.787 ns) 2.869 ns pattern_gen:inst1\|clock_500Khz 2 REG LCFF_X24_Y14_N5 2 " "Info: 2: + IC(1.083 ns) + CELL(0.787 ns) = 2.869 ns; Loc. = LCFF_X24_Y14_N5; Fanout = 2; REG Node = 'pattern_gen:inst1\|clock_500Khz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.000 ns) 4.492 ns pattern_gen:inst1\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G1 57 " "Info: 3: + IC(1.623 ns) + CELL(0.000 ns) = 4.492 ns; Loc. = CLKCTRL_G1; Fanout = 57; COMB Node = 'pattern_gen:inst1\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.038 ns pattern_gen:inst1\|address_temp\[0\] 4 REG LCFF_X23_Y11_N9 3 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.038 ns; Loc. = LCFF_X23_Y11_N9; Fanout = 3; REG Node = 'pattern_gen:inst1\|address_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.47 % ) " "Info: Total cell delay = 2.323 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.715 ns ( 61.53 % ) " "Info: Total interconnect delay = 3.715 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|address_temp[0] {} } { 0.000ns 0.000ns 1.083ns 1.623ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.000ns 1.083ns 1.623ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|address_temp[0] {} } { 0.000ns 0.000ns 1.083ns 1.623ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { pattern_gen:inst1|address_temp[0] pattern_gen:inst1|Add1~1 pattern_gen:inst1|Add1~3 pattern_gen:inst1|Add1~5 pattern_gen:inst1|Add1~7 pattern_gen:inst1|Add1~9 pattern_gen:inst1|Add1~11 pattern_gen:inst1|Add1~13 pattern_gen:inst1|Add1~15 pattern_gen:inst1|Add1~17 pattern_gen:inst1|Add1~19 pattern_gen:inst1|Add1~21 pattern_gen:inst1|Add1~22 pattern_gen:inst1|Equal0~2 pattern_gen:inst1|Equal0~4 pattern_gen:inst1|Equal0~5 pattern_gen:inst1|Selector86~0 pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.481 ns" { pattern_gen:inst1|address_temp[0] {} pattern_gen:inst1|Add1~1 {} pattern_gen:inst1|Add1~3 {} pattern_gen:inst1|Add1~5 {} pattern_gen:inst1|Add1~7 {} pattern_gen:inst1|Add1~9 {} pattern_gen:inst1|Add1~11 {} pattern_gen:inst1|Add1~13 {} pattern_gen:inst1|Add1~15 {} pattern_gen:inst1|Add1~17 {} pattern_gen:inst1|Add1~19 {} pattern_gen:inst1|Add1~21 {} pattern_gen:inst1|Add1~22 {} pattern_gen:inst1|Equal0~2 {} pattern_gen:inst1|Equal0~4 {} pattern_gen:inst1|Equal0~5 {} pattern_gen:inst1|Selector86~0 {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.318ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.452ns 0.940ns 0.702ns 0.445ns 0.000ns } { 0.000ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.410ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|state.start_inc_gen } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|state.start_inc_gen {} } { 0.000ns 0.000ns 1.083ns 1.623ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|address_temp[0] {} } { 0.000ns 0.000ns 1.083ns 1.623ns 1.009ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock_50Mhz 69 " "Warning: Circuit may not operate. Detected 69 non-operational path(s) clocked by clock \"Clock_50Mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sram_control:inst2\|data_in_temp\[14\] LCD_controller:inst\|data_bus_value\[3\] Clock_50Mhz 1.46 ns " "Info: Found hold time violation between source  pin or register \"sram_control:inst2\|data_in_temp\[14\]\" and destination pin or register \"LCD_controller:inst\|data_bus_value\[3\]\" for clock \"Clock_50Mhz\" (Hold time is 1.46 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.381 ns + Largest " "Info: + Largest clock skew is 3.381 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz destination 6.044 ns + Longest register " "Info: + Longest clock path from clock \"Clock_50Mhz\" to destination register is 6.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.787 ns) 2.869 ns LCD_controller:inst\|clock_400Hz 2 REG LCFF_X24_Y14_N29 2 " "Info: 2: + IC(1.083 ns) + CELL(0.787 ns) = 2.869 ns; Loc. = LCFF_X24_Y14_N29; Fanout = 2; REG Node = 'LCD_controller:inst\|clock_400Hz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.000 ns) 4.506 ns LCD_controller:inst\|clock_400Hz~clkctrl 3 COMB CLKCTRL_G0 95 " "Info: 3: + IC(1.637 ns) + CELL(0.000 ns) = 4.506 ns; Loc. = CLKCTRL_G0; Fanout = 95; COMB Node = 'LCD_controller:inst\|clock_400Hz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.044 ns LCD_controller:inst\|data_bus_value\[3\] 4 REG LCFF_X18_Y11_N9 2 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 6.044 ns; Loc. = LCFF_X18_Y11_N9; Fanout = 2; REG Node = 'LCD_controller:inst\|data_bus_value\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.43 % ) " "Info: Total cell delay = 2.323 ns ( 38.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.721 ns ( 61.57 % ) " "Info: Total interconnect delay = 3.721 ns ( 61.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.044 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.044 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 1.083ns 1.637ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock_50Mhz\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'Clock_50Mhz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock_50Mhz Clock_50Mhz~clkctrl } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.663 ns sram_control:inst2\|data_in_temp\[14\] 3 REG LCFF_X19_Y12_N11 4 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X19_Y12_N11; Fanout = 4; REG Node = 'sram_control:inst2\|data_in_temp\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { Clock_50Mhz~clkctrl sram_control:inst2|data_in_temp[14] } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { Clock_50Mhz Clock_50Mhz~clkctrl sram_control:inst2|data_in_temp[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} sram_control:inst2|data_in_temp[14] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.044 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.044 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 1.083ns 1.637ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { Clock_50Mhz Clock_50Mhz~clkctrl sram_control:inst2|data_in_temp[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} sram_control:inst2|data_in_temp[14] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.937 ns - Shortest register register " "Info: - Shortest register to register delay is 1.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram_control:inst2\|data_in_temp\[14\] 1 REG LCFF_X19_Y12_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N11; Fanout = 4; REG Node = 'sram_control:inst2\|data_in_temp\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sram_control:inst2|data_in_temp[14] } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns LCD_controller:inst\|Selector6~13 2 COMB LCCOMB_X19_Y12_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X19_Y12_N10; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector6~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { sram_control:inst2|data_in_temp[14] LCD_controller:inst|Selector6~13 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.149 ns) 0.726 ns LCD_controller:inst\|Selector6~14 3 COMB LCCOMB_X19_Y12_N2 1 " "Info: 3: + IC(0.254 ns) + CELL(0.149 ns) = 0.726 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector6~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { LCD_controller:inst|Selector6~13 LCD_controller:inst|Selector6~14 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.398 ns) 1.853 ns LCD_controller:inst\|Selector6~16 4 COMB LCCOMB_X18_Y11_N8 1 " "Info: 4: + IC(0.729 ns) + CELL(0.398 ns) = 1.853 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector6~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { LCD_controller:inst|Selector6~14 LCD_controller:inst|Selector6~16 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.937 ns LCD_controller:inst\|data_bus_value\[3\] 5 REG LCFF_X18_Y11_N9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.937 ns; Loc. = LCFF_X18_Y11_N9; Fanout = 2; REG Node = 'LCD_controller:inst\|data_bus_value\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_controller:inst|Selector6~16 LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.954 ns ( 49.25 % ) " "Info: Total cell delay = 0.954 ns ( 49.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 50.75 % ) " "Info: Total interconnect delay = 0.983 ns ( 50.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { sram_control:inst2|data_in_temp[14] LCD_controller:inst|Selector6~13 LCD_controller:inst|Selector6~14 LCD_controller:inst|Selector6~16 LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.937 ns" { sram_control:inst2|data_in_temp[14] {} LCD_controller:inst|Selector6~13 {} LCD_controller:inst|Selector6~14 {} LCD_controller:inst|Selector6~16 {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 0.254ns 0.729ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.044 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.044 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 1.083ns 1.637ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { Clock_50Mhz Clock_50Mhz~clkctrl sram_control:inst2|data_in_temp[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} sram_control:inst2|data_in_temp[14] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { sram_control:inst2|data_in_temp[14] LCD_controller:inst|Selector6~13 LCD_controller:inst|Selector6~14 LCD_controller:inst|Selector6~16 LCD_controller:inst|data_bus_value[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.937 ns" { sram_control:inst2|data_in_temp[14] {} LCD_controller:inst|Selector6~13 {} LCD_controller:inst|Selector6~14 {} LCD_controller:inst|Selector6~16 {} LCD_controller:inst|data_bus_value[3] {} } { 0.000ns 0.000ns 0.254ns 0.729ns 0.000ns } { 0.000ns 0.323ns 0.149ns 0.398ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_controller:inst\|clock_count_400Hz\[2\] Reset Clock_50Mhz 5.719 ns register " "Info: tsu for register \"LCD_controller:inst\|clock_count_400Hz\[2\]\" (data pin = \"Reset\", clock pin = \"Clock_50Mhz\") is 5.719 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.439 ns + Longest pin register " "Info: + Longest pin to register delay is 8.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns Reset 1 PIN PIN_W26 22 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 22; PIN Node = 'Reset'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 24 -160 8 40 "Reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.928 ns) + CELL(0.438 ns) 7.228 ns LCD_controller:inst\|clock_count_400Hz\[17\]~66 2 COMB LCCOMB_X23_Y14_N22 20 " "Info: 2: + IC(5.928 ns) + CELL(0.438 ns) = 7.228 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 20; COMB Node = 'LCD_controller:inst\|clock_count_400Hz\[17\]~66'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.366 ns" { Reset LCD_controller:inst|clock_count_400Hz[17]~66 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.510 ns) 8.439 ns LCD_controller:inst\|clock_count_400Hz\[2\] 3 REG LCFF_X23_Y15_N17 3 " "Info: 3: + IC(0.701 ns) + CELL(0.510 ns) = 8.439 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 3; REG Node = 'LCD_controller:inst\|clock_count_400Hz\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { LCD_controller:inst|clock_count_400Hz[17]~66 LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 21.45 % ) " "Info: Total cell delay = 1.810 ns ( 21.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.629 ns ( 78.55 % ) " "Info: Total interconnect delay = 6.629 ns ( 78.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { Reset LCD_controller:inst|clock_count_400Hz[17]~66 LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { Reset {} Reset~combout {} LCD_controller:inst|clock_count_400Hz[17]~66 {} LCD_controller:inst|clock_count_400Hz[2] {} } { 0.000ns 0.000ns 5.928ns 0.701ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz destination 2.684 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock_50Mhz\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock_50Mhz~clkctrl 2 COMB CLKCTRL_G2 73 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 73; COMB Node = 'Clock_50Mhz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock_50Mhz Clock_50Mhz~clkctrl } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns LCD_controller:inst\|clock_count_400Hz\[2\] 3 REG LCFF_X23_Y15_N17 3 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 3; REG Node = 'LCD_controller:inst\|clock_count_400Hz\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Clock_50Mhz~clkctrl LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Clock_50Mhz Clock_50Mhz~clkctrl LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} LCD_controller:inst|clock_count_400Hz[2] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.439 ns" { Reset LCD_controller:inst|clock_count_400Hz[17]~66 LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.439 ns" { Reset {} Reset~combout {} LCD_controller:inst|clock_count_400Hz[17]~66 {} LCD_controller:inst|clock_count_400Hz[2] {} } { 0.000ns 0.000ns 5.928ns 0.701ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { Clock_50Mhz Clock_50Mhz~clkctrl LCD_controller:inst|clock_count_400Hz[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} Clock_50Mhz~clkctrl {} LCD_controller:inst|clock_count_400Hz[2] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_50Mhz SRAM_ADDRESS\[9\] pattern_gen:inst1\|address_temp\[9\] 12.972 ns register " "Info: tco from clock \"Clock_50Mhz\" to destination pin \"SRAM_ADDRESS\[9\]\" through register \"pattern_gen:inst1\|address_temp\[9\]\" is 12.972 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz source 6.029 ns + Longest register " "Info: + Longest clock path from clock \"Clock_50Mhz\" to source register is 6.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.787 ns) 2.869 ns pattern_gen:inst1\|clock_500Khz 2 REG LCFF_X24_Y14_N5 2 " "Info: 2: + IC(1.083 ns) + CELL(0.787 ns) = 2.869 ns; Loc. = LCFF_X24_Y14_N5; Fanout = 2; REG Node = 'pattern_gen:inst1\|clock_500Khz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.000 ns) 4.492 ns pattern_gen:inst1\|clock_500Khz~clkctrl 3 COMB CLKCTRL_G1 57 " "Info: 3: + IC(1.623 ns) + CELL(0.000 ns) = 4.492 ns; Loc. = CLKCTRL_G1; Fanout = 57; COMB Node = 'pattern_gen:inst1\|clock_500Khz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 6.029 ns pattern_gen:inst1\|address_temp\[9\] 4 REG LCFF_X23_Y10_N31 6 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.029 ns; Loc. = LCFF_X23_Y10_N31; Fanout = 6; REG Node = 'pattern_gen:inst1\|address_temp\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[9] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.53 % ) " "Info: Total cell delay = 2.323 ns ( 38.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.706 ns ( 61.47 % ) " "Info: Total interconnect delay = 3.706 ns ( 61.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|address_temp[9] {} } { 0.000ns 0.000ns 1.083ns 1.623ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.693 ns + Longest register pin " "Info: + Longest register to pin delay is 6.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pattern_gen:inst1\|address_temp\[9\] 1 REG LCFF_X23_Y10_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N31; Fanout = 6; REG Node = 'pattern_gen:inst1\|address_temp\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pattern_gen:inst1|address_temp[9] } "NODE_NAME" } } { "../PatternGen/pattern_gen.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/PatternGen/pattern_gen.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.438 ns) 1.332 ns sram_control:inst2\|address_out\[9\]~8 2 COMB LCCOMB_X23_Y12_N12 9 " "Info: 2: + IC(0.894 ns) + CELL(0.438 ns) = 1.332 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 9; COMB Node = 'sram_control:inst2\|address_out\[9\]~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { pattern_gen:inst1|address_temp[9] sram_control:inst2|address_out[9]~8 } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(2.798 ns) 6.693 ns SRAM_ADDRESS\[9\] 3 PIN PIN_AD7 0 " "Info: 3: + IC(2.563 ns) + CELL(2.798 ns) = 6.693 ns; Loc. = PIN_AD7; Fanout = 0; PIN Node = 'SRAM_ADDRESS\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.361 ns" { sram_control:inst2|address_out[9]~8 SRAM_ADDRESS[9] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 296 720 896 312 "SRAM_ADDRESS\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 48.35 % ) " "Info: Total cell delay = 3.236 ns ( 48.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.457 ns ( 51.65 % ) " "Info: Total interconnect delay = 3.457 ns ( 51.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.693 ns" { pattern_gen:inst1|address_temp[9] sram_control:inst2|address_out[9]~8 SRAM_ADDRESS[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.693 ns" { pattern_gen:inst1|address_temp[9] {} sram_control:inst2|address_out[9]~8 {} SRAM_ADDRESS[9] {} } { 0.000ns 0.894ns 2.563ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { Clock_50Mhz pattern_gen:inst1|clock_500Khz pattern_gen:inst1|clock_500Khz~clkctrl pattern_gen:inst1|address_temp[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} pattern_gen:inst1|clock_500Khz {} pattern_gen:inst1|clock_500Khz~clkctrl {} pattern_gen:inst1|address_temp[9] {} } { 0.000ns 0.000ns 1.083ns 1.623ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.693 ns" { pattern_gen:inst1|address_temp[9] sram_control:inst2|address_out[9]~8 SRAM_ADDRESS[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.693 ns" { pattern_gen:inst1|address_temp[9] {} sram_control:inst2|address_out[9]~8 {} SRAM_ADDRESS[9] {} } { 0.000ns 0.894ns 2.563ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Switches\[17\] SRAM_ADDRESS\[17\] 12.204 ns Longest " "Info: Longest tpd from source pin \"Switches\[17\]\" to destination pin \"SRAM_ADDRESS\[17\]\" is 12.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Switches\[17\] 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'Switches\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switches[17] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 312 72 240 328 "Switches\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.622 ns) + CELL(0.438 ns) 6.912 ns sram_control:inst2\|address_out\[17\]~0 2 COMB LCCOMB_X24_Y14_N26 2 " "Info: 2: + IC(5.622 ns) + CELL(0.438 ns) = 6.912 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 2; COMB Node = 'sram_control:inst2\|address_out\[17\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { Switches[17] sram_control:inst2|address_out[17]~0 } "NODE_NAME" } } { "../SRAM_Control/sram_control.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/SRAM_Control/sram_control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.504 ns) + CELL(2.788 ns) 12.204 ns SRAM_ADDRESS\[17\] 3 PIN PIN_AC8 0 " "Info: 3: + IC(2.504 ns) + CELL(2.788 ns) = 12.204 ns; Loc. = PIN_AC8; Fanout = 0; PIN Node = 'SRAM_ADDRESS\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.292 ns" { sram_control:inst2|address_out[17]~0 SRAM_ADDRESS[17] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 296 720 896 312 "SRAM_ADDRESS\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.078 ns ( 33.42 % ) " "Info: Total cell delay = 4.078 ns ( 33.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.126 ns ( 66.58 % ) " "Info: Total interconnect delay = 8.126 ns ( 66.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.204 ns" { Switches[17] sram_control:inst2|address_out[17]~0 SRAM_ADDRESS[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.204 ns" { Switches[17] {} Switches[17]~combout {} sram_control:inst2|address_out[17]~0 {} SRAM_ADDRESS[17] {} } { 0.000ns 0.000ns 5.622ns 2.504ns } { 0.000ns 0.852ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LCD_controller:inst\|data_bus_value\[2\] Switches\[11\] Clock_50Mhz 1.743 ns register " "Info: th for register \"LCD_controller:inst\|data_bus_value\[2\]\" (data pin = \"Switches\[11\]\", clock pin = \"Clock_50Mhz\") is 1.743 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock_50Mhz destination 6.060 ns + Longest register " "Info: + Longest clock path from clock \"Clock_50Mhz\" to destination register is 6.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock_50Mhz 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'Clock_50Mhz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_50Mhz } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 8 -160 8 24 "Clock_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.787 ns) 2.869 ns LCD_controller:inst\|clock_400Hz 2 REG LCFF_X24_Y14_N29 2 " "Info: 2: + IC(1.083 ns) + CELL(0.787 ns) = 2.869 ns; Loc. = LCFF_X24_Y14_N29; Fanout = 2; REG Node = 'LCD_controller:inst\|clock_400Hz'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.000 ns) 4.506 ns LCD_controller:inst\|clock_400Hz~clkctrl 3 COMB CLKCTRL_G0 95 " "Info: 3: + IC(1.637 ns) + CELL(0.000 ns) = 4.506 ns; Loc. = CLKCTRL_G0; Fanout = 95; COMB Node = 'LCD_controller:inst\|clock_400Hz~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.060 ns LCD_controller:inst\|data_bus_value\[2\] 4 REG LCFF_X24_Y12_N17 2 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.060 ns; Loc. = LCFF_X24_Y12_N17; Fanout = 2; REG Node = 'LCD_controller:inst\|data_bus_value\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[2] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.33 % ) " "Info: Total cell delay = 2.323 ns ( 38.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 61.67 % ) " "Info: Total interconnect delay = 3.737 ns ( 61.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[2] {} } { 0.000ns 0.000ns 1.083ns 1.637ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.583 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Switches\[11\] 1 PIN PIN_P1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 4; PIN Node = 'Switches\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switches[11] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/TOP_LEVEL/top_level.bdf" { { 312 72 240 328 "Switches\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.275 ns) 2.774 ns LCD_controller:inst\|add_3\[2\]~53 2 COMB LCCOMB_X23_Y12_N16 2 " "Info: 2: + IC(1.500 ns) + CELL(0.275 ns) = 2.774 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 2; COMB Node = 'LCD_controller:inst\|add_3\[2\]~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { Switches[11] LCD_controller:inst|add_3[2]~53 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.393 ns) 3.616 ns LCD_controller:inst\|Selector7~49 3 COMB LCCOMB_X24_Y12_N10 1 " "Info: 3: + IC(0.449 ns) + CELL(0.393 ns) = 3.616 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector7~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { LCD_controller:inst|add_3[2]~53 LCD_controller:inst|Selector7~49 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 4.010 ns LCD_controller:inst\|Selector7~60 4 COMB LCCOMB_X24_Y12_N24 1 " "Info: 4: + IC(0.245 ns) + CELL(0.149 ns) = 4.010 ns; Loc. = LCCOMB_X24_Y12_N24; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector7~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_controller:inst|Selector7~49 LCD_controller:inst|Selector7~60 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.242 ns) 4.499 ns LCD_controller:inst\|Selector7~62 5 COMB LCCOMB_X24_Y12_N16 1 " "Info: 5: + IC(0.247 ns) + CELL(0.242 ns) = 4.499 ns; Loc. = LCCOMB_X24_Y12_N16; Fanout = 1; COMB Node = 'LCD_controller:inst\|Selector7~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { LCD_controller:inst|Selector7~60 LCD_controller:inst|Selector7~62 } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.583 ns LCD_controller:inst\|data_bus_value\[2\] 6 REG LCFF_X24_Y12_N17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.583 ns; Loc. = LCFF_X24_Y12_N17; Fanout = 2; REG Node = 'LCD_controller:inst\|data_bus_value\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_controller:inst|Selector7~62 LCD_controller:inst|data_bus_value[2] } "NODE_NAME" } } { "../LCD_controller/LCD_controller.vhd" "" { Text "C:/Users/Unrelentless/Desktop/Comp Arch/Final Version/LCD_controller/LCD_controller.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.142 ns ( 46.74 % ) " "Info: Total cell delay = 2.142 ns ( 46.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.441 ns ( 53.26 % ) " "Info: Total interconnect delay = 2.441 ns ( 53.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { Switches[11] LCD_controller:inst|add_3[2]~53 LCD_controller:inst|Selector7~49 LCD_controller:inst|Selector7~60 LCD_controller:inst|Selector7~62 LCD_controller:inst|data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { Switches[11] {} Switches[11]~combout {} LCD_controller:inst|add_3[2]~53 {} LCD_controller:inst|Selector7~49 {} LCD_controller:inst|Selector7~60 {} LCD_controller:inst|Selector7~62 {} LCD_controller:inst|data_bus_value[2] {} } { 0.000ns 0.000ns 1.500ns 0.449ns 0.245ns 0.247ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.393ns 0.149ns 0.242ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { Clock_50Mhz LCD_controller:inst|clock_400Hz LCD_controller:inst|clock_400Hz~clkctrl LCD_controller:inst|data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { Clock_50Mhz {} Clock_50Mhz~combout {} LCD_controller:inst|clock_400Hz {} LCD_controller:inst|clock_400Hz~clkctrl {} LCD_controller:inst|data_bus_value[2] {} } { 0.000ns 0.000ns 1.083ns 1.637ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.583 ns" { Switches[11] LCD_controller:inst|add_3[2]~53 LCD_controller:inst|Selector7~49 LCD_controller:inst|Selector7~60 LCD_controller:inst|Selector7~62 LCD_controller:inst|data_bus_value[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.583 ns" { Switches[11] {} Switches[11]~combout {} LCD_controller:inst|add_3[2]~53 {} LCD_controller:inst|Selector7~49 {} LCD_controller:inst|Selector7~60 {} LCD_controller:inst|Selector7~62 {} LCD_controller:inst|data_bus_value[2] {} } { 0.000ns 0.000ns 1.500ns 0.449ns 0.245ns 0.247ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.393ns 0.149ns 0.242ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 12 14:51:49 2011 " "Info: Processing ended: Wed Oct 12 14:51:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
