
<html><head><title>Virtuoso Stacked Silicon Solution Flow</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648444" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Virtuoso Stacked Silicon Solution Flow" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648444" />
<meta name="NextFile" content="vrf_flows_ct_schem_driven_flow.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="vrf_flows_ct_vrf_rf_integ_flow.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Virtuoso Stacked Silicon Solution Flow" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Stacked Silicon Solution Flow" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="vrf_flows_ct_vrf_rf_integ_flow.html" title="Virtuoso Integrity 3D-IC Flow">Virtuoso Integrity 3D-IC Flow</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="vrf_flows_ct_schem_driven_flow.html" title="Virtuoso Schematic Editor Driven Layout MXL Flow">Virtuoso Schematic Editor Driv ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:StackedSiliconFlow" title="Virtuoso Stacked Silicon Solution Flow"></a><h2>
<a id="pgfId-939220"></a>Virtuoso <a id="46722"></a>Stacked Silicon Solution Flow</h2>

<p>
<a id="pgfId-939221"></a>Virtuoso Stacked Silicon Solution flow provides the required interface and options to design compact, stacked ICs. The following diagram depicts the overall Virtuoso Stacked Silicon solution flow.</p>

<p>
<a id="pgfId-939252"></a></p>
<div class="webflare-div-image">
<img width="668" height="124" src="images/vrf_flows-7.gif" /></div>

<p>
<a id="pgfId-939254"></a>In this flow, you can instantiate a die footprint in the package layout from a package library. The input from the package library includes a cellview that contains a layout, schematic, and symbol view. The output is a die footprint that is represented as a cellview and includes an abstract, a TILP, a schematic, and a symbol view.</p>
<p>
<a id="pgfId-939258"></a>The symbols of dies obtained from die export need to be arranged in a package schematic. A package schematic contains the IC and package portions of the design, which are represented, designed, and verified within a single environment. </p>
<p>
<a id="pgfId-939262"></a>Once the package layout has been generated from the package schematic, you can arrange the generated instances in the layout canvas and define the stack settings. Subsequently, you can create bumps and TSVs for the flip-chip dies, define connectivity for the bumps by assigning each bump to a net, and propagate the bump information to the dies on which the original die would be vertically stacked. Propagating helps align bumps in the two stacked dies.</p>
<p>
<a id="pgfId-939292"></a>Routing the design automatically or interactively by using a suitable router can be done at the end.</p>

<h4><em>
<a id="pgfId-939481"></a>Related Topics</em></h4>

<p>
<a id="pgfId-939213"></a><h-hot><a actuate="user" class="URL" href="../vrf/chap3.html#firstpage" show="replace" xml:link="simple">Creating a Package Schematic</a></h-hot></p>
<p>
<a id="pgfId-939507"></a><h-hot><a actuate="user" class="URL" href="../vxlhelp/chap6.html#firstpage" show="replace" xml:link="simple">Generating a Layout</a></h-hot></p>
<p>
<a id="pgfId-939525"></a><h-hot>Configuring a Stack</h-hot></p>
<p>
<a id="pgfId-939547"></a><h-hot>Creating Bumps and TSVs</h-hot></p>
<p>
<a id="pgfId-939567"></a><h-hot><a actuate="user" class="URL" href="../vmtUser/bump_mgmt_AssignBumpConnectivity.html" show="replace" xml:link="simple">Assigning Connectivity between Bumps</a></h-hot></p>
<p>
<a id="pgfId-939587"></a><h-hot><a actuate="user" class="URL" href="../vmtUser/bump_mgmt_PropogateBump.html" show="replace" xml:link="simple">Propagating Bumps</a></h-hot></p>
<p>
<a id="pgfId-939607"></a><h-hot>Virtuoso Interposer Router</h-hot> </p>
<p>
<a id="pgfId-939630"></a><h-hot>Performing Interactive Routing</h-hot></p>

<h2>
<a id="pgfId-940094"></a><a id="14964"></a>Virtuoso Schematic Editor Driven SiP Layout Flow</h2>

<p>
<a id="pgfId-940095"></a>Cadence SiP Layout Option has many features for package and module implementation alongside a complete complement of constraint-driven verification and automation tools to complete the implementation. Artwork and manufacturing activities must be performed in SiP Layout Option. Teams that do day-to-day module and package design in SiP Layout Option can enjoy benefits from using a Virtuoso Schematic Editor driven flow without changing their use model. In addition, it provides the ability to mix high-accuracy extraction models with ideal models and simulate the design along with the testbench in Spectre. Unified libraries let you map the terminologies and data between Virtuoso and Allegro for a seamless flow of information. </p>

<p>
<a id="pgfId-940099"></a></p>
<div class="webflare-div-image">
<img width="668" height="784" src="images/vrf_flows-8.gif" /></div>
<h4><em>
<a id="pgfId-940100"></a>Related Topics</em></h4>

<p>
<a id="pgfId-940104"></a><h-hot>Virtuoso MultiTech Framework Setup</h-hot></p>
<p>
<a id="pgfId-940108"></a><h-hot>Views in the Unified Library</h-hot></p>
<p>
<a id="pgfId-940112"></a><h-hot>Types of Libraries for Creating Unified Libraries</h-hot></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="vrf_flows_ct_vrf_rf_integ_flow.html" id="prev" title="Virtuoso Integrity 3D-IC Flow">Virtuoso Integrity 3D-IC Flow</a></em></b><b><em><a href="vrf_flows_ct_schem_driven_flow.html" id="nex" title="Virtuoso Schematic Editor Driven Layout MXL Flow">Virtuoso Schematic Editor Driv ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>