--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml mig_36_1.twx mig_36_1.ncd -o mig_36_1.twr mig_36_1.pcf

Design file:              mig_36_1.ncd
Physical constraint file: mig_36_1.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-10-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" TS_SYS_CLK * 
   4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y302.DATAOUT            ILOGIC_X0Y302.SR                      0.803  
IODELAY_X0Y302.DATAOUT            ILOGIC_X0Y302.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y151.DQ                   IODELAY_X0Y302.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y300.DATAOUT            ILOGIC_X0Y300.SR                      0.803  
IODELAY_X0Y300.DATAOUT            ILOGIC_X0Y300.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y150.DQ                   IODELAY_X0Y300.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y298.DATAOUT            ILOGIC_X0Y298.SR                      0.805  
IODELAY_X0Y298.DATAOUT            ILOGIC_X0Y298.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y149.DQ                   IODELAY_X0Y298.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.803  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y262.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y258.DATAOUT            ILOGIC_X0Y258.SR                      0.805  
IODELAY_X0Y258.DATAOUT            ILOGIC_X0Y258.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y129.DQ                   IODELAY_X0Y258.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.SR                      0.803  
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y111.DQ                   IODELAY_X0Y222.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.SR                      0.803  
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y110.DQ                   IODELAY_X0Y220.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.416ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: u_ddr2_infrastructure/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 1.416ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: u_ddr2_infrastructure/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 3.750ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: u_ddr2_infrastructure/clk0_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X27Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.575 - 0.566)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_19 to u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y101.DQ     Tcko                  0.450   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X27Y110.AX     net (fanout=1)        1.016   u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X27Y110.CLK    Tdick                -0.008   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.442ns logic, 1.016ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X16Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_23 to u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.DQ     Tcko                  0.450   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X16Y119.AX     net (fanout=1)        0.853   u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X16Y119.CLK    Tdick                -0.012   u_ddr2_infrastructure/rst200_sync_r<24>
                                                       u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.438ns logic, 0.853ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_10 (SLICE_X40Y99.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_9 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_9 to u_ddr2_infrastructure/rst200_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y99.BQ      Tcko                  0.471   u_ddr2_infrastructure/rst200_sync_r<11>
                                                       u_ddr2_infrastructure/rst200_sync_r_9
    SLICE_X40Y99.CX      net (fanout=1)        0.814   u_ddr2_infrastructure/rst200_sync_r<9>
    SLICE_X40Y99.CLK     Tdick                -0.005   u_ddr2_infrastructure/rst200_sync_r<11>
                                                       u_ddr2_infrastructure/rst200_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.466ns logic, 0.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_12 (SLICE_X39Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_11 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.636ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (1.385 - 1.192)
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_11 to u_ddr2_infrastructure/rst200_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y99.DQ      Tcko                  0.433   u_ddr2_infrastructure/rst200_sync_r<11>
                                                       u_ddr2_infrastructure/rst200_sync_r_11
    SLICE_X39Y101.AX     net (fanout=1)        0.432   u_ddr2_infrastructure/rst200_sync_r<11>
    SLICE_X39Y101.CLK    Tckdi       (-Th)     0.229   u_ddr2_infrastructure/rst200_sync_r<15>
                                                       u_ddr2_infrastructure/rst200_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.636ns (0.204ns logic, 0.432ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X27Y110.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_20 to u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcko                  0.414   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X27Y110.BX     net (fanout=1)        0.282   u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X27Y110.CLK    Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X35Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_16 to u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y101.AQ     Tcko                  0.414   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X35Y101.BX     net (fanout=1)        0.282   u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X35Y101.CLK    Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0
  Logical resource: u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: u_ddr2_infrastructure/clk200_ibufg
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X27Y110.SR
  Clock network: u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: u_ddr2_infrastructure/rst200_sync_r<23>/SR
  Logical resource: u_ddr2_infrastructure/rst200_sync_r_20/SR
  Location pin: SLICE_X27Y110.SR
  Clock network: u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.411ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_41 (SLICE_X8Y124.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_41 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.255ns (3.604 - 3.859)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.BQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X7Y124.D2      net (fanout=32)       2.515   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X7Y124.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyinc_dq<45>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq/rd_data_rise1
    SLICE_X8Y124.BX      net (fanout=2)        0.923   u_ddr2_top_0/u_mem_if_top/rd_data_rise<41>
    SLICE_X8Y124.CLK     Tdick                -0.018   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<43>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_41
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (0.526ns logic, 3.438ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33 (SLICE_X8Y132.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (3.592 - 3.859)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y133.D3      net (fanout=32)       2.518   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X6Y133.D       Tilo                  0.094   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq/rd_data_rise1
    SLICE_X8Y132.BX      net (fanout=2)        0.577   u_ddr2_top_0/u_mem_if_top/rd_data_rise<33>
    SLICE_X8Y132.CLK     Tdick                -0.018   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.526ns logic, 3.095ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_34 (SLICE_X8Y132.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_34 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.267ns (3.592 - 3.859)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y120.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[4].u_ff_rd_data_sel
    SLICE_X6Y133.C3      net (fanout=32)       2.505   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<4>
    SLICE_X6Y133.C       Tilo                  0.094   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq/rd_data_rise1
    SLICE_X8Y132.CX      net (fanout=2)        0.575   u_ddr2_top_0/u_mem_if_top/rd_data_rise<34>
    SLICE_X8Y132.CLK     Tdick                -0.005   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_34
    -------------------------------------------------  ---------------------------
    Total                                      3.619ns (0.539ns logic, 3.080ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21 (SLICE_X9Y143.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.291ns (3.942 - 3.651)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y143.CQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel
    SLICE_X9Y143.B5      net (fanout=32)       0.387   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<2>
    SLICE_X9Y143.CLK     Tah         (-Th)     0.196   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<23>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_21_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_21
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.237ns logic, 0.387ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (SLICE_X9Y143.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.291ns (3.942 - 3.651)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y143.CQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel
    SLICE_X9Y143.C3      net (fanout=32)       0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<2>
    SLICE_X9Y143.CLK     Tah         (-Th)     0.195   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<23>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_22_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_22
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.238ns logic, 0.581ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23 (SLICE_X9Y143.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.291ns (3.942 - 3.651)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y143.CQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel
    SLICE_X9Y143.D3      net (fanout=32)       0.586   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<2>
    SLICE_X9Y143.CLK     Tah         (-Th)     0.195   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<23>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_23_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_23
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.238ns logic, 0.586ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.941ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53 (SLICE_X7Y117.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.133ns (1.448 - 1.581)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y125.CQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    SLICE_X7Y117.B1      net (fanout=16)       2.245   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<6>
    SLICE_X7Y117.CLK     Tas                   0.027   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<55>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_53_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_53
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.498ns logic, 2.245ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_63 (SLICE_X2Y107.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_63 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.102ns (1.479 - 1.581)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y125.DQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X2Y107.D2      net (fanout=16)       2.191   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X2Y107.CLK     Tas                   0.028   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<63>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_63_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_63
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (0.499ns logic, 2.191ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57 (SLICE_X6Y114.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.662ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (1.465 - 1.581)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y125.DQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    SLICE_X6Y114.B2      net (fanout=16)       2.164   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
    SLICE_X6Y114.CLK     Tas                   0.027   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<59>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_57_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_57
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (0.498ns logic, 2.164ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24 (SLICE_X8Y140.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.076ns (0.708 - 0.632)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y142.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X8Y140.A6      net (fanout=16)       0.643   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X8Y140.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<27>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_24_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.195ns logic, 0.643ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30 (SLICE_X8Y139.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.081ns (1.623 - 1.542)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y142.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X8Y139.C4      net (fanout=16)       0.715   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X8Y139.CLK     Tah         (-Th)     0.217   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<31>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_30_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_30
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.197ns logic, 0.715ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_18 (SLICE_X8Y145.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.062ns (0.694 - 0.632)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y142.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[2].u_ff_rden_sel_mux
    SLICE_X8Y145.C4      net (fanout=16)       0.701   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<2>
    SLICE_X8Y145.CLK     Tah         (-Th)     0.217   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<19>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_18_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_18
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.197ns logic, 0.701ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;

 295 paths analyzed, 295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.558ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (SLICE_X8Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.136ns (Levels of Logic = 1)
  Clock Path Skew:      -0.230ns (3.636 - 3.866)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y132.C6      net (fanout=155)      1.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y132.C       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<100>11
    SLICE_X8Y149.SR      net (fanout=11)       1.601   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N2
    SLICE_X8Y149.CLK     Tsrck                 0.541   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<64>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_64
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (1.085ns logic, 3.051ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr (OLOGIC_X0Y219.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 1)
  Clock Path Skew:      -0.280ns (3.586 - 3.866)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X6Y104.C6      net (fanout=155)      1.982   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X6Y104.C       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<10>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<10>1
    OLOGIC_X0Y219.D1     net (fanout=1)        0.894   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/addr_mux<10>
    OLOGIC_X0Y219.CLK    Todck                 0.434   ddr2_a_10_OBUF
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_addr[10].u_ff_addr
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (0.978ns logic, 2.876ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba (OLOGIC_X0Y202.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (3.602 - 3.866)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X8Y98.A6       net (fanout=155)      1.932   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X8Y98.A        Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<1>1
    OLOGIC_X0Y202.D1     net (fanout=1)        0.904   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<1>
    OLOGIC_X0Y202.CLK    Todck                 0.434   ddr2_ba_1_OBUF
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (0.978ns logic, 2.836ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (SLICE_X10Y122.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.298ns (3.893 - 3.595)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y122.A6     net (fanout=155)      0.308   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y122.CLK    Tah         (-Th)     0.197   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<48>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<44>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_44
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.217ns logic, 0.308ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (SLICE_X10Y122.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.298ns (3.893 - 3.595)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y122.B6     net (fanout=155)      0.313   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y122.CLK    Tah         (-Th)     0.196   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<48>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<48>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_48
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.218ns logic, 0.313ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53 (SLICE_X8Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.284ns (3.879 - 3.595)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y123.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X8Y123.A6      net (fanout=155)      0.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X8Y123.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<55>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<53>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_53
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.195ns logic, 0.338ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_CLK * 4;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.953ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y114.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 1)
  Clock Path Skew:      -0.228ns (3.486 - 3.714)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y115.CQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly
    SLICE_X24Y114.B2     net (fanout=1)        1.059   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<10>
    SLICE_X24Y114.CLK    Tas                   0.003   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.474ns logic, 1.059ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y114.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Clock Path Skew:      -0.228ns (3.486 - 3.714)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y115.DQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[11].u_ff_gate_dly
    SLICE_X24Y114.B3     net (fanout=1)        1.033   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
    SLICE_X24Y114.CLK    Tas                   0.003   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.474ns logic, 1.033ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X28Y112.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.426ns (Levels of Logic = 1)
  Clock Path Skew:      -0.260ns (3.436 - 3.696)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y111.CQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<31>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[30].u_ff_gate_dly
    SLICE_X28Y112.B2     net (fanout=1)        0.952   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<30>
    SLICE_X28Y112.CLK    Tas                   0.003   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<6>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[6].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.474ns logic, 0.952ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X28Y115.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.251ns (3.706 - 3.455)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y115.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<27>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X28Y115.B6     net (fanout=1)        0.272   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<24>
    SLICE_X28Y115.CLK    Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.192ns logic, 0.272ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y116.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.263ns (3.753 - 3.490)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y116.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[4].u_ff_gate_dly
    SLICE_X24Y116.C6     net (fanout=1)        0.280   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<4>
    SLICE_X24Y116.CLK    Tah         (-Th)     0.217   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.197ns logic, 0.280ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X28Y115.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.251ns (3.706 - 3.455)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y115.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[19].u_ff_gate_dly
    SLICE_X28Y115.C6     net (fanout=1)        0.274   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<19>
    SLICE_X28Y115.CLK    Tah         (-Th)     0.217   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[3].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.197ns logic, 0.274ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.854ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y127.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.431 - 3.694)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y127.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X44Y127.B2     net (fanout=1)        0.946   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X44Y127.CLK    Tas                   0.003   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.453ns logic, 0.946ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y127.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.431 - 3.694)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y127.CQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X44Y127.B4     net (fanout=1)        0.697   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X44Y127.CLK    Tas                   0.003   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.453ns logic, 0.697ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y127.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.431 - 3.694)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y127.BQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X44Y127.B3     net (fanout=1)        0.609   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X44Y127.CLK    Tas                   0.003   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.453ns logic, 0.609ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y127.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.241ns (3.688 - 3.447)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y130.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X44Y127.B6     net (fanout=1)        0.424   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X44Y127.CLK    Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.192ns logic, 0.424ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y127.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.707ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.252ns (3.688 - 3.436)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y127.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X44Y127.B5     net (fanout=1)        0.515   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X44Y127.CLK    Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.707ns (0.192ns logic, 0.515ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y127.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.252ns (3.688 - 3.436)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y127.BQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X44Y127.B3     net (fanout=1)        0.560   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X44Y127.CLK    Tah         (-Th)     0.222   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.192ns logic, 0.560ns route)
                                                       (25.5% logic, 74.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.875ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y126.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.419 - 3.678)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.AQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X68Y126.A2     net (fanout=1)        0.946   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X68Y126.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.478ns logic, 0.946ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y126.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.260ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.419 - 3.678)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.BQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X68Y126.A3     net (fanout=1)        0.782   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X68Y126.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.478ns logic, 0.782ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y126.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.259ns (3.419 - 3.678)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.CQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X68Y126.A4     net (fanout=1)        0.698   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X68Y126.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.478ns logic, 0.698ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y126.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.255ns (3.676 - 3.421)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y127.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X68Y126.A6     net (fanout=1)        0.272   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X68Y126.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.195ns logic, 0.272ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y126.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.255ns (3.676 - 3.421)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.DQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X68Y126.A5     net (fanout=1)        0.361   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X68Y126.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.214ns logic, 0.361ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y126.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.255ns (3.676 - 3.421)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y127.CQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X68Y126.A4     net (fanout=1)        0.642   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X68Y126.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.214ns logic, 0.642ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.690ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y300.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y150.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y300.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y300.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y300.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y300.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y300.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y150.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y300.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y300.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y300.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y300.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.656ns.
 Maximum delay is   1.852ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y283.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y298.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y283.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y283.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.098ns logic, 0.819ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y298.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y283.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y283.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.074ns logic, 0.819ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y282.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y298.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y282.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y282.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.098ns logic, 0.819ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y298.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y282.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y282.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.074ns logic, 0.819ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y243.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y258.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y243.CE1    net (fanout=8)        0.816   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X0Y243.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (1.098ns logic, 0.816ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.890ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y258.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y243.CE1    net (fanout=8)        0.816   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X0Y243.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (1.074ns logic, 0.816ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         1.9 ns;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y227.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y227.CE1    net (fanout=8)        0.343   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y227.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y227.CE1    net (fanout=8)        0.343   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y227.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y226.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y226.CE1    net (fanout=8)        0.343   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y226.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y226.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y226.CE1    net (fanout=8)        0.343   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y226.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y307.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y300.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y307.CE1    net (fanout=8)        0.348   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y307.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y307.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y300.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y307.CE1    net (fanout=8)        0.348   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y307.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP       
  "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;

 4468 paths analyzed, 2825 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.492ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1 (SLICE_X38Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.211ns (1.206 - 1.417)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 to u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
    SLICE_X36Y74.A5      net (fanout=10)       1.520   u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
    SLICE_X36Y74.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or00001
    SLICE_X38Y71.SR      net (fanout=3)        0.605   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
    SLICE_X38Y71.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.091ns logic, 2.125ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.145 - 0.170)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r to u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
    SLICE_X36Y74.A6      net (fanout=2)        0.306   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
    SLICE_X36Y74.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or00001
    SLICE_X38Y71.SR      net (fanout=3)        0.605   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
    SLICE_X38Y71.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (1.091ns logic, 0.911ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2 (SLICE_X38Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.211ns (1.206 - 1.417)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 to u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
    SLICE_X36Y74.A5      net (fanout=10)       1.520   u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
    SLICE_X36Y74.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or00001
    SLICE_X38Y71.SR      net (fanout=3)        0.605   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
    SLICE_X38Y71.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.091ns logic, 2.125ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.145 - 0.170)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r to u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
    SLICE_X36Y74.A6      net (fanout=2)        0.306   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
    SLICE_X36Y74.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or00001
    SLICE_X38Y71.SR      net (fanout=3)        0.605   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
    SLICE_X38Y71.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (1.091ns logic, 0.911ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3 (SLICE_X38Y71.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.211ns (1.206 - 1.417)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1 to u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
    SLICE_X36Y74.A5      net (fanout=10)       1.520   u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
    SLICE_X36Y74.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or00001
    SLICE_X38Y71.SR      net (fanout=3)        0.605   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
    SLICE_X38Y71.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.091ns logic, 2.125ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.145 - 0.170)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r to u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
    SLICE_X36Y74.A6      net (fanout=2)        0.306   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r
    SLICE_X36Y74.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or00001
    SLICE_X38Y71.SR      net (fanout=3)        0.605   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
    SLICE_X38Y71.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (1.091ns logic, 0.911ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_tb_top_0/ff_phy_init_done (SLICE_X16Y111.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          u_ddr2_tb_top_0/ff_phy_init_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.754 - 3.499)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done to u_ddr2_tb_top_0/ff_phy_init_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y111.AQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X16Y111.AX     net (fanout=3)        0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done
    SLICE_X16Y111.CLK    Tckdi       (-Th)     0.236   u_ddr2_tb_top_0/phy_init_done_r
                                                       u_ddr2_tb_top_0/ff_phy_init_done
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.197ns logic, 0.433ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (SLICE_X20Y125.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 0)
  Clock Path Skew:      0.322ns (3.843 - 3.521)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y125.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_4
    SLICE_X20Y125.AX     net (fanout=1)        0.549   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<4>
    SLICE_X20Y125.CLK    Tckdi       (-Th)     0.236   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.178ns logic, 0.549ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (SLICE_X20Y125.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 0)
  Clock Path Skew:      0.322ns (3.843 - 3.521)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y125.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6
    SLICE_X20Y125.CX     net (fanout=1)        0.548   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<6>
    SLICE_X20Y125.CLK    Tckdi       (-Th)     0.230   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.184ns logic, 0.548ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y197.REV
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_2
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y303.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_2
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y301.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP      
   "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH        
 50%;

 652 paths analyzed, 645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.512ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (SLICE_X12Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Requirement:          1.875ns
  Data Path Delay:      1.585ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.634 - 0.740)
  Source Clock:         clk90 falling at 2.812ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y116.AQ      Tcko                  0.445   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
    SLICE_X12Y118.SR     net (fanout=2)        0.599   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
    SLICE_X12Y118.CLK    Tsrck                 0.541   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.986ns logic, 0.599ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2 (SLICE_X9Y141.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.361ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (1.564 - 1.645)
  Source Clock:         clk90 rising at 0.937ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y128.BQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X7Y128.C5      net (fanout=1)        0.549   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X7Y128.C       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<100>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y141.SR      net (fanout=16)       1.721   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y141.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.091ns logic, 2.270ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3 (SLICE_X9Y141.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.361ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (1.564 - 1.645)
  Source Clock:         clk90 rising at 0.937ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y128.BQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_1
    SLICE_X7Y128.C5      net (fanout=1)        0.549   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<1>
    SLICE_X7Y128.C       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<100>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<10>11
    SLICE_X9Y141.SR      net (fanout=16)       1.721   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N1
    SLICE_X9Y141.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_3
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.091ns logic, 2.270ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst_tmp_shift9 (SLICE_X38Y136.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst_tmp_shift8 (FF)
  Destination:          u_ddr2_infrastructure/rst_tmp_shift9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.175 - 0.133)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst_tmp_shift8 to u_ddr2_infrastructure/rst_tmp_shift9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y134.DQ     Tcko                  0.414   u_ddr2_infrastructure/rst_tmp_shift8
                                                       u_ddr2_infrastructure/rst_tmp_shift8
    SLICE_X38Y136.AX     net (fanout=1)        0.318   u_ddr2_infrastructure/rst_tmp_shift8
    SLICE_X38Y136.CLK    Tckdi       (-Th)     0.229   u_ddr2_infrastructure/rst_tmp_shift12
                                                       u_ddr2_infrastructure/rst_tmp_shift9
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.185ns logic, 0.318ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst_tmp_shift2 (SLICE_X39Y133.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst_tmp_shift1 (FF)
  Destination:          u_ddr2_infrastructure/rst_tmp_shift2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst_tmp_shift1 to u_ddr2_infrastructure/rst_tmp_shift2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y133.AQ     Tcko                  0.414   u_ddr2_infrastructure/rst_tmp_shift4
                                                       u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X39Y133.BX     net (fanout=1)        0.282   u_ddr2_infrastructure/rst_tmp_shift1
    SLICE_X39Y133.CLK    Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst_tmp_shift4
                                                       u_ddr2_infrastructure/rst_tmp_shift2
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst_tmp_shift6 (SLICE_X39Y134.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst_tmp_shift5 (FF)
  Destination:          u_ddr2_infrastructure/rst_tmp_shift6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst_tmp_shift5 to u_ddr2_infrastructure/rst_tmp_shift6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y134.AQ     Tcko                  0.414   u_ddr2_infrastructure/rst_tmp_shift8
                                                       u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X39Y134.BX     net (fanout=1)        0.282   u_ddr2_infrastructure/rst_tmp_shift5
    SLICE_X39Y134.CLK    Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst_tmp_shift8
                                                       u_ddr2_infrastructure/rst_tmp_shift6
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y319.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y318.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y317.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r_24_5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP    
     "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;

 11044 paths analyzed, 3994 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.525ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1 (SLICE_X12Y149.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.540ns (Levels of Logic = 1)
  Clock Path Skew:      -0.417ns (3.626 - 4.043)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y159.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X11Y156.D5     net (fanout=2)        0.973   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg2a_out_rise
    SLICE_X11Y156.D      Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_rise1
    SLICE_X12Y149.BX     net (fanout=2)        1.041   u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
    SLICE_X12Y149.CLK    Tdick                -0.018   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (0.526ns logic, 2.014ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.448ns (Levels of Logic = 1)
  Clock Path Skew:      -0.417ns (3.626 - 4.043)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y159.CQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X11Y156.D6     net (fanout=2)        0.881   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_rise
    SLICE_X11Y156.D      Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_rise1
    SLICE_X12Y149.BX     net (fanout=2)        1.041   u_ddr2_top_0/u_mem_if_top/rd_data_rise<1>
    SLICE_X12Y149.CLK    Tdick                -0.018   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.526ns logic, 1.922ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16 (SLICE_X8Y143.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.513ns (Levels of Logic = 1)
  Clock Path Skew:      -0.332ns (3.667 - 3.999)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X0Y149.A5      net (fanout=2)        0.816   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/stg2a_out_fall
    SLICE_X0Y149.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/rd_data_fall1
    SLICE_X8Y143.AX      net (fanout=2)        1.144   u_ddr2_top_0/u_mem_if_top/rd_data_fall<16>
    SLICE_X8Y143.CLK     Tdick                -0.012   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<19>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (0.553ns logic, 1.960ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.332ns (3.667 - 3.999)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y144.DQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X0Y149.A6      net (fanout=2)        0.658   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/stg3b_out_fall
    SLICE_X0Y149.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/rd_data_fall1
    SLICE_X8Y143.AX      net (fanout=2)        1.144   u_ddr2_top_0/u_mem_if_top/rd_data_fall<16>
    SLICE_X8Y143.CLK     Tdick                -0.012   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<19>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_16
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.553ns logic, 1.802ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39 (SLICE_X2Y129.DX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.430ns (Levels of Logic = 1)
  Clock Path Skew:      -0.309ns (3.623 - 3.932)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y125.DQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X0Y127.B1      net (fanout=2)        1.074   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg3b_out_fall
    SLICE_X0Y127.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/rd_data_fall1
    SLICE_X2Y129.DX      net (fanout=2)        0.789   u_ddr2_top_0/u_mem_if_top/rd_data_fall<39>
    SLICE_X2Y129.CLK     Tdick                 0.002   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39
    -------------------------------------------------  ---------------------------
    Total                                      2.430ns (0.567ns logic, 1.863ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39 (FF)
  Requirement:          3.750ns
  Data Path Delay:      1.971ns (Levels of Logic = 1)
  Clock Path Skew:      -0.309ns (3.623 - 3.932)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y125.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X0Y127.B3      net (fanout=2)        0.615   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/stg2a_out_fall
    SLICE_X0Y127.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq/rd_data_fall1
    SLICE_X2Y129.DX      net (fanout=2)        0.789   u_ddr2_top_0/u_mem_if_top/rd_data_fall<39>
    SLICE_X2Y129.CLK     Tdick                 0.002   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<39>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_39
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.567ns logic, 1.404ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4 (SLICE_X13Y132.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.847 - 3.592)
  Source Clock:         clk0 rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y132.BQ      Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33
    SLICE_X13Y132.AX     net (fanout=2)        0.307   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<33>
    SLICE_X13Y132.CLK    Tckdi       (-Th)     0.229   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.204ns logic, 0.307ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (SLICE_X52Y127.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.250ns (3.626 - 3.376)
  Source Clock:         clk0 rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y127.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X52Y127.AX     net (fanout=1)        0.444   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r1
    SLICE_X52Y127.CLK    Tckdi       (-Th)     0.236   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_valid_stgd
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.178ns logic, 0.444ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4 (SLICE_X12Y132.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 0)
  Clock Path Skew:      0.255ns (3.847 - 3.592)
  Source Clock:         clk0 rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y132.AQ      Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32
    SLICE_X12Y132.AX     net (fanout=2)        0.437   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<32>
    SLICE_X12Y132.CLK    Tckdi       (-Th)     0.236   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.197ns logic, 0.437ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y227.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y300.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y261.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      3.750ns|      2.334ns|      3.512ns|            0|            0|            0|        17021|
| TS_MC_RD_DATA_SEL             |     15.000ns|      4.411ns|          N/A|            0|            0|          384|            0|
| TS_MC_RDEN_SEL_MUX            |     15.000ns|      2.941ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     15.000ns|      4.558ns|          N/A|            0|            0|          295|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     15.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_GATE_DLY                |     15.000ns|      1.953ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     15.000ns|      1.854ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     15.000ns|      1.875ns|          N/A|            0|            0|            5|            0|
| TS_u_ddr2_infrastructure_clk0_|      3.750ns|      3.492ns|          N/A|            0|            0|         4468|            0|
| bufg_in                       |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_clk90|      3.750ns|      3.512ns|          N/A|            0|            0|          652|            0|
| _bufg_in                      |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_clkdi|      7.500ns|      6.525ns|          N/A|            0|            0|        11044|            0|
| v0_bufg_in                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.484|         |         |         |
clk200_p       |    1.484|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.484|         |         |         |
clk200_p       |    1.484|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.817|         |    1.841|
ddr2_dqs_n<0>  |         |    1.817|         |    1.841|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.784|         |    1.808|
ddr2_dqs_n<1>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.828|         |    1.852|
ddr2_dqs_n<2>  |         |    1.828|         |    1.852|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.783|         |    1.807|
ddr2_dqs_n<3>  |         |    1.783|         |    1.807|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.784|         |    1.808|
ddr2_dqs_n<4>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.825|         |    1.849|
ddr2_dqs_n<5>  |         |    1.825|         |    1.849|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.774|         |    1.798|
ddr2_dqs_n<6>  |         |    1.774|         |    1.798|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.792|         |    1.816|
ddr2_dqs_n<7>  |         |    1.792|         |    1.816|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.817|         |    1.841|
ddr2_dqs_n<0>  |         |    1.817|         |    1.841|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.784|         |    1.808|
ddr2_dqs_n<1>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.828|         |    1.852|
ddr2_dqs_n<2>  |         |    1.828|         |    1.852|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.783|         |    1.807|
ddr2_dqs_n<3>  |         |    1.783|         |    1.807|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.784|         |    1.808|
ddr2_dqs_n<4>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.825|         |    1.849|
ddr2_dqs_n<5>  |         |    1.825|         |    1.849|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.774|         |    1.798|
ddr2_dqs_n<6>  |         |    1.774|         |    1.798|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.792|         |    1.816|
ddr2_dqs_n<7>  |         |    1.792|         |    1.816|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    6.525|    1.756|    3.355|    3.036|
sys_clk_p      |    6.525|    1.756|    3.355|    3.036|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    6.525|    1.756|    3.355|    3.036|
sys_clk_p      |    6.525|    1.756|    3.355|    3.036|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17181 paths, 16 nets, and 12196 connections

Design statistics:
   Minimum period:   6.525ns{1}   (Maximum frequency: 153.257MHz)
   Maximum path delay from/to any node:   4.558ns
   Maximum net delay:   0.805ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 23:30:10 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 488 MB



