
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000
Simulation Instructions: 1000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/ubuntu/workspace/ChampSim-inclusive/traces/bzip2_183B.trace.gz
CPU 0 Bimodal branch predictor
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3

Warmup complete CPU 0 instructions: 1004 cycles: 572 (Simulation time: 0 hr 0 min 0 sec) 

Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Finished CPU 0 instructions: 1000 cycles: 7255 cumulative IPC: 0.137836 (Simulation time: 0 hr 0 min 0 sec) 

CPU 0 Branch Prediction Accuracy: 100% MPKI: 0

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.137836 instructions: 1000 cycles: 7255
L1D TOTAL     ACCESS:        250  HIT:        125  MISS:        125
L1D LOAD      ACCESS:        125  HIT:          0  MISS:        125
L1D RFO       ACCESS:        125  HIT:        125  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D BACK HITS: 0
L1D TOTAL REPL: 0
L1I TOTAL     ACCESS:        401  HIT:        401  MISS:          0
L1I LOAD      ACCESS:        401  HIT:        401  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I BACK HITS: 0
L1I TOTAL REPL: 0
L2C TOTAL     ACCESS:        222  HIT:         97  MISS:        125
L2C LOAD      ACCESS:        125  HIT:          0  MISS:        125
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:         97  HIT:         97  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C BACK HITS: 0
L2C TOTAL REPL: 0
LLC TOTAL     ACCESS:        125  HIT:          0  MISS:        125
LLC LOAD      ACCESS:        125  HIT:          0  MISS:        125
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC BACK HITS: 0
LLC TOTAL REPL: 0
Major fault: 0 Minor fault: 79

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        118  ROW_BUFFER_MISS:          7
 DBUS_CONGESTED:          1
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 15
