<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>PCIe Configuration space in Windows driver’s point of view | Home</title><meta name=viewport content="width=device-width,minimum-scale=1"><meta name=description content="PCIe Configuration space in Windows driver’s point of view What is PCIe? PCI Express, technically Peripheral Component Interconnect Express is a standard type of connection for internal devices in a computer.
 Synchronous Transaction / Burst Orientated Bus Mastering Plug and Play  Debug PCIe using WinDbg PCI Type 0 Configuration Space Header The !pci extension displays the current status of the peripheral component interconnect (PCI) buses, as well as any devices attached to those buses."><meta name=generator content="Hugo 0.83.1"><meta name=ROBOTS content="NOINDEX, NOFOLLOW"><link rel=stylesheet href=/ananke/dist/main.css_5c99d70a7725bacd4c701e995b969fea.css><meta property="og:title" content="PCIe Configuration space in Windows driver’s point of view"><meta property="og:description" content="PCIe Configuration space in Windows driver’s point of view What is PCIe? PCI Express, technically Peripheral Component Interconnect Express is a standard type of connection for internal devices in a computer.
 Synchronous Transaction / Burst Orientated Bus Mastering Plug and Play  Debug PCIe using WinDbg PCI Type 0 Configuration Space Header The !pci extension displays the current status of the peripheral component interconnect (PCI) buses, as well as any devices attached to those buses."><meta property="og:type" content="article"><meta property="og:url" content="https://seyoungjeong.github.io/posts/pcie-configuration-space-in-windows-drivers-point-of-view/"><meta property="article:section" content="posts"><meta property="article:published_time" content="2021-05-08T00:00:00+00:00"><meta property="article:modified_time" content="2021-05-08T00:00:00+00:00"><meta itemprop=name content="PCIe Configuration space in Windows driver’s point of view"><meta itemprop=description content="PCIe Configuration space in Windows driver’s point of view What is PCIe? PCI Express, technically Peripheral Component Interconnect Express is a standard type of connection for internal devices in a computer.
 Synchronous Transaction / Burst Orientated Bus Mastering Plug and Play  Debug PCIe using WinDbg PCI Type 0 Configuration Space Header The !pci extension displays the current status of the peripheral component interconnect (PCI) buses, as well as any devices attached to those buses."><meta itemprop=datePublished content="2021-05-08T00:00:00+00:00"><meta itemprop=dateModified content="2021-05-08T00:00:00+00:00"><meta itemprop=wordCount content="690"><meta itemprop=keywords content="Embedded Software,Windows,Device Driver,"><meta name=twitter:card content="summary"><meta name=twitter:title content="PCIe Configuration space in Windows driver’s point of view"><meta name=twitter:description content="PCIe Configuration space in Windows driver’s point of view What is PCIe? PCI Express, technically Peripheral Component Interconnect Express is a standard type of connection for internal devices in a computer.
 Synchronous Transaction / Burst Orientated Bus Mastering Plug and Play  Debug PCIe using WinDbg PCI Type 0 Configuration Space Header The !pci extension displays the current status of the peripheral component interconnect (PCI) buses, as well as any devices attached to those buses."></head><body class="ma0 avenir bg-near-white"><header><div class=bg-black><nav class="pv3 ph3 ph4-ns" role=navigation><div class="flex-l justify-between items-center center"><a href=/ class="f3 fw2 hover-white no-underline white-90 dib">Home</a><div class="flex-l items-center"><ul class="pl0 mr3"><li class="list f5 f4-ns fw4 dib pr3"><a class="hover-white no-underline white-90" href=/about title="About page">About</a></li><li class="list f5 f4-ns fw4 dib pr3"><a class="hover-white no-underline white-90" href=/tags title="Tags page">Tags</a></li></ul></div></div></nav></div></header><main class=pb7 role=main><article class="flex-l flex-wrap justify-between mw8 center ph3"><header class="mt4 w-100"><aside class="instapaper_ignoref b helvetica tracked">POSTS</aside><div id=sharing class=mt3><a href="https://www.facebook.com/sharer.php?u=https://seyoungjeong.github.io/posts/pcie-configuration-space-in-windows-drivers-point-of-view/" class="facebook no-underline" aria-label="share on Facebook"><svg height="32" style="enable-background:new 0 0 67 67" viewBox="0 0 67 67" width="32" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><path d="M28.765 50.32h6.744V33.998h4.499l.596-5.624h-5.095l.007-2.816c0-1.466.14-2.253 2.244-2.253h2.812V17.68h-4.5c-5.405.0-7.307 2.729-7.307 7.317v3.377h-3.369v5.625h3.369V50.32zM33 64C16.432 64 3 50.569 3 34S16.432 4 33 4s30 13.431 30 30S49.568 64 33 64z" style="fill-rule:evenodd;clip-rule:evenodd"/></svg></a><a href="https://twitter.com/share?url=https://seyoungjeong.github.io/posts/pcie-configuration-space-in-windows-drivers-point-of-view/&text=PCIe%20Configuration%20space%20in%20Windows%20driver%e2%80%99s%20point%20of%20view" class="twitter no-underline" aria-label="share on Twitter"><svg height="32" style="enable-background:new 0 0 67 67" viewBox="0 0 67 67" width="32" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><path d="M37.167 22.283c-2.619.953-4.274 3.411-4.086 6.101l.063 1.038-1.048-.127c-3.813-.487-7.145-2.139-9.974-4.915l-1.383-1.377-.356 1.017c-.754 2.267-.272 4.661 1.299 6.271.838.89.649 1.017-.796.487-.503-.169-.943-.296-.985-.233-.146.149.356 2.076.754 2.839.545 1.06 1.655 2.097 2.871 2.712l1.027.487-1.215.021c-1.173.0-1.215.021-1.089.467.419 1.377 2.074 2.839 3.918 3.475l1.299.444-1.131.678c-1.676.976-3.646 1.526-5.616 1.568C19.775 43.256 19 43.341 19 43.405c0 .211 2.557 1.397 4.044 1.864 4.463 1.377 9.765.783 13.746-1.568 2.829-1.673 5.657-5 6.978-8.221.713-1.716 1.425-4.851 1.425-6.354.0-.975.063-1.102 1.236-2.267.692-.678 1.341-1.419 1.467-1.631.21-.403.188-.403-.88-.043-1.781.636-2.033.551-1.152-.402.649-.678 1.425-1.907 1.425-2.267.0-.063-.314.042-.671.233-.377.212-1.215.53-1.844.72l-1.131.361-1.027-.7c-.566-.381-1.361-.805-1.781-.932C39.766 21.902 38.131 21.944 37.167 22.283zM33 64C16.432 64 3 50.569 3 34S16.432 4 33 4s30 13.431 30 30S49.568 64 33 64z" style="fill-rule:evenodd;clip-rule:evenodd;fill:"/></svg></a><a href="https://www.linkedin.com/shareArticle?mini=true&url=https://seyoungjeong.github.io/posts/pcie-configuration-space-in-windows-drivers-point-of-view/&title=PCIe%20Configuration%20space%20in%20Windows%20driver%e2%80%99s%20point%20of%20view" class="linkedin no-underline" aria-label="share on LinkedIn"><svg height="32" style="enable-background:new 0 0 65 65" viewBox="0 0 65 65" width="32" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><path d="M50.837 48.137V36.425c0-6.275-3.35-9.195-7.816-9.195-3.604.0-5.219 1.983-6.119 3.374V27.71h-6.79c.09 1.917.0 20.427.0 20.427h6.79V36.729c0-.609.044-1.219.224-1.655.49-1.22 1.607-2.483 3.482-2.483 2.458.0 3.44 1.873 3.44 4.618v10.929H50.837zM22.959 24.922c2.367.0 3.842-1.57 3.842-3.531-.044-2.003-1.475-3.528-3.797-3.528s-3.841 1.524-3.841 3.528c0 1.961 1.474 3.531 3.753 3.531H22.959zM34 64C17.432 64 4 50.568 4 34 4 17.431 17.432 4 34 4s30 13.431 30 30c0 16.568-13.432 30-30 30zM26.354 48.137V27.71h-6.789v20.427h6.789z" style="fill-rule:evenodd;clip-rule:evenodd;fill:"/></svg></a></div><h1 class="f1 athelas mt3 mb1">PCIe Configuration space in Windows driver’s point of view</h1><time class="f6 mv4 dib tracked" datetime=2021-05-08T00:00:00Z>May 8, 2021</time>
<span class="f6 mv4 dib tracked">- 4 minutes read</span>
<span class="f6 mv4 dib tracked">- 690 words</span></header><div class="nested-copy-line-height lh-copy serif f4 nested-links nested-img mid-gray pr4-l w-two-thirds-l"><h1 id=pcie-configuration-space-in-windows-drivers-point-of-view>PCIe Configuration space in Windows driver’s point of view</h1><h2 id=what-is-pcie>What is PCIe?</h2><p>PCI Express, technically Peripheral Component Interconnect Express is a standard type of connection for internal devices in a computer.</p><ol><li>Synchronous</li><li>Transaction / Burst Orientated</li><li>Bus Mastering</li><li>Plug and Play</li></ol><h2 id=debug-pcie-using-windbg>Debug PCIe using WinDbg</h2><h3 id=pci-type-0-configuration-space-header>PCI Type 0 Configuration Space Header</h3><p>The <em>!pci</em> extension displays the current status of the peripheral component interconnect (PCI) buses, as well as any devices attached to those buses.</p><pre><code>!pci [Flags [Segment] [Bus [Device [Function [MinAddress MaxAddress]]]]]
</code></pre><p>For example, when flags is 301, it means;</p><ul><li>0x200:Causes the display to include segment information. When this bit is included, the <em>Segment</em> parameter must be included</li><li>0x100: Causes the display to include the PCI configuration space</li><li>0x001: Causes a verbose display.</li></ul><p>The picture below is the standard registers of PCI Type 0 (Non-Bridge) Configuration Space Header.
<img src=/images/PCIe_Configuration_space_in_Windows_drivers_point_of_view/F43FB314-5ADA-49A2-98F9-6DE54D5289E7.png alt></p><p>Here is the example;</p><pre><code>    0: kd&gt; !pci 301 0 1 0 0
    PCI Configuration Space (Segment:0000 Bus:01 Device:00 Function:00)
    Common Header:
        00: VendorID       XXXX 
        02: DeviceID       XXXX
        04: Command        0406 MemSpaceEn BusInitiate InterruptDis 
        06: Status         0010 CapList 
        08: RevisionID     02
        09: ProgIF         00
        0a: SubClass       80 Other Network Controller
        0b: BaseClass      02 Network Controller
        0c: CacheLineSize  0000
        0d: LatencyTimer   00
        0e: HeaderType     00
        0f: BIST           00
        10: BAR0           60c00004
        14: BAR1           00000000
        18: BAR2           00000000
        1c: BAR3           00000000
        20: BAR4           00000000
        24: BAR5           00000000
        28: CBCISPtr       00000000
        2c: SubSysVenID    1ae9
        2e: SubSysID       0000
        30: ROMBAR         00000000
        34: CapPtr         40
        3c: IntLine        00
        3d: IntPin         01
        3e: MinGnt         00
        3f: MaxLat         00
    Device Private:
        40: 0003b001 00000008 00000000 00000000
        50: 00000000 00000000 00000000 00000000
        60: 00000000 00000000 00000000 00000000
        70: 00020010 10008fc0 00102010 00434812
        80: 00120042 00000000 00000000 00000000
        90: 00000000 0000081f 0000000a 00000006
        a0: 00000002 00000000 00000000 00000000
        b0: 00a57005 17a10040 00000000 000002a4
        c0: 00000000 00000000 00000000 00000000
        d0: 00000000 00000000 00000000 00000000
        e0: 00000000 00000000 00000000 00000000
        f0: 00000000 00000000 00000000 00000000
    Capabilities:
        40: CapID          01 PwrMgmt Capability
        41: NextPtr        b0
        42: PwrMgmtCap     0003 Version=3
        44: PwrMgmtCtrl    0008 DataScale:0 DataSel:0 D0 
        b0: CapID          05 MSI Capability
        b1: NextPtr        70
        b2: MsgCtrl        64BitCapable MSIEnable MultipleMsgEnable:2 (0x4) MultipleMsgCapable:2 (0x4)
        b4: MsgAddr        17a10040
        b8: MsgAddrHi      0
        bc: MsData         2a4
        70: CapID          10 PCI Express Capability
        71: NextPtr        00
        72: Express Caps   0002 (ver. 2) Type:Endpoint
        74: Device Caps    10008fc0
        78: Device Control 2010 bcre/flr MRR:512 ns ap pf et MP:128 RO ur fe nf ce
        7a: Device Status  0010 tp AP ur fe nf ce
        7c: Link Caps      00434812
        80: Link Control   0042 es CC rl ld RCB:64 ASPM:L1 
        82: Link Status    0012 scc lt lte NLW:x1 LS:2.5 
        94: DeviceCaps2    0000081f CTR:15 CTDIS arifwd aor aoc32 aoc64 cas128 noro LTR TPH:0 OBFF:0 extfmt eetlp EETLPMax:0
        98: DeviceControl2 000a CTVal:10 ctdis arifwd aor aoeb idoreq idocom ltr OBFF:0 eetlp
        84: Slot Caps      00000000 
        88: Slot Control   0000 pcc PI:?? AI:?? hpi cc pde mrls pfd ab 
        8a: Slot Status    0000 dlsc eis pds hpi cc pdc ms pfd ab 
        8c: Root Control   0000 pmei fs nfs cs 
        8e: Reserved       0000 
        90: Root Status    00000000 pmep pmes ID:0 
    Enhanced Capabilities:
        100: CapID         0001 Advanced Error Reporting Capability
             Version       2
             NextPtr       148
        104: UncorrectableErrorStatus   00000000  dlpe sde ptlp fcpe ct ca mtlp ecrc ur acsv uie mcbtlp aeb tpb
        108: UncorrectableErrorMask     00400000  dlpe sde ptlp fcpe ct ca mtlp ecrc ur acsv UIE mcbtlp aeb tpb
        10c: UncorrectableErrorSeverity 00462030  DLPE SDE ptlp FCPE ct ca MTLP ecrc ur acsv UIE mcbtlp aeb tpb
        110: CorrectableErrorStatus     00000000  re btlp bdllp rnr rtt anfe cie hlo
        114: CorrectableErrorMask       00006000  re btlp bdllp rnr rtt ANFE CIE hlo
        118: CapabilitiesAndControl     00000000  FirstErr:0 ecrcgcap ecrcgen ecrcccap ecrccen mhrcap mhren tplp
        11c: HeaderLog:    00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
        148: CapID         0018 Latency Tolerance Reporting (LTR) Capability
             Version       1
             NextPtr       150
             Latency       00000000 MaxSnoopValue:0 MaxSnoopScale:0 MaxNoSnoopValue:0 MaxNoSnoopScale:0
        150: CapID         001e L1 PM SS Capability
             Version       1
             NextPtr       000
</code></pre><p>To dump the raw data from device 1, do !pci f 1 0 0 0 160. It prints out raw data in address range 0 - 0x160</p><h2 id=references>References</h2><ol><li><a href=https://www.lifewire.com/pci-express-pcie-2625962>www.lifewire.com/pci-express-pcie-2625962</a></li><li>Fun and Easy PCIe - How the PCIe protocol works - <a href="https://www.youtube.com/watch?v=sRx2YLzBIqk">www.youtube.com/watch?v=sRx2YLzBIqk</a></li><li><a href=https://docs.microsoft.com/en-us/windows-hardware/drivers/debugger/-pci>docs.microsoft.com/en-us/windows-hardware/drivers/debugger/-pci</a></li><li><a href=https://en.wikipedia.org/wiki/PCI_configuration_space>en.wikipedia.org/wiki/PCI_configuration_space</a></li><li><a href="onenote:%23PCI%20Express%20Base%20Specification%20Rev4.0%20Ver0.3&section-id=%7B2a8f4eb1-309d-427b-8ef6-b20fe65a060b%7D&page-id=%7B3edc15cc-b948-44e0-8258-087bccc80f32%7D&end">PCI_Express_Base_Specification_Revision_4.0.Ver.0.3.pdf</a></li></ol><ul class=pa0><li class=list><a href=/tags/embedded-software class="link f5 grow no-underline br-pill ba ph3 pv2 mb2 dib black sans-serif">Embedded Software</a></li><li class=list><a href=/tags/windows class="link f5 grow no-underline br-pill ba ph3 pv2 mb2 dib black sans-serif">Windows</a></li><li class=list><a href=/tags/device-driver class="link f5 grow no-underline br-pill ba ph3 pv2 mb2 dib black sans-serif">Device Driver</a></li></ul><div class="mt6 instapaper_ignoref"></div></div><aside class="w-30-l mt6-l"><div class="bg-light-gray pa3 nested-list-reset nested-copy-line-height nested-links"><p class="f5 b mb3">Related</p><ul class="pa0 list"><li class=mb2><a href=/posts/ring_buffer_in_c/>Ring buffer in C</a></li></ul></div></aside></article></main><footer class="bg-black bottom-0 w-100 pa3" role=contentinfo><div class="flex justify-between"><a class="f4 fw4 hover-white no-underline white-70 dn dib-ns pv2 ph3" href=https://seyoungjeong.github.io/>&copy; Home 2021</a><div></div></div></footer></body></html>