Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 25 22:05:58 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_sensor_timing_summary_routed.rpt -pb top_sensor_timing_summary_routed.pb -rpx top_sensor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_sensor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    10          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_db/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_contrl/u_clock_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.804        0.000                      0                   93        0.142        0.000                      0                   93        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.804        0.000                      0                   93        0.142        0.000                      0                   93        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 U_senor_cu/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 2.159ns (41.820%)  route 3.004ns (58.180%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X60Y12         FDCE                                         r  U_senor_cu/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.518     5.672 r  U_senor_cu/data_reg_reg[1]/Q
                         net (fo=13, routed)          0.489     6.161    U_senor_cu/data_reg[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     6.893 r  U_senor_cu/next1_carry/O[3]
                         net (fo=2, routed)           0.674     7.567    U_senor_cu/next1_carry_n_4
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.335     7.902 r  U_senor_cu/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.941     8.843    U_senor_cu/FSM_sequential_state[1]_i_10_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.326     9.169 r  U_senor_cu/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.431     9.600    U_senor_cu/FSM_sequential_state[1]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I3_O)        0.124     9.724 r  U_senor_cu/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.469    10.193    U_senor_cu/FSM_sequential_state[1]_i_2_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124    10.317 r  U_senor_cu/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.317    U_senor_cu/FSM_sequential_state[0]_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.512    14.853    U_senor_cu/clk
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y15         FDCE (Setup_fdce_C_D)        0.029    15.121    U_senor_cu/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 U_senor_cu/data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 2.153ns (41.753%)  route 3.004ns (58.247%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X60Y12         FDCE                                         r  U_senor_cu/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDCE (Prop_fdce_C_Q)         0.518     5.672 r  U_senor_cu/data_reg_reg[1]/Q
                         net (fo=13, routed)          0.489     6.161    U_senor_cu/data_reg[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     6.893 r  U_senor_cu/next1_carry/O[3]
                         net (fo=2, routed)           0.674     7.567    U_senor_cu/next1_carry_n_4
    SLICE_X61Y12         LUT4 (Prop_lut4_I2_O)        0.335     7.902 r  U_senor_cu/FSM_sequential_state[1]_i_10/O
                         net (fo=1, routed)           0.941     8.843    U_senor_cu/FSM_sequential_state[1]_i_10_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I3_O)        0.326     9.169 r  U_senor_cu/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.431     9.600    U_senor_cu/FSM_sequential_state[1]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I3_O)        0.124     9.724 r  U_senor_cu/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.469    10.193    U_senor_cu/FSM_sequential_state[1]_i_2_n_0
    SLICE_X59Y15         LUT3 (Prop_lut3_I1_O)        0.118    10.311 r  U_senor_cu/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.311    U_senor_cu/FSM_sequential_state[1]_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.512    14.853    U_senor_cu/clk
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y15         FDCE (Setup_fdce_C_D)        0.075    15.167    U_senor_cu/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_contrl/u_clock_div/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.021ns (26.839%)  route 2.783ns (73.161%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.551     5.072    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.478     5.550 f  U_fnd_contrl/u_clock_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.424    U_fnd_contrl/u_clock_div/r_counter[12]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.719 f  U_fnd_contrl/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.436     7.155    U_fnd_contrl/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.279 f  U_fnd_contrl/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.378     7.658    U_fnd_contrl/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.782 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.095     8.876    U_fnd_contrl/u_clock_div/r_clk
    SLICE_X55Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435    14.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X55Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_clk_reg/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y25         FDCE (Setup_fdce_C_D)       -0.103    14.898    U_fnd_contrl/u_clock_div/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.145ns (28.957%)  route 2.809ns (71.043%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.551     5.072    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.478     5.550 r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.424    U_fnd_contrl/u_clock_div/r_counter[12]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.719 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.436     7.155    U_fnd_contrl/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.378     7.658    U_fnd_contrl/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.782 f  U_fnd_contrl/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.121     8.902    U_fnd_contrl/u_clock_div/r_clk
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.026 r  U_fnd_contrl/u_clock_div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.026    U_fnd_contrl/u_clock_div/r_counter_0[14]
    SLICE_X54Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435    14.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[14]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y25         FDCE (Setup_fdce_C_D)        0.081    15.082    U_fnd_contrl/u_clock_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 U_senor_cu/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.763ns (48.301%)  route 1.887ns (51.699%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.632     5.153    U_senor_cu/clk
    SLICE_X61Y13         FDCE                                         r  U_senor_cu/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  U_senor_cu/data_reg_reg[6]/Q
                         net (fo=18, routed)          0.670     6.279    U_senor_cu/data_reg[6]
    SLICE_X60Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.936 r  U_senor_cu/next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.936    U_senor_cu/next1_carry__0_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.251 r  U_senor_cu/next1_carry__1/O[3]
                         net (fo=2, routed)           0.659     7.910    U_senor_cu/next1_carry__1_n_4
    SLICE_X61Y14         LUT2 (Prop_lut2_I1_O)        0.335     8.245 r  U_senor_cu/data_reg[12]_i_1/O
                         net (fo=1, routed)           0.558     8.803    U_senor_cu/data_reg[12]_i_1_n_0
    SLICE_X60Y14         FDCE                                         r  U_senor_cu/data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.513    14.854    U_senor_cu/clk
    SLICE_X60Y14         FDCE                                         r  U_senor_cu/data_reg_reg[12]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y14         FDCE (Setup_fdce_C_D)       -0.226    14.867    U_senor_cu/data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 1.171ns (29.421%)  route 2.809ns (70.579%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.551     5.072    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.478     5.550 r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.424    U_fnd_contrl/u_clock_div/r_counter[12]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.719 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.436     7.155    U_fnd_contrl/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.378     7.658    U_fnd_contrl/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.782 f  U_fnd_contrl/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.121     8.902    U_fnd_contrl/u_clock_div/r_clk
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.150     9.052 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.052    U_fnd_contrl/u_clock_div/r_counter_0[16]
    SLICE_X54Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435    14.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[16]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y25         FDCE (Setup_fdce_C_D)        0.118    15.119    U_fnd_contrl/u_clock_div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.145ns (29.104%)  route 2.789ns (70.896%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.551     5.072    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.478     5.550 r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.424    U_fnd_contrl/u_clock_div/r_counter[12]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.719 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.436     7.155    U_fnd_contrl/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.378     7.658    U_fnd_contrl/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.782 f  U_fnd_contrl/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.101     8.882    U_fnd_contrl/u_clock_div/r_clk
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.006 r  U_fnd_contrl/u_clock_div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.006    U_fnd_contrl/u_clock_div/r_counter_0[3]
    SLICE_X54Y22         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.438    14.779    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y22         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[3]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDCE (Setup_fdce_C_D)        0.079    15.097    U_fnd_contrl/u_clock_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.145ns (29.245%)  route 2.770ns (70.755%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.551     5.072    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.478     5.550 r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.424    U_fnd_contrl/u_clock_div/r_counter[12]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.719 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.436     7.155    U_fnd_contrl/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.378     7.658    U_fnd_contrl/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.782 f  U_fnd_contrl/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.082     8.863    U_fnd_contrl/u_clock_div/r_clk
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.987 r  U_fnd_contrl/u_clock_div/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.987    U_fnd_contrl/u_clock_div/r_counter_0[2]
    SLICE_X54Y22         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.438    14.779    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y22         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[2]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDCE (Setup_fdce_C_D)        0.079    15.097    U_fnd_contrl/u_clock_div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 1.174ns (29.766%)  route 2.770ns (70.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.551     5.072    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.478     5.550 r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.424    U_fnd_contrl/u_clock_div/r_counter[12]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.295     6.719 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.436     7.155    U_fnd_contrl/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.279 r  U_fnd_contrl/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.378     7.658    U_fnd_contrl/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.782 f  U_fnd_contrl/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.082     8.863    U_fnd_contrl/u_clock_div/r_clk
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.153     9.016 r  U_fnd_contrl/u_clock_div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.016    U_fnd_contrl/u_clock_div/r_counter_0[4]
    SLICE_X54Y22         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.438    14.779    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y22         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[4]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDCE (Setup_fdce_C_D)        0.118    15.136    U_fnd_contrl/u_clock_div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 U_btn_db/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_db/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 0.952ns (24.733%)  route 2.897ns (75.267%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.563     5.084    U_btn_db/clk
    SLICE_X53Y16         FDCE                                         r  U_btn_db/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  U_btn_db/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.397    U_btn_db/counter_reg_n_0_[10]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.521 r  U_btn_db/counter[17]_i_5/O
                         net (fo=1, routed)           0.423     6.944    U_btn_db/counter[17]_i_5_n_0
    SLICE_X51Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.068 r  U_btn_db/counter[17]_i_4/O
                         net (fo=1, routed)           0.582     7.650    U_btn_db/counter[17]_i_4_n_0
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.774 f  U_btn_db/counter[17]_i_2/O
                         net (fo=18, routed)          1.035     8.809    U_btn_db/r_1khz
    SLICE_X53Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.933 r  U_btn_db/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.933    U_btn_db/counter[15]
    SLICE_X53Y17         FDCE                                         r  U_btn_db/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.444    14.785    U_btn_db/clk
    SLICE_X53Y17         FDCE                                         r  U_btn_db/counter_reg[15]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X53Y17         FDCE (Setup_fdce_C_D)        0.031    15.055    U_btn_db/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  6.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_senor_cu/tick_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    U_senor_cu/clk
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/tick_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_senor_cu/tick_count_reg[5]/Q
                         net (fo=5, routed)           0.089     1.673    U_senor_cu/tick_count_reg[5]
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.718 r  U_senor_cu/tick_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.718    U_senor_cu/p_0_in[1]
    SLICE_X54Y17         FDCE                                         r  U_senor_cu/tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.956    U_senor_cu/clk
    SLICE_X54Y17         FDCE                                         r  U_senor_cu/tick_count_reg[1]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.120     1.576    U_senor_cu/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_tick_1us/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_tick_1us/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.859%)  route 0.095ns (31.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.558     1.441    U_tick_1us/clk
    SLICE_X54Y19         FDCE                                         r  U_tick_1us/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_tick_1us/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.095     1.700    U_tick_1us/count_reg[3]
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  U_tick_1us/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.745    U_tick_1us/count_next[6]
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.827     1.954    U_tick_1us/clk
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/count_reg_reg[6]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.092     1.546    U_tick_1us/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_tick_1us/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_tick_1us/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.633%)  route 0.096ns (31.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.558     1.441    U_tick_1us/clk
    SLICE_X54Y19         FDCE                                         r  U_tick_1us/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_tick_1us/count_reg_reg[3]/Q
                         net (fo=6, routed)           0.096     1.701    U_tick_1us/count_reg[3]
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  U_tick_1us/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.746    U_tick_1us/count_next[5]
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.827     1.954    U_tick_1us/clk
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/count_reg_reg[5]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.091     1.545    U_tick_1us/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_senor_cu/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/tick_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.640%)  route 0.105ns (33.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    U_senor_cu/clk
    SLICE_X54Y17         FDCE                                         r  U_senor_cu/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_senor_cu/tick_count_reg[2]/Q
                         net (fo=7, routed)           0.105     1.712    U_senor_cu/tick_count_reg[2]
    SLICE_X55Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  U_senor_cu/tick_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.757    U_senor_cu/p_0_in[5]
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/tick_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.956    U_senor_cu/clk
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/tick_count_reg[5]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.092     1.548    U_senor_cu/tick_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_senor_cu/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.212%)  route 0.107ns (33.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    U_senor_cu/clk
    SLICE_X54Y17         FDCE                                         r  U_senor_cu/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_senor_cu/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.107     1.714    U_senor_cu/tick_count_reg[0]
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.759 r  U_senor_cu/tick_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.759    U_senor_cu/p_0_in[3]
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.956    U_senor_cu/clk
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/tick_count_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.092     1.548    U_senor_cu/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_senor_cu/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/start_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (66.003%)  route 0.108ns (33.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    U_senor_cu/clk
    SLICE_X54Y17         FDCE                                         r  U_senor_cu/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  U_senor_cu/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.108     1.715    U_senor_cu/tick_count_reg[0]
    SLICE_X55Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  U_senor_cu/start_tick_reg_i_2/O
                         net (fo=1, routed)           0.000     1.760    U_senor_cu/p_0_in_0
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/start_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.956    U_senor_cu/clk
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/start_tick_reg_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.091     1.547    U_senor_cu/start_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_senor_cu/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.463%)  route 0.185ns (49.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    U_senor_cu/clk
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_senor_cu/tick_count_reg[3]/Q
                         net (fo=6, routed)           0.185     1.769    U_senor_cu/tick_count_reg[3]
    SLICE_X54Y17         LUT5 (Prop_lut5_I1_O)        0.047     1.816 r  U_senor_cu/tick_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_senor_cu/p_0_in[4]
    SLICE_X54Y17         FDCE                                         r  U_senor_cu/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.956    U_senor_cu/clk
    SLICE_X54Y17         FDCE                                         r  U_senor_cu/tick_count_reg[4]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.131     1.587    U_senor_cu/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_tick_1us/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_tick_1us/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.558     1.441    U_tick_1us/clk
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  U_tick_1us/count_reg_reg[5]/Q
                         net (fo=4, routed)           0.167     1.750    U_tick_1us/count_reg[5]
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  U_tick_1us/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_tick_1us/count_next[2]
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.827     1.954    U_tick_1us/clk
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/count_reg_reg[2]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.092     1.533    U_tick_1us/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_tick_1us/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_tick_1us/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.558     1.441    U_tick_1us/clk
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_tick_1us/count_reg_reg[5]/Q
                         net (fo=4, routed)           0.167     1.750    U_tick_1us/count_reg[5]
    SLICE_X55Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  U_tick_1us/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.795    U_tick_1us/tick_next
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.827     1.954    U_tick_1us/clk
    SLICE_X55Y19         FDCE                                         r  U_tick_1us/tick_reg_reg/C
                         clock pessimism             -0.513     1.441    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.092     1.533    U_tick_1us/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_senor_cu/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_senor_cu/data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    U_senor_cu/clk
    SLICE_X59Y12         FDCE                                         r  U_senor_cu/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_senor_cu/data_reg_reg[0]/Q
                         net (fo=10, routed)          0.168     1.783    U_senor_cu/data_reg[0]
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.828 r  U_senor_cu/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    U_senor_cu/data_reg[0]_i_1_n_0
    SLICE_X59Y12         FDCE                                         r  U_senor_cu/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.987    U_senor_cu/clk
    SLICE_X59Y12         FDCE                                         r  U_senor_cu/data_reg_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X59Y12         FDCE (Hold_fdce_C_D)         0.091     1.565    U_senor_cu/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y15   U_btn_db/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_btn_db/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_btn_db/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_btn_db/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_btn_db/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y17   U_btn_db/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y17   U_btn_db/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y17   U_btn_db/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y17   U_btn_db/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   U_btn_db/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   U_btn_db/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   U_btn_db/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   U_btn_db/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y16   U_btn_db/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.598ns  (logic 4.692ns (44.277%)  route 5.906ns (55.723%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[1]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U_fnd_contrl/u0/r_counter_reg[1]/Q
                         net (fo=11, routed)          1.496     1.952    U_senor_cu/Q[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.076 r  U_senor_cu/seg_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.862     2.938    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.062 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.857     3.919    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.829     4.872    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.152     5.024 r  U_senor_cu/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862     6.886    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    10.598 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.598    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 4.718ns (45.200%)  route 5.719ns (54.800%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[1]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U_fnd_contrl/u0/r_counter_reg[1]/Q
                         net (fo=11, routed)          1.496     1.952    U_senor_cu/Q[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.076 r  U_senor_cu/seg_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.862     2.938    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.062 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.857     3.919    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     4.870    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.152     5.022 r  U_senor_cu/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     6.699    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.437 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.437    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.393ns  (logic 4.693ns (45.151%)  route 5.701ns (54.849%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[1]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U_fnd_contrl/u0/r_counter_reg[1]/Q
                         net (fo=11, routed)          1.496     1.952    U_senor_cu/Q[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.076 r  U_senor_cu/seg_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.862     2.938    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.062 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.857     3.919    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812     4.855    U_senor_cu/seg_out[2][0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152     5.007 r  U_senor_cu/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     6.681    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.393 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.393    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.382ns  (logic 4.472ns (43.075%)  route 5.910ns (56.925%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[1]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U_fnd_contrl/u0/r_counter_reg[1]/Q
                         net (fo=11, routed)          1.496     1.952    U_senor_cu/Q[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.076 r  U_senor_cu/seg_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.862     2.938    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.062 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.857     3.919    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.829     4.872    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.996 r  U_senor_cu/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.866     6.862    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.382 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.382    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.212ns  (logic 4.483ns (43.905%)  route 5.728ns (56.095%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[0]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U_fnd_contrl/u0/r_counter_reg[0]/Q
                         net (fo=12, routed)          0.692     1.148    U_fnd_contrl/u0/Q[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.272 f  U_fnd_contrl/u0/seg_comm_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           1.158     2.430    U_senor_cu/seg_comm_OBUF[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.554 r  U_senor_cu/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.992     3.546    U_senor_cu/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.670 r  U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.967     4.637    U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124     4.761 r  U_senor_cu/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.919     6.680    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.212 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.212    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.193ns  (logic 4.487ns (44.021%)  route 5.706ns (55.979%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[1]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_fnd_contrl/u0/r_counter_reg[1]/Q
                         net (fo=11, routed)          1.496     1.952    U_senor_cu/Q[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.076 f  U_senor_cu/seg_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.862     2.938    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.062 f  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.857     3.919    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.043 f  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827     4.870    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     4.994 r  U_senor_cu/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     6.658    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.193 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.193    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.172ns  (logic 4.481ns (44.053%)  route 5.691ns (55.947%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[1]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U_fnd_contrl/u0/r_counter_reg[1]/Q
                         net (fo=11, routed)          1.496     1.952    U_senor_cu/Q[1]
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.076 r  U_senor_cu/seg_out_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.862     2.938    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     3.062 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.857     3.919    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.043 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.812     4.855    U_senor_cu/seg_out[2][0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.979 r  U_senor_cu/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     6.643    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.172 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.172    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.116ns  (logic 4.331ns (60.866%)  route 2.785ns (39.134%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[0]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_fnd_contrl/u0/r_counter_reg[0]/Q
                         net (fo=12, routed)          0.870     1.326    U_fnd_contrl/u0/Q[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.150     1.476 r  U_fnd_contrl/u0/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.914     3.391    seg_comm_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.116 r  seg_comm_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.116    seg_comm[2]
    V4                                                                r  seg_comm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 4.079ns (60.597%)  route 2.652ns (39.403%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[0]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U_fnd_contrl/u0/r_counter_reg[0]/Q
                         net (fo=12, routed)          0.870     1.326    U_fnd_contrl/u0/Q[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I1_O)        0.124     1.450 r  U_fnd_contrl/u0/seg_comm_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.782     3.232    seg_comm_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.731 r  seg_comm_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.731    seg_comm[1]
    U4                                                                r  seg_comm[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 4.083ns (61.482%)  route 2.558ns (38.518%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[0]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U_fnd_contrl/u0/r_counter_reg[0]/Q
                         net (fo=12, routed)          0.692     1.148    U_fnd_contrl/u0/Q[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.272 r  U_fnd_contrl/u0/seg_comm_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           1.866     3.138    seg_comm_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.641 r  seg_comm_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.641    seg_comm[0]
    U2                                                                r  seg_comm[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_btn_db/q_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.181ns (47.931%)  route 0.197ns (52.069%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[6]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  U_btn_db/q_reg_reg[6]/Q
                         net (fo=3, routed)           0.197     0.378    U_btn_db/q_next[5]
    SLICE_X55Y15         FDCE                                         r  U_btn_db/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_fnd_contrl/u0/r_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[0]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_fnd_contrl/u0/r_counter_reg[0]/Q
                         net (fo=12, routed)          0.197     0.338    U_fnd_contrl/u0/Q[0]
    SLICE_X58Y25         LUT1 (Prop_lut1_I0_O)        0.042     0.380 r  U_fnd_contrl/u0/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    U_fnd_contrl/u0/p_0_in[0]
    SLICE_X58Y25         FDCE                                         r  U_fnd_contrl/u0/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_btn_db/q_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.181ns (47.204%)  route 0.202ns (52.796%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[7]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  U_btn_db/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.202     0.383    U_btn_db/q_next[6]
    SLICE_X55Y15         FDCE                                         r  U_btn_db/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_btn_db/q_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.181ns (43.491%)  route 0.235ns (56.509%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[5]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  U_btn_db/q_reg_reg[5]/Q
                         net (fo=3, routed)           0.235     0.416    U_btn_db/q_next[4]
    SLICE_X55Y15         FDCE                                         r  U_btn_db/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_btn_db/q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.194ns (45.621%)  route 0.231ns (54.379%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[1]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U_btn_db/q_reg_reg[1]/Q
                         net (fo=3, routed)           0.231     0.425    U_btn_db/q_next[0]
    SLICE_X55Y15         FDCE                                         r  U_btn_db/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_btn_db/q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.181ns (41.125%)  route 0.259ns (58.875%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[4]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  U_btn_db/q_reg_reg[4]/Q
                         net (fo=3, routed)           0.259     0.440    U_btn_db/q_next[3]
    SLICE_X55Y15         FDCE                                         r  U_btn_db/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_btn_db/q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.194ns (42.719%)  route 0.260ns (57.281%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[3]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U_btn_db/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.260     0.454    U_btn_db/q_next[2]
    SLICE_X55Y15         FDCE                                         r  U_btn_db/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_btn_db/q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.194ns (39.346%)  route 0.299ns (60.654%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[2]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U_btn_db/q_reg_reg[2]/Q
                         net (fo=3, routed)           0.299     0.493    U_btn_db/q_next[1]
    SLICE_X55Y15         FDCE                                         r  U_btn_db/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_contrl/u0/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_fnd_contrl/u0/r_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.187ns (32.216%)  route 0.393ns (67.784%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE                         0.000     0.000 r  U_fnd_contrl/u0/r_counter_reg[1]/C
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_fnd_contrl/u0/r_counter_reg[1]/Q
                         net (fo=11, routed)          0.229     0.370    U_fnd_contrl/u0/Q[1]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.046     0.416 r  U_fnd_contrl/u0/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.164     0.580    U_fnd_contrl/u0/p_0_in[1]
    SLICE_X58Y25         FDCE                                         r  U_fnd_contrl/u0/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start_trigger
                            (input port)
  Destination:            U_btn_db/q_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.332ns  (logic 0.219ns (16.472%)  route 1.112ns (83.528%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  start_trigger (IN)
                         net (fo=0)                   0.000     0.000    start_trigger
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  start_trigger_IBUF_inst/O
                         net (fo=1, routed)           1.112     1.332    U_btn_db/D[0]
    SLICE_X55Y15         FDCE                                         r  U_btn_db/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.513ns  (logic 15.361ns (39.886%)  route 23.151ns (60.114%))
  Logic Levels:           39  (CARRY4=18 LUT2=3 LUT3=6 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X61Y12         FDCE                                         r  U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.026     6.599    U_senor_cu/data_reg[3]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.324     6.923 r  U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.616     7.539    U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     8.261 r  U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.378    U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.701 r  U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=2, routed)           0.935     9.636    U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.336     9.972 r  U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=2, routed)           0.882    10.854    U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.327    11.181 r  U_senor_cu/o_data__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.181    U_senor_cu/o_data__55_carry__1_i_5_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.582    U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.696 r  U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.696    U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.918 r  U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=20, routed)          2.112    14.030    U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.324    14.354 r  U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.534    14.889    U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    15.623 r  U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.623    U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.845 r  U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           1.019    16.864    U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.299    17.163 r  U_senor_cu/o_data__140_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.163    U_senor_cu/o_data__140_carry__1_i_7_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.713 r  U_senor_cu/o_data__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    U_senor_cu/o_data__140_carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.870 r  U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=23, routed)          1.234    19.104    U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.323    19.427 r  U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=6, routed)           1.110    20.536    U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.326    20.862 r  U_senor_cu/digit_10000_carry_i_2/O
                         net (fo=25, routed)          1.675    22.538    U_senor_cu/w_o_data[6]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124    22.662 r  U_senor_cu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.662    U_fnd_contrl/U_splitter/i___37_carry__0_i_3[2]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.042 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.042    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.365 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.615    23.980    U_senor_cu/i___37_carry__2_i_7_0[1]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.306    24.286 r  U_senor_cu/i___37_carry__1_i_12/O
                         net (fo=2, routed)           0.702    24.988    U_senor_cu/i___37_carry__1_i_12_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.112 r  U_senor_cu/i___37_carry__2_i_4/O
                         net (fo=1, routed)           0.471    25.583    U_fnd_contrl/U_splitter/i___120_carry_i_8[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.109 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.109    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.348 f  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3/O[2]
                         net (fo=10, routed)          1.390    27.738    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3_n_5
    SLICE_X59Y25         LUT3 (Prop_lut3_I0_O)        0.302    28.040 r  U_fnd_contrl/U_splitter/i___90_carry__0_i_3/O
                         net (fo=1, routed)           0.499    28.539    U_fnd_contrl/U_splitter/i___90_carry__0_i_3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.046 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.046    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.380 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1/O[1]
                         net (fo=3, routed)           0.656    30.036    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1_n_6
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.303    30.339 r  U_fnd_contrl/U_splitter/i___120_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.339    U_fnd_contrl/U_splitter/i___120_carry__1_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.740 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.740    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.011 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.777    31.788    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.373    32.161 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.305    32.466    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    32.590 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           0.602    33.192    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    33.316 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.054    34.370    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.494 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.707    35.201    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124    35.325 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.972    36.297    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124    36.421 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.430    36.851    U_senor_cu/seg_out_OBUF[2]_inst_i_1_1
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    36.975 r  U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.966    37.941    U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.152    38.093 r  U_senor_cu/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862    39.955    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    43.667 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    43.667    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.362ns  (logic 15.152ns (39.498%)  route 23.210ns (60.502%))
  Logic Levels:           39  (CARRY4=18 LUT2=3 LUT3=6 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X61Y12         FDCE                                         r  U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.026     6.599    U_senor_cu/data_reg[3]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.324     6.923 r  U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.616     7.539    U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     8.261 r  U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.378    U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.701 r  U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=2, routed)           0.935     9.636    U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.336     9.972 r  U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=2, routed)           0.882    10.854    U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.327    11.181 r  U_senor_cu/o_data__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.181    U_senor_cu/o_data__55_carry__1_i_5_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.582    U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.696 r  U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.696    U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.918 r  U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=20, routed)          2.112    14.030    U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.324    14.354 r  U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.534    14.889    U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    15.623 r  U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.623    U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.845 r  U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           1.019    16.864    U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.299    17.163 r  U_senor_cu/o_data__140_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.163    U_senor_cu/o_data__140_carry__1_i_7_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.713 r  U_senor_cu/o_data__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    U_senor_cu/o_data__140_carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.870 r  U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=23, routed)          1.234    19.104    U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.323    19.427 r  U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=6, routed)           1.110    20.536    U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.326    20.862 r  U_senor_cu/digit_10000_carry_i_2/O
                         net (fo=25, routed)          1.675    22.538    U_senor_cu/w_o_data[6]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124    22.662 r  U_senor_cu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.662    U_fnd_contrl/U_splitter/i___37_carry__0_i_3[2]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.042 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.042    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.365 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.615    23.980    U_senor_cu/i___37_carry__2_i_7_0[1]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.306    24.286 r  U_senor_cu/i___37_carry__1_i_12/O
                         net (fo=2, routed)           0.702    24.988    U_senor_cu/i___37_carry__1_i_12_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.112 r  U_senor_cu/i___37_carry__2_i_4/O
                         net (fo=1, routed)           0.471    25.583    U_fnd_contrl/U_splitter/i___120_carry_i_8[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.109 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.109    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.348 f  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3/O[2]
                         net (fo=10, routed)          1.390    27.738    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3_n_5
    SLICE_X59Y25         LUT3 (Prop_lut3_I0_O)        0.302    28.040 r  U_fnd_contrl/U_splitter/i___90_carry__0_i_3/O
                         net (fo=1, routed)           0.499    28.539    U_fnd_contrl/U_splitter/i___90_carry__0_i_3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.046 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.046    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.380 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1/O[1]
                         net (fo=3, routed)           0.656    30.036    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1_n_6
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.303    30.339 r  U_fnd_contrl/U_splitter/i___120_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.339    U_fnd_contrl/U_splitter/i___120_carry__1_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.740 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.740    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.011 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.777    31.788    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.373    32.161 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.305    32.466    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    32.590 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           0.602    33.192    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    33.316 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.054    34.370    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.494 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.707    35.201    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124    35.325 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.972    36.297    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124    36.421 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.430    36.851    U_senor_cu/seg_out_OBUF[2]_inst_i_1_1
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    36.975 r  U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.967    37.942    U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124    38.066 r  U_senor_cu/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.919    39.985    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    43.517 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.517    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.355ns  (logic 15.387ns (40.116%)  route 22.968ns (59.884%))
  Logic Levels:           39  (CARRY4=18 LUT2=3 LUT3=6 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X61Y12         FDCE                                         r  U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.026     6.599    U_senor_cu/data_reg[3]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.324     6.923 r  U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.616     7.539    U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     8.261 r  U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.378    U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.701 r  U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=2, routed)           0.935     9.636    U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.336     9.972 r  U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=2, routed)           0.882    10.854    U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.327    11.181 r  U_senor_cu/o_data__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.181    U_senor_cu/o_data__55_carry__1_i_5_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.582    U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.696 r  U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.696    U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.918 r  U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=20, routed)          2.112    14.030    U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.324    14.354 r  U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.534    14.889    U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    15.623 r  U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.623    U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.845 r  U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           1.019    16.864    U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.299    17.163 r  U_senor_cu/o_data__140_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.163    U_senor_cu/o_data__140_carry__1_i_7_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.713 r  U_senor_cu/o_data__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    U_senor_cu/o_data__140_carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.870 r  U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=23, routed)          1.234    19.104    U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.323    19.427 r  U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=6, routed)           1.110    20.536    U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.326    20.862 r  U_senor_cu/digit_10000_carry_i_2/O
                         net (fo=25, routed)          1.675    22.538    U_senor_cu/w_o_data[6]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124    22.662 r  U_senor_cu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.662    U_fnd_contrl/U_splitter/i___37_carry__0_i_3[2]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.042 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.042    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.365 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.615    23.980    U_senor_cu/i___37_carry__2_i_7_0[1]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.306    24.286 r  U_senor_cu/i___37_carry__1_i_12/O
                         net (fo=2, routed)           0.702    24.988    U_senor_cu/i___37_carry__1_i_12_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.112 r  U_senor_cu/i___37_carry__2_i_4/O
                         net (fo=1, routed)           0.471    25.583    U_fnd_contrl/U_splitter/i___120_carry_i_8[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.109 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.109    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.348 f  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3/O[2]
                         net (fo=10, routed)          1.390    27.738    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3_n_5
    SLICE_X59Y25         LUT3 (Prop_lut3_I0_O)        0.302    28.040 r  U_fnd_contrl/U_splitter/i___90_carry__0_i_3/O
                         net (fo=1, routed)           0.499    28.539    U_fnd_contrl/U_splitter/i___90_carry__0_i_3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.046 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.046    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.380 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1/O[1]
                         net (fo=3, routed)           0.656    30.036    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1_n_6
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.303    30.339 r  U_fnd_contrl/U_splitter/i___120_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.339    U_fnd_contrl/U_splitter/i___120_carry__1_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.740 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.740    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.011 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.777    31.788    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.373    32.161 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.305    32.466    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    32.590 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           0.602    33.192    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    33.316 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.054    34.370    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.494 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.707    35.201    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124    35.325 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.972    36.297    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124    36.421 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.430    36.851    U_senor_cu/seg_out_OBUF[2]_inst_i_1_1
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    36.975 r  U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.967    37.942    U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.152    38.094 r  U_senor_cu/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678    39.772    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    43.509 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.509    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.297ns  (logic 15.141ns (39.536%)  route 23.156ns (60.464%))
  Logic Levels:           39  (CARRY4=18 LUT2=3 LUT3=6 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X61Y12         FDCE                                         r  U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.026     6.599    U_senor_cu/data_reg[3]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.324     6.923 r  U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.616     7.539    U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     8.261 r  U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.378    U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.701 r  U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=2, routed)           0.935     9.636    U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.336     9.972 r  U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=2, routed)           0.882    10.854    U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.327    11.181 r  U_senor_cu/o_data__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.181    U_senor_cu/o_data__55_carry__1_i_5_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.582    U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.696 r  U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.696    U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.918 r  U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=20, routed)          2.112    14.030    U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.324    14.354 r  U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.534    14.889    U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    15.623 r  U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.623    U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.845 r  U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           1.019    16.864    U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.299    17.163 r  U_senor_cu/o_data__140_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.163    U_senor_cu/o_data__140_carry__1_i_7_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.713 r  U_senor_cu/o_data__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    U_senor_cu/o_data__140_carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.870 r  U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=23, routed)          1.234    19.104    U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.323    19.427 r  U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=6, routed)           1.110    20.536    U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.326    20.862 r  U_senor_cu/digit_10000_carry_i_2/O
                         net (fo=25, routed)          1.675    22.538    U_senor_cu/w_o_data[6]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124    22.662 r  U_senor_cu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.662    U_fnd_contrl/U_splitter/i___37_carry__0_i_3[2]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.042 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.042    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.365 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.615    23.980    U_senor_cu/i___37_carry__2_i_7_0[1]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.306    24.286 r  U_senor_cu/i___37_carry__1_i_12/O
                         net (fo=2, routed)           0.702    24.988    U_senor_cu/i___37_carry__1_i_12_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.112 r  U_senor_cu/i___37_carry__2_i_4/O
                         net (fo=1, routed)           0.471    25.583    U_fnd_contrl/U_splitter/i___120_carry_i_8[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.109 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.109    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.348 f  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3/O[2]
                         net (fo=10, routed)          1.390    27.738    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3_n_5
    SLICE_X59Y25         LUT3 (Prop_lut3_I0_O)        0.302    28.040 r  U_fnd_contrl/U_splitter/i___90_carry__0_i_3/O
                         net (fo=1, routed)           0.499    28.539    U_fnd_contrl/U_splitter/i___90_carry__0_i_3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.046 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.046    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.380 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1/O[1]
                         net (fo=3, routed)           0.656    30.036    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1_n_6
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.303    30.339 r  U_fnd_contrl/U_splitter/i___120_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.339    U_fnd_contrl/U_splitter/i___120_carry__1_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.740 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.740    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.011 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.777    31.788    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.373    32.161 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.305    32.466    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    32.590 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           0.602    33.192    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    33.316 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.054    34.370    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.494 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.707    35.201    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124    35.325 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.972    36.297    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124    36.421 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.430    36.851    U_senor_cu/seg_out_OBUF[2]_inst_i_1_1
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    36.975 r  U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.966    37.941    U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124    38.065 r  U_senor_cu/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.866    39.931    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    43.451 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.451    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.264ns  (logic 15.360ns (40.141%)  route 22.904ns (59.859%))
  Logic Levels:           39  (CARRY4=18 LUT2=3 LUT3=6 LUT4=4 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X61Y12         FDCE                                         r  U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.026     6.599    U_senor_cu/data_reg[3]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.324     6.923 r  U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.616     7.539    U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     8.261 r  U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.378    U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.701 r  U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=2, routed)           0.935     9.636    U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.336     9.972 r  U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=2, routed)           0.882    10.854    U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.327    11.181 r  U_senor_cu/o_data__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.181    U_senor_cu/o_data__55_carry__1_i_5_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.582    U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.696 r  U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.696    U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.918 r  U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=20, routed)          2.112    14.030    U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.324    14.354 r  U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.534    14.889    U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    15.623 r  U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.623    U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.845 r  U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           1.019    16.864    U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.299    17.163 r  U_senor_cu/o_data__140_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.163    U_senor_cu/o_data__140_carry__1_i_7_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.713 r  U_senor_cu/o_data__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    U_senor_cu/o_data__140_carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.870 r  U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=23, routed)          1.234    19.104    U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.323    19.427 r  U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=6, routed)           1.110    20.536    U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.326    20.862 r  U_senor_cu/digit_10000_carry_i_2/O
                         net (fo=25, routed)          1.675    22.538    U_senor_cu/w_o_data[6]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124    22.662 r  U_senor_cu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.662    U_fnd_contrl/U_splitter/i___37_carry__0_i_3[2]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.042 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.042    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.365 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.615    23.980    U_senor_cu/i___37_carry__2_i_7_0[1]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.306    24.286 r  U_senor_cu/i___37_carry__1_i_12/O
                         net (fo=2, routed)           0.702    24.988    U_senor_cu/i___37_carry__1_i_12_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.112 r  U_senor_cu/i___37_carry__2_i_4/O
                         net (fo=1, routed)           0.471    25.583    U_fnd_contrl/U_splitter/i___120_carry_i_8[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.109 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.109    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.348 f  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3/O[2]
                         net (fo=10, routed)          1.390    27.738    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3_n_5
    SLICE_X59Y25         LUT3 (Prop_lut3_I0_O)        0.302    28.040 r  U_fnd_contrl/U_splitter/i___90_carry__0_i_3/O
                         net (fo=1, routed)           0.499    28.539    U_fnd_contrl/U_splitter/i___90_carry__0_i_3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.046 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.046    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.380 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1/O[1]
                         net (fo=3, routed)           0.656    30.036    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1_n_6
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.303    30.339 r  U_fnd_contrl/U_splitter/i___120_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.339    U_fnd_contrl/U_splitter/i___120_carry__1_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.740 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.740    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.011 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.777    31.788    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.373    32.161 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.305    32.466    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    32.590 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           0.602    33.192    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    33.316 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.054    34.370    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.494 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.861    35.355    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124    35.479 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.865    36.345    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124    36.469 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.650    37.119    U_senor_cu/seg_out_OBUF[2]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124    37.243 r  U_senor_cu/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.639    37.882    U_senor_cu/U_fnd_contrl/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.150    38.032 r  U_senor_cu/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674    39.706    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    43.418 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.418    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.111ns  (logic 15.156ns (39.768%)  route 22.955ns (60.232%))
  Logic Levels:           39  (CARRY4=18 LUT2=3 LUT3=6 LUT4=3 LUT5=2 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X61Y12         FDCE                                         r  U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.026     6.599    U_senor_cu/data_reg[3]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.324     6.923 r  U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.616     7.539    U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     8.261 r  U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.378    U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.701 r  U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=2, routed)           0.935     9.636    U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.336     9.972 r  U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=2, routed)           0.882    10.854    U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.327    11.181 r  U_senor_cu/o_data__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.181    U_senor_cu/o_data__55_carry__1_i_5_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.582    U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.696 r  U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.696    U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.918 r  U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=20, routed)          2.112    14.030    U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.324    14.354 r  U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.534    14.889    U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    15.623 r  U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.623    U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.845 r  U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           1.019    16.864    U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.299    17.163 r  U_senor_cu/o_data__140_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.163    U_senor_cu/o_data__140_carry__1_i_7_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.713 r  U_senor_cu/o_data__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    U_senor_cu/o_data__140_carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.870 r  U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=23, routed)          1.234    19.104    U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.323    19.427 r  U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=6, routed)           1.110    20.536    U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.326    20.862 r  U_senor_cu/digit_10000_carry_i_2/O
                         net (fo=25, routed)          1.675    22.538    U_senor_cu/w_o_data[6]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124    22.662 r  U_senor_cu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.662    U_fnd_contrl/U_splitter/i___37_carry__0_i_3[2]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.042 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.042    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.365 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.615    23.980    U_senor_cu/i___37_carry__2_i_7_0[1]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.306    24.286 r  U_senor_cu/i___37_carry__1_i_12/O
                         net (fo=2, routed)           0.702    24.988    U_senor_cu/i___37_carry__1_i_12_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.112 r  U_senor_cu/i___37_carry__2_i_4/O
                         net (fo=1, routed)           0.471    25.583    U_fnd_contrl/U_splitter/i___120_carry_i_8[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.109 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.109    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.348 f  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3/O[2]
                         net (fo=10, routed)          1.390    27.738    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3_n_5
    SLICE_X59Y25         LUT3 (Prop_lut3_I0_O)        0.302    28.040 r  U_fnd_contrl/U_splitter/i___90_carry__0_i_3/O
                         net (fo=1, routed)           0.499    28.539    U_fnd_contrl/U_splitter/i___90_carry__0_i_3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.046 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.046    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.380 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1/O[1]
                         net (fo=3, routed)           0.656    30.036    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1_n_6
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.303    30.339 r  U_fnd_contrl/U_splitter/i___120_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.339    U_fnd_contrl/U_splitter/i___120_carry__1_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.740 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.740    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.011 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.777    31.788    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.373    32.161 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.305    32.466    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    32.590 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           0.602    33.192    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    33.316 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.054    34.370    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.494 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.707    35.201    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124    35.325 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36/O
                         net (fo=2, routed)           0.972    36.297    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_36_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124    36.421 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.430    36.851    U_senor_cu/seg_out_OBUF[2]_inst_i_1_1
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    36.975 r  U_senor_cu/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.967    37.942    U_senor_cu/U_fnd_contrl/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124    38.066 r  U_senor_cu/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664    39.730    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    43.265 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.265    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.045ns  (logic 15.150ns (39.821%)  route 22.895ns (60.179%))
  Logic Levels:           39  (CARRY4=18 LUT2=3 LUT3=6 LUT4=4 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    U_senor_cu/clk
    SLICE_X61Y12         FDCE                                         r  U_senor_cu/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_senor_cu/data_reg_reg[3]/Q
                         net (fo=17, routed)          1.026     6.599    U_senor_cu/data_reg[3]
    SLICE_X65Y13         LUT3 (Prop_lut3_I2_O)        0.324     6.923 r  U_senor_cu/o_data__1_carry__0_i_3/O
                         net (fo=1, routed)           0.616     7.539    U_senor_cu/o_data__1_carry__0_i_3_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     8.261 r  U_senor_cu/o_data__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.261    U_senor_cu/o_data__1_carry__0_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.378    U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.701 r  U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=2, routed)           0.935     9.636    U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X63Y16         LUT3 (Prop_lut3_I1_O)        0.336     9.972 r  U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=2, routed)           0.882    10.854    U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X63Y16         LUT4 (Prop_lut4_I3_O)        0.327    11.181 r  U_senor_cu/o_data__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.181    U_senor_cu/o_data__55_carry__1_i_5_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.582 r  U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.582    U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.696 r  U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.696    U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.918 r  U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=20, routed)          2.112    14.030    U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X61Y12         LUT3 (Prop_lut3_I0_O)        0.324    14.354 r  U_senor_cu/o_data__104_carry__0_i_4/O
                         net (fo=1, routed)           0.534    14.889    U_senor_cu/o_data__104_carry__0_i_4_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734    15.623 r  U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.623    U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.845 r  U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           1.019    16.864    U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X63Y12         LUT4 (Prop_lut4_I2_O)        0.299    17.163 r  U_senor_cu/o_data__140_carry__1_i_7/O
                         net (fo=1, routed)           0.000    17.163    U_senor_cu/o_data__140_carry__1_i_7_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.713 r  U_senor_cu/o_data__140_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.713    U_senor_cu/o_data__140_carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.870 r  U_senor_cu/o_data__140_carry__2/CO[1]
                         net (fo=23, routed)          1.234    19.104    U_senor_cu/o_data__140_carry__2_n_2
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.323    19.427 r  U_senor_cu/digit_10000_carry_i_8/O
                         net (fo=6, routed)           1.110    20.536    U_senor_cu/digit_10000_carry_i_8_n_0
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.326    20.862 r  U_senor_cu/digit_10000_carry_i_2/O
                         net (fo=25, routed)          1.675    22.538    U_senor_cu/w_o_data[6]
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124    22.662 r  U_senor_cu/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    22.662    U_fnd_contrl/U_splitter/i___37_carry__0_i_3[2]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.042 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.042    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.365 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.615    23.980    U_senor_cu/i___37_carry__2_i_7_0[1]
    SLICE_X60Y21         LUT3 (Prop_lut3_I0_O)        0.306    24.286 r  U_senor_cu/i___37_carry__1_i_12/O
                         net (fo=2, routed)           0.702    24.988    U_senor_cu/i___37_carry__1_i_12_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I4_O)        0.124    25.112 r  U_senor_cu/i___37_carry__2_i_4/O
                         net (fo=1, routed)           0.471    25.583    U_fnd_contrl/U_splitter/i___120_carry_i_8[0]
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.109 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.109    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.348 f  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3/O[2]
                         net (fo=10, routed)          1.390    27.738    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___37_carry__3_n_5
    SLICE_X59Y25         LUT3 (Prop_lut3_I0_O)        0.302    28.040 r  U_fnd_contrl/U_splitter/i___90_carry__0_i_3/O
                         net (fo=1, routed)           0.499    28.539    U_fnd_contrl/U_splitter/i___90_carry__0_i_3_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    29.046 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.046    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__0_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.380 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1/O[1]
                         net (fo=3, routed)           0.656    30.036    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___90_carry__1_n_6
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.303    30.339 r  U_fnd_contrl/U_splitter/i___120_carry__1_i_2/O
                         net (fo=1, routed)           0.000    30.339    U_fnd_contrl/U_splitter/i___120_carry__1_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.740 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.740    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.011 r  U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2/CO[0]
                         net (fo=4, routed)           0.777    31.788    U_fnd_contrl/U_splitter/digit_1000_inferred__0/i___120_carry__2_n_3
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.373    32.161 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39/O
                         net (fo=3, routed)           0.305    32.466    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_39_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124    32.590 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64/O
                         net (fo=4, routed)           0.602    33.192    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_64_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.124    33.316 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61/O
                         net (fo=4, routed)           1.054    34.370    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_61_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.494 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55/O
                         net (fo=4, routed)           0.861    35.355    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_55_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.124    35.479 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.865    36.345    U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_31_n_0
    SLICE_X61Y24         LUT4 (Prop_lut4_I0_O)        0.124    36.469 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.650    37.119    U_senor_cu/seg_out_OBUF[2]_inst_i_1_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124    37.243 r  U_senor_cu/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.639    37.882    U_senor_cu/U_fnd_contrl/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124    38.006 r  U_senor_cu/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664    39.670    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    43.199 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.199    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/start_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 3.946ns (49.423%)  route 4.038ns (50.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.562     5.083    U_senor_cu/clk
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/start_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_senor_cu/start_tick_reg_reg/Q
                         net (fo=1, routed)           4.038     9.577    start_tick_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    13.067 r  start_tick_OBUF_inst/O
                         net (fo=0)                   0.000    13.067    start_tick
    G2                                                                r  start_tick (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_senor_cu/start_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.332ns (50.003%)  route 1.332ns (49.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    U_senor_cu/clk
    SLICE_X55Y17         FDCE                                         r  U_senor_cu/start_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_senor_cu/start_tick_reg_reg/Q
                         net (fo=1, routed)           1.332     2.916    start_tick_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     4.107 r  start_tick_OBUF_inst/O
                         net (fo=0)                   0.000     4.107    start_tick
    G2                                                                r  start_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.856ns (60.308%)  route 1.222ns (39.692%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    U_senor_cu/clk
    SLICE_X61Y15         FDCE                                         r  U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_senor_cu/data_reg_reg[15]/Q
                         net (fo=34, routed)          0.361     1.962    U_senor_cu/data_reg[15]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.099     2.061 r  U_senor_cu/digit_10000_carry_i_5/O
                         net (fo=1, routed)           0.000     2.061    U_fnd_contrl/U_splitter/S[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.176 r  U_fnd_contrl/U_splitter/digit_10000_carry/CO[3]
                         net (fo=1, routed)           0.000     2.176    U_fnd_contrl/U_splitter/digit_10000_carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.215 r  U_fnd_contrl/U_splitter/digit_10000_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.215    U_fnd_contrl/U_splitter/digit_10000_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.305 f  U_fnd_contrl/U_splitter/digit_10000_carry__1/O[3]
                         net (fo=19, routed)          0.255     2.560    U_fnd_contrl/U_splitter/O[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.110     2.670 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.274     2.944    U_senor_cu/seg_out[2][0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.989 r  U_senor_cu/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     3.321    seg_out_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.551 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.551    seg_out[1]
    W6                                                                r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.106ns  (logic 1.862ns (59.940%)  route 1.244ns (40.060%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    U_senor_cu/clk
    SLICE_X61Y15         FDCE                                         r  U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_senor_cu/data_reg_reg[15]/Q
                         net (fo=34, routed)          0.361     1.962    U_senor_cu/data_reg[15]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.099     2.061 r  U_senor_cu/digit_10000_carry_i_5/O
                         net (fo=1, routed)           0.000     2.061    U_fnd_contrl/U_splitter/S[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.176 r  U_fnd_contrl/U_splitter/digit_10000_carry/CO[3]
                         net (fo=1, routed)           0.000     2.176    U_fnd_contrl/U_splitter/digit_10000_carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.215 r  U_fnd_contrl/U_splitter/digit_10000_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.215    U_fnd_contrl/U_splitter/digit_10000_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.305 r  U_fnd_contrl/U_splitter/digit_10000_carry__1/O[3]
                         net (fo=19, routed)          0.255     2.560    U_fnd_contrl/U_splitter/O[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.110     2.670 f  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.297     2.967    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     3.012 r  U_senor_cu/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     3.344    seg_out_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.580 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.580    seg_out[2]
    U8                                                                r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.899ns (60.922%)  route 1.218ns (39.078%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    U_senor_cu/clk
    SLICE_X61Y15         FDCE                                         r  U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_senor_cu/data_reg_reg[15]/Q
                         net (fo=34, routed)          0.361     1.962    U_senor_cu/data_reg[15]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.099     2.061 r  U_senor_cu/digit_10000_carry_i_5/O
                         net (fo=1, routed)           0.000     2.061    U_fnd_contrl/U_splitter/S[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.176 r  U_fnd_contrl/U_splitter/digit_10000_carry/CO[3]
                         net (fo=1, routed)           0.000     2.176    U_fnd_contrl/U_splitter/digit_10000_carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.215 r  U_fnd_contrl/U_splitter/digit_10000_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.215    U_fnd_contrl/U_splitter/digit_10000_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.305 f  U_fnd_contrl/U_splitter/digit_10000_carry__1/O[3]
                         net (fo=19, routed)          0.255     2.560    U_fnd_contrl/U_splitter/O[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.110     2.670 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.274     2.944    U_senor_cu/seg_out[2][0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.044     2.988 r  U_senor_cu/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     3.316    seg_out_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.590 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.590    seg_out[0]
    W7                                                                r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.128ns  (logic 1.858ns (59.415%)  route 1.269ns (40.585%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    U_senor_cu/clk
    SLICE_X61Y15         FDCE                                         r  U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_senor_cu/data_reg_reg[15]/Q
                         net (fo=34, routed)          0.361     1.962    U_senor_cu/data_reg[15]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.099     2.061 r  U_senor_cu/digit_10000_carry_i_5/O
                         net (fo=1, routed)           0.000     2.061    U_fnd_contrl/U_splitter/S[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.176 r  U_fnd_contrl/U_splitter/digit_10000_carry/CO[3]
                         net (fo=1, routed)           0.000     2.176    U_fnd_contrl/U_splitter/digit_10000_carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.215 r  U_fnd_contrl/U_splitter/digit_10000_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.215    U_fnd_contrl/U_splitter/digit_10000_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.305 f  U_fnd_contrl/U_splitter/digit_10000_carry__1/O[3]
                         net (fo=19, routed)          0.255     2.560    U_fnd_contrl/U_splitter/O[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.110     2.670 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.212     2.882    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.927 r  U_senor_cu/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.441     3.369    seg_out_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.601 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.601    seg_out[6]
    U7                                                                r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.847ns (58.369%)  route 1.317ns (41.631%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    U_senor_cu/clk
    SLICE_X61Y15         FDCE                                         r  U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_senor_cu/data_reg_reg[15]/Q
                         net (fo=34, routed)          0.361     1.962    U_senor_cu/data_reg[15]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.099     2.061 r  U_senor_cu/digit_10000_carry_i_5/O
                         net (fo=1, routed)           0.000     2.061    U_fnd_contrl/U_splitter/S[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.176 r  U_fnd_contrl/U_splitter/digit_10000_carry/CO[3]
                         net (fo=1, routed)           0.000     2.176    U_fnd_contrl/U_splitter/digit_10000_carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.215 r  U_fnd_contrl/U_splitter/digit_10000_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.215    U_fnd_contrl/U_splitter/digit_10000_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.305 f  U_fnd_contrl/U_splitter/digit_10000_carry__1/O[3]
                         net (fo=19, routed)          0.255     2.560    U_fnd_contrl/U_splitter/O[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.110     2.670 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.296     2.966    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.045     3.011 r  U_senor_cu/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.405     3.416    seg_out_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.637 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.637    seg_out[4]
    U5                                                                r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.923ns (60.785%)  route 1.241ns (39.215%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    U_senor_cu/clk
    SLICE_X61Y15         FDCE                                         r  U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_senor_cu/data_reg_reg[15]/Q
                         net (fo=34, routed)          0.361     1.962    U_senor_cu/data_reg[15]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.099     2.061 r  U_senor_cu/digit_10000_carry_i_5/O
                         net (fo=1, routed)           0.000     2.061    U_fnd_contrl/U_splitter/S[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.176 r  U_fnd_contrl/U_splitter/digit_10000_carry/CO[3]
                         net (fo=1, routed)           0.000     2.176    U_fnd_contrl/U_splitter/digit_10000_carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.215 r  U_fnd_contrl/U_splitter/digit_10000_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.215    U_fnd_contrl/U_splitter/digit_10000_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.305 f  U_fnd_contrl/U_splitter/digit_10000_carry__1/O[3]
                         net (fo=19, routed)          0.255     2.560    U_fnd_contrl/U_splitter/O[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.110     2.670 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.297     2.967    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.044     3.011 r  U_senor_cu/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     3.339    seg_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     4.637 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.637    seg_out[3]
    V8                                                                r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_senor_cu/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.229ns  (logic 1.899ns (58.806%)  route 1.330ns (41.194%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    U_senor_cu/clk
    SLICE_X61Y15         FDCE                                         r  U_senor_cu/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 r  U_senor_cu/data_reg_reg[15]/Q
                         net (fo=34, routed)          0.361     1.962    U_senor_cu/data_reg[15]
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.099     2.061 r  U_senor_cu/digit_10000_carry_i_5/O
                         net (fo=1, routed)           0.000     2.061    U_fnd_contrl/U_splitter/S[2]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.176 r  U_fnd_contrl/U_splitter/digit_10000_carry/CO[3]
                         net (fo=1, routed)           0.000     2.176    U_fnd_contrl/U_splitter/digit_10000_carry_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.215 r  U_fnd_contrl/U_splitter/digit_10000_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.215    U_fnd_contrl/U_splitter/digit_10000_carry__0_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.305 f  U_fnd_contrl/U_splitter/digit_10000_carry__1/O[3]
                         net (fo=19, routed)          0.255     2.560    U_fnd_contrl/U_splitter/O[0]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.110     2.670 r  U_fnd_contrl/U_splitter/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.296     2.966    U_senor_cu/seg_out[2][0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     3.011 r  U_senor_cu/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.418     3.429    seg_out_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     4.702 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.702    seg_out[5]
    V5                                                                r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data
                            (input port)
  Destination:            U_senor_cu/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.232ns  (logic 1.825ns (29.288%)  route 4.407ns (70.712%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  data (IN)
                         net (fo=0)                   0.000     0.000    data
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  data_IBUF_inst/O
                         net (fo=3, routed)           3.507     4.960    U_senor_cu/data_IBUF
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.084 r  U_senor_cu/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.431     5.515    U_senor_cu/FSM_sequential_state[1]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.639 r  U_senor_cu/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.469     6.108    U_senor_cu/FSM_sequential_state[1]_i_2_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.124     6.232 r  U_senor_cu/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.232    U_senor_cu/FSM_sequential_state[0]_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.512     4.853    U_senor_cu/clk
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 data
                            (input port)
  Destination:            U_senor_cu/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.226ns  (logic 1.819ns (29.219%)  route 4.407ns (70.781%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  data (IN)
                         net (fo=0)                   0.000     0.000    data
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  data_IBUF_inst/O
                         net (fo=3, routed)           3.507     4.960    U_senor_cu/data_IBUF
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.084 r  U_senor_cu/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.431     5.515    U_senor_cu/FSM_sequential_state[1]_i_5_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I3_O)        0.124     5.639 r  U_senor_cu/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.469     6.108    U_senor_cu/FSM_sequential_state[1]_i_2_n_0
    SLICE_X59Y15         LUT3 (Prop_lut3_I1_O)        0.118     6.226 r  U_senor_cu/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.226    U_senor_cu/FSM_sequential_state[1]_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.512     4.853    U_senor_cu/clk
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_contrl/u_clock_div/r_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.453ns (24.779%)  route 4.410ns (75.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=81, routed)          4.410     5.863    U_fnd_contrl/u_clock_div/AR[0]
    SLICE_X55Y25         FDCE                                         f  U_fnd_contrl/u_clock_div/r_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435     4.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X55Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_clk_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.453ns (24.779%)  route 4.410ns (75.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=81, routed)          4.410     5.863    U_fnd_contrl/u_clock_div/AR[0]
    SLICE_X54Y25         FDCE                                         f  U_fnd_contrl/u_clock_div/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435     4.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.453ns (24.779%)  route 4.410ns (75.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=81, routed)          4.410     5.863    U_fnd_contrl/u_clock_div/AR[0]
    SLICE_X54Y25         FDCE                                         f  U_fnd_contrl/u_clock_div/r_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435     4.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.453ns (24.779%)  route 4.410ns (75.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=81, routed)          4.410     5.863    U_fnd_contrl/u_clock_div/AR[0]
    SLICE_X54Y25         FDCE                                         f  U_fnd_contrl/u_clock_div/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435     4.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.863ns  (logic 1.453ns (24.779%)  route 4.410ns (75.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=81, routed)          4.410     5.863    U_fnd_contrl/u_clock_div/AR[0]
    SLICE_X54Y25         FDCE                                         f  U_fnd_contrl/u_clock_div/r_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435     4.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y25         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.689ns  (logic 1.453ns (25.536%)  route 4.237ns (74.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=81, routed)          4.237     5.689    U_fnd_contrl/u_clock_div/AR[0]
    SLICE_X54Y24         FDCE                                         f  U_fnd_contrl/u_clock_div/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435     4.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.689ns  (logic 1.453ns (25.536%)  route 4.237ns (74.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=81, routed)          4.237     5.689    U_fnd_contrl/u_clock_div/AR[0]
    SLICE_X54Y24         FDCE                                         f  U_fnd_contrl/u_clock_div/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435     4.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_contrl/u_clock_div/r_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.689ns  (logic 1.453ns (25.536%)  route 4.237ns (74.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=81, routed)          4.237     5.689    U_fnd_contrl/u_clock_div/AR[0]
    SLICE_X54Y24         FDCE                                         f  U_fnd_contrl/u_clock_div/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435     4.776    U_fnd_contrl/u_clock_div/clk
    SLICE_X54Y24         FDCE                                         r  U_fnd_contrl/u_clock_div/r_counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_btn_db/edge_detect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.279ns (57.951%)  route 0.202ns (42.049%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[7]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  U_btn_db/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.202     0.383    U_btn_db/q_next[6]
    SLICE_X54Y15         LUT5 (Prop_lut5_I3_O)        0.098     0.481 r  U_btn_db/edge_detect[0]_i_1/O
                         net (fo=1, routed)           0.000     0.481    U_btn_db/btn_debounce
    SLICE_X54Y15         FDCE                                         r  U_btn_db/edge_detect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    U_btn_db/clk
    SLICE_X54Y15         FDCE                                         r  U_btn_db/edge_detect_reg[0]/C

Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_senor_cu/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.329ns (32.769%)  route 0.675ns (67.231%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[1]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U_btn_db/q_reg_reg[1]/Q
                         net (fo=3, routed)           0.155     0.349    U_btn_db/q_next[0]
    SLICE_X56Y15         LUT5 (Prop_lut5_I1_O)        0.045     0.394 r  U_btn_db/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.366     0.760    U_senor_cu/FSM_sequential_state_reg[0]_1
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.805 r  U_senor_cu/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.154     0.959    U_senor_cu/FSM_sequential_state[1]_i_2_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.004 r  U_senor_cu/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    U_senor_cu/FSM_sequential_state[0]_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.985    U_senor_cu/clk
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 U_btn_db/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_senor_cu/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.332ns (32.969%)  route 0.675ns (67.031%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE                         0.000     0.000 r  U_btn_db/q_reg_reg[1]/C
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U_btn_db/q_reg_reg[1]/Q
                         net (fo=3, routed)           0.155     0.349    U_btn_db/q_next[0]
    SLICE_X56Y15         LUT5 (Prop_lut5_I1_O)        0.045     0.394 r  U_btn_db/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.366     0.760    U_senor_cu/FSM_sequential_state_reg[0]_1
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.045     0.805 r  U_senor_cu/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.154     0.959    U_senor_cu/FSM_sequential_state[1]_i_2_n_0
    SLICE_X59Y15         LUT3 (Prop_lut3_I1_O)        0.048     1.007 r  U_senor_cu/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.007    U_senor_cu/FSM_sequential_state[1]_i_1_n_0
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.858     1.985    U_senor_cu/clk
    SLICE_X59Y15         FDCE                                         r  U_senor_cu/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_btn_db/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.221ns (16.524%)  route 1.116ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=81, routed)          1.116     1.337    U_btn_db/AR[0]
    SLICE_X51Y15         FDCE                                         f  U_btn_db/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    U_btn_db/clk
    SLICE_X51Y15         FDCE                                         r  U_btn_db/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_btn_db/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.221ns (16.524%)  route 1.116ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=81, routed)          1.116     1.337    U_btn_db/AR[0]
    SLICE_X51Y15         FDCE                                         f  U_btn_db/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    U_btn_db/clk
    SLICE_X51Y15         FDCE                                         r  U_btn_db/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_btn_db/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.221ns (16.524%)  route 1.116ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=81, routed)          1.116     1.337    U_btn_db/AR[0]
    SLICE_X51Y15         FDCE                                         f  U_btn_db/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    U_btn_db/clk
    SLICE_X51Y15         FDCE                                         r  U_btn_db/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_btn_db/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.221ns (16.524%)  route 1.116ns (83.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=81, routed)          1.116     1.337    U_btn_db/AR[0]
    SLICE_X51Y15         FDCE                                         f  U_btn_db/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    U_btn_db/clk
    SLICE_X51Y15         FDCE                                         r  U_btn_db/counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_btn_db/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.221ns (15.903%)  route 1.168ns (84.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=81, routed)          1.168     1.389    U_btn_db/AR[0]
    SLICE_X53Y14         FDCE                                         f  U_btn_db/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.832     1.959    U_btn_db/clk
    SLICE_X53Y14         FDCE                                         r  U_btn_db/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_btn_db/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.221ns (15.903%)  route 1.168ns (84.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=81, routed)          1.168     1.389    U_btn_db/AR[0]
    SLICE_X53Y14         FDCE                                         f  U_btn_db/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.832     1.959    U_btn_db/clk
    SLICE_X53Y14         FDCE                                         r  U_btn_db/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_btn_db/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.221ns (15.903%)  route 1.168ns (84.097%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=81, routed)          1.168     1.389    U_btn_db/AR[0]
    SLICE_X53Y14         FDCE                                         f  U_btn_db/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.832     1.959    U_btn_db/clk
    SLICE_X53Y14         FDCE                                         r  U_btn_db/counter_reg[3]/C





