Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sun Dec  8 06:15:08 2024
| Host         : LENOVO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1749)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4056)
5. checking no_input_delay (14)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (1749)
---------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1550 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut/keycode_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4056)
---------------------------------------------------
 There are 4056 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.334        0.000                      0                  226        0.102        0.000                      0                  226        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.334        0.000                      0                  226        0.102        0.000                      0                  226        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 1.372ns (20.121%)  route 5.447ns (79.879%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]/Q
                         net (fo=100, routed)         3.026     8.620    at/Q[5]
    SLICE_X38Y47         MUXF7 (Prop_muxf7_S_O)       0.292     8.912 r  at/sel_0_i_270/O
                         net (fo=1, routed)           0.000     8.912    at/sel_0_i_270_n_0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I1_O)      0.088     9.000 r  at/sel_0_i_110/O
                         net (fo=1, routed)           1.182    10.182    at/sel_0_i_110_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I5_O)        0.319    10.501 r  at/sel_0_i_30/O
                         net (fo=1, routed)           0.000    10.501    at/sel_0_i_30_n_0
    SLICE_X13Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    10.718 r  at/sel_0_i_10/O
                         net (fo=4, routed)           1.239    11.956    at/sel[4]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467    14.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK
                         clock pessimism              0.258    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741    14.290    at/sel_2
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 1.418ns (20.832%)  route 5.389ns (79.168%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.619     5.140    vga/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.456     5.596 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=96, routed)          2.747     8.343    at/sel_0_i_195_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.467 r  at/sel_0_i_494/O
                         net (fo=1, routed)           0.000     8.467    at/sel_0_i_494_n_0
    SLICE_X34Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     8.681 r  at/sel_0_i_222/O
                         net (fo=1, routed)           0.000     8.681    at/sel_0_i_222_n_0
    SLICE_X34Y48         MUXF8 (Prop_muxf8_I1_O)      0.088     8.769 r  at/sel_0_i_86/O
                         net (fo=1, routed)           1.199     9.969    at/sel_0_i_86_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.319    10.288 r  at/sel_0_i_24/O
                         net (fo=1, routed)           0.000    10.288    at/sel_0_i_24_n_0
    SLICE_X9Y55          MUXF7 (Prop_muxf7_I1_O)      0.217    10.505 r  at/sel_0_i_7/O
                         net (fo=4, routed)           1.442    11.947    at/sel[7]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467    14.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK
                         clock pessimism              0.258    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    14.290    at/sel_2
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 1.386ns (20.363%)  route 5.420ns (79.637%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=99, routed)          2.916     8.510    at/sel_0_i_33_0
    SLICE_X39Y45         MUXF7 (Prop_muxf7_S_O)       0.296     8.806 r  at/sel_0_i_173/O
                         net (fo=1, routed)           0.000     8.806    at/sel_0_i_173_n_0
    SLICE_X39Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     8.910 r  at/sel_0_i_62/O
                         net (fo=1, routed)           1.451    10.361    at/sel_0_i_62_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.316    10.677 r  at/sel_0_i_18/O
                         net (fo=1, routed)           0.000    10.677    at/sel_0_i_18_n_0
    SLICE_X10Y57         MUXF7 (Prop_muxf7_I1_O)      0.214    10.891 r  at/sel_0_i_4/O
                         net (fo=4, routed)           1.053    11.944    at/sel[10]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467    14.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK
                         clock pessimism              0.258    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.739    14.292    at/sel_2
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 1.417ns (20.967%)  route 5.341ns (79.033%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]/Q
                         net (fo=100, routed)         2.862     8.456    at/Q[5]
    SLICE_X37Y50         MUXF7 (Prop_muxf7_S_O)       0.296     8.752 r  at/sel_0_i_205/O
                         net (fo=1, routed)           0.000     8.752    at/sel_0_i_205_n_0
    SLICE_X37Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.856 r  at/sel_0_i_78/O
                         net (fo=1, routed)           1.302    10.158    at/sel_0_i_78_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.316    10.474 r  at/sel_0_i_22/O
                         net (fo=1, routed)           0.000    10.474    at/sel_0_i_22_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I1_O)      0.245    10.719 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.177    11.896    at/sel[8]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467    14.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK
                         clock pessimism              0.258    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.740    14.291    at/sel_2
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  2.395    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 1.372ns (20.336%)  route 5.375ns (79.664%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]/Q
                         net (fo=100, routed)         2.883     8.477    at/Q[5]
    SLICE_X38Y49         MUXF7 (Prop_muxf7_S_O)       0.292     8.769 r  at/sel_0_i_190/O
                         net (fo=1, routed)           0.000     8.769    at/sel_0_i_190_n_0
    SLICE_X38Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     8.857 r  at/sel_0_i_70/O
                         net (fo=1, routed)           1.289    10.146    at/sel_0_i_70_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.319    10.465 r  at/sel_0_i_20/O
                         net (fo=1, routed)           0.000    10.465    at/sel_0_i_20_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    10.682 r  at/sel_0_i_5/O
                         net (fo=4, routed)           1.203    11.885    at/sel[9]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467    14.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK
                         clock pessimism              0.258    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.290    at/sel_2
  -------------------------------------------------------------------
                         required time                         14.290    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 1.417ns (21.015%)  route 5.326ns (78.985%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]/Q
                         net (fo=100, routed)         2.939     8.533    at/Q[5]
    SLICE_X37Y45         MUXF7 (Prop_muxf7_S_O)       0.296     8.829 r  at/sel_0_i_253/O
                         net (fo=1, routed)           0.000     8.829    at/sel_0_i_253_n_0
    SLICE_X37Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     8.933 r  at/sel_0_i_102/O
                         net (fo=1, routed)           1.174    10.107    at/sel_0_i_102_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.316    10.423 r  at/sel_0_i_28/O
                         net (fo=1, routed)           0.000    10.423    at/sel_0_i_28_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    10.668 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.212    11.881    at/sel[5]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467    14.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK
                         clock pessimism              0.258    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.740    14.291    at/sel_2
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.386ns (20.867%)  route 5.256ns (79.133%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=99, routed)          2.916     8.510    at/sel_0_i_33_0
    SLICE_X39Y45         MUXF7 (Prop_muxf7_S_O)       0.296     8.806 r  at/sel_0_i_173/O
                         net (fo=1, routed)           0.000     8.806    at/sel_0_i_173_n_0
    SLICE_X39Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     8.910 r  at/sel_0_i_62/O
                         net (fo=1, routed)           1.451    10.361    at/sel_0_i_62_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.316    10.677 r  at/sel_0_i_18/O
                         net (fo=1, routed)           0.000    10.677    at/sel_0_i_18_n_0
    SLICE_X10Y57         MUXF7 (Prop_muxf7_I1_O)      0.214    10.891 r  at/sel_0_i_4/O
                         net (fo=4, routed)           0.889    11.780    at/sel[10]
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.472    14.813    at/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.258    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.739    14.297    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 1.372ns (20.717%)  route 5.250ns (79.283%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]/Q
                         net (fo=100, routed)         3.026     8.620    at/Q[5]
    SLICE_X38Y47         MUXF7 (Prop_muxf7_S_O)       0.292     8.912 r  at/sel_0_i_270/O
                         net (fo=1, routed)           0.000     8.912    at/sel_0_i_270_n_0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I1_O)      0.088     9.000 r  at/sel_0_i_110/O
                         net (fo=1, routed)           1.182    10.182    at/sel_0_i_110_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I5_O)        0.319    10.501 r  at/sel_0_i_30/O
                         net (fo=1, routed)           0.000    10.501    at/sel_0_i_30_n_0
    SLICE_X13Y56         MUXF7 (Prop_muxf7_I1_O)      0.217    10.718 r  at/sel_0_i_10/O
                         net (fo=4, routed)           1.042    11.760    at/sel[4]
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.472    14.813    at/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.258    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.741    14.295    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 1.372ns (20.717%)  route 5.250ns (79.283%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]/Q
                         net (fo=100, routed)         2.883     8.477    at/Q[5]
    SLICE_X38Y49         MUXF7 (Prop_muxf7_S_O)       0.292     8.769 r  at/sel_0_i_190/O
                         net (fo=1, routed)           0.000     8.769    at/sel_0_i_190_n_0
    SLICE_X38Y49         MUXF8 (Prop_muxf8_I1_O)      0.088     8.857 r  at/sel_0_i_70/O
                         net (fo=1, routed)           1.289    10.146    at/sel_0_i_70_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.319    10.465 r  at/sel_0_i_20/O
                         net (fo=1, routed)           0.000    10.465    at/sel_0_i_20_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I1_O)      0.217    10.682 r  at/sel_0_i_5/O
                         net (fo=4, routed)           1.079    11.760    at/sel[9]
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.472    14.813    at/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.258    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.741    14.295    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/sel_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.417ns (21.420%)  route 5.198ns (78.580%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.617     5.138    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  vga/h_count_reg_reg[5]/Q
                         net (fo=100, routed)         2.939     8.533    at/Q[5]
    SLICE_X37Y45         MUXF7 (Prop_muxf7_S_O)       0.296     8.829 r  at/sel_0_i_253/O
                         net (fo=1, routed)           0.000     8.829    at/sel_0_i_253_n_0
    SLICE_X37Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     8.933 r  at/sel_0_i_102/O
                         net (fo=1, routed)           1.174    10.107    at/sel_0_i_102_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I5_O)        0.316    10.423 r  at/sel_0_i_28/O
                         net (fo=1, routed)           0.000    10.423    at/sel_0_i_28_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I1_O)      0.245    10.668 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.085    11.753    at/sel[5]
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.472    14.813    at/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/CLKARDCLK
                         clock pessimism              0.258    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.740    14.296    at/sel_1
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  2.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.567     1.450    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.710    uart1/baudrate_gen/counter_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    uart1/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X49Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.834     1.962    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    uart1/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.565     1.448    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.708    uart2/baudrate_gen/counter_reg[19]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_7
    SLICE_X45Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[20]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    uart2/baudrate_gen/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.567     1.450    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.710    uart1/baudrate_gen/counter_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.936    uart1/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X49Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.834     1.962    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    uart1/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.565     1.448    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.708    uart2/baudrate_gen/counter_reg[19]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_5
    SLICE_X45Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    uart2/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.567     1.450    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.710    uart1/baudrate_gen/counter_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.961 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.961    uart1/baudrate_gen/counter_reg[24]_i_1_n_6
    SLICE_X49Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.834     1.962    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    uart1/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.567     1.450    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.710    uart1/baudrate_gen/counter_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.961 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    uart1/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X49Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.834     1.962    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    uart1/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.565     1.448    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.708    uart2/baudrate_gen/counter_reg[19]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_6
    SLICE_X45Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[21]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    uart2/baudrate_gen/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.565     1.448    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.708    uart2/baudrate_gen/counter_reg[19]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_4
    SLICE_X45Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    uart2/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.567     1.450    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uart1/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.710    uart1/baudrate_gen/counter_reg[23]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.870 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.871    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  uart1/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.910    uart1/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  uart1/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    uart1/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X49Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.834     1.962    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  uart1/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.105     1.823    uart1/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.565     1.448    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart2/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.708    uart2/baudrate_gen/counter_reg[19]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  uart2/baudrate_gen/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    uart2/baudrate_gen/counter_reg[16]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.962    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_7
    SLICE_X45Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.833     1.960    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X45Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    uart2/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12   at/sel_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13   at/sel_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14   at/sel_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y11   at/sel_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y44   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y64    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y63    rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y55    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y55    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63    rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y64    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63    rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y63    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y55    rgb_reg_reg[11]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4048 Endpoints
Min Delay          4048 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[42][10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.131ns  (logic 1.760ns (15.812%)  route 9.371ns (84.188%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.765     9.536    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.354     9.890 r  at/mem[42][6]_i_1/O
                         net (fo=12, routed)          1.241    11.131    at/mem[42][6]_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  at/mem_reg[42][10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[42][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.131ns  (logic 1.760ns (15.812%)  route 9.371ns (84.188%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.765     9.536    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.354     9.890 r  at/mem[42][6]_i_1/O
                         net (fo=12, routed)          1.241    11.131    at/mem[42][6]_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  at/mem_reg[42][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[42][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.131ns  (logic 1.760ns (15.812%)  route 9.371ns (84.188%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.765     9.536    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.354     9.890 r  at/mem[42][6]_i_1/O
                         net (fo=12, routed)          1.241    11.131    at/mem[42][6]_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  at/mem_reg[42][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[42][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.131ns  (logic 1.760ns (15.812%)  route 9.371ns (84.188%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.765     9.536    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.354     9.890 r  at/mem[42][6]_i_1/O
                         net (fo=12, routed)          1.241    11.131    at/mem[42][6]_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  at/mem_reg[42][9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[42][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 1.760ns (16.031%)  route 9.219ns (83.969%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.765     9.536    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.354     9.890 r  at/mem[42][6]_i_1/O
                         net (fo=12, routed)          1.089    10.979    at/mem[42][6]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  at/mem_reg[42][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[42][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 1.760ns (16.031%)  route 9.219ns (83.969%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.765     9.536    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.354     9.890 r  at/mem[42][6]_i_1/O
                         net (fo=12, routed)          1.089    10.979    at/mem[42][6]_i_1_n_0
    SLICE_X37Y44         FDRE                                         r  at/mem_reg[42][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[43][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.975ns  (logic 1.762ns (16.055%)  route 9.213ns (83.945%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.577     9.348    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.356     9.704 r  at/mem[43][6]_i_1/O
                         net (fo=12, routed)          1.271    10.975    at/mem[43][6]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  at/mem_reg[43][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[43][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.843ns  (logic 1.762ns (16.250%)  route 9.081ns (83.750%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.577     9.348    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I1_O)        0.356     9.704 r  at/mem[43][6]_i_1/O
                         net (fo=12, routed)          1.140    10.843    at/mem[43][6]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  at/mem_reg[43][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[105][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.811ns  (logic 0.704ns (6.512%)  route 10.107ns (93.488%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[5]/C
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart1/receiver/data_out_reg[5]/Q
                         net (fo=138, routed)         1.982     2.438    uart1/receiver/Q[5]
    SLICE_X7Y43          LUT6 (Prop_lut6_I2_O)        0.124     2.562 r  uart1/receiver/mem[127][3]_i_2/O
                         net (fo=2, routed)           0.487     3.049    uart1/receiver/mem[127][3]_i_2_n_0
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.124     3.173 r  uart1/receiver/mem[127][3]_i_1/O
                         net (fo=128, routed)         7.638    10.811    at/D[3]
    SLICE_X29Y44         FDRE                                         r  at/mem_reg[105][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[42][10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.731ns  (logic 1.732ns (16.140%)  route 8.999ns (83.859%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]/C
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1/receiver/data_out_reg[3]/Q
                         net (fo=11, routed)          1.590     2.046    uart1/receiver/Q[3]
    SLICE_X7Y43          LUT4 (Prop_lut4_I1_O)        0.150     2.196 r  uart1/receiver/thai_char_count[1]_i_3/O
                         net (fo=1, routed)           0.672     2.869    uart1/receiver/thai_char_count[1]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.326     3.195 f  uart1/receiver/thai_char_count[1]_i_2/O
                         net (fo=4, routed)           0.304     3.499    at/thai_char_count_reg[1]_0
    SLICE_X6Y43          LUT4 (Prop_lut4_I3_O)        0.117     3.616 r  at/itr[6]_i_1/O
                         net (fo=13, routed)          0.798     4.414    at/itr[6]_i_1_n_0
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.357     4.771 r  at/mem[62][6]_i_3/O
                         net (fo=126, routed)         4.765     9.536    at/mem[62][6]_i_3_n_0
    SLICE_X31Y47         LUT5 (Prop_lut5_I2_O)        0.326     9.862 r  at/mem[42][11]_i_1/O
                         net (fo=5, routed)           0.869    10.731    at/mem[42][11]_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  at/mem_reg[42][10]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[2]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[2]/Q
                         net (fo=1, routed)           0.051     0.192    uut/Q[2]
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.237 r  uut/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.237    uart2/transmitter/D[2]
    SLICE_X5Y33          FDRE                                         r  uart2/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE                         0.000     0.000 r  uut/dataprev_reg[1]/C
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/dataprev_reg[1]/Q
                         net (fo=1, routed)           0.113     0.254    uut/dataprev[1]
    SLICE_X4Y31          FDRE                                         r  uut/keycode_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  uut/dataprev_reg[7]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/dataprev_reg[7]/Q
                         net (fo=1, routed)           0.117     0.258    uut/dataprev[7]
    SLICE_X4Y31          FDRE                                         r  uut/keycode_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[1]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/data_out_reg[1]/Q
                         net (fo=1, routed)           0.087     0.228    uut/Q[1]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  uut/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.273    uart2/transmitter/D[1]
    SLICE_X5Y34          FDRE                                         r  uart2/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[3]/C
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[3]/Q
                         net (fo=5, routed)           0.087     0.228    uart2/transmitter/count_reg[3]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  uart2/transmitter/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    uart2/transmitter/p_0_in__3[5]
    SLICE_X5Y35          FDRE                                         r  uart2/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  uut/dataprev_reg[2]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut/dataprev_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    uut/dataprev[2]
    SLICE_X2Y31          FDRE                                         r  uut/keycode_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/dataprev_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/keycode_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE                         0.000     0.000 r  uut/dataprev_reg[6]/C
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut/dataprev_reg[6]/Q
                         net (fo=1, routed)           0.113     0.277    uut/dataprev[6]
    SLICE_X4Y31          FDRE                                         r  uut/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE                         0.000     0.000 r  uart1/en_reg/C
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1/en_reg/Q
                         net (fo=2, routed)           0.119     0.283    uart1/transmitter/en
    SLICE_X8Y40          FDRE                                         r  uart1/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut/db_clk/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE                         0.000     0.000 r  uut/db_clk/count_reg[3]/C
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.103     0.244    uut/db_clk/count_reg[3]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.045     0.289 r  uut/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.289    uut/db_clk/count[4]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  uut/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.149%)  route 0.128ns (43.851%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE                         0.000     0.000 r  uart2/en_reg/C
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart2/en_reg/Q
                         net (fo=3, routed)           0.128     0.292    uart2/transmitter/en
    SLICE_X6Y34          FDRE                                         r  uart2/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.086ns (58.497%)  route 2.899ns (41.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  rgb_reg_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.419     5.559 r  rgb_reg_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.899     8.458    rgb_reg_reg[8]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.667    12.125 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.125    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 3.953ns (57.565%)  route 2.914ns (42.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.619     5.140    vga/clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.456     5.596 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.914     8.510    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.006 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.006    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 3.959ns (57.742%)  route 2.898ns (42.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.616     5.137    vga/clk_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.456     5.593 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.898     8.490    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.994 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.994    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 4.096ns (59.879%)  route 2.745ns (40.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.419     5.559 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.745     8.304    rgb_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.677    11.981 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.981    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.709ns  (logic 3.981ns (59.331%)  route 2.729ns (40.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.729     8.326    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.851 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.851    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 3.975ns (59.404%)  route 2.716ns (40.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.716     8.314    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.833 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.833    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.662ns  (logic 3.977ns (59.699%)  route 2.685ns (40.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.685     8.283    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.803 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.803    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 3.980ns (60.147%)  route 2.637ns (39.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.637     8.235    rgb_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.759 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.759    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.473ns  (logic 3.961ns (61.199%)  route 2.512ns (38.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.619     5.140    clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.512     8.108    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.613 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.613    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.434ns  (logic 3.959ns (61.537%)  route 2.475ns (38.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.475     8.078    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.581 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.581    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.088     1.700    vga/w_y[9]
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.745    vga/v_count_next[9]_i_2_n_0
    SLICE_X5Y65          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.122     1.736    vga/w_y[7]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga/v_count_next[7]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.589     1.472    vga/clk_IBUF_BUFG
    SLICE_X3Y65          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.122     1.736    vga/w_y[7]
    SLICE_X2Y65          LUT5 (Prop_lut5_I2_O)        0.048     1.784 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga/v_count_next[8]_i_1_n_0
    SLICE_X2Y65          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  vga/v_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.143     1.754    vga/v_count_reg_reg[4]_1[0]
    SLICE_X4Y66          LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga/v_count_next[0]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga/v_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.144     1.755    vga/v_count_reg_reg[4]_1[0]
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    vga/v_count_next[2]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.151%)  route 0.145ns (43.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga/v_count_reg_reg[3]/Q
                         net (fo=12, routed)          0.145     1.755    vga/v_count_reg_reg[4]_1[3]
    SLICE_X4Y66          LUT5 (Prop_lut5_I1_O)        0.045     1.800 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    vga/v_count_next[4]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga/v_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.143     1.754    vga/v_count_reg_reg[4]_1[0]
    SLICE_X4Y66          LUT2 (Prop_lut2_I0_O)        0.048     1.802 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga/v_count_next[1]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.190ns (56.828%)  route 0.144ns (43.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.586     1.469    vga/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  vga/v_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.144     1.755    vga/v_count_reg_reg[4]_1[0]
    SLICE_X4Y66          LUT5 (Prop_lut5_I4_O)        0.049     1.804 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga/v_count_next[3]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.611 f  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.168     1.780    vga/Q[0]
    SLICE_X7Y65          LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    vga/h_count_next_0[0]
    SLICE_X7Y65          FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.189ns (52.875%)  route 0.168ns (47.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.587     1.470    vga/clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.168     1.780    vga/Q[0]
    SLICE_X7Y65          LUT4 (Prop_lut4_I1_O)        0.048     1.828 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga/h_count_next_0[3]
    SLICE_X7Y65          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[86][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.672ns  (logic 1.419ns (25.019%)  route 4.253ns (74.981%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  at/mem_reg[86][2]/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[86][2]/Q
                         net (fo=1, routed)           1.302     1.758    at/mem_reg_n_0_[86][2]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     1.882 r  at/sel_0_i_498/O
                         net (fo=1, routed)           0.000     1.882    at/sel_0_i_498_n_0
    SLICE_X1Y41          MUXF7 (Prop_muxf7_I1_O)      0.217     2.099 r  at/sel_0_i_224/O
                         net (fo=1, routed)           0.000     2.099    at/sel_0_i_224_n_0
    SLICE_X1Y41          MUXF8 (Prop_muxf8_I1_O)      0.094     2.193 r  at/sel_0_i_87/O
                         net (fo=1, routed)           1.663     3.856    at/sel_0_i_87_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.316     4.172 r  at/sel_0_i_25/O
                         net (fo=1, routed)           0.000     4.172    at/sel_0_i_25_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     4.384 r  at/sel_0_i_8/O
                         net (fo=4, routed)           1.288     5.672    at/sel[6]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467     4.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[66][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.476ns (26.227%)  route 4.152ns (73.773%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  at/mem_reg[66][0]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[66][0]/Q
                         net (fo=1, routed)           1.226     1.744    at/mem_reg_n_0_[66][0]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124     1.868 r  at/sel_0_i_565/O
                         net (fo=1, routed)           0.000     1.868    at/sel_0_i_565_n_0
    SLICE_X37Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     2.080 r  at/sel_0_i_258/O
                         net (fo=1, routed)           0.000     2.080    at/sel_0_i_258_n_0
    SLICE_X37Y61         MUXF8 (Prop_muxf8_I1_O)      0.094     2.174 r  at/sel_0_i_104/O
                         net (fo=1, routed)           1.687     3.861    at/sel_0_i_104_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I1_O)        0.316     4.177 r  at/sel_0_i_29/O
                         net (fo=1, routed)           0.000     4.177    at/sel_0_i_29_n_0
    SLICE_X13Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     4.389 r  at/sel_0_i_10/O
                         net (fo=4, routed)           1.239     5.628    at/sel[4]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467     4.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[90][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.602ns  (logic 1.476ns (26.347%)  route 4.126ns (73.653%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  at/mem_reg[90][1]/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[90][1]/Q
                         net (fo=1, routed)           1.414     1.870    at/mem_reg_n_0_[90][1]
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.124     1.994 r  at/sel_0_i_527/O
                         net (fo=1, routed)           0.000     1.994    at/sel_0_i_527_n_0
    SLICE_X2Y43          MUXF7 (Prop_muxf7_I0_O)      0.241     2.235 r  at/sel_0_i_239/O
                         net (fo=1, routed)           0.000     2.235    at/sel_0_i_239_n_0
    SLICE_X2Y43          MUXF8 (Prop_muxf8_I0_O)      0.098     2.333 r  at/sel_0_i_95/O
                         net (fo=1, routed)           1.499     3.833    at/sel_0_i_95_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319     4.152 r  at/sel_0_i_27/O
                         net (fo=1, routed)           0.000     4.152    at/sel_0_i_27_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.238     4.390 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.212     5.602    at/sel[5]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467     4.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[87][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.509ns  (logic 1.632ns (29.624%)  route 3.877ns (70.376%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE                         0.000     0.000 r  at/mem_reg[87][4]/C
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  at/mem_reg[87][4]/Q
                         net (fo=1, routed)           0.995     1.473    at/mem_reg_n_0_[87][4]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.295     1.768 r  at/sel_0_i_434/O
                         net (fo=1, routed)           0.000     1.768    at/sel_0_i_434_n_0
    SLICE_X2Y42          MUXF7 (Prop_muxf7_I1_O)      0.214     1.982 r  at/sel_0_i_192/O
                         net (fo=1, routed)           0.000     1.982    at/sel_0_i_192_n_0
    SLICE_X2Y42          MUXF8 (Prop_muxf8_I1_O)      0.088     2.070 r  at/sel_0_i_71/O
                         net (fo=1, routed)           1.705     3.775    at/sel_0_i_71_n_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.319     4.094 r  at/sel_0_i_21/O
                         net (fo=1, routed)           0.000     4.094    at/sel_0_i_21_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I0_O)      0.238     4.332 r  at/sel_0_i_6/O
                         net (fo=4, routed)           1.177     5.509    at/sel[8]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467     4.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[54][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.486ns (27.046%)  route 4.008ns (72.954%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE                         0.000     0.000 r  at/mem_reg[54][3]/C
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[54][3]/Q
                         net (fo=1, routed)           0.989     1.507    at/mem_reg_n_0_[54][3]
    SLICE_X31Y63         LUT6 (Prop_lut6_I1_O)        0.124     1.631 r  at/sel_0_i_490/O
                         net (fo=1, routed)           0.000     1.631    at/sel_0_i_490_n_0
    SLICE_X31Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     1.848 r  at/sel_0_i_220/O
                         net (fo=1, routed)           0.000     1.848    at/sel_0_i_220_n_0
    SLICE_X31Y63         MUXF8 (Prop_muxf8_I1_O)      0.094     1.942 r  at/sel_0_i_85/O
                         net (fo=1, routed)           1.577     3.519    at/sel_0_i_85_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.316     3.835 r  at/sel_0_i_24/O
                         net (fo=1, routed)           0.000     3.835    at/sel_0_i_24_n_0
    SLICE_X9Y55          MUXF7 (Prop_muxf7_I1_O)      0.217     4.052 r  at/sel_0_i_7/O
                         net (fo=4, routed)           1.442     5.494    at/sel[7]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467     4.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[90][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.475ns  (logic 1.476ns (26.960%)  route 3.999ns (73.040%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE                         0.000     0.000 r  at/mem_reg[90][1]/C
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[90][1]/Q
                         net (fo=1, routed)           1.414     1.870    at/mem_reg_n_0_[90][1]
    SLICE_X2Y43          LUT6 (Prop_lut6_I1_O)        0.124     1.994 r  at/sel_0_i_527/O
                         net (fo=1, routed)           0.000     1.994    at/sel_0_i_527_n_0
    SLICE_X2Y43          MUXF7 (Prop_muxf7_I0_O)      0.241     2.235 r  at/sel_0_i_239/O
                         net (fo=1, routed)           0.000     2.235    at/sel_0_i_239_n_0
    SLICE_X2Y43          MUXF8 (Prop_muxf8_I0_O)      0.098     2.333 r  at/sel_0_i_95/O
                         net (fo=1, routed)           1.499     3.833    at/sel_0_i_95_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319     4.152 r  at/sel_0_i_27/O
                         net (fo=1, routed)           0.000     4.152    at/sel_0_i_27_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.238     4.390 r  at/sel_0_i_9/O
                         net (fo=4, routed)           1.085     5.475    at/sel[5]
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.472     4.813    at/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[86][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.467ns  (logic 1.419ns (25.954%)  route 4.048ns (74.046%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  at/mem_reg[86][2]/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[86][2]/Q
                         net (fo=1, routed)           1.302     1.758    at/mem_reg_n_0_[86][2]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     1.882 r  at/sel_0_i_498/O
                         net (fo=1, routed)           0.000     1.882    at/sel_0_i_498_n_0
    SLICE_X1Y41          MUXF7 (Prop_muxf7_I1_O)      0.217     2.099 r  at/sel_0_i_224/O
                         net (fo=1, routed)           0.000     2.099    at/sel_0_i_224_n_0
    SLICE_X1Y41          MUXF8 (Prop_muxf8_I1_O)      0.094     2.193 r  at/sel_0_i_87/O
                         net (fo=1, routed)           1.663     3.856    at/sel_0_i_87_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.316     4.172 r  at/sel_0_i_25/O
                         net (fo=1, routed)           0.000     4.172    at/sel_0_i_25_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     4.384 r  at/sel_0_i_8/O
                         net (fo=4, routed)           1.083     5.467    at/sel[6]
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.472     4.813    at/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[95][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.452ns  (logic 1.457ns (26.726%)  route 3.995ns (73.274%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE                         0.000     0.000 r  at/mem_reg[95][11]/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[95][11]/Q
                         net (fo=1, routed)           1.266     1.722    at/mem_reg_n_0_[95][11]
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.124     1.846 r  at/sel_0_i_272/O
                         net (fo=1, routed)           0.000     1.846    at/sel_0_i_272_n_0
    SLICE_X4Y50          MUXF7 (Prop_muxf7_I1_O)      0.245     2.091 r  at/sel_0_i_111/O
                         net (fo=1, routed)           0.000     2.091    at/sel_0_i_111_n_0
    SLICE_X4Y50          MUXF8 (Prop_muxf8_I0_O)      0.104     2.195 r  at/sel_0_i_31/O
                         net (fo=1, routed)           1.408     3.604    at/sel_0_i_31_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.316     3.920 r  at/sel_0_i_11/O
                         net (fo=1, routed)           0.000     3.920    at/sel_0_i_11_n_0
    SLICE_X13Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     4.132 r  at/sel_0_i_1/O
                         net (fo=4, routed)           1.320     5.452    at/sel[13]
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.467     4.808    at/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  at/sel_2/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[66][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 1.476ns (27.174%)  route 3.956ns (72.826%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  at/mem_reg[66][0]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  at/mem_reg[66][0]/Q
                         net (fo=1, routed)           1.226     1.744    at/mem_reg_n_0_[66][0]
    SLICE_X37Y61         LUT6 (Prop_lut6_I1_O)        0.124     1.868 r  at/sel_0_i_565/O
                         net (fo=1, routed)           0.000     1.868    at/sel_0_i_565_n_0
    SLICE_X37Y61         MUXF7 (Prop_muxf7_I0_O)      0.212     2.080 r  at/sel_0_i_258/O
                         net (fo=1, routed)           0.000     2.080    at/sel_0_i_258_n_0
    SLICE_X37Y61         MUXF8 (Prop_muxf8_I1_O)      0.094     2.174 r  at/sel_0_i_104/O
                         net (fo=1, routed)           1.687     3.861    at/sel_0_i_104_n_0
    SLICE_X13Y56         LUT6 (Prop_lut6_I1_O)        0.316     4.177 r  at/sel_0_i_29/O
                         net (fo=1, routed)           0.000     4.177    at/sel_0_i_29_n_0
    SLICE_X13Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     4.389 r  at/sel_0_i_10/O
                         net (fo=4, routed)           1.042     5.432    at/sel[4]
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.472     4.813    at/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  at/sel_1/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[86][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/sel_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.401ns  (logic 1.419ns (26.274%)  route 3.982ns (73.726%))
  Logic Levels:           6  (FDRE=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE                         0.000     0.000 r  at/mem_reg[86][2]/C
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  at/mem_reg[86][2]/Q
                         net (fo=1, routed)           1.302     1.758    at/mem_reg_n_0_[86][2]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     1.882 r  at/sel_0_i_498/O
                         net (fo=1, routed)           0.000     1.882    at/sel_0_i_498_n_0
    SLICE_X1Y41          MUXF7 (Prop_muxf7_I1_O)      0.217     2.099 r  at/sel_0_i_224/O
                         net (fo=1, routed)           0.000     2.099    at/sel_0_i_224_n_0
    SLICE_X1Y41          MUXF8 (Prop_muxf8_I1_O)      0.094     2.193 r  at/sel_0_i_87/O
                         net (fo=1, routed)           1.663     3.856    at/sel_0_i_87_n_0
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.316     4.172 r  at/sel_0_i_25/O
                         net (fo=1, routed)           0.000     4.172    at/sel_0_i_25_n_0
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212     4.384 r  at/sel_0_i_8/O
                         net (fo=4, routed)           1.017     5.401    at/sel[6]
    RAMB36_X0Y12         RAMB36E1                                     r  at/sel_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         1.477     4.818    at/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  at/sel_0/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.064     0.192    vga/v_count_next[3]
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.855     1.982    vga/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[0]
    SLICE_X7Y64          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    vga/clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    vga/h_count_next[1]
    SLICE_X7Y64          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    vga/clk_IBUF_BUFG
    SLICE_X7Y64          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.251    vga/v_count_next[9]
    SLICE_X4Y65          FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.855     1.983    vga/clk_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next[6]
    SLICE_X2Y66          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    vga/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.113     0.277    vga/h_count_next[8]
    SLICE_X2Y66          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    vga/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.448%)  route 0.174ns (57.552%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X7Y65          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[4]/Q
                         net (fo=4, routed)           0.174     0.302    vga/h_count_next[4]
    SLICE_X7Y62          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.858     1.985    vga/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.153     0.317    vga/h_count_next[9]
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.855     1.983    vga/clk_IBUF_BUFG
    SLICE_X1Y67          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.165%)  route 0.178ns (55.835%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.178     0.319    vga/v_count_next[2]
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.855     1.982    vga/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.123%)  route 0.179ns (55.877%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X4Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.179     0.320    vga/v_count_next[4]
    SLICE_X3Y66          FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=117, routed)         0.856     1.984    vga/clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  vga/v_count_reg_reg[4]/C





