[["SSIM: A Software Levelized Compiled-Code Simulator.", ["L.-T. Wang", "Nathan E. Hoover", "Edwin H. Porter", "John J. Zasio"], "https://doi.org/10.1145/37888.37889", 7], ["COSMOS: A Compiled Simulator for MOS Circuits.", ["Randal E. Bryant", "Derek L. Beatty", "Karl S. Brace", "Kyeongsoon Cho", "Thomas J. Sheffler"], "https://doi.org/10.1145/37888.37890", 8], ["A Fast Signature Simulation Tool for Built-In Self-Testing Circuits.", ["S. B. Tan", "K. Totton", "Keith Baker", "Prab Varma", "R. Porter"], "https://doi.org/10.1145/37888.37891", 9], ["An Improved Systematic Method for Constructing Systolic Arrays from Algorithms.", ["Nikrouz Faroughi", "Michael A. Shanblatt"], "https://doi.org/10.1145/37888.37892", 9], ["Predicting Area-Time Tradeoffs for Pipelined Design.", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "https://doi.org/10.1145/37888.37893", 7], ["A Prototype Framework for Knowledge-Based Analog Circuit Synthesis.", ["Ramesh Harjani", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/37888.37894", 8], ["An Automatic Rectilinear Partitioning Procedure for Standard Cells.", ["M. C. Chi"], "https://doi.org/10.1145/37888.37895", 6], ["Standard Cell Placement Using Simulated Sintering.", ["Lov K. Grover"], "https://doi.org/10.1145/37888.37896", 4], ["ESP: A New Standard Cell Placement Package Using Simulated Evolution.", ["Ralph-Michael Kling", "Prithviraj Banerjee"], "https://doi.org/10.1145/37888.37897", 7], ["Requirements for a Practical Software Engineering Environment.", ["V. Masurkar"], "https://doi.org/10.1145/37888.37898", 7], ["The Making of VIVID: A Software Engineering Perspective.", ["Jonathan B. Rosenberg"], "https://doi.org/10.1145/37888.37899", 8], ["A Case Study in Silicon Compilation Software Engineering, HVDEV High Voltage Device Layout Generator.", ["N. J. Elias"], "https://doi.org/10.1145/37888.37900", 7], ["A Vector Hardware Accelerator with Circuit Simulation Emphasis.", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", 6], ["A Hardware Switch Level Simulator for Large MOS Circuits.", ["M. T. Smith"], "https://doi.org/10.1145/37888.37902", 6], ["Architecture and Design of the MARS Hardware Accelerator.", ["Prathima Agrawal", "William J. Dally", "Ahmed K. Ezzat", "W. C. Fischer", "H. V. Jagadish", "A. S. Krishnakumar"], "https://doi.org/10.1145/37888.37903", 7], ["Circuit Simulation on the Connection Machine.", ["Donald M. Webber", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/37888.37904", 6], ["Aesop: A Tool for Automated Transistor Sizing.", ["Kye S. Hedlund"], "https://doi.org/10.1145/37888.37905", 7], ["Transistor Sizing in CMOS Circuits.", ["Mehmet A. Cirit"], "https://doi.org/10.1145/37888.37906", 4], ["Delay Optimization of Combinational Static CMOS Logic.", ["M. Hofmann", "J. K. Kim"], "https://doi.org/10.1145/37888.37907", 8], ["Reflections of High Speed Signals Analyzed as a Delay in Timing for Clocked Logic.", ["Robert E. Canright", "A. R. Helland"], "https://doi.org/10.1145/37888.37908", 7], ["Geometrical Compaction in One Dimension for Channel Routing.", ["J. Royle", "Mikael Palczewski", "H. VerHeyen", "N. Naccache", "Jiri Soukup"], "https://doi.org/10.1145/37888.37909", 6], ["A Three-Layer Gridless Channel Router with Compaction.", ["D. B. Polkl"], "https://doi.org/10.1145/37888.37910", 6], ["Routing L-Shaped Channels in Nonslicing-Structure Placement.", ["H. H. Chen"], "https://doi.org/10.1145/37888.37911", 7], ["Via Minimization for Gridless Layouts.", ["Nicholas J. Naclerio", "Sumio Masuda", "Kazuo Nakajima"], "https://doi.org/10.1145/37888.37912", 7], ["An Overview of Logic Synthesis Systems.", ["Louise Trevillyan"], "https://doi.org/10.1145/37888.37913", 7], ["Realistic Fault Modeling for VLSI Testing.", ["Wojciech Maly"], "https://doi.org/10.1145/37888.37914", 8], ["Demand Driven Simulation: BACKSIM.", ["Steven P. Smith", "M. Ray Mercer", "B. Brodk"], "https://doi.org/10.1145/37888.37915", 7], ["Faster Architectural Simulation Through Parallelism.", ["J. W. Smith", "K. S. Smith", "Robert J. Smith II"], "https://doi.org/10.1145/37888.37917", 6], ["Force-Directed Scheduling in Automatic Data Path Synthesis.", ["Pierre G. Paulin", "John P. Knight"], "https://doi.org/10.1145/37888.37918", 8], ["Knowledge Based Control in Micro-Architecture Design.", ["Forrest Brewer", "Daniel Gajski"], "https://doi.org/10.1145/37888.37919", 7], ["REAL: a program for REgister ALlocation.", ["Fadi J. Kurdahi", "Alice C. Parker"], "https://doi.org/10.1145/37888.37920", 6], ["A Practical Moat Router.", ["R. K. McGehee"], "https://doi.org/10.1145/37888.37921", 7], ["An Automated Design of Minimum-Area IC Power/Ground Nets.", ["S. Chowdhury"], "https://doi.org/10.1145/37888.37927", 7], ["Abstract Routing of Logic Networks for Custom Module Generation.", ["Steven T. Healey", "William J. Kubitz"], "https://doi.org/10.1145/37888.37922", 7], ["Accelerated Transition Fault Simulation.", ["Michael H. Schultz", "Franc Brglez"], "https://doi.org/10.1145/37888.37923", 7], ["On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates.", ["Rochit Rajsuman", "Yashwant K. Malaiya", "Anura P. Jayasumana"], "https://doi.org/10.1145/37888.37924", 7], ["Integrating Design Information for IC Diagnosis.", ["S. E. Concina", "G. S. Liu"], "https://doi.org/10.1145/37888.37925", 7], ["Switch Directed Dynamic Causal Networks - a Paradigm for Electronic System Diagnosis.", ["Robert M. McDermott", "David Stern"], "https://doi.org/10.1145/37888.37926", 7], ["Functional Verification of MOS Circuits.", ["Daniel Weise"], "https://doi.org/10.1145/37888.37928", 6], ["On the Verification of Sequential Machines at Differing Levels of Abstraction.", ["Srinivas Devadas", "Hi-Keung Tony Ma", "A. Richard Newton"], "https://doi.org/10.1145/37888.37929", 6], ["Application of Term Rewriting Techniques to Hardware Design Verification.", ["Mandalagiri S. Chandrasekhar", "J. P. Privitera", "K. W. Conradt"], "https://doi.org/10.1145/37888.37930", 6], ["Logic Verification Algorithms and Their Parallel Implementation.", ["Hi-Keung Tony Ma", "Srinivas Devadas", "Alberto L. Sangiovanni-Vincentelli", "Ruey-Sing Wei"], "https://doi.org/10.1145/37888.37931", 8], ["Generating Incremental VLSI Compaction Spacing Constraints.", ["C. W. Carpenter", "Mark Horowitz"], "https://doi.org/10.1145/37888.37932", 7], ["Nutcracker: An Efficient and Intelligent Channel Spacer.", ["Xiao-Ming Xiong", "Ernest S. Kuh"], "https://doi.org/10.1145/37888.37933", 7], ["Improving Virtual-Grid Compaction Through Grouping.", ["Lars S. Nyland", "Stephen W. Daniel", "C. Durward Rogers"], "https://doi.org/10.1145/37888.37934", 6], ["KAHLUA: A Hierarchical Circuit Disassembler.", ["Bill Lin", "A. Richard Newton"], "https://doi.org/10.1145/37888.37935", 7], ["Benchmarks for Cell-Based Layout Systems.", ["Bryan Preas"], "https://doi.org/10.1145/37888.37936", 2], ["VALKYRIE: A Validation Subsystem of a Version Server for Computer-Aided Design Data.", ["Rajiv Bhateja", "Randy H. Katz"], "https://doi.org/10.1145/37888.37937", 7], ["Querying Part Hierarchies: A Knowledge-Based Approach.", ["Arnon Rosenthal", "Sandra Heiler"], "https://doi.org/10.1145/37888.37938", 7], ["An Object-Oriented Approach to Data Management: Why Design Databases Need It.", ["Sandra Heiler", "Umeshwar Dayal", "Jack A. Orenstein", "S. Radke-Sproull"], "https://doi.org/10.1145/37888.37939", 6], ["DAGON: Technology Binding and Local Optimization by DAG Matching.", ["Kurt Keutzer"], "https://doi.org/10.1145/37888.37940", 7], ["Mesh Arrays and LOGICIAN: A Tool for Their Efficient Generation.", ["J. A. Beekman", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/37888.37942", 6], ["Finding the Optimal Variable Ordering for Binary Decision Diagrams.", ["Steven J. Friedman", "Kenneth J. Supowit"], "https://doi.org/10.1145/37888.37941", -1], ["Strip Layout: A New Layout Methodology for Standard Circuit Modules.", ["J. Apte", "Gershon Kedem"], "https://doi.org/10.1145/37888.37943", 7], ["The ALGIC Silicon Compiler System: Implementation, Design Experience and Results.", ["Johannes Schuck", "Norbert Wehn", "Manfred Glesner", "G. Kamp"], "https://doi.org/10.1145/37888.37944", 6], ["A Dynamic and Efficient Representation of Building-Block Layout.", ["Wayne Wei-Ming Dai", "Masao Sato", "Ernest S. Kuh"], "https://doi.org/10.1145/37888.37945", 9], ["BIST-PLA: A Built-in Self-Test Design of Large Programmable Logic Arrays.", ["Chun-Yeh Liu", "Kewal K. Saluja", "Shambhu J. Upadhyaya"], "https://doi.org/10.1145/37888.37946", 7], ["On Computing Optimized Input Probabilities for Random Tests.", ["Hans-Joachim Wunderlich"], "https://doi.org/10.1145/37888.37947", 7], ["VLSI Circuit Testing Using an Adaptive Optimization Model.", ["Philip S. Yu", "C. Mani Krishna", "Yann-Hang Lee"], "https://doi.org/10.1145/37888.37948", 8], ["Circular Self-Test Path: A Low-Cost BIST Technique.", ["Andrzej Krasniewski", "Slawomir Pilarski"], "https://doi.org/10.1145/37888.37949", 9], ["PHRAN-SPAN: A Natural Language Interface for System Specifications.", ["John J. Granacki Jr.", "Alice C. Parker"], "https://doi.org/10.1145/37888.37950", 7], ["TED: A Graphical Technology Description Editor.", ["William Lee", "Gerald Liu", "Kevin Peterson"], "https://doi.org/10.1145/37888.37951", 6], ["\"?\": A Context-Sensitive Help System Based on Hypertext.", ["William Lee"], "https://doi.org/10.1145/37888.37952", 7], ["VISION: VHDL Induced Schematic Imaging on Net-Lists.", ["R. K. Chun", "K.-J. Chang", "Lawrence P. McNamee"], "https://doi.org/10.1145/37888.37953", 7], ["An Intelligent Compiler Subsystem for a Silicon Compiler.", ["D. L. Johannsen", "S. K. Tsubota", "Kenneth S. McElvain"], "https://doi.org/10.1145/37888.37954", 8], ["Fast, Small, and Static Combinatorial CMOS Circuits.", ["Bertrand Serlet"], "https://doi.org/10.1145/37888.37955", 8], ["LCS - A Leaf Cell Synthesizer Employing Formal Deduction Techniques.", ["P. A. Subrahmanyam"], "https://doi.org/10.1145/37888.37956", 7], ["A Design Rule Independent Cell Compiler.", ["J. S. J. Chen", "D. Y. Chen"], "https://doi.org/10.1145/37888.37957", 6], ["An Interface between VHDL and EDIF.", ["Moe Shahdad"], "https://doi.org/10.1145/37888.37958", 7], ["Tutorial: Reading and Reviewing the Common Schema for Electrical Design and Analysis.", ["Curtis H. Parks"], "https://doi.org/10.1145/37888.37959", 5], ["The IBM VHDL Design System.", ["L. F. Saunders"], "https://doi.org/10.1145/37888.37960", 7], ["Where VHDL Fits Within the CAD Environment.", ["J. Hines"], "https://doi.org/10.1145/37888.37961", 4], ["A Hierarchical Approach Test Vector Generation.", ["Susheel J. Chandra", "Janak H. Patel"], "https://doi.org/10.1145/37888.37962", 7], ["A Topological Search Algorithm for ATPG.", ["Tom E. Kirkland", "M. Ray Mercer"], "https://doi.org/10.1145/37888.37963", 7], ["Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits.", ["M. Ladjadj", "J. F. McDonald"], "https://doi.org/10.1145/37888.37964", 7], ["An Overview of the Penn State Design System.", ["Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/37888.37965", 7], ["TRIP: An Automated Technology Mapping System.", ["Shigenobu Suzuki", "Tatsushige Bitoh", "Masao Kakimoto", "Kazutoshi Takahashi", "Takao Sugimoto"], "https://doi.org/10.1145/37888.37966", 7], ["ASTA: LSI Design Management System.", ["Takuji Ogihara", "H. Toyoshima", "Shinichi Murai"], "https://doi.org/10.1145/37888.37967", 7], ["Array Optimization for VLSI Synthesis.", ["D. F. Wong", "C. L. Liu"], "https://doi.org/10.1145/37888.37968", 7], ["Layout Optimization of CMOS Functional Cells.", ["R. L. Maiasz", "John P. Hayes"], "https://doi.org/10.1145/37888.37969", 8], ["Automated Layout Generation Using Gate Matrix Approach.", ["Y.-C. Chang", "S. C. Chang", "L.-H. Hsu"], "https://doi.org/10.1145/37888.37970", 7], ["The Design Automation Standards Environment.", ["Ronald Waxman"], "https://doi.org/10.1145/37888.37971", 3], ["Design Automation Standards Need Integration.", ["L. OConnell"], "https://doi.org/10.1145/37888.37972", 1], ["Design Automation Standards - Perspectives from a Down-the-Road End User.", ["R. J. Pachter"], "https://doi.org/10.1145/37888.37973", 2], ["Needed: A Meta-Language for Evaluating the Expressiveness of EDIF, IGES, VHDL and Other Representation Mechanisms.", ["M. L. Brei"], "https://doi.org/10.1145/37888.37974", 1], ["HPEX: A Hierarchical Parasitic Circuit Extractor.", ["Shun-Lin Su", "Vasant B. Rao", "Timothy N. Trick"], "https://doi.org/10.1145/37888.37975", 4], ["RED: Resistance Extraction for Digital Simulation.", ["Don Stark", "Mark Horowitz"], "https://doi.org/10.1145/37888.37976", 4], ["Function Search from Behavioral Description of a Digital System.", ["Jung-Gen Wu", "William P.-C. Ho", "Yu Hen Hu", "David Y. Y. Yun", "H. J. Yu"], "https://doi.org/10.1145/37888.37977", 6], ["The Implementation of a State Machine Compiler.", ["Christopher Kingsley"], "https://doi.org/10.1145/37888.37978", 4], ["Boolean Comparison by Simulation.", ["Edward P. Stabler", "Haluk Bingol"], "https://doi.org/10.1145/37888.37979", 4], ["Statistics for Parallelism and Abstraction Level in Digital Simulation.", ["Larry Soule", "R. Blank"], "https://doi.org/10.1145/37888.37980", 4], ["A Conceptual Framework for Designing ASIC Hardware.", ["Steven S. Leung", "Michael A. Shanblatt"], "https://doi.org/10.1145/37888.37981", 4], ["CASE: An Integrated Design Environment for Algorithm-Driven Architectures.", ["Dick C. A. Bulterman"], "https://doi.org/10.1145/37888.37982", 4], ["A Parallel PLA Minimization Program.", ["R. Galivanche", "Sudhakar M. Reddy"], "https://doi.org/10.1145/37888.37983", 8], ["Improving a PLA Area by Pull-Up Transistor Folding.", ["Chidchanok Lursinsap", "Daniel Gajski"], "https://doi.org/10.1145/37888.37984", 7], ["PALMINI - Fast Boolean Minimizer for Personal Computers.", ["L. B. Nguyen", "M. A. Perkowdki", "N. B. Goldstein"], "https://doi.org/10.1145/37888.37985", 7], ["On Yield Consideration for the Design of Redundant Programmable Logic Arrays.", ["Chin-Long Wey"], "https://doi.org/10.1145/37888.37986", 7], ["Routing with a Scanning Window-8Ma Unified Approach.", ["D. Kaplan"], "https://doi.org/10.1145/37888.37987", 4], ["A \"gridless\" Variable-Width Channel Router for Marco Cell Design.", ["C. H. Ng"], "https://doi.org/10.1145/37888.37988", 4], ["General Purpose Router.", ["Richard J. Enbody", "H. C. Du"], "https://doi.org/10.1145/37888.37989", 4], ["A Path Selection Global Router.", ["Y. C. Hsu", "Y. Pan", "William J. Kubitz"], "https://doi.org/10.1145/37888.37990", 4], ["A New Compaction Scheme Based on Compression Ridges.", ["P. C. Shah", "Hosaker N. Mahabala"], "https://doi.org/10.1145/37888.37991", 4], ["Hierarchical Design Based on a Calculus of Nets.", ["Bernd Becker", "Gunter Hotz", "Reiner Kolla", "Paul Molitor", "Hans-Georg Osthof"], "https://doi.org/10.1145/37888.37992", 5], ["An Application of Exploratory Data Analysis Techniques to Floorplan Design.", ["E. F. M. Kouka", "Gabriele Saucier"], "https://doi.org/10.1145/37888.37993", 5], ["PLAY: Pattern-Based Symbolic Cell Layout: Part I: Transistor Placement.", ["W.-J. Lue", "Lawrence P. McNamee"], "https://doi.org/10.1145/37888.37994", 7], ["PAMS: An Expert System for Parameterized Module Synthesis.", ["T. Cesear", "E. Iodice", "C. Tsareff"], "https://doi.org/10.1145/37888.37995", 6], ["LES: A Layout Expert System.", ["Youn-Long Lin", "Daniel Gajski"], "https://doi.org/10.1145/37888.37996", 7], ["An Expert System Application in Semicustom VLSI Design.", ["Robin L. Steele"], "https://doi.org/10.1145/37888.37997", 10], ["Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories.", ["Pinaki Mazumder", "Janak H. Patel", "W. Kent Fuchs"], "https://doi.org/10.1145/37888.37999", 6], ["A Dynamic Programming Approach to the Test Point Insertion Problem.", ["Balakrishnan Krishnamurthy"], "https://doi.org/10.1145/37888.38000", 11], ["A Parts Selection Expert System to Increase Manufacturability.", ["D. Praizler", "G. Fritz"], "https://doi.org/10.1145/37888.38001", 7], ["Knowledge Based Approach for the Verification of CAD Database Generated by an Automated Schematic Capture System.", ["J. Y. Tou", "W. H. Ki", "K. C. Fan", "C. L. Huang"], "https://doi.org/10.1145/37888.38002", 8], ["A New Interactive Supply/Demand Router with Rip-Up Capability for Printed Circuit Boards.", ["E. Rosenberg"], "https://doi.org/10.1145/37888.38003", 6], ["Fast Printed Circuit Board Routing.", ["Jeremy Dion"], "https://doi.org/10.1145/37888.38004", 8], ["Heuristic Acceleration of Force-Directed Placement.", ["R. Forbes"], "https://doi.org/10.1145/37888.38005", 6], ["EASE: A Design Support Environment for the HDDL ELLA.", ["J. D. Morison", "N. E. Peeling", "T. L. Thorp", "E. V. Whiting"], "https://doi.org/10.1145/37888.38006", 9], ["CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools.", ["L.-P. Demers", "P. Jacques", "S. Fauvel", "Eduard Cerny"], "https://doi.org/10.1145/37888.38007", 7], ["STEM: An IC Design Environment Based on the Smalltalk Model-View-Controller Construct.", ["Emil F. Girczyc", "Tai A. Ly"], "https://doi.org/10.1145/37888.38008", 7], ["Rational for and Organization of the Engineering Information System Program.", ["Anthony J. Gadient", "J. L. Ebel"], "https://doi.org/10.1145/37888.38009", 6], ["A Discrete Heuristics Approach to Predictive Evaluation of Semi-Custom IC Layouts.", ["Ali A. Minai", "Ronald D. Williams", "F. W. Blake"], "https://doi.org/10.1145/37888.38010", 7], ["A Rule-Based Placement System for Printed Wiring Boards.", ["Gotaro Odawara", "T. Hamuro", "Kazuhiko Iijima", "T. Yoshino", "Y. Dai"], "https://doi.org/10.1145/37888.38011", 9], ["A Rule-Based Circuit Representation for Automated CMOS Design and Verification.", ["Ching-Farn Eric Wu", "Anthony S. Wojcik", "Lionel M. Ni"], "https://doi.org/10.1145/37888.38012", 7], ["A High Performance Routing Engine.", ["T. D. Spiers", "D. A. Edwards"], "https://doi.org/10.1145/37888.38013", 7], ["A Hardware Accelerator for Maze Routing.", ["Youngju Won", "Sartaj Sahni", "Yacoub M. El-Ziq"], "https://doi.org/10.1145/37888.38014", 7], ["Performance of a Parallel Algorithm for Standard Cell Placement on the Intel Hypercube.", ["M. Jones", "Prithviraj Banerjee"], "https://doi.org/10.1145/37888.38015", 7], ["A Preliminary Investigation into Parallel Routing on a Hypercube Computer.", ["Kunle Olukotun", "Trevor N. Mudge"], "https://doi.org/10.1145/37888.38016", 7], ["Functional Abstraction from Structure in VLSI Simulation Models.", ["Richard H. Lathrop", "Robert J. Hall", "Robert S. Kirk"], "https://doi.org/10.1145/37888.37916", 7], ["Optimal Layout to Avoid CMOS Stuck-Open Faults.", ["S. Koeppe"], "https://doi.org/10.1145/37888.37998", 7]]