# 2. RF Communication

## **ğŸ“— ë°”ë¡œê°€ê¸°**

<b>

- [RF í†µì‹ ](#rf-í†µì‹ ì´ë€)
- [CAN,CAN-FDë¥¼ ì‚¬ìš©í•œ ì´ìœ ](#ì‚¬ìš©-ì´ìœ )
- [ì‚¬ìš©í•œ ëª¨ë“ˆ ì†Œê°œ](#ì‚¬ìš©-ëª¨ë“ˆ)
- [FlowChart](#flow-chart)
- [ì½”ë“œ ì„¤ëª…](#ì½”ë“œ-ë¶€ë¶„)
- [ì¡°ì¢…ê¸°](#ì¡°ì¢…ê¸°-êµ¬í˜„)

<br/>

## **RF í†µì‹ ì´ë€**
#### RFí†µì‹ ì€ ì´ë¦„ ê·¸ëŒ€ë¡œ Radio Frequencyì—ì„œ ì‘ë™í•˜ëŠ” í†µì‹ ì´ë‹¤. 
#### í†µì‹  ì£¼íŒŒìˆ˜ ëŒ€ì—­ì€ ì¼ë°˜ì ìœ¼ë¡œ 30kHzì—ì„œ 300GHzì´ë‹¤. RF í†µì‹ ì—ì„  digital ì‹ í˜¸ë¥¼ ì „íŒŒì— ì‹¤ì–´ì„œ ì†¡ì‹ í•˜ëŠ”ë°, ì „íŒŒì— ì „ë‹¬í•˜ëŠ” ë‹¤ì–‘í•œ ê¸°ë²•ì´ ìˆë‹¤. Amplitude Shift Keying (ASK)ì™€ Pulse Width Modulation (PWM) ë“±ê³¼ ê°™ì€ ë‹¤ì–‘í•œ ê¸°ë²•ì„ ì‚¬ìš©í•˜ì—¬ digitalì‹ í˜¸ë¥¼ ì†¡ì‹ í•œë‹¤.

<br/>

## **ì‚¬ìš© ì´ìœ **
> - ì—¬ëŸ¬ í†µì‹ ì„ ë¹„êµí•´ë³´ì•˜ì„ë•Œ ë¸”ë£¨íˆ¬ìŠ¤,ì™€ì´íŒŒì´,IR í†µì‹ , RFë¥¼ ë¹„êµ
> - RF í†µì‹ ì€ IRí†µì‹ ì— ë¹„êµí•´ ë” ë©€ë¦¬ê¹Œì§€ ì‹ í˜¸ë¥¼ ì „ë‹¬
> - RF í†µì‹ ì€ ì†¡ì‹ ê¸°ì™€ ìˆ˜ì‹ ê¸° ì‚¬ì´ì— ì¥ì• ë¬¼ì´ ìˆì–´ë„ í†µì‹ ì´ ê°€ëŠ¥
>   
>  ![ìŠ¤í¬ë¦°ìƒ· 2023-08-21 163632](https://github.com/qkcvb110/Portfolio/assets/121782690/eb6bca92-a88e-49b8-8c7b-35ce7a0963c2)
> - RF í†µì‹ ì€ íŠ¹ì • ì£¼íŒŒìˆ˜ ëŒ€ì—­ì„ ì‚¬ìš©í•˜ë¯€ë¡œ ê°„ì„­ì˜ ì˜í–¥ì´ ë‚®ìŒ
>   
> #### **ì•ì˜ ì´ìœ ë“¤ë¡œ ì „ë™ìë™ì°¨ë¥¼ ì›ê²©ìœ¼ë¡œ ì¡°ì¢…í•˜ê¸° ìœ„í•œ í†µì‹  ì¤‘ RFë¥¼ ì„ íƒ**

<br/>

## **ì‚¬ìš© ëª¨ë“ˆ**
> ![ìŠ¤í¬ë¦°ìƒ· 2023-08-21 164011](https://github.com/qkcvb110/Portfolio/assets/121782690/470771e1-6083-4b66-b669-7b28668bfd3b)
> - RFí†µì‹ ì˜ ëª¨ë“ˆ ì¤‘ ì•ˆí…Œë‚˜ê°€ ìˆëŠ” nRF24l01ëª¨ë“ˆì„ ì„ íƒí•˜ì—¬ í†µì‹  ê±°ë¦¬ë¥¼ ì¦ê°€

<br/>

## **Flow Chart**
<img width="800" alt="ìŠ¤í¬ë¦°ìƒ· 2023-08-21 174313" src="https://github.com/qkcvb110/Portfolio/assets/121782690/328f66da-ebdd-457e-8aa0-7dfd48605139">

<br/>

# ì½”ë“œ ë¶€ë¶„
## NRF ì´ˆê¸°í™” ë° ì„¤ì •
#### ì´ í•¨ìˆ˜ëŠ” ëª¨ë“ˆì˜ ë‹¤ì–‘í•œ ë ˆì§€ìŠ¤í„°ë¥¼ ì„¤ì •í•˜ì—¬ ëª¨ë“ˆì„ ì´ˆê¸°í™”í•˜ê³  ê¸°ë³¸ ë™ì‘ì„ ì„¤ì •
> - ê°ê° ë ˆì§€ìŠ¤í„° ì´ˆê¸°í™”, ìë™ ACK(AckKnowledgment) ë¹„í™œì„±í™”, ë°ì´í„° íŒŒì´í”„(Data Pipe), ì£¼ì†Œì˜ ë„ˆë¹„, RFì„¤ì • ì´ˆê¸°í™”, ì „ë ¥ 0dB, ë°ì´í„° ì†ë„ë¥¼ 2Mbpsë¡œ ì„¤ì •
```c
    void NRF24_Init (void)
    {
	// disable the chip before configuring the device
	CE_Disable();


	// reset everything
	nrf24_reset (0);

	nrf24_WriteReg(CONFIG, 0);  // will be configured later

	nrf24_WriteReg(EN_AA, 0);  // No Auto ACK

	nrf24_WriteReg (EN_RXADDR, 0);  // Not Enabling any data pipe right now

	nrf24_WriteReg (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address

	nrf24_WriteReg (SETUP_RETR, 0);   // No retransmission

	nrf24_WriteReg (RF_CH, 0);  // will be setup during Tx or RX

	nrf24_WriteReg (RF_SETUP, 0x0E);   // Power= 0db, data rate = 2Mbps

	// Enable the chip after configuring the device
	CE_Enable();

    }
```
<br/>

## NRF ì†¡ì‹ ëª¨ë“œ ë³€ê²½ ë° ì£¼ì†Œê°’, ì±„ë„ê°’ ì„¤ì •
#### ì´ í•¨ìˆ˜ëŠ” NRF24L01 ë¬´ì„  í†µì‹  ëª¨ë“ˆì„ ì†¡ì‹  ëª¨ë“œë¡œ ì„¤ì •í•˜ëŠ” ì—­í• ì„ í•˜ë©°, ì±„ë„ê³¼ ì£¼ì†Œë¥¼ ì„¤ì •í•˜ì—¬ ë°ì´í„°ë¥¼ ì†¡ì‹  ì¤€ë¹„
> - ë¬´ì„  í†µì‹  ëª¨ë“ˆì˜ ë™ì‘ì„ ì„¤ì •í•˜ê¸° ì „ì— Chip Enable (CE) í•€ì„ ë¹„í™œì„±í™”í•˜ì—¬ ë¬´ì„  ì†¡ìˆ˜ì‹ ì„ ì¤‘ì§€
> - ë¬´ì„  ì±„ë„ì„ ì„¤ì • ì†¡ìˆ˜ì‹  ëª¨ë“œì—ì„œëŠ” ë°ì´í„°ë¥¼ ì£¼ê³ ë°›ëŠ” ì±„ë„ì„ ì„ íƒ
> - ì†¡ì‹  ì£¼ì†Œì™€ ë ˆì§€ìŠ¤í„°ì— ì£¼ì†Œë¥¼ ì„¤ì •
> - ë ˆì§€ìŠ¤í„° ê°’ì„ ì½ì–´ì˜¨ í›„ ë ˆì§€ìŠ¤í„° ê°’ì„ ìˆ˜ì •í•©ë‹ˆë‹¤. ë¹„íŠ¸ ë§ˆìŠ¤í‚¹ì„ ì‚¬ìš©í•˜ì—¬ PRIM_RX ë¹„íŠ¸ëŠ” 0ìœ¼ë¡œ, PWR_UP ë¹„íŠ¸ëŠ” 1ë¡œ ì„¤ì •
> - ì„¤ì •ì´ ì™„ë£Œëœ í›„ì— Chip Enable (CE) í•€ì„ í™œì„±í™”í•˜ì—¬ ëª¨ë“ˆì„ ì†¡ì‹  ëª¨ë“œë¡œ ì „í™˜

```c
void NRF24_TxMode (uint8_t *Address, uint8_t channel)
{
	// disable the chip before configuring the device
	CE_Disable();

	nrf24_WriteReg (RF_CH, channel);  // select the channel

	nrf24_WriteRegMulti(TX_ADDR, Address, 5);  // Write the TX address


	// power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
	config = config & (0xF2);    // write 0 in the PRIM_RX, and 1 in the PWR_UP, and all other bits are masked
	nrf24_WriteReg (CONFIG, config);

	// Enable the chip after configuring the device
	CE_Enable();
}

```

<br/>

## NRF ìˆ˜ì‹ ëª¨ë“œ ë³€ê²½ ë° ì£¼ì†Œê°’, ì±„ë„ê°’ ì„¤ì •
#### ì´ í•¨ìˆ˜ëŠ” NRF24L01 ë¬´ì„  í†µì‹  ëª¨ë“ˆì„ ìˆ˜ì‹  ëª¨ë“œë¡œ ì„¤ì •í•˜ëŠ” ì—­í• ì„ í•˜ë©°, ì±„ë„ê³¼ ì£¼ì†Œ ì„¤ì •ì„ í†µí•´ ë°ì´í„° ìˆ˜ì‹ ì„ ì¤€ë¹„
> - ë¬´ì„  í†µì‹  ëª¨ë“ˆì˜ ë™ì‘ì„ ì„¤ì •í•˜ê¸° ì „ì— Chip Enable (CE) í•€ì„ ë¹„í™œì„±í™”í•˜ì—¬ ë¬´ì„  ì†¡ìˆ˜ì‹ ì„ ì¤‘ì§€
> - ë ˆì§€ìŠ¤í„°ë¥¼ ì´ˆê¸°í™”í•˜ì—¬ ìƒíƒœ ë¹„íŠ¸ë¥¼ ì´ˆê¸°í™”
> - ë¬´ì„  ì±„ë„ì„ ì„¤ì • í›„ ìˆ˜ì‹  ëª¨ë“œì—ì„œëŠ” ë°ì´í„°ë¥¼ ì£¼ê³ ë°›ëŠ” ì±„ë„ì„ ì„ íƒ
> - ë ˆì§€ìŠ¤í„°ì˜ ê°’ì„ ì½ì–´ì˜¨ í›„ ë ˆì§€ìŠ¤í„°ì˜ 2ë²ˆì§¸ ë¹„íŠ¸ë¥¼ 1ë¡œ ì„¤ì •í•˜ì—¬ Data Pipe 2ë¥¼ í™œì„±í™”
> - ìˆ˜ì •ëœ en_rxaddr ê°’ì„ ë‹¤ì‹œ EN_RXADDR ë ˆì§€ìŠ¤í„°ì— ì ìš©
> - ë ˆì§€ìŠ¤í„°ë¥¼ ì‚¬ìš©í•˜ì—¬ Pipe 2ì˜ í˜ì´ë¡œë“œ í¬ê¸°ë¥¼ 32ë¹„íŠ¸ë¡œ ì„¤ì •
> - ë ˆì§€ìŠ¤í„° ê°’ì„ ìˆ˜ì •í•˜ì—¬ PRIM_RXì™€ PWR_UP ë¹„íŠ¸ë¥¼ ì„¤ì •
> - ì„¤ì •ì´ ì™„ë£Œëœ í›„ì— Chip Enable (CE) í•€ì„ í™œì„±í™”í•˜ì—¬ ëª¨ë“ˆì„ ìˆ˜ì‹  ëª¨ë“œë¡œ ì „í™˜

```c
void NRF24_RxMode (uint8_t *Address, uint8_t channel)
{
	// disable the chip before configuring the device
	CE_Disable();

	nrf24_reset (STATUS);

	nrf24_WriteReg (RF_CH, channel);  // select the channel

	// select data pipe 2
	uint8_t en_rxaddr = nrf24_ReadReg(EN_RXADDR);
	en_rxaddr = en_rxaddr | (1<<2);
	nrf24_WriteReg (EN_RXADDR, en_rxaddr);

	/* We must write the address for Data Pipe 1, if we want to use any pipe from 2 to 5
	 * The Address from DATA Pipe 2 to Data Pipe 5 differs only in the LSB
	 * Their 4 MSB Bytes will still be same as Data Pipe 1
	 *
	 * For Eg->
	 * Pipe 1 ADDR = 0xAABBCCDD11
	 * Pipe 2 ADDR = 0xAABBCCDD22
	 * Pipe 3 ADDR = 0xAABBCCDD33
	 *
	 */
	nrf24_WriteRegMulti(RX_ADDR_P1, Address, 5);  // Write the Pipe1 address
	nrf24_WriteReg(RX_ADDR_P2, 0xEE);  // Write the Pipe2 LSB address

	nrf24_WriteReg (RX_PW_P2, 32);   // 32 bit payload size for pipe 2


	// power up the device in Rx mode
	uint8_t config = nrf24_ReadReg(CONFIG);
	config = config | (1<<1) | (1<<0);
	nrf24_WriteReg (CONFIG, config);

	// Enable the chip after configuring the device
	CE_Enable();
}

```

<br/>

## ì†¡ì‹ ëª¨ë“œ FIFO ì´ˆê¸°í™” ë° ì†¡ì‹  ê³¼ì •
#### ì´ í•¨ìˆ˜ëŠ” NRF24L01 ë¬´ì„  í†µì‹  ëª¨ë“ˆì„ ì‚¬ìš©í•˜ì—¬ ë°ì´í„°ë¥¼ ì†¡ì‹ í•˜ëŠ” ì—­í• ì„ í•˜ë©° ë¨¼ì € ë°ì´í„°ë¥¼ ëª¨ë“ˆì— ì ì¬í•˜ê³  ì „ì†¡í•˜ë©°, ì†¡ì‹  ìƒíƒœë¥¼ í™•ì¸í•˜ì—¬ ì„±ê³µ ì—¬ë¶€ë¥¼ ë°˜í™˜
> - ë¬´ì„  í†µì‹  ëª¨ë“ˆì„ ì„ íƒ
> - ë°ì´í„°ë¥¼ ì „ì†¡í•˜ê¸° ìœ„í•œ í˜ì´ë¡œë“œ ì»¤ë§¨ë“œë¥¼ ì„¤ì •
> - ì„¤ì •í•œ í˜ì´ë¡œë“œ ì»¤ë§¨ë“œë¥¼ SPI í†µì‹ ì„ í†µí•´ ëª¨ë“ˆì— ì „ì†¡
> - ì‹¤ì œ ë°ì´í„°ë¥¼ ëª¨ë“ˆì— ì „ì†¡
> - ë¬´ì„  í†µì‹  ëª¨ë“ˆì˜ ì„ íƒì„ í•´ì œ
> - FIFO_STATUS ë ˆì§€ìŠ¤í„°ì˜ ë„¤ ë²ˆì§¸ ë¹„íŠ¸ê°€ 1 (TX FIFOê°€ ë¹„ì–´ ìˆìŒ)ì´ê³ , ì„¸ ë²ˆì§¸ ë¹„íŠ¸ê°€ 0 (TX FIFOê°€ ì°¨ìˆìŒ)ì¸ì§€ í™•ì¸
> - TX FIFOë¥¼ ë¹„ìš°ê¸° ìœ„í•´ FLUSH_TX ì»¤ë§¨ë“œë¥¼ ì„¤ì •
> - ì»¤ë§¨ë“œë¥¼ ëª¨ë“ˆì— ì „ì†¡
> - IFO_STATUS ë ˆì§€ìŠ¤í„°ë¥¼ ì´ˆê¸°í™”í•˜ì—¬ ìƒíƒœë¥¼ ì¬ì„¤ì •
> - ì†¡ì‹  ì„±ê³µì„ ë‚˜íƒ€ë‚´ëŠ” 1ì„ ë°˜í™˜
> - ì†¡ì‹  ì‹¤íŒ¨ë¥¼ ë‚˜íƒ€ë‚´ëŠ” 0ì„ ë°˜í™˜

```c
uint8_t NRF24_Transmit (uint8_t *data)
{
	uint8_t cmdtosend = 0;

	// select the device
	CS_Select();

	// payload command
	cmdtosend = W_TX_PAYLOAD;
	HAL_SPI_Transmit(NRF24_SPI, &cmdtosend, 1, 100);

	// send the payload
	HAL_SPI_Transmit(NRF24_SPI, data, 32, 1000);

	// Unselect the device
	CS_UnSelect();

	HAL_Delay(1);

	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);

	// check the fourth bit of FIFO_STATUS to know if the TX fifo is empty
	if ((fifostatus&(1<<4)) && (!(fifostatus&(1<<3))))
	{
		cmdtosend = FLUSH_TX;
		nrfsendCmd(cmdtosend);

		// reset FIFO_STATUS
		nrf24_reset (FIFO_STATUS);

		return 1;
	}

	return 0;
}
```

<br/>

## ìˆ˜ì‹ ëª¨ë“œ FIFO ì´ˆê¸°í™” ë° ìˆ˜ì‹  ê³¼ì •
#### ì´ í•¨ìˆ˜ëŠ” NRF24L01 ë¬´ì„  í†µì‹  ëª¨ë“ˆì„ ì‚¬ìš©í•˜ì—¬ ë°ì´í„°ë¥¼ ìˆ˜ì‹ í•˜ëŠ” ì—­í• ì„ í•˜ë©° ìˆ˜ì‹ ëœ ë°ì´í„°ë¥¼ ë²„í¼ì— ì €ì¥í•˜ê³ , ìˆ˜ì‹  ìƒíƒœë¥¼ ì´ˆê¸°í™”í•˜ì—¬ ë‹¤ìŒ ë°ì´í„° ìˆ˜ì‹ ì„ ì¤€ë¹„
> - ë¬´ì„  í†µì‹  ëª¨ë“ˆì„ ì„ íƒ
> - ë°ì´í„°ë¥¼ ìˆ˜ì‹ í•˜ê¸° ìœ„í•œ í˜ì´ë¡œë“œ ìˆ˜ì‹  ì»¤ë§¨ë“œë¥¼ ì„¤ì •
> - ì„¤ì •í•œ í˜ì´ë¡œë“œ ìˆ˜ì‹  ì»¤ë§¨ë“œë¥¼ SPI í†µì‹ ì„ í†µí•´ ëª¨ë“ˆì— ì „ì†¡
> - ë°ì´í„°ë¥¼ ëª¨ë“ˆì—ì„œ ìˆ˜ì‹ í•˜ì—¬ data ë²„í¼ì— ì €ì¥(32ë°”ì´íŠ¸ì˜ ë°ì´í„°ë¥¼ ìˆ˜ì‹ í•˜ë„ë¡ ì„¤ì •)
> - ë¬´ì„  í†µì‹  ëª¨ë“ˆì˜ ì„ íƒì„ í•´ì œ
> - RX FIFOë¥¼ ë¹„ìš°ê¸° ìœ„í•´ FLUSH_RX ì»¤ë§¨ë“œë¥¼ ì„¤ì •
> - ì»¤ë§¨ë“œë¥¼ ëª¨ë“ˆì— ì „ì†¡

```c
void NRF24_Receive (uint8_t *data)
{
	uint8_t cmdtosend = 0;

	// select the device
	CS_Select();

	// payload command
	cmdtosend = R_RX_PAYLOAD;
	HAL_SPI_Transmit(NRF24_SPI, &cmdtosend, 1, 100);

	// Receive the payload
	HAL_SPI_Receive(NRF24_SPI, data, 32, 1000);

	// Unselect the device
	CS_UnSelect();

	HAL_Delay(1);

	cmdtosend = FLUSH_RX;
	nrfsendCmd(cmdtosend);
}
```

## **ì¡°ì¢…ê¸° êµ¬í˜„**
### ì¡°ì¢…ê¸°ë¡œëŠ” í•¸ë“¤ê³¼ ì—‘ì…€ë ˆì´í„°ë¥¼ ì§ì ‘ì œì‘í•˜ì—¬ ê°€ë³€ì €í•­ì˜ ADCê°’ì„ RFë¡œ í†µì‹ 
> - **ì¡°ì¢…ê¸° ì „ì²´ ëª¨ìŠµ**
> <img src="https://github.com/qkcvb110/Portfolio/assets/121782690/ffb32203-ef52-4cc4-9996-8100f3610fce.png" width="300" height="400"/>
>
> <br/>
> 
> - **ê° í•¸ë“¤ê³¼ ì—‘ì…€ë ˆì´í„°ì— ê°€ë³€ì €í•­ ë¶€ì°© ëª¨ìŠµ**
> <img src="https://github.com/qkcvb110/Portfolio/assets/121782690/002638d1-3e93-49a4-9d98-891ba6908acc" width="700" height="400"/>
>
> #### STM32F411ì—ì„œ ADCê°’ ì¸¡ì •í›„ STM32(1)ë¡œ RFí†µì‹ ì„ ì‚¬ìš©í•˜ì—¬ ê°’ì„ ë³´ëƒ„
>
> ![ê°€ë³€ì €í•­_ì¸¡ì •_AdobeExpress](https://github.com/qkcvb110/Portfolio/assets/121782690/217bcf46-4593-4650-97a5-0ed26d1d758d)
> 
> #### STM32H7(Rx)-STM32F411(Tx) RFí†µì‹ ìœ¼ë¡œ ADCê°’ì„ ì´ìš©í•´ ì•ë’¤ëª¨í„°ì œì–´
>
> ![ìŠ¤ìœ„ì¹˜ë¡œ_ì•ë’¤ëª¨í„°_ì œì–´_AdobeExpress (1)](https://github.com/qkcvb110/Portfolio/assets/121782690/03f7602a-aef4-4f92-900c-84ed59ca76dd)
![í•¸ë“¤_ì¸ì‹_AdobeExpress (1)](https://github.com/qkcvb110/Portfolio/assets/121782690/1dd06a80-d61e-46d1-bf7e-fd4f82a17426)
