

================================================================
== Vitis HLS Report for 'matvec_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Thu Apr 27 11:04:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matvec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      466|      466|  2.330 us|  2.330 us|  466|  466|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |      464|      464|        26|         15|          1|    30|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 15, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_lcssa_phi = alloca i32 1"   --->   Operation 29 'alloca' 'add_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%V_load_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_29"   --->   Operation 33 'read' 'V_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%V_load_28_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_28"   --->   Operation 34 'read' 'V_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%V_load_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_27"   --->   Operation 35 'read' 'V_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%V_load_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_26"   --->   Operation 36 'read' 'V_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%V_load_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_25"   --->   Operation 37 'read' 'V_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%V_load_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_24"   --->   Operation 38 'read' 'V_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%V_load_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_23"   --->   Operation 39 'read' 'V_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%V_load_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_22"   --->   Operation 40 'read' 'V_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%V_load_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_21"   --->   Operation 41 'read' 'V_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%V_load_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_20"   --->   Operation 42 'read' 'V_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%V_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_19"   --->   Operation 43 'read' 'V_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%V_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_18"   --->   Operation 44 'read' 'V_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%V_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_17"   --->   Operation 45 'read' 'V_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%V_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_16"   --->   Operation 46 'read' 'V_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%V_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_15"   --->   Operation 47 'read' 'V_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%V_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_14"   --->   Operation 48 'read' 'V_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%V_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_13"   --->   Operation 49 'read' 'V_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%V_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_12"   --->   Operation 50 'read' 'V_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%V_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_11"   --->   Operation 51 'read' 'V_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%V_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_10"   --->   Operation 52 'read' 'V_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%V_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_9"   --->   Operation 53 'read' 'V_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%V_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_8"   --->   Operation 54 'read' 'V_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%V_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_7"   --->   Operation 55 'read' 'V_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%V_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_6"   --->   Operation 56 'read' 'V_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%V_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_5"   --->   Operation 57 'read' 'V_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%V_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_4"   --->   Operation 58 'read' 'V_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%V_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_3"   --->   Operation 59 'read' 'V_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%V_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_2"   --->   Operation 60 'read' 'V_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%V_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load_1"   --->   Operation 61 'read' 'V_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%V_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %V_load"   --->   Operation 62 'read' 'V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_10_2"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7]   --->   Operation 65 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.11ns)   --->   "%icmp_ln7 = icmp_eq  i5 %i_1, i5 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7]   --->   Operation 66 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %VITIS_LOOP_10_2.split, void %for.end12.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7]   --->   Operation 67 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 68 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i6 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 70 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.41ns)   --->   "%sub_ln11 = sub i10 %tmp, i10 %zext_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 71 'sub' 'sub_ln11' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.41ns)   --->   "%add_ln11_39 = add i10 %sub_ln11, i10 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 72 'add' 'add_ln11_39' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.41ns)   --->   "%add_ln11_56 = add i10 %sub_ln11, i10 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 73 'add' 'add_ln11_56' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 74 [1/1] (1.41ns)   --->   "%add_ln11_32 = add i10 %sub_ln11, i10 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 74 'add' 'add_ln11_32' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.41ns)   --->   "%add_ln11_33 = add i10 %sub_ln11, i10 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 75 'add' 'add_ln11_33' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln11_13 = zext i10 %add_ln11_39" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 76 'zext' 'zext_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%M_addr_12 = getelementptr i32 %M, i64 0, i64 %zext_ln11_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 77 'getelementptr' 'M_addr_12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln11_30 = zext i10 %add_ln11_56" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 78 'zext' 'zext_ln11_30' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%M_addr_29 = getelementptr i32 %M, i64 0, i64 %zext_ln11_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 79 'getelementptr' 'M_addr_29' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.66ns)   --->   "%M_load_12 = load i10 %M_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 80 'load' 'M_load_12' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 81 [2/2] (2.66ns)   --->   "%M_load_29 = load i10 %M_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 81 'load' 'M_load_29' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln11_6 = zext i10 %add_ln11_32" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 82 'zext' 'zext_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%M_addr_5 = getelementptr i32 %M, i64 0, i64 %zext_ln11_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 83 'getelementptr' 'M_addr_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln11_7 = zext i10 %add_ln11_33" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 84 'zext' 'zext_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%M_addr_6 = getelementptr i32 %M, i64 0, i64 %zext_ln11_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 85 'getelementptr' 'M_addr_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.41ns)   --->   "%add_ln11_34 = add i10 %sub_ln11, i10 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 86 'add' 'add_ln11_34' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.41ns)   --->   "%add_ln11_35 = add i10 %sub_ln11, i10 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 87 'add' 'add_ln11_35' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [2/2] (2.66ns)   --->   "%M_load_5 = load i10 %M_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 88 'load' 'M_load_5' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 89 [2/2] (2.66ns)   --->   "%M_load_6 = load i10 %M_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 89 'load' 'M_load_6' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 90 [1/2] (2.66ns)   --->   "%M_load_12 = load i10 %M_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 90 'load' 'M_load_12' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 91 [1/2] (2.66ns)   --->   "%M_load_29 = load i10 %M_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 91 'load' 'M_load_29' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln11_8 = zext i10 %add_ln11_34" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 92 'zext' 'zext_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%M_addr_7 = getelementptr i32 %M, i64 0, i64 %zext_ln11_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 93 'getelementptr' 'M_addr_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln11_9 = zext i10 %add_ln11_35" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 94 'zext' 'zext_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%M_addr_8 = getelementptr i32 %M, i64 0, i64 %zext_ln11_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 95 'getelementptr' 'M_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.41ns)   --->   "%add_ln11_36 = add i10 %sub_ln11, i10 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 96 'add' 'add_ln11_36' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.41ns)   --->   "%add_ln11_37 = add i10 %sub_ln11, i10 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 97 'add' 'add_ln11_37' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/2] (2.66ns)   --->   "%M_load_5 = load i10 %M_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 98 'load' 'M_load_5' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 99 [1/2] (2.66ns)   --->   "%M_load_6 = load i10 %M_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 99 'load' 'M_load_6' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 100 [2/2] (2.66ns)   --->   "%M_load_7 = load i10 %M_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 100 'load' 'M_load_7' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 101 [2/2] (2.66ns)   --->   "%M_load_8 = load i10 %M_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 101 'load' 'M_load_8' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 102 [5/5] (3.34ns)   --->   "%mul_ln11_12 = mul i32 %M_load_12, i32 %V_load_12_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 102 'mul' 'mul_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [5/5] (3.34ns)   --->   "%mul_ln11_29 = mul i32 %M_load_29, i32 %V_load_29_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 103 'mul' 'mul_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln11_10 = zext i10 %add_ln11_36" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 104 'zext' 'zext_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%M_addr_9 = getelementptr i32 %M, i64 0, i64 %zext_ln11_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 105 'getelementptr' 'M_addr_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln11_11 = zext i10 %add_ln11_37" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 106 'zext' 'zext_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%M_addr_10 = getelementptr i32 %M, i64 0, i64 %zext_ln11_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 107 'getelementptr' 'M_addr_10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.41ns)   --->   "%add_ln11_38 = add i10 %sub_ln11, i10 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 108 'add' 'add_ln11_38' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.41ns)   --->   "%add_ln11_40 = add i10 %sub_ln11, i10 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 109 'add' 'add_ln11_40' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [5/5] (3.34ns)   --->   "%mul_ln11_5 = mul i32 %M_load_5, i32 %V_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 110 'mul' 'mul_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [5/5] (3.34ns)   --->   "%mul_ln11_6 = mul i32 %M_load_6, i32 %V_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 111 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (2.66ns)   --->   "%M_load_7 = load i10 %M_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 112 'load' 'M_load_7' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 113 [1/2] (2.66ns)   --->   "%M_load_8 = load i10 %M_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 113 'load' 'M_load_8' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 114 [2/2] (2.66ns)   --->   "%M_load_9 = load i10 %M_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 114 'load' 'M_load_9' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 115 [2/2] (2.66ns)   --->   "%M_load_10 = load i10 %M_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 115 'load' 'M_load_10' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 116 [4/5] (3.34ns)   --->   "%mul_ln11_12 = mul i32 %M_load_12, i32 %V_load_12_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 116 'mul' 'mul_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [4/5] (3.34ns)   --->   "%mul_ln11_29 = mul i32 %M_load_29, i32 %V_load_29_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 117 'mul' 'mul_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln11_12 = zext i10 %add_ln11_38" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 118 'zext' 'zext_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%M_addr_11 = getelementptr i32 %M, i64 0, i64 %zext_ln11_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 119 'getelementptr' 'M_addr_11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln11_14 = zext i10 %add_ln11_40" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 120 'zext' 'zext_ln11_14' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%M_addr_13 = getelementptr i32 %M, i64 0, i64 %zext_ln11_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 121 'getelementptr' 'M_addr_13' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.41ns)   --->   "%add_ln11_46 = add i10 %sub_ln11, i10 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 122 'add' 'add_ln11_46' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (1.41ns)   --->   "%add_ln11_47 = add i10 %sub_ln11, i10 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 123 'add' 'add_ln11_47' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [4/5] (3.34ns)   --->   "%mul_ln11_5 = mul i32 %M_load_5, i32 %V_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 124 'mul' 'mul_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [4/5] (3.34ns)   --->   "%mul_ln11_6 = mul i32 %M_load_6, i32 %V_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 125 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [5/5] (3.34ns)   --->   "%mul_ln11_7 = mul i32 %M_load_7, i32 %V_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 126 'mul' 'mul_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [5/5] (3.34ns)   --->   "%mul_ln11_8 = mul i32 %M_load_8, i32 %V_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 127 'mul' 'mul_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/2] (2.66ns)   --->   "%M_load_9 = load i10 %M_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 128 'load' 'M_load_9' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 129 [1/2] (2.66ns)   --->   "%M_load_10 = load i10 %M_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 129 'load' 'M_load_10' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 130 [2/2] (2.66ns)   --->   "%M_load_11 = load i10 %M_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 130 'load' 'M_load_11' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 131 [3/5] (3.34ns)   --->   "%mul_ln11_12 = mul i32 %M_load_12, i32 %V_load_12_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 131 'mul' 'mul_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [2/2] (2.66ns)   --->   "%M_load_13 = load i10 %M_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 132 'load' 'M_load_13' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 133 [3/5] (3.34ns)   --->   "%mul_ln11_29 = mul i32 %M_load_29, i32 %V_load_29_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 133 'mul' 'mul_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln11_20 = zext i10 %add_ln11_46" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 134 'zext' 'zext_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%M_addr_19 = getelementptr i32 %M, i64 0, i64 %zext_ln11_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 135 'getelementptr' 'M_addr_19' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln11_21 = zext i10 %add_ln11_47" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 136 'zext' 'zext_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%M_addr_20 = getelementptr i32 %M, i64 0, i64 %zext_ln11_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 137 'getelementptr' 'M_addr_20' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.41ns)   --->   "%add_ln11_48 = add i10 %sub_ln11, i10 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 138 'add' 'add_ln11_48' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.41ns)   --->   "%add_ln11_51 = add i10 %sub_ln11, i10 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 139 'add' 'add_ln11_51' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [3/5] (3.34ns)   --->   "%mul_ln11_5 = mul i32 %M_load_5, i32 %V_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 140 'mul' 'mul_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [3/5] (3.34ns)   --->   "%mul_ln11_6 = mul i32 %M_load_6, i32 %V_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 141 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [4/5] (3.34ns)   --->   "%mul_ln11_7 = mul i32 %M_load_7, i32 %V_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 142 'mul' 'mul_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [4/5] (3.34ns)   --->   "%mul_ln11_8 = mul i32 %M_load_8, i32 %V_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 143 'mul' 'mul_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [5/5] (3.34ns)   --->   "%mul_ln11_9 = mul i32 %M_load_9, i32 %V_load_9_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 144 'mul' 'mul_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [5/5] (3.34ns)   --->   "%mul_ln11_10 = mul i32 %M_load_10, i32 %V_load_10_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 145 'mul' 'mul_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/2] (2.66ns)   --->   "%M_load_11 = load i10 %M_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 146 'load' 'M_load_11' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 147 [2/5] (3.34ns)   --->   "%mul_ln11_12 = mul i32 %M_load_12, i32 %V_load_12_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 147 'mul' 'mul_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/2] (2.66ns)   --->   "%M_load_13 = load i10 %M_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 148 'load' 'M_load_13' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 149 [2/2] (2.66ns)   --->   "%M_load_19 = load i10 %M_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 149 'load' 'M_load_19' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 150 [2/2] (2.66ns)   --->   "%M_load_20 = load i10 %M_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 150 'load' 'M_load_20' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 151 [2/5] (3.34ns)   --->   "%mul_ln11_29 = mul i32 %M_load_29, i32 %V_load_29_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 151 'mul' 'mul_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln11_22 = zext i10 %add_ln11_48" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 152 'zext' 'zext_ln11_22' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%M_addr_21 = getelementptr i32 %M, i64 0, i64 %zext_ln11_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 153 'getelementptr' 'M_addr_21' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln11_25 = zext i10 %add_ln11_51" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 154 'zext' 'zext_ln11_25' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%M_addr_24 = getelementptr i32 %M, i64 0, i64 %zext_ln11_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 155 'getelementptr' 'M_addr_24' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_8 : Operation 156 [2/5] (3.34ns)   --->   "%mul_ln11_5 = mul i32 %M_load_5, i32 %V_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 156 'mul' 'mul_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [2/5] (3.34ns)   --->   "%mul_ln11_6 = mul i32 %M_load_6, i32 %V_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 157 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [3/5] (3.34ns)   --->   "%mul_ln11_7 = mul i32 %M_load_7, i32 %V_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 158 'mul' 'mul_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [3/5] (3.34ns)   --->   "%mul_ln11_8 = mul i32 %M_load_8, i32 %V_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 159 'mul' 'mul_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [4/5] (3.34ns)   --->   "%mul_ln11_9 = mul i32 %M_load_9, i32 %V_load_9_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 160 'mul' 'mul_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [4/5] (3.34ns)   --->   "%mul_ln11_10 = mul i32 %M_load_10, i32 %V_load_10_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 161 'mul' 'mul_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [5/5] (3.34ns)   --->   "%mul_ln11_11 = mul i32 %M_load_11, i32 %V_load_11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 162 'mul' 'mul_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/5] (3.34ns)   --->   "%mul_ln11_12 = mul i32 %M_load_12, i32 %V_load_12_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 163 'mul' 'mul_ln11_12' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [5/5] (3.34ns)   --->   "%mul_ln11_13 = mul i32 %M_load_13, i32 %V_load_13_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 164 'mul' 'mul_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/2] (2.66ns)   --->   "%M_load_19 = load i10 %M_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 165 'load' 'M_load_19' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 166 [1/2] (2.66ns)   --->   "%M_load_20 = load i10 %M_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 166 'load' 'M_load_20' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 167 [2/2] (2.66ns)   --->   "%M_load_21 = load i10 %M_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 167 'load' 'M_load_21' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 168 [2/2] (2.66ns)   --->   "%M_load_24 = load i10 %M_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 168 'load' 'M_load_24' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 169 [1/5] (3.34ns)   --->   "%mul_ln11_29 = mul i32 %M_load_29, i32 %V_load_29_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 169 'mul' 'mul_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i10 %sub_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 170 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 171 'getelementptr' 'M_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln11 = or i10 %sub_ln11, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 172 'or' 'or_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i10 %or_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 173 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln11_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 174 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (1.41ns)   --->   "%add_ln11_29 = add i10 %sub_ln11, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 175 'add' 'add_ln11_29' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (1.41ns)   --->   "%add_ln11_30 = add i10 %sub_ln11, i10 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 176 'add' 'add_ln11_30' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [2/2] (2.66ns)   --->   "%M_load = load i10 %M_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 177 'load' 'M_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 178 [2/2] (2.66ns)   --->   "%M_load_1 = load i10 %M_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 178 'load' 'M_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 179 [1/5] (3.34ns)   --->   "%mul_ln11_5 = mul i32 %M_load_5, i32 %V_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 179 'mul' 'mul_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/5] (3.34ns)   --->   "%mul_ln11_6 = mul i32 %M_load_6, i32 %V_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 180 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [2/5] (3.34ns)   --->   "%mul_ln11_7 = mul i32 %M_load_7, i32 %V_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 181 'mul' 'mul_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [2/5] (3.34ns)   --->   "%mul_ln11_8 = mul i32 %M_load_8, i32 %V_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 182 'mul' 'mul_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [3/5] (3.34ns)   --->   "%mul_ln11_9 = mul i32 %M_load_9, i32 %V_load_9_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 183 'mul' 'mul_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [3/5] (3.34ns)   --->   "%mul_ln11_10 = mul i32 %M_load_10, i32 %V_load_10_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 184 'mul' 'mul_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [4/5] (3.34ns)   --->   "%mul_ln11_11 = mul i32 %M_load_11, i32 %V_load_11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 185 'mul' 'mul_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [4/5] (3.34ns)   --->   "%mul_ln11_13 = mul i32 %M_load_13, i32 %V_load_13_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 186 'mul' 'mul_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [5/5] (3.34ns)   --->   "%mul_ln11_19 = mul i32 %M_load_19, i32 %V_load_19_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 187 'mul' 'mul_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [5/5] (3.34ns)   --->   "%mul_ln11_20 = mul i32 %M_load_20, i32 %V_load_20_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 188 'mul' 'mul_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/2] (2.66ns)   --->   "%M_load_21 = load i10 %M_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 189 'load' 'M_load_21' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 190 [1/2] (2.66ns)   --->   "%M_load_24 = load i10 %M_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 190 'load' 'M_load_24' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 191 [1/1] (1.78ns)   --->   "%add_ln11_24 = add i32 %mul_ln11_12, i32 %mul_ln11_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 191 'add' 'add_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i10 %add_ln11_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 192 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr i32 %M, i64 0, i64 %zext_ln11_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 193 'getelementptr' 'M_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i10 %add_ln11_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 194 'zext' 'zext_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%M_addr_3 = getelementptr i32 %M, i64 0, i64 %zext_ln11_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 195 'getelementptr' 'M_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.41ns)   --->   "%add_ln11_31 = add i10 %sub_ln11, i10 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 196 'add' 'add_ln11_31' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.41ns)   --->   "%add_ln11_41 = add i10 %sub_ln11, i10 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 197 'add' 'add_ln11_41' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/2] (2.66ns)   --->   "%M_load = load i10 %M_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 198 'load' 'M_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 199 [1/2] (2.66ns)   --->   "%M_load_1 = load i10 %M_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 199 'load' 'M_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 200 [2/2] (2.66ns)   --->   "%M_load_2 = load i10 %M_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 200 'load' 'M_load_2' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 201 [2/2] (2.66ns)   --->   "%M_load_3 = load i10 %M_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 201 'load' 'M_load_3' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 202 [1/5] (3.34ns)   --->   "%mul_ln11_7 = mul i32 %M_load_7, i32 %V_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 202 'mul' 'mul_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/5] (3.34ns)   --->   "%mul_ln11_8 = mul i32 %M_load_8, i32 %V_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 203 'mul' 'mul_ln11_8' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [2/5] (3.34ns)   --->   "%mul_ln11_9 = mul i32 %M_load_9, i32 %V_load_9_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 204 'mul' 'mul_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [2/5] (3.34ns)   --->   "%mul_ln11_10 = mul i32 %M_load_10, i32 %V_load_10_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 205 'mul' 'mul_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [3/5] (3.34ns)   --->   "%mul_ln11_11 = mul i32 %M_load_11, i32 %V_load_11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 206 'mul' 'mul_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [3/5] (3.34ns)   --->   "%mul_ln11_13 = mul i32 %M_load_13, i32 %V_load_13_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 207 'mul' 'mul_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [4/5] (3.34ns)   --->   "%mul_ln11_19 = mul i32 %M_load_19, i32 %V_load_19_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 208 'mul' 'mul_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [4/5] (3.34ns)   --->   "%mul_ln11_20 = mul i32 %M_load_20, i32 %V_load_20_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 209 'mul' 'mul_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [5/5] (3.34ns)   --->   "%mul_ln11_21 = mul i32 %M_load_21, i32 %V_load_21_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 210 'mul' 'mul_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [5/5] (3.34ns)   --->   "%mul_ln11_24 = mul i32 %M_load_24, i32 %V_load_24_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 211 'mul' 'mul_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (1.78ns)   --->   "%add_ln11_17 = add i32 %mul_ln11_6, i32 %mul_ln11_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 212 'add' 'add_ln11_17' <Predicate = (!icmp_ln7)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln11_5 = zext i10 %add_ln11_31" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 213 'zext' 'zext_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%M_addr_4 = getelementptr i32 %M, i64 0, i64 %zext_ln11_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 214 'getelementptr' 'M_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln11_15 = zext i10 %add_ln11_41" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 215 'zext' 'zext_ln11_15' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%M_addr_14 = getelementptr i32 %M, i64 0, i64 %zext_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 216 'getelementptr' 'M_addr_14' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (1.41ns)   --->   "%add_ln11_42 = add i10 %sub_ln11, i10 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 217 'add' 'add_ln11_42' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [1/1] (1.41ns)   --->   "%add_ln11_43 = add i10 %sub_ln11, i10 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 218 'add' 'add_ln11_43' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [5/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %M_load, i32 %V_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 219 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [5/5] (3.34ns)   --->   "%mul_ln11_1 = mul i32 %M_load_1, i32 %V_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 220 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/2] (2.66ns)   --->   "%M_load_2 = load i10 %M_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 221 'load' 'M_load_2' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 222 [1/2] (2.66ns)   --->   "%M_load_3 = load i10 %M_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 222 'load' 'M_load_3' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 223 [2/2] (2.66ns)   --->   "%M_load_4 = load i10 %M_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 223 'load' 'M_load_4' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 224 [1/5] (3.34ns)   --->   "%mul_ln11_9 = mul i32 %M_load_9, i32 %V_load_9_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 224 'mul' 'mul_ln11_9' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/5] (3.34ns)   --->   "%mul_ln11_10 = mul i32 %M_load_10, i32 %V_load_10_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 225 'mul' 'mul_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [2/5] (3.34ns)   --->   "%mul_ln11_11 = mul i32 %M_load_11, i32 %V_load_11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 226 'mul' 'mul_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [2/5] (3.34ns)   --->   "%mul_ln11_13 = mul i32 %M_load_13, i32 %V_load_13_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 227 'mul' 'mul_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [2/2] (2.66ns)   --->   "%M_load_14 = load i10 %M_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 228 'load' 'M_load_14' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 229 [3/5] (3.34ns)   --->   "%mul_ln11_19 = mul i32 %M_load_19, i32 %V_load_19_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 229 'mul' 'mul_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [3/5] (3.34ns)   --->   "%mul_ln11_20 = mul i32 %M_load_20, i32 %V_load_20_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 230 'mul' 'mul_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [4/5] (3.34ns)   --->   "%mul_ln11_21 = mul i32 %M_load_21, i32 %V_load_21_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 231 'mul' 'mul_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [4/5] (3.34ns)   --->   "%mul_ln11_24 = mul i32 %M_load_24, i32 %V_load_24_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 232 'mul' 'mul_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln11_16 = zext i10 %add_ln11_42" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 233 'zext' 'zext_ln11_16' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%M_addr_15 = getelementptr i32 %M, i64 0, i64 %zext_ln11_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 234 'getelementptr' 'M_addr_15' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln11_17 = zext i10 %add_ln11_43" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 235 'zext' 'zext_ln11_17' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%M_addr_16 = getelementptr i32 %M, i64 0, i64 %zext_ln11_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 236 'getelementptr' 'M_addr_16' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (1.41ns)   --->   "%add_ln11_44 = add i10 %sub_ln11, i10 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 237 'add' 'add_ln11_44' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (1.41ns)   --->   "%add_ln11_45 = add i10 %sub_ln11, i10 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 238 'add' 'add_ln11_45' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [4/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %M_load, i32 %V_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 239 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [4/5] (3.34ns)   --->   "%mul_ln11_1 = mul i32 %M_load_1, i32 %V_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 240 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [5/5] (3.34ns)   --->   "%mul_ln11_2 = mul i32 %M_load_2, i32 %V_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 241 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [5/5] (3.34ns)   --->   "%mul_ln11_3 = mul i32 %M_load_3, i32 %V_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 242 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/2] (2.66ns)   --->   "%M_load_4 = load i10 %M_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 243 'load' 'M_load_4' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 244 [1/5] (3.34ns)   --->   "%mul_ln11_11 = mul i32 %M_load_11, i32 %V_load_11_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 244 'mul' 'mul_ln11_11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/5] (3.34ns)   --->   "%mul_ln11_13 = mul i32 %M_load_13, i32 %V_load_13_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 245 'mul' 'mul_ln11_13' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/2] (2.66ns)   --->   "%M_load_14 = load i10 %M_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 246 'load' 'M_load_14' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 247 [2/2] (2.66ns)   --->   "%M_load_15 = load i10 %M_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 247 'load' 'M_load_15' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 248 [2/2] (2.66ns)   --->   "%M_load_16 = load i10 %M_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 248 'load' 'M_load_16' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 249 [2/5] (3.34ns)   --->   "%mul_ln11_19 = mul i32 %M_load_19, i32 %V_load_19_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 249 'mul' 'mul_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [2/5] (3.34ns)   --->   "%mul_ln11_20 = mul i32 %M_load_20, i32 %V_load_20_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 250 'mul' 'mul_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 251 [3/5] (3.34ns)   --->   "%mul_ln11_21 = mul i32 %M_load_21, i32 %V_load_21_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 251 'mul' 'mul_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [3/5] (3.34ns)   --->   "%mul_ln11_24 = mul i32 %M_load_24, i32 %V_load_24_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 252 'mul' 'mul_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (1.78ns)   --->   "%add_ln11_20 = add i32 %mul_ln11_7, i32 %mul_ln11_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 253 'add' 'add_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln11_18 = zext i10 %add_ln11_44" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 254 'zext' 'zext_ln11_18' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%M_addr_17 = getelementptr i32 %M, i64 0, i64 %zext_ln11_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 255 'getelementptr' 'M_addr_17' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln11_19 = zext i10 %add_ln11_45" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 256 'zext' 'zext_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%M_addr_18 = getelementptr i32 %M, i64 0, i64 %zext_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 257 'getelementptr' 'M_addr_18' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (1.41ns)   --->   "%add_ln11_49 = add i10 %sub_ln11, i10 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 258 'add' 'add_ln11_49' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/1] (1.41ns)   --->   "%add_ln11_50 = add i10 %sub_ln11, i10 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 259 'add' 'add_ln11_50' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [3/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %M_load, i32 %V_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 260 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [3/5] (3.34ns)   --->   "%mul_ln11_1 = mul i32 %M_load_1, i32 %V_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 261 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [4/5] (3.34ns)   --->   "%mul_ln11_2 = mul i32 %M_load_2, i32 %V_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 262 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [4/5] (3.34ns)   --->   "%mul_ln11_3 = mul i32 %M_load_3, i32 %V_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 263 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [5/5] (3.34ns)   --->   "%mul_ln11_4 = mul i32 %M_load_4, i32 %V_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 264 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [5/5] (3.34ns)   --->   "%mul_ln11_14 = mul i32 %M_load_14, i32 %V_load_14_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 265 'mul' 'mul_ln11_14' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [1/2] (2.66ns)   --->   "%M_load_15 = load i10 %M_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 266 'load' 'M_load_15' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 267 [1/2] (2.66ns)   --->   "%M_load_16 = load i10 %M_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 267 'load' 'M_load_16' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 268 [2/2] (2.66ns)   --->   "%M_load_17 = load i10 %M_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 268 'load' 'M_load_17' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 269 [2/2] (2.66ns)   --->   "%M_load_18 = load i10 %M_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 269 'load' 'M_load_18' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 270 [1/5] (3.34ns)   --->   "%mul_ln11_19 = mul i32 %M_load_19, i32 %V_load_19_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 270 'mul' 'mul_ln11_19' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/5] (3.34ns)   --->   "%mul_ln11_20 = mul i32 %M_load_20, i32 %V_load_20_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 271 'mul' 'mul_ln11_20' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [2/5] (3.34ns)   --->   "%mul_ln11_21 = mul i32 %M_load_21, i32 %V_load_21_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 272 'mul' 'mul_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 273 [2/5] (3.34ns)   --->   "%mul_ln11_24 = mul i32 %M_load_24, i32 %V_load_24_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 273 'mul' 'mul_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [1/1] (1.78ns)   --->   "%add_ln11_21 = add i32 %mul_ln11_8, i32 %mul_ln11_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 274 'add' 'add_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_23 = add i32 %mul_ln11_10, i32 %mul_ln11_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 275 'add' 'add_ln11_23' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 276 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_25 = add i32 %add_ln11_24, i32 %add_ln11_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 276 'add' 'add_ln11_25' <Predicate = (!icmp_ln7)> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln11_23 = zext i10 %add_ln11_49" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 277 'zext' 'zext_ln11_23' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%M_addr_22 = getelementptr i32 %M, i64 0, i64 %zext_ln11_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 278 'getelementptr' 'M_addr_22' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln11_24 = zext i10 %add_ln11_50" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 279 'zext' 'zext_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%M_addr_23 = getelementptr i32 %M, i64 0, i64 %zext_ln11_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 280 'getelementptr' 'M_addr_23' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (1.41ns)   --->   "%add_ln11_52 = add i10 %sub_ln11, i10 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 281 'add' 'add_ln11_52' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [1/1] (1.41ns)   --->   "%add_ln11_53 = add i10 %sub_ln11, i10 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 282 'add' 'add_ln11_53' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [2/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %M_load, i32 %V_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 283 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 284 [2/5] (3.34ns)   --->   "%mul_ln11_1 = mul i32 %M_load_1, i32 %V_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 284 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [3/5] (3.34ns)   --->   "%mul_ln11_2 = mul i32 %M_load_2, i32 %V_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 285 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 286 [3/5] (3.34ns)   --->   "%mul_ln11_3 = mul i32 %M_load_3, i32 %V_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 286 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [4/5] (3.34ns)   --->   "%mul_ln11_4 = mul i32 %M_load_4, i32 %V_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 287 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [4/5] (3.34ns)   --->   "%mul_ln11_14 = mul i32 %M_load_14, i32 %V_load_14_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 288 'mul' 'mul_ln11_14' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [5/5] (3.34ns)   --->   "%mul_ln11_15 = mul i32 %M_load_15, i32 %V_load_15_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 289 'mul' 'mul_ln11_15' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [5/5] (3.34ns)   --->   "%mul_ln11_16 = mul i32 %M_load_16, i32 %V_load_16_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 290 'mul' 'mul_ln11_16' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/2] (2.66ns)   --->   "%M_load_17 = load i10 %M_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 291 'load' 'M_load_17' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 292 [1/2] (2.66ns)   --->   "%M_load_18 = load i10 %M_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 292 'load' 'M_load_18' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 293 [1/5] (3.34ns)   --->   "%mul_ln11_21 = mul i32 %M_load_21, i32 %V_load_21_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 293 'mul' 'mul_ln11_21' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 294 [2/2] (2.66ns)   --->   "%M_load_22 = load i10 %M_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 294 'load' 'M_load_22' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 295 [2/2] (2.66ns)   --->   "%M_load_23 = load i10 %M_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 295 'load' 'M_load_23' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 296 [1/5] (3.34ns)   --->   "%mul_ln11_24 = mul i32 %M_load_24, i32 %V_load_24_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 296 'mul' 'mul_ln11_24' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (1.78ns)   --->   "%add_ln11_10 = add i32 %mul_ln11_20, i32 %mul_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 297 'add' 'add_ln11_10' <Predicate = (!icmp_ln7)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_22 = add i32 %add_ln11_21, i32 %add_ln11_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 298 'add' 'add_ln11_22' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 299 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_26 = add i32 %add_ln11_25, i32 %add_ln11_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 299 'add' 'add_ln11_26' <Predicate = (!icmp_ln7)> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 300 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 301 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (1.33ns)   --->   "%add_ln7 = add i5 %i_1, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7]   --->   Operation 302 'add' 'add_ln7' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln11_26 = zext i10 %add_ln11_52" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 303 'zext' 'zext_ln11_26' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "%M_addr_25 = getelementptr i32 %M, i64 0, i64 %zext_ln11_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 304 'getelementptr' 'M_addr_25' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln11_27 = zext i10 %add_ln11_53" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 305 'zext' 'zext_ln11_27' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%M_addr_26 = getelementptr i32 %M, i64 0, i64 %zext_ln11_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 306 'getelementptr' 'M_addr_26' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (1.41ns)   --->   "%add_ln11_54 = add i10 %sub_ln11, i10 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 307 'add' 'add_ln11_54' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 308 [1/1] (1.41ns)   --->   "%add_ln11_55 = add i10 %sub_ln11, i10 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 308 'add' 'add_ln11_55' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [1/5] (3.34ns)   --->   "%mul_ln11 = mul i32 %M_load, i32 %V_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 309 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [1/5] (3.34ns)   --->   "%mul_ln11_1 = mul i32 %M_load_1, i32 %V_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 310 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [2/5] (3.34ns)   --->   "%mul_ln11_2 = mul i32 %M_load_2, i32 %V_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 311 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [2/5] (3.34ns)   --->   "%mul_ln11_3 = mul i32 %M_load_3, i32 %V_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 312 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 313 [3/5] (3.34ns)   --->   "%mul_ln11_4 = mul i32 %M_load_4, i32 %V_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 313 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [3/5] (3.34ns)   --->   "%mul_ln11_14 = mul i32 %M_load_14, i32 %V_load_14_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 314 'mul' 'mul_ln11_14' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [4/5] (3.34ns)   --->   "%mul_ln11_15 = mul i32 %M_load_15, i32 %V_load_15_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 315 'mul' 'mul_ln11_15' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 316 [4/5] (3.34ns)   --->   "%mul_ln11_16 = mul i32 %M_load_16, i32 %V_load_16_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 316 'mul' 'mul_ln11_16' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [5/5] (3.34ns)   --->   "%mul_ln11_17 = mul i32 %M_load_17, i32 %V_load_17_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 317 'mul' 'mul_ln11_17' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 318 [5/5] (3.34ns)   --->   "%mul_ln11_18 = mul i32 %M_load_18, i32 %V_load_18_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 318 'mul' 'mul_ln11_18' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 319 [1/2] (2.66ns)   --->   "%M_load_22 = load i10 %M_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 319 'load' 'M_load_22' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 320 [1/2] (2.66ns)   --->   "%M_load_23 = load i10 %M_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 320 'load' 'M_load_23' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 321 [2/2] (2.66ns)   --->   "%M_load_25 = load i10 %M_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 321 'load' 'M_load_25' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 322 [2/2] (2.66ns)   --->   "%M_load_26 = load i10 %M_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 322 'load' 'M_load_26' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 323 [1/1] (1.78ns)   --->   "%add_ln11_3 = add i32 %mul_ln11_21, i32 %mul_ln11_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 323 'add' 'add_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 324 [1/1] (1.02ns)   --->   "%store_ln7 = store i5 %add_ln7, i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7]   --->   Operation 324 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.02>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%add_lcssa_phi_load = load i32 %add_lcssa_phi"   --->   Operation 410 'load' 'add_lcssa_phi_load' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_lcssa_phi_out, i32 %add_lcssa_phi_load"   --->   Operation 411 'write' 'write_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 412 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.34>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln11_28 = zext i10 %add_ln11_54" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 325 'zext' 'zext_ln11_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%M_addr_27 = getelementptr i32 %M, i64 0, i64 %zext_ln11_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 326 'getelementptr' 'M_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln11_29 = zext i10 %add_ln11_55" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 327 'zext' 'zext_ln11_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%M_addr_28 = getelementptr i32 %M, i64 0, i64 %zext_ln11_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 328 'getelementptr' 'M_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/5] (3.34ns)   --->   "%mul_ln11_2 = mul i32 %M_load_2, i32 %V_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 329 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 330 [1/5] (3.34ns)   --->   "%mul_ln11_3 = mul i32 %M_load_3, i32 %V_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 330 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [2/5] (3.34ns)   --->   "%mul_ln11_4 = mul i32 %M_load_4, i32 %V_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 331 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 332 [2/5] (3.34ns)   --->   "%mul_ln11_14 = mul i32 %M_load_14, i32 %V_load_14_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 332 'mul' 'mul_ln11_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 333 [3/5] (3.34ns)   --->   "%mul_ln11_15 = mul i32 %M_load_15, i32 %V_load_15_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 333 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 334 [3/5] (3.34ns)   --->   "%mul_ln11_16 = mul i32 %M_load_16, i32 %V_load_16_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 334 'mul' 'mul_ln11_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 335 [4/5] (3.34ns)   --->   "%mul_ln11_17 = mul i32 %M_load_17, i32 %V_load_17_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 335 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 336 [4/5] (3.34ns)   --->   "%mul_ln11_18 = mul i32 %M_load_18, i32 %V_load_18_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 336 'mul' 'mul_ln11_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [5/5] (3.34ns)   --->   "%mul_ln11_22 = mul i32 %M_load_22, i32 %V_load_22_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 337 'mul' 'mul_ln11_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 338 [5/5] (3.34ns)   --->   "%mul_ln11_23 = mul i32 %M_load_23, i32 %V_load_23_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 338 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 339 [1/2] (2.66ns)   --->   "%M_load_25 = load i10 %M_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 339 'load' 'M_load_25' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 340 [1/2] (2.66ns)   --->   "%M_load_26 = load i10 %M_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 340 'load' 'M_load_26' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 341 [2/2] (2.66ns)   --->   "%M_load_27 = load i10 %M_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 341 'load' 'M_load_27' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 342 [2/2] (2.66ns)   --->   "%M_load_28 = load i10 %M_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 342 'load' 'M_load_28' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 343 [1/5] (3.34ns)   --->   "%mul_ln11_4 = mul i32 %M_load_4, i32 %V_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 343 'mul' 'mul_ln11_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 344 [1/5] (3.34ns)   --->   "%mul_ln11_14 = mul i32 %M_load_14, i32 %V_load_14_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 344 'mul' 'mul_ln11_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 345 [2/5] (3.34ns)   --->   "%mul_ln11_15 = mul i32 %M_load_15, i32 %V_load_15_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 345 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 346 [2/5] (3.34ns)   --->   "%mul_ln11_16 = mul i32 %M_load_16, i32 %V_load_16_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 346 'mul' 'mul_ln11_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 347 [3/5] (3.34ns)   --->   "%mul_ln11_17 = mul i32 %M_load_17, i32 %V_load_17_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 347 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 348 [3/5] (3.34ns)   --->   "%mul_ln11_18 = mul i32 %M_load_18, i32 %V_load_18_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 348 'mul' 'mul_ln11_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [4/5] (3.34ns)   --->   "%mul_ln11_22 = mul i32 %M_load_22, i32 %V_load_22_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 349 'mul' 'mul_ln11_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 350 [4/5] (3.34ns)   --->   "%mul_ln11_23 = mul i32 %M_load_23, i32 %V_load_23_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 350 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 351 [5/5] (3.34ns)   --->   "%mul_ln11_25 = mul i32 %M_load_25, i32 %V_load_25_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 351 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 352 [5/5] (3.34ns)   --->   "%mul_ln11_26 = mul i32 %M_load_26, i32 %V_load_26_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 352 'mul' 'mul_ln11_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 353 [1/2] (2.66ns)   --->   "%M_load_27 = load i10 %M_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 353 'load' 'M_load_27' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_17 : Operation 354 [1/2] (2.66ns)   --->   "%M_load_28 = load i10 %M_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 354 'load' 'M_load_28' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_17 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_14 = add i32 %mul_ln11_2, i32 %mul_ln11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 355 'add' 'add_ln11_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 356 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_15 = add i32 %add_ln11_14, i32 %mul_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 356 'add' 'add_ln11_15' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.34>
ST_18 : Operation 357 [1/5] (3.34ns)   --->   "%mul_ln11_15 = mul i32 %M_load_15, i32 %V_load_15_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 357 'mul' 'mul_ln11_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 358 [1/5] (3.34ns)   --->   "%mul_ln11_16 = mul i32 %M_load_16, i32 %V_load_16_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 358 'mul' 'mul_ln11_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 359 [2/5] (3.34ns)   --->   "%mul_ln11_17 = mul i32 %M_load_17, i32 %V_load_17_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 359 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 360 [2/5] (3.34ns)   --->   "%mul_ln11_18 = mul i32 %M_load_18, i32 %V_load_18_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 360 'mul' 'mul_ln11_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [3/5] (3.34ns)   --->   "%mul_ln11_22 = mul i32 %M_load_22, i32 %V_load_22_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 361 'mul' 'mul_ln11_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 362 [3/5] (3.34ns)   --->   "%mul_ln11_23 = mul i32 %M_load_23, i32 %V_load_23_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 362 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 363 [4/5] (3.34ns)   --->   "%mul_ln11_25 = mul i32 %M_load_25, i32 %V_load_25_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 363 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 364 [4/5] (3.34ns)   --->   "%mul_ln11_26 = mul i32 %M_load_26, i32 %V_load_26_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 364 'mul' 'mul_ln11_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 365 [5/5] (3.34ns)   --->   "%mul_ln11_27 = mul i32 %M_load_27, i32 %V_load_27_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 365 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 366 [5/5] (3.34ns)   --->   "%mul_ln11_28 = mul i32 %M_load_28, i32 %V_load_28_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 366 'mul' 'mul_ln11_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_16 = add i32 %mul_ln11_4, i32 %mul_ln11_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 367 'add' 'add_ln11_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 368 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_18 = add i32 %add_ln11_17, i32 %add_ln11_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 368 'add' 'add_ln11_18' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.34>
ST_19 : Operation 369 [1/5] (3.34ns)   --->   "%mul_ln11_17 = mul i32 %M_load_17, i32 %V_load_17_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 369 'mul' 'mul_ln11_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 370 [1/5] (3.34ns)   --->   "%mul_ln11_18 = mul i32 %M_load_18, i32 %V_load_18_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 370 'mul' 'mul_ln11_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 371 [2/5] (3.34ns)   --->   "%mul_ln11_22 = mul i32 %M_load_22, i32 %V_load_22_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 371 'mul' 'mul_ln11_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 372 [2/5] (3.34ns)   --->   "%mul_ln11_23 = mul i32 %M_load_23, i32 %V_load_23_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 372 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 373 [3/5] (3.34ns)   --->   "%mul_ln11_25 = mul i32 %M_load_25, i32 %V_load_25_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 373 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 374 [3/5] (3.34ns)   --->   "%mul_ln11_26 = mul i32 %M_load_26, i32 %V_load_26_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 374 'mul' 'mul_ln11_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 375 [4/5] (3.34ns)   --->   "%mul_ln11_27 = mul i32 %M_load_27, i32 %V_load_27_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 375 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 376 [4/5] (3.34ns)   --->   "%mul_ln11_28 = mul i32 %M_load_28, i32 %V_load_28_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 376 'mul' 'mul_ln11_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 377 [1/1] (1.78ns)   --->   "%add_ln11_7 = add i32 %mul_ln11_16, i32 %mul_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 377 'add' 'add_ln11_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_19 = add i32 %add_ln11_18, i32 %add_ln11_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 378 'add' 'add_ln11_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 379 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_27 = add i32 %add_ln11_26, i32 %add_ln11_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 379 'add' 'add_ln11_27' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 3.34>
ST_20 : Operation 380 [1/5] (3.34ns)   --->   "%mul_ln11_22 = mul i32 %M_load_22, i32 %V_load_22_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 380 'mul' 'mul_ln11_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 381 [1/5] (3.34ns)   --->   "%mul_ln11_23 = mul i32 %M_load_23, i32 %V_load_23_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 381 'mul' 'mul_ln11_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [2/5] (3.34ns)   --->   "%mul_ln11_25 = mul i32 %M_load_25, i32 %V_load_25_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 382 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 383 [2/5] (3.34ns)   --->   "%mul_ln11_26 = mul i32 %M_load_26, i32 %V_load_26_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 383 'mul' 'mul_ln11_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 384 [3/5] (3.34ns)   --->   "%mul_ln11_27 = mul i32 %M_load_27, i32 %V_load_27_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 384 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 385 [3/5] (3.34ns)   --->   "%mul_ln11_28 = mul i32 %M_load_28, i32 %V_load_28_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 385 'mul' 'mul_ln11_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_9 = add i32 %mul_ln11_18, i32 %mul_ln11_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 386 'add' 'add_ln11_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 387 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_11 = add i32 %add_ln11_10, i32 %add_ln11_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 387 'add' 'add_ln11_11' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.34>
ST_21 : Operation 388 [1/5] (3.34ns)   --->   "%mul_ln11_25 = mul i32 %M_load_25, i32 %V_load_25_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 388 'mul' 'mul_ln11_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 389 [1/5] (3.34ns)   --->   "%mul_ln11_26 = mul i32 %M_load_26, i32 %V_load_26_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 389 'mul' 'mul_ln11_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 390 [2/5] (3.34ns)   --->   "%mul_ln11_27 = mul i32 %M_load_27, i32 %V_load_27_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 390 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 391 [2/5] (3.34ns)   --->   "%mul_ln11_28 = mul i32 %M_load_28, i32 %V_load_28_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 391 'mul' 'mul_ln11_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 392 [1/1] (1.78ns)   --->   "%add_ln11_6 = add i32 %mul_ln11_23, i32 %mul_ln11_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 392 'add' 'add_ln11_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.34>
ST_22 : Operation 393 [1/5] (3.34ns)   --->   "%mul_ln11_27 = mul i32 %M_load_27, i32 %V_load_27_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 393 'mul' 'mul_ln11_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 394 [1/5] (3.34ns)   --->   "%mul_ln11_28 = mul i32 %M_load_28, i32 %V_load_28_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 394 'mul' 'mul_ln11_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_2 = add i32 %mul_ln11_25, i32 %mul_ln11_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 395 'add' 'add_ln11_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 396 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_4 = add i32 %add_ln11_3, i32 %add_ln11_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 396 'add' 'add_ln11_4' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_8 = add i32 %add_ln11_7, i32 %add_ln11_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 397 'add' 'add_ln11_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 398 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_12 = add i32 %add_ln11_11, i32 %add_ln11_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 398 'add' 'add_ln11_12' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.78>
ST_23 : Operation 399 [1/1] (1.78ns)   --->   "%add_ln11 = add i32 %mul_ln11_28, i32 %mul_ln11_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 399 'add' 'add_ln11' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.77>
ST_24 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_1 = add i32 %add_ln11, i32 %mul_ln11_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 400 'add' 'add_ln11_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 401 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_5 = add i32 %add_ln11_4, i32 %add_ln11_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 401 'add' 'add_ln11_5' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 2.77>
ST_25 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_13 = add i32 %add_ln11_12, i32 %add_ln11_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 402 'add' 'add_ln11_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 403 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln11_28 = add i32 %add_ln11_27, i32 %add_ln11_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11]   --->   Operation 403 'add' 'add_ln11_28' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%store_ln7 = store i32 %add_ln11_28, i32 %add_lcssa_phi" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7]   --->   Operation 404 'store' 'store_ln7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.42>
ST_26 : Operation 405 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7]   --->   Operation 405 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:5]   --->   Operation 406 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 407 [1/1] (0.00ns)   --->   "%Out_r_addr = getelementptr i32 %Out_r, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:13]   --->   Operation 407 'getelementptr' 'Out_r_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 408 [1/1] (1.42ns)   --->   "%store_ln13 = store i32 %add_ln11_28, i5 %Out_r_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:13]   --->   Operation 408 'store' 'store_ln13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_26 : Operation 409 [1/1] (0.00ns)   --->   "%br_ln7 = br void %VITIS_LOOP_10_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7]   --->   Operation 409 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:7) on local variable 'i' [71]  (0 ns)
	'sub' operation ('sub_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [82]  (1.42 ns)
	'add' operation ('add_ln11_39', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [118]  (1.42 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('M_addr_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [120]  (0 ns)
	'load' operation ('M_load_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' [197]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('M_addr_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [99]  (0 ns)
	'load' operation ('M_load_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) on array 'M' [183]  (2.66 ns)

 <State 4>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [198]  (3.35 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [184]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [184]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [184]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [184]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [184]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [188]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [174]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [174]  (3.35 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [174]  (3.35 ns)

 <State 14>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [174]  (3.35 ns)

 <State 15>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [174]  (3.35 ns)

 <State 16>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [178]  (3.35 ns)

 <State 17>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [182]  (3.35 ns)

 <State 18>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_15', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [204]  (3.35 ns)

 <State 19>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_17', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [208]  (3.35 ns)

 <State 20>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [218]  (3.35 ns)

 <State 21>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_25', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [224]  (3.35 ns)

 <State 22>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_27', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [228]  (3.35 ns)

 <State 23>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [233]  (1.78 ns)

 <State 24>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln11_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [234]  (0 ns)
	'add' operation ('add_ln11_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [238]  (2.78 ns)

 <State 25>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln11_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [246]  (0 ns)
	'add' operation ('add_ln11_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11) [261]  (2.78 ns)

 <State 26>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('Out_r_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:13) [262]  (0 ns)
	'store' operation ('store_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:13) of variable 'add_ln11_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/src/matvec.cpp:11 on array 'Out_r' [263]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
