Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov  5 09:38:23 2024
| Host         : nartix running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   125 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              19 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+-----------------------+------------------+------------------+----------------+--------------+
|                                 Clock Signal                                |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                                              |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[12].t_flip_flop/q_reg_0 |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[7].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[8].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[3].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[5].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[10].t_flip_flop/q_reg_0 |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[9].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[6].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[2].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[4].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[15].t_flip_flop/q_reg_0 |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[14].t_flip_flop/q_reg_0 |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[13].t_flip_flop/q_reg_0 |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[11].t_flip_flop/q_reg_0 |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[0].t_flip_flop/clock    |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[1].t_flip_flop/q_reg_0  |                       | btnU_IBUF        |                1 |              1 |         1.00 |
|  seven_segment_controller/ttf_clock_divider/genblk1[16].t_flip_flop/CLK     |                       | btnU_IBUF        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                              | y_memory/result_store | btnU_IBUF        |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                                                              | btnC_IBUF             | btnU_IBUF        |               11 |             16 |         1.45 |
+-----------------------------------------------------------------------------+-----------------------+------------------+------------------+----------------+--------------+


