Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Fri Dec  6 14:37:52 2024
| Host             : ECEUBUNTU2 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command          : report_power -file fpga-post-par-power.torus_bp.32.txt
| Design           : torus_bp
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------+
| Total On-Chip Power (W)  | 1.754               |
| Design Power Budget (W)  | Unspecified*        |
| Power Budget Margin (W)  | NA                  |
| Dynamic (W)              | 1.619               |
| Device Static (W)        | 0.135               |
| Effective TJA (C/W)      | 11.5                |
| Max Ambient (C)          | 64.8                |
| Junction Temperature (C) | 45.2                |
| Confidence Level         | Medium              |
| Setting File             | ---                 |
| Simulation Activity File | torus_bp_D_W32.saif |
| Design Nets Matched      | 10%   (131/1346)    |
+--------------------------+---------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.012 |        3 |       --- |             --- |
| Slice Logic    |     0.698 |     1377 |       --- |             --- |
|   LUT as Logic |     0.643 |      544 |     53200 |            1.02 |
|   Register     |     0.055 |      544 |    106400 |            0.51 |
|   F7/F8 Muxes  |    <0.001 |       16 |     53200 |            0.03 |
|   Others       |     0.000 |       65 |       --- |             --- |
| Signals        |     0.909 |     1093 |       --- |             --- |
| Static Power   |     0.135 |          |           |                 |
| Total          |     1.754 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.634 |       1.619 |      0.015 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             6.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| torus_bp                      |     1.619 |
|   ys[0].xs[0].client_xy       |     0.009 |
|     regulator                 |     0.001 |
|   ys[0].xs[0].torus_switch_xy |     0.111 |
|     s0                        |     0.049 |
|   ys[0].xs[1].client_xy       |     0.008 |
|     regulator                 |     0.001 |
|   ys[0].xs[1].torus_switch_xy |     0.084 |
|     s0                        |     0.043 |
|   ys[0].xs[2].client_xy       |     0.008 |
|     regulator                 |     0.001 |
|   ys[0].xs[2].torus_switch_xy |     0.106 |
|     s0                        |     0.045 |
|   ys[0].xs[3].client_xy       |     0.008 |
|     regulator                 |     0.002 |
|   ys[0].xs[3].torus_switch_xy |     0.078 |
|     s0                        |     0.033 |
|   ys[1].xs[0].client_xy       |     0.008 |
|     regulator                 |     0.001 |
|   ys[1].xs[0].torus_switch_xy |     0.093 |
|     s0                        |     0.038 |
|   ys[1].xs[1].client_xy       |     0.008 |
|     regulator                 |     0.001 |
|   ys[1].xs[1].torus_switch_xy |     0.091 |
|     s0                        |     0.043 |
|   ys[1].xs[2].client_xy       |     0.010 |
|     regulator                 |     0.003 |
|   ys[1].xs[2].torus_switch_xy |     0.099 |
|     s0                        |     0.047 |
|   ys[1].xs[3].client_xy       |     0.008 |
|     regulator                 |     0.002 |
|   ys[1].xs[3].torus_switch_xy |     0.087 |
|     s0                        |     0.043 |
|   ys[2].xs[0].client_xy       |     0.009 |
|     regulator                 |     0.002 |
|   ys[2].xs[0].torus_switch_xy |     0.089 |
|     s0                        |     0.037 |
|   ys[2].xs[1].client_xy       |     0.009 |
|     regulator                 |     0.002 |
|   ys[2].xs[1].torus_switch_xy |     0.081 |
|     s0                        |     0.044 |
|   ys[2].xs[2].client_xy       |     0.010 |
|     regulator                 |     0.003 |
|   ys[2].xs[2].torus_switch_xy |     0.090 |
|     s0                        |     0.045 |
|   ys[2].xs[3].client_xy       |     0.010 |
|     regulator                 |     0.003 |
|   ys[2].xs[3].torus_switch_xy |     0.094 |
|     s0                        |     0.048 |
|   ys[3].xs[0].client_xy       |     0.008 |
|     regulator                 |     0.003 |
|   ys[3].xs[0].torus_switch_xy |     0.108 |
|     s0                        |     0.042 |
|   ys[3].xs[1].client_xy       |     0.007 |
|     regulator                 |     0.001 |
|   ys[3].xs[1].torus_switch_xy |     0.077 |
|     s0                        |     0.040 |
|   ys[3].xs[2].client_xy       |     0.010 |
|     regulator                 |     0.003 |
|   ys[3].xs[2].torus_switch_xy |     0.108 |
|     s0                        |     0.045 |
|   ys[3].xs[3].client_xy       |     0.009 |
|     regulator                 |     0.002 |
|   ys[3].xs[3].torus_switch_xy |     0.082 |
|     s0                        |     0.045 |
+-------------------------------+-----------+


