

================================================================
== Vivado HLS Report for 'resize_nearest_array_ap_fixed_16_6_5_3_0_3u_config16_s'
================================================================
* Date:           Fri Jun 27 00:22:10 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026| 5.130 us | 5.130 us |  1026|  1026|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |     1024|     1024|        65|         64|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    290|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    658|    -|
|Register         |        -|      -|     848|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     848|    948|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |h_fu_109_p2                         |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage32_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage33_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage34_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage35_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage36_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage37_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage38_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage39_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage40_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage41_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage42_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage43_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage44_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage45_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage46_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage47_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage48_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage49_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage50_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage51_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage52_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage53_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage54_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage55_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage56_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage57_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage58_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage59_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage60_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage61_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage62_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage63_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage10_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage12_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage14_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage16_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27_pp0_stage25_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage26_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_pp0_stage27_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_pp0_stage28_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage29_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage30_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_pp0_stage31_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state34_pp0_stage32_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_pp0_stage33_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36_pp0_stage34_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state37_pp0_stage35_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage36_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage37_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state40_pp0_stage38_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state41_pp0_stage39_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42_pp0_stage40_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_pp0_stage41_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_pp0_stage42_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state45_pp0_stage43_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state46_pp0_stage44_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state47_pp0_stage45_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state48_pp0_stage46_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state49_pp0_stage47_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state50_pp0_stage48_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state51_pp0_stage49_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state52_pp0_stage50_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state53_pp0_stage51_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state54_pp0_stage52_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state55_pp0_stage53_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state56_pp0_stage54_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state57_pp0_stage55_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state58_pp0_stage56_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state59_pp0_stage57_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state60_pp0_stage58_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state61_pp0_stage59_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state62_pp0_stage60_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state63_pp0_stage61_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state64_pp0_stage62_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state65_pp0_stage63_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state66_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage4_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage6_iter0    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op102           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op104           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_fu_103_p2                 |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage9_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage11_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage13_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage15_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage17_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage18_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage19_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage20_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage21_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage22_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage23_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage24_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage7_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 290|         142|         140|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  301|         67|    1|         67|
    |ap_done                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_81_p4  |    9|          2|    5|         10|
    |h_0_reg_77                   |    9|          2|    5|         10|
    |image_V_data_0_V_blk_n       |    9|          2|    1|          2|
    |image_V_data_1_V_blk_n       |    9|          2|    1|          2|
    |image_V_data_2_V_blk_n       |    9|          2|    1|          2|
    |resized_V_data_0_V_blk_n     |    9|          2|    1|          2|
    |resized_V_data_0_V_din       |   89|         18|   16|        288|
    |resized_V_data_1_V_blk_n     |    9|          2|    1|          2|
    |resized_V_data_1_V_din       |   89|         18|   16|        288|
    |resized_V_data_2_V_blk_n     |    9|          2|    1|          2|
    |resized_V_data_2_V_din       |   89|         18|   16|        288|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  658|        141|   67|        967|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  66|   0|   66|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |h_0_reg_77               |   5|   0|    5|          0|
    |h_reg_119                |   5|   0|    5|          0|
    |icmp_ln16_reg_115        |   1|   0|    1|          0|
    |tmp_data_0_V_10_reg_259  |  16|   0|   16|          0|
    |tmp_data_0_V_11_reg_274  |  16|   0|   16|          0|
    |tmp_data_0_V_12_reg_289  |  16|   0|   16|          0|
    |tmp_data_0_V_13_reg_304  |  16|   0|   16|          0|
    |tmp_data_0_V_14_reg_319  |  16|   0|   16|          0|
    |tmp_data_0_V_15_reg_334  |  16|   0|   16|          0|
    |tmp_data_0_V_16_reg_349  |  16|   0|   16|          0|
    |tmp_data_0_V_2_reg_139   |  16|   0|   16|          0|
    |tmp_data_0_V_3_reg_154   |  16|   0|   16|          0|
    |tmp_data_0_V_4_reg_169   |  16|   0|   16|          0|
    |tmp_data_0_V_5_reg_184   |  16|   0|   16|          0|
    |tmp_data_0_V_6_reg_199   |  16|   0|   16|          0|
    |tmp_data_0_V_7_reg_214   |  16|   0|   16|          0|
    |tmp_data_0_V_8_reg_229   |  16|   0|   16|          0|
    |tmp_data_0_V_9_reg_244   |  16|   0|   16|          0|
    |tmp_data_0_V_reg_124     |  16|   0|   16|          0|
    |tmp_data_1_V_10_reg_279  |  16|   0|   16|          0|
    |tmp_data_1_V_11_reg_294  |  16|   0|   16|          0|
    |tmp_data_1_V_12_reg_309  |  16|   0|   16|          0|
    |tmp_data_1_V_13_reg_324  |  16|   0|   16|          0|
    |tmp_data_1_V_14_reg_339  |  16|   0|   16|          0|
    |tmp_data_1_V_15_reg_354  |  16|   0|   16|          0|
    |tmp_data_1_V_1_reg_144   |  16|   0|   16|          0|
    |tmp_data_1_V_2_reg_159   |  16|   0|   16|          0|
    |tmp_data_1_V_3_reg_174   |  16|   0|   16|          0|
    |tmp_data_1_V_4_reg_189   |  16|   0|   16|          0|
    |tmp_data_1_V_5_reg_204   |  16|   0|   16|          0|
    |tmp_data_1_V_6_reg_219   |  16|   0|   16|          0|
    |tmp_data_1_V_7_reg_234   |  16|   0|   16|          0|
    |tmp_data_1_V_8_reg_249   |  16|   0|   16|          0|
    |tmp_data_1_V_9_reg_264   |  16|   0|   16|          0|
    |tmp_data_1_V_reg_129     |  16|   0|   16|          0|
    |tmp_data_2_V_10_reg_284  |  16|   0|   16|          0|
    |tmp_data_2_V_11_reg_299  |  16|   0|   16|          0|
    |tmp_data_2_V_12_reg_314  |  16|   0|   16|          0|
    |tmp_data_2_V_13_reg_329  |  16|   0|   16|          0|
    |tmp_data_2_V_14_reg_344  |  16|   0|   16|          0|
    |tmp_data_2_V_15_reg_359  |  16|   0|   16|          0|
    |tmp_data_2_V_1_reg_149   |  16|   0|   16|          0|
    |tmp_data_2_V_2_reg_164   |  16|   0|   16|          0|
    |tmp_data_2_V_3_reg_179   |  16|   0|   16|          0|
    |tmp_data_2_V_4_reg_194   |  16|   0|   16|          0|
    |tmp_data_2_V_5_reg_209   |  16|   0|   16|          0|
    |tmp_data_2_V_6_reg_224   |  16|   0|   16|          0|
    |tmp_data_2_V_7_reg_239   |  16|   0|   16|          0|
    |tmp_data_2_V_8_reg_254   |  16|   0|   16|          0|
    |tmp_data_2_V_9_reg_269   |  16|   0|   16|          0|
    |tmp_data_2_V_reg_134     |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 848|   0|  848|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> | return value |
|image_V_data_0_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_0_V_read      | out |    1|   ap_fifo  |                        image_V_data_0_V                       |    pointer   |
|image_V_data_1_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_1_V_read      | out |    1|   ap_fifo  |                        image_V_data_1_V                       |    pointer   |
|image_V_data_2_V_dout      |  in |   16|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|image_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|image_V_data_2_V_read      | out |    1|   ap_fifo  |                        image_V_data_2_V                       |    pointer   |
|resized_V_data_0_V_din     | out |   16|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_0_V_write   | out |    1|   ap_fifo  |                       resized_V_data_0_V                      |    pointer   |
|resized_V_data_1_V_din     | out |   16|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_1_V_write   | out |    1|   ap_fifo  |                       resized_V_data_1_V                      |    pointer   |
|resized_V_data_2_V_din     | out |   16|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
|resized_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
|resized_V_data_2_V_write   | out |    1|   ap_fifo  |                       resized_V_data_2_V                      |    pointer   |
+---------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 64, D = 65, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 67 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 2 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %resized_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %image_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%h_0 = phi i5 [ 0, %0 ], [ %h, %ImageHeight ]"   --->   Operation 75 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.36ns)   --->   "%icmp_ln16 = icmp eq i5 %h_0, -16" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 76 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.78ns)   --->   "%h = add i5 %h_0, 1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 78 'add' 'h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %ImageHeight" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 80 [1/1] (2.18ns)   --->   "%empty_66 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 80 'read' 'empty_66' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16 } %empty_66, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 81 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16 } %empty_66, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 82 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16 } %empty_66, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 83 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 84 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 85 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 85 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 86 [1/1] (2.18ns)   --->   "%empty_67 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 86 'read' 'empty_67' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_data_0_V_2 = extractvalue { i16, i16, i16 } %empty_67, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 87 'extractvalue' 'tmp_data_0_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_data_1_V_1 = extractvalue { i16, i16, i16 } %empty_67, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 88 'extractvalue' 'tmp_data_1_V_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_2_V_1 = extractvalue { i16, i16, i16 } %empty_67, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 89 'extractvalue' 'tmp_data_2_V_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_2, i16 %tmp_data_1_V_1, i16 %tmp_data_2_V_1)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 90 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 91 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_2, i16 %tmp_data_1_V_1, i16 %tmp_data_2_V_1)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 91 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 92 [1/1] (2.18ns)   --->   "%empty_68 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 92 'read' 'empty_68' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_data_0_V_3 = extractvalue { i16, i16, i16 } %empty_68, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 93 'extractvalue' 'tmp_data_0_V_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_1_V_2 = extractvalue { i16, i16, i16 } %empty_68, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 94 'extractvalue' 'tmp_data_1_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_data_2_V_2 = extractvalue { i16, i16, i16 } %empty_68, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 95 'extractvalue' 'tmp_data_2_V_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_3, i16 %tmp_data_1_V_2, i16 %tmp_data_2_V_2)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 96 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 97 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_3, i16 %tmp_data_1_V_2, i16 %tmp_data_2_V_2)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 97 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 98 [1/1] (2.18ns)   --->   "%empty_69 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 98 'read' 'empty_69' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_0_V_4 = extractvalue { i16, i16, i16 } %empty_69, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 99 'extractvalue' 'tmp_data_0_V_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_data_1_V_3 = extractvalue { i16, i16, i16 } %empty_69, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 100 'extractvalue' 'tmp_data_1_V_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_data_2_V_3 = extractvalue { i16, i16, i16 } %empty_69, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 101 'extractvalue' 'tmp_data_2_V_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_4, i16 %tmp_data_1_V_3, i16 %tmp_data_2_V_3)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 102 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 103 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_4, i16 %tmp_data_1_V_3, i16 %tmp_data_2_V_3)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 103 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 104 [1/1] (2.18ns)   --->   "%empty_70 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 104 'read' 'empty_70' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_0_V_5 = extractvalue { i16, i16, i16 } %empty_70, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 105 'extractvalue' 'tmp_data_0_V_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_1_V_4 = extractvalue { i16, i16, i16 } %empty_70, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 106 'extractvalue' 'tmp_data_1_V_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_data_2_V_4 = extractvalue { i16, i16, i16 } %empty_70, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 107 'extractvalue' 'tmp_data_2_V_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_5, i16 %tmp_data_1_V_4, i16 %tmp_data_2_V_4)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 108 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 109 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_5, i16 %tmp_data_1_V_4, i16 %tmp_data_2_V_4)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 109 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 110 [1/1] (2.18ns)   --->   "%empty_71 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 110 'read' 'empty_71' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_data_0_V_6 = extractvalue { i16, i16, i16 } %empty_71, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 111 'extractvalue' 'tmp_data_0_V_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_data_1_V_5 = extractvalue { i16, i16, i16 } %empty_71, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 112 'extractvalue' 'tmp_data_1_V_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_data_2_V_5 = extractvalue { i16, i16, i16 } %empty_71, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 113 'extractvalue' 'tmp_data_2_V_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_6, i16 %tmp_data_1_V_5, i16 %tmp_data_2_V_5)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 114 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 115 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_6, i16 %tmp_data_1_V_5, i16 %tmp_data_2_V_5)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 115 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 4.37>
ST_15 : Operation 116 [1/1] (2.18ns)   --->   "%empty_72 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 116 'read' 'empty_72' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_0_V_7 = extractvalue { i16, i16, i16 } %empty_72, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 117 'extractvalue' 'tmp_data_0_V_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_1_V_6 = extractvalue { i16, i16, i16 } %empty_72, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 118 'extractvalue' 'tmp_data_1_V_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_data_2_V_6 = extractvalue { i16, i16, i16 } %empty_72, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 119 'extractvalue' 'tmp_data_2_V_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_7, i16 %tmp_data_1_V_6, i16 %tmp_data_2_V_6)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 120 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 121 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_7, i16 %tmp_data_1_V_6, i16 %tmp_data_2_V_6)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 121 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 122 [1/1] (2.18ns)   --->   "%empty_73 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 122 'read' 'empty_73' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_data_0_V_8 = extractvalue { i16, i16, i16 } %empty_73, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 123 'extractvalue' 'tmp_data_0_V_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_1_V_7 = extractvalue { i16, i16, i16 } %empty_73, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 124 'extractvalue' 'tmp_data_1_V_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_data_2_V_7 = extractvalue { i16, i16, i16 } %empty_73, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 125 'extractvalue' 'tmp_data_2_V_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_8, i16 %tmp_data_1_V_7, i16 %tmp_data_2_V_7)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 126 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 127 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_8, i16 %tmp_data_1_V_7, i16 %tmp_data_2_V_7)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 127 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 128 [1/1] (2.18ns)   --->   "%empty_74 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 128 'read' 'empty_74' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_0_V_9 = extractvalue { i16, i16, i16 } %empty_74, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 129 'extractvalue' 'tmp_data_0_V_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_1_V_8 = extractvalue { i16, i16, i16 } %empty_74, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 130 'extractvalue' 'tmp_data_1_V_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_2_V_8 = extractvalue { i16, i16, i16 } %empty_74, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 131 'extractvalue' 'tmp_data_2_V_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_9, i16 %tmp_data_1_V_8, i16 %tmp_data_2_V_8)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 132 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 133 [1/1] (2.18ns)   --->   "%empty_75 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 133 'read' 'empty_75' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_data_0_V_10 = extractvalue { i16, i16, i16 } %empty_75, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 134 'extractvalue' 'tmp_data_0_V_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_data_1_V_9 = extractvalue { i16, i16, i16 } %empty_75, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 135 'extractvalue' 'tmp_data_1_V_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_2_V_9 = extractvalue { i16, i16, i16 } %empty_75, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 136 'extractvalue' 'tmp_data_2_V_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_9, i16 %tmp_data_1_V_8, i16 %tmp_data_2_V_8)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 137 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 21 <SV = 20> <Delay = 2.18>
ST_21 : Operation 138 [1/1] (2.18ns)   --->   "%empty_76 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 138 'read' 'empty_76' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_data_0_V_11 = extractvalue { i16, i16, i16 } %empty_76, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 139 'extractvalue' 'tmp_data_0_V_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_data_1_V_10 = extractvalue { i16, i16, i16 } %empty_76, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 140 'extractvalue' 'tmp_data_1_V_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_data_2_V_10 = extractvalue { i16, i16, i16 } %empty_76, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 141 'extractvalue' 'tmp_data_2_V_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_10, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 142 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 143 [1/1] (2.18ns)   --->   "%empty_77 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 143 'read' 'empty_77' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_data_0_V_12 = extractvalue { i16, i16, i16 } %empty_77, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 144 'extractvalue' 'tmp_data_0_V_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_data_1_V_11 = extractvalue { i16, i16, i16 } %empty_77, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 145 'extractvalue' 'tmp_data_1_V_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_data_2_V_11 = extractvalue { i16, i16, i16 } %empty_77, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 146 'extractvalue' 'tmp_data_2_V_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_10, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 147 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 23 <SV = 22> <Delay = 2.18>
ST_23 : Operation 148 [1/1] (2.18ns)   --->   "%empty_78 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 148 'read' 'empty_78' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_0_V_13 = extractvalue { i16, i16, i16 } %empty_78, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 149 'extractvalue' 'tmp_data_0_V_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_data_1_V_12 = extractvalue { i16, i16, i16 } %empty_78, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 150 'extractvalue' 'tmp_data_1_V_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_data_2_V_12 = extractvalue { i16, i16, i16 } %empty_78, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 151 'extractvalue' 'tmp_data_2_V_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_11, i16 %tmp_data_1_V_10, i16 %tmp_data_2_V_10)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 152 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 24 <SV = 23> <Delay = 2.18>
ST_24 : Operation 153 [1/1] (2.18ns)   --->   "%empty_79 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 153 'read' 'empty_79' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_data_0_V_14 = extractvalue { i16, i16, i16 } %empty_79, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 154 'extractvalue' 'tmp_data_0_V_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_1_V_13 = extractvalue { i16, i16, i16 } %empty_79, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 155 'extractvalue' 'tmp_data_1_V_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_data_2_V_13 = extractvalue { i16, i16, i16 } %empty_79, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 156 'extractvalue' 'tmp_data_2_V_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_11, i16 %tmp_data_1_V_10, i16 %tmp_data_2_V_10)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 157 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 25 <SV = 24> <Delay = 2.18>
ST_25 : Operation 158 [1/1] (2.18ns)   --->   "%empty_80 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 158 'read' 'empty_80' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_data_0_V_15 = extractvalue { i16, i16, i16 } %empty_80, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 159 'extractvalue' 'tmp_data_0_V_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_data_1_V_14 = extractvalue { i16, i16, i16 } %empty_80, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 160 'extractvalue' 'tmp_data_1_V_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_data_2_V_14 = extractvalue { i16, i16, i16 } %empty_80, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 161 'extractvalue' 'tmp_data_2_V_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_12, i16 %tmp_data_1_V_11, i16 %tmp_data_2_V_11)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 162 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 26 <SV = 25> <Delay = 2.18>
ST_26 : Operation 163 [1/1] (2.18ns)   --->   "%empty_81 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %image_V_data_0_V, i16* %image_V_data_1_V, i16* %image_V_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 163 'read' 'empty_81' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_data_0_V_16 = extractvalue { i16, i16, i16 } %empty_81, 0" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 164 'extractvalue' 'tmp_data_0_V_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_data_1_V_15 = extractvalue { i16, i16, i16 } %empty_81, 1" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 165 'extractvalue' 'tmp_data_1_V_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_data_2_V_15 = extractvalue { i16, i16, i16 } %empty_81, 2" [firmware/nnet_utils/nnet_image_stream.h:25]   --->   Operation 166 'extractvalue' 'tmp_data_2_V_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_12, i16 %tmp_data_1_V_11, i16 %tmp_data_2_V_11)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 167 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 27 <SV = 26> <Delay = 2.18>
ST_27 : Operation 168 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_13, i16 %tmp_data_1_V_12, i16 %tmp_data_2_V_12)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 168 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 169 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_13, i16 %tmp_data_1_V_12, i16 %tmp_data_2_V_12)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 169 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 29 <SV = 28> <Delay = 2.18>
ST_29 : Operation 170 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_14, i16 %tmp_data_1_V_13, i16 %tmp_data_2_V_13)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 170 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 30 <SV = 29> <Delay = 2.18>
ST_30 : Operation 171 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_14, i16 %tmp_data_1_V_13, i16 %tmp_data_2_V_13)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 171 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 31 <SV = 30> <Delay = 2.18>
ST_31 : Operation 172 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_15, i16 %tmp_data_1_V_14, i16 %tmp_data_2_V_14)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 172 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 32 <SV = 31> <Delay = 2.18>
ST_32 : Operation 173 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_15, i16 %tmp_data_1_V_14, i16 %tmp_data_2_V_14)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 173 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 33 <SV = 32> <Delay = 2.18>
ST_33 : Operation 174 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_16, i16 %tmp_data_1_V_15, i16 %tmp_data_2_V_15)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 174 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 34 <SV = 33> <Delay = 2.18>
ST_34 : Operation 175 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_16, i16 %tmp_data_1_V_15, i16 %tmp_data_2_V_15)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 175 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 35 <SV = 34> <Delay = 2.18>
ST_35 : Operation 176 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 176 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 36 <SV = 35> <Delay = 2.18>
ST_36 : Operation 177 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 177 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 37 <SV = 36> <Delay = 2.18>
ST_37 : Operation 178 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_2, i16 %tmp_data_1_V_1, i16 %tmp_data_2_V_1)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 178 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 38 <SV = 37> <Delay = 2.18>
ST_38 : Operation 179 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_2, i16 %tmp_data_1_V_1, i16 %tmp_data_2_V_1)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 179 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 39 <SV = 38> <Delay = 2.18>
ST_39 : Operation 180 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_3, i16 %tmp_data_1_V_2, i16 %tmp_data_2_V_2)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 180 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 40 <SV = 39> <Delay = 2.18>
ST_40 : Operation 181 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_3, i16 %tmp_data_1_V_2, i16 %tmp_data_2_V_2)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 181 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 41 <SV = 40> <Delay = 2.18>
ST_41 : Operation 182 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_4, i16 %tmp_data_1_V_3, i16 %tmp_data_2_V_3)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 182 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 42 <SV = 41> <Delay = 2.18>
ST_42 : Operation 183 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_4, i16 %tmp_data_1_V_3, i16 %tmp_data_2_V_3)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 183 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 43 <SV = 42> <Delay = 2.18>
ST_43 : Operation 184 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_5, i16 %tmp_data_1_V_4, i16 %tmp_data_2_V_4)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 184 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 44 <SV = 43> <Delay = 2.18>
ST_44 : Operation 185 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_5, i16 %tmp_data_1_V_4, i16 %tmp_data_2_V_4)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 185 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 45 <SV = 44> <Delay = 2.18>
ST_45 : Operation 186 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_6, i16 %tmp_data_1_V_5, i16 %tmp_data_2_V_5)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 186 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 46 <SV = 45> <Delay = 2.18>
ST_46 : Operation 187 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_6, i16 %tmp_data_1_V_5, i16 %tmp_data_2_V_5)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 187 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 47 <SV = 46> <Delay = 2.18>
ST_47 : Operation 188 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_7, i16 %tmp_data_1_V_6, i16 %tmp_data_2_V_6)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 188 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 48 <SV = 47> <Delay = 2.18>
ST_48 : Operation 189 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_7, i16 %tmp_data_1_V_6, i16 %tmp_data_2_V_6)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 189 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 49 <SV = 48> <Delay = 2.18>
ST_49 : Operation 190 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_8, i16 %tmp_data_1_V_7, i16 %tmp_data_2_V_7)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 190 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 50 <SV = 49> <Delay = 2.18>
ST_50 : Operation 191 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_8, i16 %tmp_data_1_V_7, i16 %tmp_data_2_V_7)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 191 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 51 <SV = 50> <Delay = 2.18>
ST_51 : Operation 192 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_9, i16 %tmp_data_1_V_8, i16 %tmp_data_2_V_8)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 192 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 52 <SV = 51> <Delay = 2.18>
ST_52 : Operation 193 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_9, i16 %tmp_data_1_V_8, i16 %tmp_data_2_V_8)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 193 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 53 <SV = 52> <Delay = 2.18>
ST_53 : Operation 194 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_10, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 194 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 54 <SV = 53> <Delay = 2.18>
ST_54 : Operation 195 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_10, i16 %tmp_data_1_V_9, i16 %tmp_data_2_V_9)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 195 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 55 <SV = 54> <Delay = 2.18>
ST_55 : Operation 196 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_11, i16 %tmp_data_1_V_10, i16 %tmp_data_2_V_10)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 196 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 56 <SV = 55> <Delay = 2.18>
ST_56 : Operation 197 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_11, i16 %tmp_data_1_V_10, i16 %tmp_data_2_V_10)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 197 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 57 <SV = 56> <Delay = 2.18>
ST_57 : Operation 198 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_12, i16 %tmp_data_1_V_11, i16 %tmp_data_2_V_11)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 198 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 58 <SV = 57> <Delay = 2.18>
ST_58 : Operation 199 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_12, i16 %tmp_data_1_V_11, i16 %tmp_data_2_V_11)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 199 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 59 <SV = 58> <Delay = 2.18>
ST_59 : Operation 200 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_13, i16 %tmp_data_1_V_12, i16 %tmp_data_2_V_12)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 200 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 60 <SV = 59> <Delay = 2.18>
ST_60 : Operation 201 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_13, i16 %tmp_data_1_V_12, i16 %tmp_data_2_V_12)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 201 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 61 <SV = 60> <Delay = 2.18>
ST_61 : Operation 202 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_14, i16 %tmp_data_1_V_13, i16 %tmp_data_2_V_13)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 202 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 62 <SV = 61> <Delay = 2.18>
ST_62 : Operation 203 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_14, i16 %tmp_data_1_V_13, i16 %tmp_data_2_V_13)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 203 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 63 <SV = 62> <Delay = 2.18>
ST_63 : Operation 204 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_15, i16 %tmp_data_1_V_14, i16 %tmp_data_2_V_14)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 204 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 64 <SV = 63> <Delay = 2.18>
ST_64 : Operation 205 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_15, i16 %tmp_data_1_V_14, i16 %tmp_data_2_V_14)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 205 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 65 <SV = 64> <Delay = 2.18>
ST_65 : Operation 206 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_16, i16 %tmp_data_1_V_15, i16 %tmp_data_2_V_15)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 206 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>

State 66 <SV = 65> <Delay = 2.18>
ST_66 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str83) nounwind" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 207 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_66 : Operation 208 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str83)" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 208 'specregionbegin' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_66 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_image_stream.h:17]   --->   Operation 209 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_66 : Operation 210 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P(i16* %resized_V_data_0_V, i16* %resized_V_data_1_V, i16* %resized_V_data_2_V, i16 %tmp_data_0_V_16, i16 %tmp_data_1_V_15, i16 %tmp_data_2_V_15)" [firmware/nnet_utils/nnet_image_stream.h:57]   --->   Operation 210 'write' <Predicate = (!icmp_ln16)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_66 : Operation 211 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str83, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:61]   --->   Operation 211 'specregionend' 'empty_82' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_66 : Operation 212 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_image_stream.h:16]   --->   Operation 212 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 67 <SV = 2> <Delay = 0.00>
ST_67 : Operation 213 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:62]   --->   Operation 213 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ image_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ resized_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ resized_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ resized_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111110]
h_0               (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000]
icmp_ln16         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111110]
empty             (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000]
h                 (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111110]
br_ln16           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_66          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V      (extractvalue     ) [ 00001111111111111111111111111111111110000000000000000000000000000000]
tmp_data_1_V      (extractvalue     ) [ 00001111111111111111111111111111111110000000000000000000000000000000]
tmp_data_2_V      (extractvalue     ) [ 00001111111111111111111111111111111110000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_67          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_2    (extractvalue     ) [ 00000011111111111111111111111111111111100000000000000000000000000000]
tmp_data_1_V_1    (extractvalue     ) [ 00000011111111111111111111111111111111100000000000000000000000000000]
tmp_data_2_V_1    (extractvalue     ) [ 00000011111111111111111111111111111111100000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_68          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_3    (extractvalue     ) [ 00000000111111111111111111111111111111111000000000000000000000000000]
tmp_data_1_V_2    (extractvalue     ) [ 00000000111111111111111111111111111111111000000000000000000000000000]
tmp_data_2_V_2    (extractvalue     ) [ 00000000111111111111111111111111111111111000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_69          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_4    (extractvalue     ) [ 00000000001111111111111111111111111111111110000000000000000000000000]
tmp_data_1_V_3    (extractvalue     ) [ 00000000001111111111111111111111111111111110000000000000000000000000]
tmp_data_2_V_3    (extractvalue     ) [ 00000000001111111111111111111111111111111110000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_70          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_5    (extractvalue     ) [ 00000000000011111111111111111111111111111111100000000000000000000000]
tmp_data_1_V_4    (extractvalue     ) [ 00000000000011111111111111111111111111111111100000000000000000000000]
tmp_data_2_V_4    (extractvalue     ) [ 00000000000011111111111111111111111111111111100000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_71          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_6    (extractvalue     ) [ 00000000000000111111111111111111111111111111111000000000000000000000]
tmp_data_1_V_5    (extractvalue     ) [ 00000000000000111111111111111111111111111111111000000000000000000000]
tmp_data_2_V_5    (extractvalue     ) [ 00000000000000111111111111111111111111111111111000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_72          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_7    (extractvalue     ) [ 00000000000000001111111111111111111111111111111110000000000000000000]
tmp_data_1_V_6    (extractvalue     ) [ 00000000000000001111111111111111111111111111111110000000000000000000]
tmp_data_2_V_6    (extractvalue     ) [ 00000000000000001111111111111111111111111111111110000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_73          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_8    (extractvalue     ) [ 00000000000000000011111111111111111111111111111111100000000000000000]
tmp_data_1_V_7    (extractvalue     ) [ 00000000000000000011111111111111111111111111111111100000000000000000]
tmp_data_2_V_7    (extractvalue     ) [ 00000000000000000011111111111111111111111111111111100000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_74          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_9    (extractvalue     ) [ 00000000000000000000111111111111111111111111111111111000000000000000]
tmp_data_1_V_8    (extractvalue     ) [ 00000000000000000000111111111111111111111111111111111000000000000000]
tmp_data_2_V_8    (extractvalue     ) [ 00000000000000000000111111111111111111111111111111111000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_75          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_10   (extractvalue     ) [ 00000000000000000000011111111111111111111111111111111110000000000000]
tmp_data_1_V_9    (extractvalue     ) [ 00000000000000000000011111111111111111111111111111111110000000000000]
tmp_data_2_V_9    (extractvalue     ) [ 00000000000000000000011111111111111111111111111111111110000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_76          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_11   (extractvalue     ) [ 00000000000000000000001111111111111111111111111111111111100000000000]
tmp_data_1_V_10   (extractvalue     ) [ 00000000000000000000001111111111111111111111111111111111100000000000]
tmp_data_2_V_10   (extractvalue     ) [ 00000000000000000000001111111111111111111111111111111111100000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_77          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_12   (extractvalue     ) [ 00000000000000000000000111111111111111111111111111111111111000000000]
tmp_data_1_V_11   (extractvalue     ) [ 00000000000000000000000111111111111111111111111111111111111000000000]
tmp_data_2_V_11   (extractvalue     ) [ 00000000000000000000000111111111111111111111111111111111111000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_78          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_13   (extractvalue     ) [ 00000000000000000000000011111111111111111111111111111111111110000000]
tmp_data_1_V_12   (extractvalue     ) [ 00000000000000000000000011111111111111111111111111111111111110000000]
tmp_data_2_V_12   (extractvalue     ) [ 00000000000000000000000011111111111111111111111111111111111110000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_79          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_14   (extractvalue     ) [ 00000000000000000000000001111111111111111111111111111111111111100000]
tmp_data_1_V_13   (extractvalue     ) [ 00000000000000000000000001111111111111111111111111111111111111100000]
tmp_data_2_V_13   (extractvalue     ) [ 00000000000000000000000001111111111111111111111111111111111111100000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_80          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_15   (extractvalue     ) [ 00000000000000000000000000111111111111111111111111111111111111111000]
tmp_data_1_V_14   (extractvalue     ) [ 00000000000000000000000000111111111111111111111111111111111111111000]
tmp_data_2_V_14   (extractvalue     ) [ 00000000000000000000000000111111111111111111111111111111111111111000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_81          (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V_16   (extractvalue     ) [ 00100000000000000000000000011111111111111111111111111111111111111110]
tmp_data_1_V_15   (extractvalue     ) [ 00100000000000000000000000011111111111111111111111111111111111111110]
tmp_data_2_V_15   (extractvalue     ) [ 00100000000000000000000000011111111111111111111111111111111111111110]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln16 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
tmp               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln17 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
empty_82          (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111110]
ret_ln62          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="image_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="resized_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resized_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="resized_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resized_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="resized_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resized_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="48" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="0"/>
<pin id="58" dir="0" index="3" bw="16" slack="0"/>
<pin id="59" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_66/3 empty_67/5 empty_68/7 empty_69/9 empty_70/11 empty_71/13 empty_72/15 empty_73/17 empty_74/19 empty_75/20 empty_76/21 empty_77/22 empty_78/23 empty_79/24 empty_80/25 empty_81/26 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="0" index="3" bw="16" slack="0"/>
<pin id="69" dir="0" index="4" bw="16" slack="0"/>
<pin id="70" dir="0" index="5" bw="16" slack="0"/>
<pin id="71" dir="0" index="6" bw="16" slack="0"/>
<pin id="72" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/3 write_ln57/4 write_ln57/5 write_ln57/6 write_ln57/7 write_ln57/8 write_ln57/9 write_ln57/10 write_ln57/11 write_ln57/12 write_ln57/13 write_ln57/14 write_ln57/15 write_ln57/16 write_ln57/17 write_ln57/18 write_ln57/19 write_ln57/20 write_ln57/21 write_ln57/22 write_ln57/23 write_ln57/24 write_ln57/25 write_ln57/26 write_ln57/27 write_ln57/28 write_ln57/29 write_ln57/30 write_ln57/31 write_ln57/32 write_ln57/33 write_ln57/34 write_ln57/35 write_ln57/36 write_ln57/37 write_ln57/38 write_ln57/39 write_ln57/40 write_ln57/41 write_ln57/42 write_ln57/43 write_ln57/44 write_ln57/45 write_ln57/46 write_ln57/47 write_ln57/48 write_ln57/49 write_ln57/50 write_ln57/51 write_ln57/52 write_ln57/53 write_ln57/54 write_ln57/55 write_ln57/56 write_ln57/57 write_ln57/58 write_ln57/59 write_ln57/60 write_ln57/61 write_ln57/62 write_ln57/63 write_ln57/64 write_ln57/65 write_ln57/66 "/>
</bind>
</comp>

<comp id="77" class="1005" name="h_0_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="1"/>
<pin id="79" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="h_0_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="48" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 tmp_data_0_V_2/5 tmp_data_0_V_3/7 tmp_data_0_V_4/9 tmp_data_0_V_5/11 tmp_data_0_V_6/13 tmp_data_0_V_7/15 tmp_data_0_V_8/17 tmp_data_0_V_9/19 tmp_data_0_V_10/20 tmp_data_0_V_11/21 tmp_data_0_V_12/22 tmp_data_0_V_13/23 tmp_data_0_V_14/24 tmp_data_0_V_15/25 tmp_data_0_V_16/26 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="48" slack="0"/>
<pin id="95" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 tmp_data_1_V_1/5 tmp_data_1_V_2/7 tmp_data_1_V_3/9 tmp_data_1_V_4/11 tmp_data_1_V_5/13 tmp_data_1_V_6/15 tmp_data_1_V_7/17 tmp_data_1_V_8/19 tmp_data_1_V_9/20 tmp_data_1_V_10/21 tmp_data_1_V_11/22 tmp_data_1_V_12/23 tmp_data_1_V_13/24 tmp_data_1_V_14/25 tmp_data_1_V_15/26 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="48" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 tmp_data_2_V_1/5 tmp_data_2_V_2/7 tmp_data_2_V_3/9 tmp_data_2_V_4/11 tmp_data_2_V_5/13 tmp_data_2_V_6/15 tmp_data_2_V_7/17 tmp_data_2_V_8/19 tmp_data_2_V_9/20 tmp_data_2_V_10/21 tmp_data_2_V_11/22 tmp_data_2_V_12/23 tmp_data_2_V_13/24 tmp_data_2_V_14/25 tmp_data_2_V_15/26 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln16_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="5" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="h_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="icmp_ln16_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="119" class="1005" name="h_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="124" class="1005" name="tmp_data_0_V_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="129" class="1005" name="tmp_data_1_V_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="134" class="1005" name="tmp_data_2_V_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="1"/>
<pin id="136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="139" class="1005" name="tmp_data_0_V_2_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="1"/>
<pin id="141" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="tmp_data_1_V_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="1"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="tmp_data_2_V_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="tmp_data_0_V_3_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_data_1_V_2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="1"/>
<pin id="161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_data_2_V_2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="1"/>
<pin id="166" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_data_0_V_4_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="1"/>
<pin id="171" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_data_1_V_3_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="1"/>
<pin id="176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_data_2_V_3_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="1"/>
<pin id="181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_data_0_V_5_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_data_1_V_4_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_4 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_data_2_V_4_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="1"/>
<pin id="196" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_data_0_V_6_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="1"/>
<pin id="201" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_6 "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_data_1_V_5_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="tmp_data_2_V_5_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_data_0_V_7_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_7 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_data_1_V_6_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_data_2_V_6_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_data_0_V_8_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_8 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_data_1_V_7_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_7 "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_data_2_V_7_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_7 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_data_0_V_9_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="1"/>
<pin id="246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_9 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_data_1_V_8_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_8 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_data_2_V_8_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_8 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_data_0_V_10_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="1"/>
<pin id="261" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_10 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_data_1_V_9_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_9 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_data_2_V_9_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="1"/>
<pin id="271" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_9 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_data_0_V_11_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="2"/>
<pin id="276" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_11 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_data_1_V_10_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="2"/>
<pin id="281" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_10 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_data_2_V_10_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="2"/>
<pin id="286" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_10 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_data_0_V_12_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="3"/>
<pin id="291" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_12 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_data_1_V_11_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="3"/>
<pin id="296" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_11 "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_data_2_V_11_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="3"/>
<pin id="301" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_11 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_data_0_V_13_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="4"/>
<pin id="306" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_13 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_data_1_V_12_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="4"/>
<pin id="311" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_12 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_data_2_V_12_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="4"/>
<pin id="316" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_12 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_data_0_V_14_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="5"/>
<pin id="321" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_14 "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_data_1_V_13_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="5"/>
<pin id="326" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_13 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_data_2_V_13_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="5"/>
<pin id="331" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_13 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_data_0_V_15_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="6"/>
<pin id="336" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_15 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_data_1_V_14_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="6"/>
<pin id="341" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_14 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_data_2_V_14_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="6"/>
<pin id="346" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_14 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_data_0_V_16_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="7"/>
<pin id="351" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_16 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_data_1_V_15_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="7"/>
<pin id="356" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_15 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_data_2_V_15_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="7"/>
<pin id="361" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="54" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="96"><net_src comp="54" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="101"><net_src comp="54" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="107"><net_src comp="81" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="81" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="103" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="109" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="127"><net_src comp="88" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="132"><net_src comp="93" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="137"><net_src comp="98" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="142"><net_src comp="88" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="147"><net_src comp="93" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="152"><net_src comp="98" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="157"><net_src comp="88" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="162"><net_src comp="93" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="167"><net_src comp="98" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="172"><net_src comp="88" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="177"><net_src comp="93" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="182"><net_src comp="98" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="187"><net_src comp="88" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="192"><net_src comp="93" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="197"><net_src comp="98" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="202"><net_src comp="88" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="207"><net_src comp="93" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="212"><net_src comp="98" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="217"><net_src comp="88" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="222"><net_src comp="93" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="227"><net_src comp="98" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="232"><net_src comp="88" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="237"><net_src comp="93" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="242"><net_src comp="98" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="247"><net_src comp="88" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="252"><net_src comp="93" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="257"><net_src comp="98" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="262"><net_src comp="88" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="267"><net_src comp="93" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="272"><net_src comp="98" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="277"><net_src comp="88" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="282"><net_src comp="93" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="287"><net_src comp="98" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="292"><net_src comp="88" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="297"><net_src comp="93" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="302"><net_src comp="98" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="307"><net_src comp="88" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="312"><net_src comp="93" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="317"><net_src comp="98" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="322"><net_src comp="88" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="327"><net_src comp="93" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="332"><net_src comp="98" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="337"><net_src comp="88" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="342"><net_src comp="93" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="347"><net_src comp="98" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="64" pin=6"/></net>

<net id="352"><net_src comp="88" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="64" pin=4"/></net>

<net id="357"><net_src comp="93" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="64" pin=5"/></net>

<net id="362"><net_src comp="98" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="64" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resized_V_data_0_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
	Port: resized_V_data_1_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
	Port: resized_V_data_2_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
 - Input state : 
	Port: resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> : image_V_data_0_V | {3 5 7 9 11 13 15 17 19 20 21 22 23 24 25 26 }
	Port: resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> : image_V_data_1_V | {3 5 7 9 11 13 15 17 19 20 21 22 23 24 25 26 }
	Port: resize_nearest<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config16> : image_V_data_2_V | {3 5 7 9 11 13 15 17 19 20 21 22 23 24 25 26 }
  - Chain level:
	State 1
	State 2
		icmp_ln16 : 1
		h : 1
		br_ln16 : 2
	State 3
		write_ln57 : 1
	State 4
	State 5
		write_ln57 : 1
	State 6
	State 7
		write_ln57 : 1
	State 8
	State 9
		write_ln57 : 1
	State 10
	State 11
		write_ln57 : 1
	State 12
	State 13
		write_ln57 : 1
	State 14
	State 15
		write_ln57 : 1
	State 16
	State 17
		write_ln57 : 1
	State 18
	State 19
		write_ln57 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		empty_82 : 1
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |     h_fu_109     |    0    |    15   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln16_fu_103 |    0    |    11   |
|----------|------------------|---------|---------|
|   read   |  grp_read_fu_54  |    0    |    0    |
|----------|------------------|---------|---------|
|   write  |  grp_write_fu_64 |    0    |    0    |
|----------|------------------|---------|---------|
|          |     grp_fu_88    |    0    |    0    |
|extractvalue|     grp_fu_93    |    0    |    0    |
|          |     grp_fu_98    |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    26   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       h_0_reg_77      |    5   |
|       h_reg_119       |    5   |
|   icmp_ln16_reg_115   |    1   |
|tmp_data_0_V_10_reg_259|   16   |
|tmp_data_0_V_11_reg_274|   16   |
|tmp_data_0_V_12_reg_289|   16   |
|tmp_data_0_V_13_reg_304|   16   |
|tmp_data_0_V_14_reg_319|   16   |
|tmp_data_0_V_15_reg_334|   16   |
|tmp_data_0_V_16_reg_349|   16   |
| tmp_data_0_V_2_reg_139|   16   |
| tmp_data_0_V_3_reg_154|   16   |
| tmp_data_0_V_4_reg_169|   16   |
| tmp_data_0_V_5_reg_184|   16   |
| tmp_data_0_V_6_reg_199|   16   |
| tmp_data_0_V_7_reg_214|   16   |
| tmp_data_0_V_8_reg_229|   16   |
| tmp_data_0_V_9_reg_244|   16   |
|  tmp_data_0_V_reg_124 |   16   |
|tmp_data_1_V_10_reg_279|   16   |
|tmp_data_1_V_11_reg_294|   16   |
|tmp_data_1_V_12_reg_309|   16   |
|tmp_data_1_V_13_reg_324|   16   |
|tmp_data_1_V_14_reg_339|   16   |
|tmp_data_1_V_15_reg_354|   16   |
| tmp_data_1_V_1_reg_144|   16   |
| tmp_data_1_V_2_reg_159|   16   |
| tmp_data_1_V_3_reg_174|   16   |
| tmp_data_1_V_4_reg_189|   16   |
| tmp_data_1_V_5_reg_204|   16   |
| tmp_data_1_V_6_reg_219|   16   |
| tmp_data_1_V_7_reg_234|   16   |
| tmp_data_1_V_8_reg_249|   16   |
| tmp_data_1_V_9_reg_264|   16   |
|  tmp_data_1_V_reg_129 |   16   |
|tmp_data_2_V_10_reg_284|   16   |
|tmp_data_2_V_11_reg_299|   16   |
|tmp_data_2_V_12_reg_314|   16   |
|tmp_data_2_V_13_reg_329|   16   |
|tmp_data_2_V_14_reg_344|   16   |
|tmp_data_2_V_15_reg_359|   16   |
| tmp_data_2_V_1_reg_149|   16   |
| tmp_data_2_V_2_reg_164|   16   |
| tmp_data_2_V_3_reg_179|   16   |
| tmp_data_2_V_4_reg_194|   16   |
| tmp_data_2_V_5_reg_209|   16   |
| tmp_data_2_V_6_reg_224|   16   |
| tmp_data_2_V_7_reg_239|   16   |
| tmp_data_2_V_8_reg_254|   16   |
| tmp_data_2_V_9_reg_269|   16   |
|  tmp_data_2_V_reg_134 |   16   |
+-----------------------+--------+
|         Total         |   779  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_64 |  p4  |  17  |  16  |   272  ||    85   |
| grp_write_fu_64 |  p5  |  17  |  16  |   272  ||    85   |
| grp_write_fu_64 |  p6  |  17  |  16  |   272  ||    85   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   816  ||  6.6975 ||   255   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   255  |
|  Register |    -   |   779  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   779  |   281  |
+-----------+--------+--------+--------+
