Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Feb 18 17:37:39 2024
| Host         : RISC-IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       44          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (44)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (87)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (21)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (44)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: LightSensor/serial_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (87)
-------------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (21)
-------------------------------
 There are 21 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.148        0.000                      0                   21        0.065        0.000                      0                   21        3.000        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         96.148        0.000                      0                   21        0.215        0.000                      0                   21       49.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       96.158        0.000                      0                   21        0.215        0.000                      0                   21       49.500        0.000                       0                    23  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         96.148        0.000                      0                   21        0.065        0.000                      0                   21  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       96.148        0.000                      0                   21        0.065        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.148ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.430ns (37.838%)  route 2.349ns (62.162%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.619     2.711    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.124     2.835 r  SevenSegmentDisplay/slowClockCounter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.835    SevenSegmentDisplay/slowClockCounter[15]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
                         clock pessimism              0.603    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.077    98.983    SevenSegmentDisplay/slowClockCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.983    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                 96.148    

Slack (MET) :             96.527ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.526ns (46.864%)  route 1.730ns (53.137%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.312 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.312    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 96.527    

Slack (MET) :             96.622ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.431ns (45.267%)  route 1.730ns (54.733%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.217 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.217    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                 96.622    

Slack (MET) :             96.638ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.415ns (44.988%)  route 1.730ns (55.012%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.201 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 96.638    

Slack (MET) :             96.771ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.282ns (42.559%)  route 1.730ns (57.441%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.068 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.068    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 96.771    

Slack (MET) :             96.831ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.222ns (41.392%)  route 1.730ns (58.608%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.008 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 96.831    

Slack (MET) :             96.931ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.426ns (50.010%)  route 1.425ns (49.990%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.573    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.907 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.907    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                 96.931    

Slack (MET) :             97.042ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 1.315ns (47.985%)  route 1.425ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.573    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.796 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 97.042    

Slack (MET) :             97.151ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 1.312ns (47.940%)  route 1.425ns (52.060%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.792 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.792    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_6
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    98.943    SevenSegmentDisplay/slowClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.943    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 97.151    

Slack (MET) :             97.172ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 1.291ns (47.537%)  route 1.425ns (52.463%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.771 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.771    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    98.943    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.943    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 97.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.431ns (73.325%)  route 0.157ns (26.675%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.442ns (73.815%)  route 0.157ns (26.185%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.304    LightSensor/serial_clk_counter[1]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.042    -0.262 r  LightSensor/serial_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.262    LightSensor/serial_clk_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107    -0.510    LightSensor/serial_clk_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.006 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.006 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.006    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.470ns (74.984%)  route 0.157ns (25.016%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.481ns (75.416%)  route 0.157ns (24.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.020 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.020    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.304    LightSensor/serial_clk_counter[1]
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  LightSensor/serial_clk_counter[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    LightSensor/p_1_in[1]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091    -0.526    LightSensor/serial_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.204    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.506ns (76.343%)  route 0.157ns (23.657%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.045 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.045    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     LightSensor/serial_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y48     SevenSegmentDisplay/slowClockCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y50     SevenSegmentDisplay/slowClockCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y50     SevenSegmentDisplay/slowClockCounter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.158ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.430ns (37.838%)  route 2.349ns (62.162%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.619     2.711    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.124     2.835 r  SevenSegmentDisplay/slowClockCounter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.835    SevenSegmentDisplay/slowClockCounter[15]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
                         clock pessimism              0.603    99.055    
                         clock uncertainty           -0.140    98.916    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.077    98.993    SevenSegmentDisplay/slowClockCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.993    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                 96.158    

Slack (MET) :             96.536ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.526ns (46.864%)  route 1.730ns (53.137%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.312 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.312    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.140    98.786    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.848    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 96.536    

Slack (MET) :             96.631ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.431ns (45.267%)  route 1.730ns (54.733%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.217 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.217    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.140    98.786    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.848    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                 96.631    

Slack (MET) :             96.647ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.415ns (44.988%)  route 1.730ns (55.012%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.201 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.140    98.786    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.848    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 96.647    

Slack (MET) :             96.780ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.282ns (42.559%)  route 1.730ns (57.441%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.068 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.068    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.140    98.786    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.848    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 96.780    

Slack (MET) :             96.840ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.222ns (41.392%)  route 1.730ns (58.608%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.008 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.140    98.786    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.848    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 96.840    

Slack (MET) :             96.941ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.426ns (50.010%)  route 1.425ns (49.990%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.573    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.907 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.907    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.140    98.786    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.848    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                 96.941    

Slack (MET) :             97.052ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 1.315ns (47.985%)  route 1.425ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.573    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.796 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.140    98.786    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.848    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         98.848    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 97.052    

Slack (MET) :             97.160ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 1.312ns (47.940%)  route 1.425ns (52.060%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.792 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.792    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_6
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.140    98.891    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    98.953    SevenSegmentDisplay/slowClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.953    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 97.160    

Slack (MET) :             97.181ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 1.291ns (47.537%)  route 1.425ns (52.463%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.771 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.771    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.140    98.891    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    98.953    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.953    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 97.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.431ns (73.325%)  route 0.157ns (26.675%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.442ns (73.815%)  route 0.157ns (26.185%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.304    LightSensor/serial_clk_counter[1]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.042    -0.262 r  LightSensor/serial_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.262    LightSensor/serial_clk_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107    -0.510    LightSensor/serial_clk_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.006 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.006 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.006    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.470ns (74.984%)  route 0.157ns (25.016%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.481ns (75.416%)  route 0.157ns (24.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.020 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.020    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.304    LightSensor/serial_clk_counter[1]
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  LightSensor/serial_clk_counter[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    LightSensor/p_1_in[1]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091    -0.526    LightSensor/serial_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.204    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.238    -0.618    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.107    -0.511    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.506ns (76.343%)  route 0.157ns (23.657%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.045 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.045    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.508    -0.349    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.244    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y47     LightSensor/serial_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y48     SevenSegmentDisplay/slowClockCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y50     SevenSegmentDisplay/slowClockCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y50     SevenSegmentDisplay/slowClockCounter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y47     LightSensor/serial_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y46     SevenSegmentDisplay/currentDigit_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.148ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.430ns (37.838%)  route 2.349ns (62.162%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.619     2.711    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.124     2.835 r  SevenSegmentDisplay/slowClockCounter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.835    SevenSegmentDisplay/slowClockCounter[15]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
                         clock pessimism              0.603    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.077    98.983    SevenSegmentDisplay/slowClockCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.983    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                 96.148    

Slack (MET) :             96.527ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.526ns (46.864%)  route 1.730ns (53.137%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.312 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.312    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 96.527    

Slack (MET) :             96.622ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.431ns (45.267%)  route 1.730ns (54.733%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.217 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.217    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                 96.622    

Slack (MET) :             96.638ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.415ns (44.988%)  route 1.730ns (55.012%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.201 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 96.638    

Slack (MET) :             96.771ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.282ns (42.559%)  route 1.730ns (57.441%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.068 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.068    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 96.771    

Slack (MET) :             96.831ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.222ns (41.392%)  route 1.730ns (58.608%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.008 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 96.831    

Slack (MET) :             96.931ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.426ns (50.010%)  route 1.425ns (49.990%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.573    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.907 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.907    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                 96.931    

Slack (MET) :             97.042ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 1.315ns (47.985%)  route 1.425ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.573    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.796 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 97.042    

Slack (MET) :             97.151ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 1.312ns (47.940%)  route 1.425ns (52.060%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.792 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.792    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_6
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    98.943    SevenSegmentDisplay/slowClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.943    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 97.151    

Slack (MET) :             97.172ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 1.291ns (47.537%)  route 1.425ns (52.463%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.771 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.771    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    98.943    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.943    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 97.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.431ns (73.325%)  route 0.157ns (26.675%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.442ns (73.815%)  route 0.157ns (26.185%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.304    LightSensor/serial_clk_counter[1]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.042    -0.262 r  LightSensor/serial_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.262    LightSensor/serial_clk_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.149    -0.468    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107    -0.361    LightSensor/serial_clk_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.006 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.006 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.006    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.470ns (74.984%)  route 0.157ns (25.016%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.481ns (75.416%)  route 0.157ns (24.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.020 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.020    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.304    LightSensor/serial_clk_counter[1]
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  LightSensor/serial_clk_counter[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    LightSensor/p_1_in[1]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.149    -0.468    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091    -0.377    LightSensor/serial_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.204    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.107    -0.362    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.506ns (76.343%)  route 0.157ns (23.657%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.045 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.045    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.148ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 1.430ns (37.838%)  route 2.349ns (62.162%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.092 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.619     2.711    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.124     2.835 r  SevenSegmentDisplay/slowClockCounter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.835    SevenSegmentDisplay/slowClockCounter[15]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
                         clock pessimism              0.603    99.055    
                         clock uncertainty           -0.149    98.906    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)        0.077    98.983    SevenSegmentDisplay/slowClockCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.983    
                         arrival time                          -2.835    
  -------------------------------------------------------------------
                         slack                                 96.148    

Slack (MET) :             96.527ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.526ns (46.864%)  route 1.730ns (53.137%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.312 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.312    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 96.527    

Slack (MET) :             96.622ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.431ns (45.267%)  route 1.730ns (54.733%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.217 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.217    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                 96.622    

Slack (MET) :             96.638ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.415ns (44.988%)  route 1.730ns (55.012%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.978 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.978    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.201 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y51         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 96.638    

Slack (MET) :             96.771ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 1.282ns (42.559%)  route 1.730ns (57.441%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.068 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.068    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 96.771    

Slack (MET) :             96.831ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.222ns (41.392%)  route 1.730ns (58.608%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.427 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.730     1.304    SevenSegmentDisplay/p_0_in1_in
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.428 r  SevenSegmentDisplay/slowClockCounter[8]_i_4/O
                         net (fo=1, routed)           0.000     1.428    SevenSegmentDisplay/slowClockCounter[8]_i_4_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.008 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 96.831    

Slack (MET) :             96.931ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 1.426ns (50.010%)  route 1.425ns (49.990%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.573    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.907 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.907    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                 96.931    

Slack (MET) :             97.042ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 1.315ns (47.985%)  route 1.425ns (52.015%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.572 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.573    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.796 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.796    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    98.442    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.484    98.926    
                         clock uncertainty           -0.149    98.776    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    98.838    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         98.838    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 97.042    

Slack (MET) :             97.151ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 1.312ns (47.940%)  route 1.425ns (52.060%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.792 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.792    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_6
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    98.943    SevenSegmentDisplay/slowClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.943    
                         arrival time                          -1.792    
  -------------------------------------------------------------------
                         slack                                 97.151    

Slack (MET) :             97.172ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 1.291ns (47.537%)  route 1.425ns (52.463%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -0.945    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  SevenSegmentDisplay/slowClockCounter_reg[2]/Q
                         net (fo=1, routed)           1.425     0.936    SevenSegmentDisplay/slowClockCounter_reg_n_0_[2]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     1.060 r  SevenSegmentDisplay/slowClockCounter[0]_i_4/O
                         net (fo=1, routed)           0.000     1.060    SevenSegmentDisplay/slowClockCounter[0]_i_4_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.458 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.458    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.771 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.771    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    98.453    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.149    98.881    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    98.943    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.943    
                         arrival time                          -1.771    
  -------------------------------------------------------------------
                         slack                                 97.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.431ns (73.325%)  route 0.157ns (26.675%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.030 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.030    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.442ns (73.815%)  route 0.157ns (26.185%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.019 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.304    LightSensor/serial_clk_counter[1]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.042    -0.262 r  LightSensor/serial_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.262    LightSensor/serial_clk_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.149    -0.468    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.107    -0.361    LightSensor/serial_clk_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.006 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.006    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.467ns (74.864%)  route 0.157ns (25.136%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.006 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.006    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.470ns (74.984%)  route 0.157ns (25.016%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.009 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.481ns (75.416%)  route 0.157ns (24.584%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.020 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.020    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.304    LightSensor/serial_clk_counter[1]
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  LightSensor/serial_clk_counter[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    LightSensor/p_1_in[1]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.149    -0.468    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.091    -0.377    LightSensor/serial_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.204    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y46         LUT3 (Prop_lut3_I0_O)        0.042    -0.232 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.238    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.107    -0.362    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.506ns (76.343%)  route 0.157ns (23.657%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.564    -0.617    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.320    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.275    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.123 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.123    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.084 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.084    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.045 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.045    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.045 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.045    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.832    -0.858    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.508    -0.349    
                         clock uncertainty            0.149    -0.200    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105    -0.095    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.140    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LightSensor/read_val_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.222ns  (logic 4.362ns (42.679%)  route 5.859ns (57.321%))
  Logic Levels:           5  (FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  LightSensor/read_val_reg[2]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  LightSensor/read_val_reg[2]/Q
                         net (fo=10, routed)          1.133     1.592    LightSensor/read_val[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124     1.716 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.890     2.607    LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_5_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.731 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.303     3.033    LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.157 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.533     6.690    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.222 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.222    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_val_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.595ns (45.301%)  route 5.548ns (54.699%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  LightSensor/read_val_reg[3]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  LightSensor/read_val_reg[3]/Q
                         net (fo=9, routed)           0.968     1.427    LightSensor/read_val[3]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.150     1.577 f  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.702     2.279    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_4_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.326     2.605 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.801     3.407    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     3.531 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.076     6.607    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.142 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.142    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_val_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegmentSegments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.795ns  (logic 4.730ns (48.291%)  route 5.065ns (51.709%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  LightSensor/read_val_reg[4]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  LightSensor/read_val_reg[4]/Q
                         net (fo=10, routed)          1.074     1.496    SevenSegmentDisplay/Q[0]
    SLICE_X40Y45         LUT4 (Prop_lut4_I2_O)        0.328     1.824 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.496     2.320    LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_1_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.327     2.647 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.298     2.945    LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.069 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.197     6.266    sevenSegmentSegments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.795 r  sevenSegmentSegments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.795    sevenSegmentSegments[1]
    W6                                                                r  sevenSegmentSegments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/isReading_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 4.383ns (47.133%)  route 4.916ns (52.867%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  LightSensor/isReading_reg/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  LightSensor/isReading_reg/Q
                         net (fo=12, routed)          1.028     1.552    LightSensor/isReading_reg_n_0
    SLICE_X41Y47         LUT1 (Prop_lut1_I0_O)        0.152     1.704 r  LightSensor/JA1_OBUF_inst_i_1/O
                         net (fo=6, routed)           3.888     5.592    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.707     9.299 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     9.299    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_val_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 4.211ns (45.363%)  route 5.072ns (54.637%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  LightSensor/read_val_reg[2]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  LightSensor/read_val_reg[2]/Q
                         net (fo=10, routed)          0.998     1.457    LightSensor/read_val[2]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.124     1.581 r  LightSensor/sevenSegmentSegments_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.676     2.257    LightSensor/sevenSegmentSegments_OBUF[5]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.381 r  LightSensor/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.398     5.779    sevenSegmentSegments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.284 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.284    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_val_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegmentSegments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 4.218ns (46.251%)  route 4.901ns (53.749%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  LightSensor/read_val_reg[2]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  LightSensor/read_val_reg[2]/Q
                         net (fo=10, routed)          0.996     1.455    LightSensor/read_val[2]
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.579 r  LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.869     2.448    LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.572 r  LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.037     5.608    sevenSegmentSegments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.119 r  sevenSegmentSegments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.119    sevenSegmentSegments[0]
    W7                                                                r  sevenSegmentSegments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_val_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.083ns  (logic 4.227ns (46.538%)  route 4.856ns (53.462%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  LightSensor/read_val_reg[3]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  LightSensor/read_val_reg[3]/Q
                         net (fo=9, routed)           1.176     1.635    LightSensor/read_val[3]
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124     1.759 r  LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.432     2.191    LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.315 r  LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.248     5.563    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.083 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.083    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/isReading_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 4.366ns (48.684%)  route 4.602ns (51.316%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE                         0.000     0.000 r  LightSensor/isReading_reg/C
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524     0.524 f  LightSensor/isReading_reg/Q
                         net (fo=12, routed)          0.533     1.057    LightSensor/isReading_reg_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.148     1.205 r  LightSensor/JA4_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.069     5.274    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.694     8.968 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     8.968    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_val_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegmentSegments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 4.242ns (47.565%)  route 4.677ns (52.435%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  LightSensor/read_val_reg[1]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  LightSensor/read_val_reg[1]/Q
                         net (fo=9, routed)           1.003     1.462    LightSensor/read_val[1]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.586 r  LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.452     2.038    LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.162 r  LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.221     5.384    sevenSegmentSegments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.919 r  sevenSegmentSegments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.919    sevenSegmentSegments[2]
    U8                                                                r  sevenSegmentSegments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA3
                            (input port)
  Destination:            LightSensor/read_temp_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.110ns  (logic 1.453ns (28.441%)  route 3.657ns (71.559%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA3 (IN)
                         net (fo=0)                   0.000     0.000    JA3
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  JA3_IBUF_inst/O
                         net (fo=8, routed)           3.657     5.110    LightSensor/D[0]
    SLICE_X40Y47         FDRE                                         r  LightSensor/read_temp_val_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LightSensor/read_temp_val_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE                         0.000     0.000 r  LightSensor/read_temp_val_reg[7]/C
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_temp_val_reg[7]/Q
                         net (fo=1, routed)           0.100     0.241    LightSensor/read_temp_val[7]
    SLICE_X41Y46         FDRE                                         r  LightSensor/read_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_temp_val_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE                         0.000     0.000 r  LightSensor/read_temp_val_reg[0]/C
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_temp_val_reg[0]/Q
                         net (fo=1, routed)           0.115     0.256    LightSensor/read_temp_val[0]
    SLICE_X41Y46         FDRE                                         r  LightSensor/read_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_temp_val_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE                         0.000     0.000 r  LightSensor/read_temp_val_reg[4]/C
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_temp_val_reg[4]/Q
                         net (fo=1, routed)           0.120     0.261    LightSensor/read_temp_val[4]
    SLICE_X41Y46         FDRE                                         r  LightSensor/read_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_temp_val_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.770%)  route 0.167ns (54.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  LightSensor/read_temp_val_reg[2]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_temp_val_reg[2]/Q
                         net (fo=1, routed)           0.167     0.308    LightSensor/read_temp_val[2]
    SLICE_X41Y46         FDRE                                         r  LightSensor/read_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_temp_val_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.243%)  route 0.171ns (54.757%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  LightSensor/read_temp_val_reg[1]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_temp_val_reg[1]/Q
                         net (fo=1, routed)           0.171     0.312    LightSensor/read_temp_val[1]
    SLICE_X41Y46         FDRE                                         r  LightSensor/read_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_temp_val_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.244%)  route 0.178ns (55.756%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE                         0.000     0.000 r  LightSensor/read_temp_val_reg[5]/C
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_temp_val_reg[5]/Q
                         net (fo=1, routed)           0.178     0.319    LightSensor/read_temp_val[5]
    SLICE_X41Y46         FDRE                                         r  LightSensor/read_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_seq_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_seq_ptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  LightSensor/read_seq_ptr_reg[1]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_seq_ptr_reg[1]/Q
                         net (fo=12, routed)          0.179     0.320    LightSensor/read_seq_ptr_reg[1]
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.042     0.362 r  LightSensor/read_seq_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    LightSensor/p_0_in[2]
    SLICE_X39Y47         FDRE                                         r  LightSensor/read_seq_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_seq_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_seq_ptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  LightSensor/read_seq_ptr_reg[1]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_seq_ptr_reg[1]/Q
                         net (fo=12, routed)          0.179     0.320    LightSensor/read_seq_ptr_reg[1]
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  LightSensor/read_seq_ptr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    LightSensor/p_0_in[1]
    SLICE_X39Y47         FDRE                                         r  LightSensor/read_seq_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_seq_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_seq_ptr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  LightSensor/read_seq_ptr_reg[1]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_seq_ptr_reg[1]/Q
                         net (fo=12, routed)          0.181     0.322    LightSensor/read_seq_ptr_reg[1]
    SLICE_X39Y47         LUT5 (Prop_lut5_I1_O)        0.043     0.365 r  LightSensor/read_seq_ptr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    LightSensor/p_0_in[4]
    SLICE_X39Y47         FDRE                                         r  LightSensor/read_seq_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/read_seq_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/read_seq_ptr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE                         0.000     0.000 r  LightSensor/read_seq_ptr_reg[1]/C
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LightSensor/read_seq_ptr_reg[1]/Q
                         net (fo=12, routed)          0.181     0.322    LightSensor/read_seq_ptr_reg[1]
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.367 r  LightSensor/read_seq_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.367    LightSensor/p_0_in[3]
    SLICE_X39Y47         FDRE                                         r  LightSensor/read_seq_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.294ns  (logic 4.731ns (45.962%)  route 5.562ns (54.038%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.327     1.014 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.853     1.868    LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_1_1
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.332     2.200 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.298     2.498    LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.622 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.197     5.819    sevenSegmentSegments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.348 r  sevenSegmentSegments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.348    sevenSegmentSegments[1]
    W6                                                                r  sevenSegmentSegments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.145ns  (logic 4.497ns (44.332%)  route 5.648ns (55.668%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.598     1.584    LightSensor/sevenSegmentSegments[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.708 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.303     2.011    LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.135 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.533     5.668    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.200 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.200    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 4.502ns (44.755%)  route 5.557ns (55.245%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.012     0.486    LightSensor/currentDigit[1]
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.299     0.785 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.667     1.452    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_5_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.801     2.377    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.076     5.577    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.113 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.113    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.980ns  (logic 4.346ns (43.550%)  route 5.634ns (56.450%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           1.022     2.008    LightSensor/sevenSegmentSegments[2]
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  LightSensor/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.398     5.530    sevenSegmentSegments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.035 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.035    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.827ns  (logic 4.362ns (44.387%)  route 5.465ns (55.613%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           1.003     1.989    LightSensor/sevenSegmentSegments[2]
    SLICE_X42Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.248     5.361    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.881 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.881    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.640ns  (logic 4.377ns (45.406%)  route 5.263ns (54.594%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.828     1.814    LightSensor/sevenSegmentSegments[2]
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.938 r  LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.221     5.159    sevenSegmentSegments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.694 r  sevenSegmentSegments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.694    sevenSegmentSegments[2]
    U8                                                                r  sevenSegmentSegments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 4.353ns (46.025%)  route 5.104ns (53.975%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.854     1.840    LightSensor/sevenSegmentSegments[2]
    SLICE_X42Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.037     5.001    sevenSegmentSegments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.512 r  sevenSegmentSegments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.512    sevenSegmentSegments[0]
    W7                                                                r  sevenSegmentSegments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/serial_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.352ns  (logic 4.438ns (47.452%)  route 4.915ns (52.548%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  LightSensor/serial_clk_reg/Q
                         net (fo=3, routed)           0.846     0.319    LightSensor/serial_clk_reg_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.325     0.644 r  LightSensor/JA4_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.069     4.713    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.694     8.407 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     8.407    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.333ns (51.172%)  route 4.135ns (48.828%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          1.178     0.689    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.152     0.841 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.956     3.797    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.522 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.522    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 4.079ns (49.780%)  route 4.115ns (50.220%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          1.178     0.689    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124     0.813 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.937     3.750    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.249 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.249    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.397ns (51.259%)  route 1.329ns (48.741%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.403    -0.074    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.925     0.896    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.108 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.108    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.457ns (53.062%)  route 1.289ns (46.938%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.403    -0.074    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.045    -0.029 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.886     0.856    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     2.128 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.128    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.427ns (51.154%)  route 1.363ns (48.846%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          0.404    -0.086    SevenSegmentDisplay/currentDigit[1]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.099     0.013 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.959     0.972    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.172 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.172    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.467ns (51.281%)  route 1.394ns (48.719%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.139    -0.339    LightSensor/currentDigit[0]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.294 r  LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.140    -0.154    LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.115     1.006    sevenSegmentSegments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.242 r  sevenSegmentSegments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.242    sevenSegmentSegments[2]
    U8                                                                r  sevenSegmentSegments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.461ns (50.618%)  route 1.425ns (49.382%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.194    -0.284    LightSensor/currentDigit[0]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.239 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.140    -0.099    LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_3_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.054 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.092     1.038    sevenSegmentSegments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.268 r  sevenSegmentSegments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.268    sevenSegmentSegments[1]
    W6                                                                r  sevenSegmentSegments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.899ns  (logic 1.516ns (52.287%)  route 1.383ns (47.713%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          0.404    -0.086    SevenSegmentDisplay/currentDigit[1]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.102     0.016 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.979     0.995    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.281 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.281    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.493ns (50.497%)  route 1.463ns (49.503%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          0.199    -0.291    LightSensor/currentDigit[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.099    -0.192 r  LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.146    -0.046    LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 r  LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.118     1.117    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.338 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.338    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.463ns (47.824%)  route 1.596ns (52.176%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.235    -0.242    SevenSegmentDisplay/currentDigit[0]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.197 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.137    -0.060    LightSensor/sevenSegmentSegments[6]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.015 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.224     1.209    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.441 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.441    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.484ns (48.277%)  route 1.590ns (51.723%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          0.275    -0.215    LightSensor/currentDigit[1]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.099    -0.116 r  LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.289     0.173    LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.026     1.243    sevenSegmentSegments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.455 r  sevenSegmentSegments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.455    sevenSegmentSegments[0]
    W7                                                                r  sevenSegmentSegments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.512ns (48.981%)  route 1.575ns (51.019%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.219    -0.259    LightSensor/currentDigit[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.214 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.050    -0.163    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.118 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.264     0.146    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.191 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.042     1.233    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.469 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.469    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.294ns  (logic 4.731ns (45.962%)  route 5.562ns (54.038%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I1_O)        0.327     1.014 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.853     1.868    LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_1_1
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.332     2.200 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.298     2.498    LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124     2.622 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.197     5.819    sevenSegmentSegments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.348 r  sevenSegmentSegments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.348    sevenSegmentSegments[1]
    W6                                                                r  sevenSegmentSegments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.145ns  (logic 4.497ns (44.332%)  route 5.648ns (55.668%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.598     1.584    LightSensor/sevenSegmentSegments[2]
    SLICE_X40Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.708 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.303     2.011    LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.135 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.533     5.668    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.200 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.200    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 4.502ns (44.755%)  route 5.557ns (55.245%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.012     0.486    LightSensor/currentDigit[1]
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.299     0.785 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.667     1.452    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_5_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I5_O)        0.124     1.576 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.801     2.377    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.501 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.076     5.577    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.113 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.113    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.980ns  (logic 4.346ns (43.550%)  route 5.634ns (56.450%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           1.022     2.008    LightSensor/sevenSegmentSegments[2]
    SLICE_X42Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.132 r  LightSensor/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.398     5.530    sevenSegmentSegments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.035 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.035    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.827ns  (logic 4.362ns (44.387%)  route 5.465ns (55.613%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           1.003     1.989    LightSensor/sevenSegmentSegments[2]
    SLICE_X42Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.113 r  LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.248     5.361    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.881 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.881    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.640ns  (logic 4.377ns (45.406%)  route 5.263ns (54.594%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.828     1.814    LightSensor/sevenSegmentSegments[2]
    SLICE_X42Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.938 r  LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.221     5.159    sevenSegmentSegments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.694 r  sevenSegmentSegments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.694    sevenSegmentSegments[2]
    U8                                                                r  sevenSegmentSegments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 4.353ns (46.025%)  route 5.104ns (53.975%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          1.214     0.687    SevenSegmentDisplay/currentDigit[1]
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.299     0.986 f  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_3/O
                         net (fo=7, routed)           0.854     1.840    LightSensor/sevenSegmentSegments[2]
    SLICE_X42Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.964 r  LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.037     5.001    sevenSegmentSegments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.512 r  sevenSegmentSegments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.512    sevenSegmentSegments[0]
    W7                                                                r  sevenSegmentSegments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/serial_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.352ns  (logic 4.438ns (47.452%)  route 4.915ns (52.548%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  LightSensor/serial_clk_reg/Q
                         net (fo=3, routed)           0.846     0.319    LightSensor/serial_clk_reg_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.325     0.644 r  LightSensor/JA4_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.069     4.713    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.694     8.407 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     8.407    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.333ns (51.172%)  route 4.135ns (48.828%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          1.178     0.689    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.152     0.841 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.956     3.797    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.522 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.522    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.194ns  (logic 4.079ns (49.780%)  route 4.115ns (50.220%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.566    -0.946    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          1.178     0.689    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.124     0.813 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.937     3.750    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.249 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.249    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.397ns (51.259%)  route 1.329ns (48.741%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.403    -0.074    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.029 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.925     0.896    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.108 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.108    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.457ns (53.062%)  route 1.289ns (46.938%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.403    -0.074    SevenSegmentDisplay/currentDigit[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.045    -0.029 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.886     0.856    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     2.128 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.128    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.427ns (51.154%)  route 1.363ns (48.846%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          0.404    -0.086    SevenSegmentDisplay/currentDigit[1]
    SLICE_X43Y41         LUT3 (Prop_lut3_I1_O)        0.099     0.013 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.959     0.972    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.172 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.172    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.467ns (51.281%)  route 1.394ns (48.719%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.139    -0.339    LightSensor/currentDigit[0]
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.294 r  LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.140    -0.154    LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.109 r  LightSensor/sevenSegmentSegments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.115     1.006    sevenSegmentSegments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.242 r  sevenSegmentSegments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.242    sevenSegmentSegments[2]
    U8                                                                r  sevenSegmentSegments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.461ns (50.618%)  route 1.425ns (49.382%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.194    -0.284    LightSensor/currentDigit[0]
    SLICE_X42Y45         LUT6 (Prop_lut6_I2_O)        0.045    -0.239 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.140    -0.099    LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_3_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.054 r  LightSensor/sevenSegmentSegments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.092     1.038    sevenSegmentSegments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.268 r  sevenSegmentSegments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.268    sevenSegmentSegments[1]
    W6                                                                r  sevenSegmentSegments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.899ns  (logic 1.516ns (52.287%)  route 1.383ns (47.713%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          0.404    -0.086    SevenSegmentDisplay/currentDigit[1]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.102     0.016 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.979     0.995    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.281 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.281    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.493ns (50.497%)  route 1.463ns (49.503%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          0.199    -0.291    LightSensor/currentDigit[1]
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.099    -0.192 r  LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.146    -0.046    LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.001 r  LightSensor/sevenSegmentSegments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.118     1.117    sevenSegmentSegments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.338 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.338    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.463ns (47.824%)  route 1.596ns (52.176%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.235    -0.242    SevenSegmentDisplay/currentDigit[0]
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.045    -0.197 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.137    -0.060    LightSensor/sevenSegmentSegments[6]
    SLICE_X40Y45         LUT6 (Prop_lut6_I4_O)        0.045    -0.015 r  LightSensor/sevenSegmentSegments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.224     1.209    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.441 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.441    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.484ns (48.277%)  route 1.590ns (51.723%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.490 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=17, routed)          0.275    -0.215    LightSensor/currentDigit[1]
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.099    -0.116 r  LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.289     0.173    LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.218 r  LightSensor/sevenSegmentSegments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.026     1.243    sevenSegmentSegments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.455 r  sevenSegmentSegments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.455    sevenSegmentSegments[0]
    W7                                                                r  sevenSegmentSegments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.088ns  (logic 1.512ns (48.981%)  route 1.575ns (51.019%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.563    -0.618    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=20, routed)          0.219    -0.259    LightSensor/currentDigit[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.214 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.050    -0.163    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.118 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.264     0.146    LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.191 r  LightSensor/sevenSegmentSegments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.042     1.233    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.469 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.469    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 0.152ns (3.274%)  route 4.490ns (96.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          1.018     4.642    SevenSegmentDisplay/SR[0]
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 0.152ns (3.274%)  route 4.490ns (96.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          1.018     4.642    SevenSegmentDisplay/SR[0]
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 0.152ns (3.274%)  route 4.490ns (96.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          1.018     4.642    SevenSegmentDisplay/SR[0]
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.152ns (3.376%)  route 4.350ns (96.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.878     4.502    SevenSegmentDisplay/SR[0]
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.152ns (3.376%)  route 4.350ns (96.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.878     4.502    SevenSegmentDisplay/SR[0]
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.152ns (3.376%)  route 4.350ns (96.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.878     4.502    SevenSegmentDisplay/SR[0]
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.152ns (3.376%)  route 4.350ns (96.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.878     4.502    SevenSegmentDisplay/SR[0]
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 0.152ns (3.386%)  route 4.337ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.865     4.489    SevenSegmentDisplay/SR[0]
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    -1.547    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 0.152ns (3.386%)  route 4.337ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.865     4.489    SevenSegmentDisplay/SR[0]
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    -1.547    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 0.152ns (3.386%)  route 4.337ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.865     4.489    SevenSegmentDisplay/SR[0]
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    -1.547    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.045ns (2.787%)  route 1.570ns (97.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.570     1.570    SevenSegmentDisplay/locked
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.615 r  SevenSegmentDisplay/slowClockCounter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.615    SevenSegmentDisplay/slowClockCounter[15]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.044ns (2.400%)  route 1.789ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.188     1.833    LightSensor/SR[0]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.044ns (2.400%)  route 1.789ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.188     1.833    LightSensor/SR[0]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.044ns (2.400%)  route 1.789ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.188     1.833    LightSensor/SR[0]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.044ns (2.303%)  route 1.867ns (97.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.266     1.911    SevenSegmentDisplay/SR[0]
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.044ns (2.303%)  route 1.867ns (97.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.266     1.911    SevenSegmentDisplay/SR[0]
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.044ns (2.277%)  route 1.889ns (97.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.288     1.933    SevenSegmentDisplay/SR[0]
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.044ns (2.277%)  route 1.889ns (97.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.288     1.933    SevenSegmentDisplay/SR[0]
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.044ns (2.277%)  route 1.889ns (97.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.288     1.933    SevenSegmentDisplay/SR[0]
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.044ns (2.277%)  route 1.889ns (97.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.288     1.933    SevenSegmentDisplay/SR[0]
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 0.152ns (3.274%)  route 4.490ns (96.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          1.018     4.642    SevenSegmentDisplay/SR[0]
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 0.152ns (3.274%)  route 4.490ns (96.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          1.018     4.642    SevenSegmentDisplay/SR[0]
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 0.152ns (3.274%)  route 4.490ns (96.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          1.018     4.642    SevenSegmentDisplay/SR[0]
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y51         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.152ns (3.376%)  route 4.350ns (96.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.878     4.502    SevenSegmentDisplay/SR[0]
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.152ns (3.376%)  route 4.350ns (96.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.878     4.502    SevenSegmentDisplay/SR[0]
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.152ns (3.376%)  route 4.350ns (96.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.878     4.502    SevenSegmentDisplay/SR[0]
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 0.152ns (3.376%)  route 4.350ns (96.624%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.878     4.502    SevenSegmentDisplay/SR[0]
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.438    -1.558    SevenSegmentDisplay/clk_out1
    SLICE_X43Y50         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 0.152ns (3.386%)  route 4.337ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.865     4.489    SevenSegmentDisplay/SR[0]
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    -1.547    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 0.152ns (3.386%)  route 4.337ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.865     4.489    SevenSegmentDisplay/SR[0]
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    -1.547    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 0.152ns (3.386%)  route 4.337ns (96.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           3.472     3.472    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.152     3.624 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.865     4.489    SevenSegmentDisplay/SR[0]
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    -1.547    SevenSegmentDisplay/clk_out1
    SLICE_X43Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.045ns (2.787%)  route 1.570ns (97.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.570     1.570    SevenSegmentDisplay/locked
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.615 r  SevenSegmentDisplay/slowClockCounter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.615    SevenSegmentDisplay/slowClockCounter[15]_i_1_n_0
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X42Y49         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.044ns (2.400%)  route 1.789ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.188     1.833    LightSensor/SR[0]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.044ns (2.400%)  route 1.789ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.188     1.833    LightSensor/SR[0]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.044ns (2.400%)  route 1.789ns (97.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.188     1.833    LightSensor/SR[0]
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    LightSensor/clk_out1
    SLICE_X36Y47         FDRE                                         r  LightSensor/serial_clk_reg/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.044ns (2.303%)  route 1.867ns (97.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.266     1.911    SevenSegmentDisplay/SR[0]
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.044ns (2.303%)  route 1.867ns (97.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.266     1.911    SevenSegmentDisplay/SR[0]
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.833    -0.857    SevenSegmentDisplay/clk_out1
    SLICE_X43Y46         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.044ns (2.277%)  route 1.889ns (97.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.288     1.933    SevenSegmentDisplay/SR[0]
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.044ns (2.277%)  route 1.889ns (97.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.288     1.933    SevenSegmentDisplay/SR[0]
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.044ns (2.277%)  route 1.889ns (97.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.288     1.933    SevenSegmentDisplay/SR[0]
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.044ns (2.277%)  route 1.889ns (97.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=9, routed)           1.601     1.601    SevenSegmentDisplay/locked
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.044     1.645 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=20, routed)          0.288     1.933    SevenSegmentDisplay/SR[0]
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -0.856    SevenSegmentDisplay/clk_out1
    SLICE_X43Y48         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C





