

================================================================
== Vitis HLS Report for 'syr2k'
================================================================
* Date:           Tue Feb 27 22:16:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  27.457 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13529|    99289|  0.371 ms|  2.726 ms|  13530|  99290|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max   |  min |  max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+
        |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160                   |syr2k_Pipeline_VITIS_LOOP_48_2                   |       17|      257|   0.392 us|  5.928 us|    17|   257|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170   |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4   |      322|     5442|   8.841 us|  0.149 ms|   322|  5442|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183                  |syr2k_Pipeline_VITIS_LOOP_48_21                  |       32|      272|   0.738 us|  6.274 us|    32|   272|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42  |      642|     5762|  17.627 us|  0.158 ms|   642|  5762|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206                  |syr2k_Pipeline_VITIS_LOOP_48_23                  |       47|      287|   1.084 us|  6.620 us|    47|   287|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44  |      962|     6082|  26.414 us|  0.167 ms|   962|  6082|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229                  |syr2k_Pipeline_VITIS_LOOP_48_25                  |       62|      302|   1.430 us|  6.966 us|    62|   302|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46  |     1282|     6402|  35.200 us|  0.176 ms|  1282|  6402|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1  |    13528|    99288|  3382 ~ 24822|          -|          -|     4|        no|
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      89|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     6|    3772|    7638|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     775|    -|
|Register         |        -|     -|     306|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    4078|    8502|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|  240|   424|    0|
    |fadd_32ns_32ns_32_2_no_dsp_1_U70                            |fadd_32ns_32ns_32_2_no_dsp_1                     |        0|   0|  128|   375|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U69                           |fmul_32ns_32ns_32_2_max_dsp_1                    |        0|   3|  128|   135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U71                           |fmul_32ns_32ns_32_2_max_dsp_1                    |        0|   3|  128|   135|    0|
    |gmem_m_axi_U                                                |gmem_m_axi                                       |        0|   0|  710|  1276|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160                   |syr2k_Pipeline_VITIS_LOOP_48_2                   |        0|   0|  119|   277|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183                  |syr2k_Pipeline_VITIS_LOOP_48_21                  |        0|   0|  119|   277|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206                  |syr2k_Pipeline_VITIS_LOOP_48_23                  |        0|   0|  119|   277|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229                  |syr2k_Pipeline_VITIS_LOOP_48_25                  |        0|   0|  120|   277|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170   |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4   |        0|   0|  490|  1046|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42  |        0|   0|  490|  1046|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44  |        0|   0|  490|  1046|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46  |        0|   0|  491|  1047|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                       |                                                 |        0|   6| 3772|  7638|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_303_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln46_2_fu_355_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln46_3_fu_394_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln46_4_fu_433_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln46_fu_297_p2    |         +|   0|  0|  13|           5|           3|
    |or_ln50_1_fu_378_p2   |        or|   0|  0|   8|           8|           6|
    |or_ln50_2_fu_417_p2   |        or|   0|  0|   8|           8|           6|
    |or_ln50_fu_338_p2     |        or|   0|  0|   8|           8|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  89|          49|          32|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  86|         18|    1|         18|
    |gmem_ARADDR          |  37|          9|   64|        576|
    |gmem_ARLEN           |  37|          9|   32|        288|
    |gmem_ARVALID         |  37|          9|    1|          9|
    |gmem_AWADDR          |  37|          9|   64|        576|
    |gmem_AWLEN           |  37|          9|   32|        288|
    |gmem_AWVALID         |  37|          9|    1|          9|
    |gmem_BREADY          |  37|          9|    1|          9|
    |gmem_RREADY          |  37|          9|    1|          9|
    |gmem_WDATA           |  37|          9|   32|        288|
    |gmem_WSTRB           |  37|          9|    4|         36|
    |gmem_WVALID          |  37|          9|    1|          9|
    |grp_fu_625_ce        |  37|          9|    1|          9|
    |grp_fu_625_p0        |  37|          9|   32|        288|
    |grp_fu_625_p1        |  37|          9|   32|        288|
    |grp_fu_629_ce        |  21|          5|    1|          5|
    |grp_fu_629_p0        |  21|          5|   32|        160|
    |grp_fu_629_p1        |  21|          5|   32|        160|
    |grp_fu_633_ce        |  21|          5|    1|          5|
    |grp_fu_633_p0        |  21|          5|   32|        160|
    |grp_fu_633_p1        |  21|          5|   32|        160|
    |i_fu_126             |   9|          2|    5|         10|
    |indvars_iv73_fu_110  |   9|          2|    5|         10|
    |indvars_iv75_fu_114  |   9|          2|    5|         10|
    |indvars_iv77_fu_118  |   9|          2|    5|         10|
    |indvars_iv79_fu_122  |   9|          2|    5|         10|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 775|        184|  454|       3400|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |A_read_reg_523                                                           |  64|   0|   64|          0|
    |B_read_reg_515                                                           |  64|   0|   64|          0|
    |C_read_reg_503                                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                                |  17|   0|   17|          0|
    |empty_37_reg_541                                                         |   4|   0|    4|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start_reg                   |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start_reg   |   1|   0|    1|          0|
    |i_fu_126                                                                 |   5|   0|    5|          0|
    |indvars_iv73_fu_110                                                      |   5|   0|    5|          0|
    |indvars_iv73_load_reg_603                                                |   5|   0|    5|          0|
    |indvars_iv75_fu_114                                                      |   5|   0|    5|          0|
    |indvars_iv75_load_reg_581                                                |   5|   0|    5|          0|
    |indvars_iv77_fu_118                                                      |   5|   0|    5|          0|
    |indvars_iv77_load_reg_553                                                |   5|   0|    5|          0|
    |indvars_iv79_fu_122                                                      |   5|   0|    5|          0|
    |indvars_iv79_load_reg_534                                                |   5|   0|    5|          0|
    |or_ln50_1_reg_588                                                        |   3|   0|    8|          5|
    |or_ln50_2_reg_610                                                        |   2|   0|    8|          6|
    |or_ln50_reg_566                                                          |   3|   0|    8|          5|
    |shl_ln50_4_reg_560                                                       |   4|   0|    8|          4|
    |tmp_10_reg_620                                                           |   5|   0|    9|          4|
    |tmp_2_reg_548                                                            |   5|   0|    9|          4|
    |tmp_3_reg_571                                                            |   3|   0|    4|          1|
    |tmp_6_reg_576                                                            |   5|   0|    9|          4|
    |tmp_8_reg_598                                                            |   5|   0|    9|          4|
    |tmp_9_reg_593                                                            |   3|   0|    4|          1|
    |tmp_s_reg_615                                                            |   2|   0|    4|          2|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 306|   0|  346|         40|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|alpha                  |   in|   32|     ap_none|         alpha|        scalar|
|beta                   |   in|   32|     ap_none|          beta|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv73 = alloca i32 1"   --->   Operation 18 'alloca' 'indvars_iv73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv75 = alloca i32 1"   --->   Operation 19 'alloca' 'indvars_iv75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv77 = alloca i32 1"   --->   Operation 20 'alloca' 'indvars_iv77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv79 = alloca i32 1"   --->   Operation 21 'alloca' 'indvars_iv79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [syr2k_no_taffo.c:20]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta" [syr2k_no_taffo.c:20]   --->   Operation 36 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha" [syr2k_no_taffo.c:20]   --->   Operation 37 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C" [syr2k_no_taffo.c:20]   --->   Operation 38 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B" [syr2k_no_taffo.c:20]   --->   Operation 39 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A" [syr2k_no_taffo.c:20]   --->   Operation 40 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 0, i5 %i" [syr2k_no_taffo.c:46]   --->   Operation 41 'store' 'store_ln46' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 1, i5 %indvars_iv79" [syr2k_no_taffo.c:46]   --->   Operation 42 'store' 'store_ln46' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 43 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 2, i5 %indvars_iv77" [syr2k_no_taffo.c:46]   --->   Operation 43 'store' 'store_ln46' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 44 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 3, i5 %indvars_iv75" [syr2k_no_taffo.c:46]   --->   Operation 44 'store' 'store_ln46' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 45 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 4, i5 %indvars_iv73" [syr2k_no_taffo.c:46]   --->   Operation 45 'store' 'store_ln46' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln46 = br void %VITIS_LOOP_48_2" [syr2k_no_taffo.c:46]   --->   Operation 46 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 47 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4" [syr2k_no_taffo.c:46]   --->   Operation 48 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp, void %VITIS_LOOP_48_2.split, void %for.end45" [syr2k_no_taffo.c:46]   --->   Operation 50 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvars_iv79_load = load i5 %indvars_iv79" [syr2k_no_taffo.c:46]   --->   Operation 51 'load' 'indvars_iv79_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_37 = trunc i5 %i_1"   --->   Operation 52 'trunc' 'empty_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.81ns)   --->   "%call_ln46 = call void @syr2k_Pipeline_VITIS_LOOP_48_2, i32 %gmem, i5 %indvars_iv79_load, i4 %empty_37, i64 %C_read, i32 %beta_read" [syr2k_no_taffo.c:46]   --->   Operation 53 'call' 'call_ln46' <Predicate = (!tmp)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (1.09ns)   --->   "%add_ln46 = add i5 %i_1, i5 4" [syr2k_no_taffo.c:46]   --->   Operation 54 'add' 'add_ln46' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.09ns)   --->   "%add_ln46_1 = add i5 %indvars_iv79_load, i5 4" [syr2k_no_taffo.c:46]   --->   Operation 55 'add' 'add_ln46_1' <Predicate = (!tmp)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 %add_ln46, i5 %i" [syr2k_no_taffo.c:46]   --->   Operation 56 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 0.84>
ST_2 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 %add_ln46_1, i5 %indvars_iv79" [syr2k_no_taffo.c:46]   --->   Operation 57 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 0.84>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [syr2k_no_taffo.c:64]   --->   Operation 58 'ret' 'ret_ln64' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln46 = call void @syr2k_Pipeline_VITIS_LOOP_48_2, i32 %gmem, i5 %indvars_iv79_load, i4 %empty_37, i64 %C_read, i32 %beta_read" [syr2k_no_taffo.c:46]   --->   Operation 59 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv79_load, i4 0" [syr2k_no_taffo.c:52]   --->   Operation 60 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (3.31ns)   --->   "%call_ln20 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, i32 %gmem, i4 %empty_37, i64 %B_read, i64 %A_read, i5 %indvars_iv79_load, i9 %tmp_2, i32 %alpha_read, i64 %C_read" [syr2k_no_taffo.c:20]   --->   Operation 61 'call' 'call_ln20' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln20 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, i32 %gmem, i4 %empty_37, i64 %B_read, i64 %A_read, i5 %indvars_iv79_load, i9 %tmp_2, i32 %alpha_read, i64 %C_read" [syr2k_no_taffo.c:20]   --->   Operation 62 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.94>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%indvars_iv77_load = load i5 %indvars_iv77" [syr2k_no_taffo.c:46]   --->   Operation 63 'load' 'indvars_iv77_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln50_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_37, i4 0" [syr2k_no_taffo.c:50]   --->   Operation 64 'bitconcatenate' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln50 = or i8 %shl_ln50_4, i8 16" [syr2k_no_taffo.c:50]   --->   Operation 65 'or' 'or_ln50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (1.81ns)   --->   "%call_ln46 = call void @syr2k_Pipeline_VITIS_LOOP_48_21, i32 %gmem, i5 %indvars_iv77_load, i8 %or_ln50, i64 %C_read, i32 %beta_read" [syr2k_no_taffo.c:46]   --->   Operation 66 'call' 'call_ln46' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %or_ln50, i32 4, i32 7" [syr2k_no_taffo.c:50]   --->   Operation 67 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.09ns)   --->   "%add_ln46_2 = add i5 %indvars_iv77_load, i5 4" [syr2k_no_taffo.c:46]   --->   Operation 68 'add' 'add_ln46_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 %add_ln46_2, i5 %indvars_iv77" [syr2k_no_taffo.c:46]   --->   Operation 69 'store' 'store_ln46' <Predicate = true> <Delay = 0.84>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln46 = call void @syr2k_Pipeline_VITIS_LOOP_48_21, i32 %gmem, i5 %indvars_iv77_load, i8 %or_ln50, i64 %C_read, i32 %beta_read" [syr2k_no_taffo.c:46]   --->   Operation 70 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv77_load, i4 0" [syr2k_no_taffo.c:52]   --->   Operation 71 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [2/2] (3.31ns)   --->   "%call_ln50 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42, i32 %gmem, i4 %tmp_3, i64 %B_read, i64 %A_read, i5 %indvars_iv77_load, i9 %tmp_6, i32 %alpha_read, i64 %C_read" [syr2k_no_taffo.c:50]   --->   Operation 72 'call' 'call_ln50' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln50 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42, i32 %gmem, i4 %tmp_3, i64 %B_read, i64 %A_read, i5 %indvars_iv77_load, i9 %tmp_6, i32 %alpha_read, i64 %C_read" [syr2k_no_taffo.c:50]   --->   Operation 73 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.94>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%indvars_iv75_load = load i5 %indvars_iv75" [syr2k_no_taffo.c:46]   --->   Operation 74 'load' 'indvars_iv75_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln50_1 = or i8 %shl_ln50_4, i8 32" [syr2k_no_taffo.c:50]   --->   Operation 75 'or' 'or_ln50_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [2/2] (1.81ns)   --->   "%call_ln46 = call void @syr2k_Pipeline_VITIS_LOOP_48_23, i32 %gmem, i5 %indvars_iv75_load, i8 %or_ln50_1, i64 %C_read, i32 %beta_read" [syr2k_no_taffo.c:46]   --->   Operation 76 'call' 'call_ln46' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %or_ln50_1, i32 4, i32 7" [syr2k_no_taffo.c:50]   --->   Operation 77 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (1.09ns)   --->   "%add_ln46_3 = add i5 %indvars_iv75_load, i5 4" [syr2k_no_taffo.c:46]   --->   Operation 78 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 %add_ln46_3, i5 %indvars_iv75" [syr2k_no_taffo.c:46]   --->   Operation 79 'store' 'store_ln46' <Predicate = true> <Delay = 0.84>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln46 = call void @syr2k_Pipeline_VITIS_LOOP_48_23, i32 %gmem, i5 %indvars_iv75_load, i8 %or_ln50_1, i64 %C_read, i32 %beta_read" [syr2k_no_taffo.c:46]   --->   Operation 80 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv75_load, i4 0" [syr2k_no_taffo.c:52]   --->   Operation 81 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [2/2] (3.31ns)   --->   "%call_ln50 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44, i32 %gmem, i4 %tmp_9, i64 %B_read, i64 %A_read, i5 %indvars_iv75_load, i9 %tmp_8, i32 %alpha_read, i64 %C_read" [syr2k_no_taffo.c:50]   --->   Operation 82 'call' 'call_ln50' <Predicate = true> <Delay = 3.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln50 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44, i32 %gmem, i4 %tmp_9, i64 %B_read, i64 %A_read, i5 %indvars_iv75_load, i9 %tmp_8, i32 %alpha_read, i64 %C_read" [syr2k_no_taffo.c:50]   --->   Operation 83 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.94>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%indvars_iv73_load = load i5 %indvars_iv73" [syr2k_no_taffo.c:46]   --->   Operation 84 'load' 'indvars_iv73_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln50_2 = or i8 %shl_ln50_4, i8 48" [syr2k_no_taffo.c:50]   --->   Operation 85 'or' 'or_ln50_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [2/2] (1.81ns)   --->   "%call_ln46 = call void @syr2k_Pipeline_VITIS_LOOP_48_25, i32 %gmem, i5 %indvars_iv73_load, i8 %or_ln50_2, i64 %C_read, i32 %beta_read" [syr2k_no_taffo.c:46]   --->   Operation 86 'call' 'call_ln46' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %or_ln50_2, i32 4, i32 7" [syr2k_no_taffo.c:50]   --->   Operation 87 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (1.09ns)   --->   "%add_ln46_4 = add i5 %indvars_iv73_load, i5 4" [syr2k_no_taffo.c:46]   --->   Operation 88 'add' 'add_ln46_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.84ns)   --->   "%store_ln46 = store i5 %add_ln46_4, i5 %indvars_iv73" [syr2k_no_taffo.c:46]   --->   Operation 89 'store' 'store_ln46' <Predicate = true> <Delay = 0.84>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln46 = call void @syr2k_Pipeline_VITIS_LOOP_48_25, i32 %gmem, i5 %indvars_iv73_load, i8 %or_ln50_2, i64 %C_read, i32 %beta_read" [syr2k_no_taffo.c:46]   --->   Operation 90 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.43>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv73_load, i4 0" [syr2k_no_taffo.c:52]   --->   Operation 91 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [2/2] (3.43ns)   --->   "%call_ln50 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46, i32 %gmem, i4 %tmp_s, i64 %B_read, i64 %A_read, i9 %tmp_10, i5 %indvars_iv73_load, i32 %alpha_read, i64 %C_read" [syr2k_no_taffo.c:50]   --->   Operation 92 'call' 'call_ln50' <Predicate = true> <Delay = 3.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [syr2k_no_taffo.c:41]   --->   Operation 93 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln50 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46, i32 %gmem, i4 %tmp_s, i64 %B_read, i64 %A_read, i9 %tmp_10, i5 %indvars_iv73_load, i32 %alpha_read, i64 %C_read" [syr2k_no_taffo.c:50]   --->   Operation 94 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln46 = br void %VITIS_LOOP_48_2" [syr2k_no_taffo.c:46]   --->   Operation 95 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv73       (alloca           ) [ 011111111111111111]
indvars_iv75       (alloca           ) [ 011111111111111111]
indvars_iv77       (alloca           ) [ 011111111111111111]
indvars_iv79       (alloca           ) [ 011111111111111111]
i                  (alloca           ) [ 011111111111111111]
spectopmodule_ln20 (spectopmodule    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
beta_read          (read             ) [ 001111111111111111]
alpha_read         (read             ) [ 001111111111111111]
C_read             (read             ) [ 001111111111111111]
B_read             (read             ) [ 001111111111111111]
A_read             (read             ) [ 001111111111111111]
store_ln46         (store            ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
br_ln46            (br               ) [ 000000000000000000]
i_1                (load             ) [ 000000000000000000]
tmp                (bitselect        ) [ 001111111111111111]
empty              (speclooptripcount) [ 000000000000000000]
br_ln46            (br               ) [ 000000000000000000]
indvars_iv79_load  (load             ) [ 000111000000000000]
empty_37           (trunc            ) [ 000111100000000000]
add_ln46           (add              ) [ 000000000000000000]
add_ln46_1         (add              ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
ret_ln64           (ret              ) [ 000000000000000000]
call_ln46          (call             ) [ 000000000000000000]
tmp_2              (bitconcatenate   ) [ 000001000000000000]
call_ln20          (call             ) [ 000000000000000000]
indvars_iv77_load  (load             ) [ 000000011100000000]
shl_ln50_4         (bitconcatenate   ) [ 000000011111111000]
or_ln50            (or               ) [ 000000010000000000]
tmp_3              (partselect       ) [ 000000011100000000]
add_ln46_2         (add              ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
call_ln46          (call             ) [ 000000000000000000]
tmp_6              (bitconcatenate   ) [ 000000000100000000]
call_ln50          (call             ) [ 000000000000000000]
indvars_iv75_load  (load             ) [ 000000000001110000]
or_ln50_1          (or               ) [ 000000000001000000]
tmp_9              (partselect       ) [ 000000000001110000]
add_ln46_3         (add              ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
call_ln46          (call             ) [ 000000000000000000]
tmp_8              (bitconcatenate   ) [ 000000000000010000]
call_ln50          (call             ) [ 000000000000000000]
indvars_iv73_load  (load             ) [ 000000000000000111]
or_ln50_2          (or               ) [ 000000000000000100]
tmp_s              (partselect       ) [ 000000000000000111]
add_ln46_4         (add              ) [ 000000000000000000]
store_ln46         (store            ) [ 000000000000000000]
call_ln46          (call             ) [ 000000000000000000]
tmp_10             (bitconcatenate   ) [ 000000000000000001]
specloopname_ln41  (specloopname     ) [ 000000000000000000]
call_ln50          (call             ) [ 000000000000000000]
br_ln46            (br               ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alpha">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="beta">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_48_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_48_21"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_48_23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_48_25"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="indvars_iv73_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv73/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvars_iv75_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv75/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvars_iv77_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv77/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvars_iv79_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv79/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="beta_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="alpha_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="C_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="B_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="A_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="64" slack="1"/>
<pin id="166" dir="0" index="5" bw="32" slack="1"/>
<pin id="167" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="2"/>
<pin id="174" dir="0" index="3" bw="64" slack="3"/>
<pin id="175" dir="0" index="4" bw="64" slack="3"/>
<pin id="176" dir="0" index="5" bw="5" slack="2"/>
<pin id="177" dir="0" index="6" bw="9" slack="0"/>
<pin id="178" dir="0" index="7" bw="32" slack="3"/>
<pin id="179" dir="0" index="8" bw="64" slack="3"/>
<pin id="180" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="0" index="3" bw="8" slack="0"/>
<pin id="188" dir="0" index="4" bw="64" slack="5"/>
<pin id="189" dir="0" index="5" bw="32" slack="5"/>
<pin id="190" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="2"/>
<pin id="197" dir="0" index="3" bw="64" slack="7"/>
<pin id="198" dir="0" index="4" bw="64" slack="7"/>
<pin id="199" dir="0" index="5" bw="5" slack="2"/>
<pin id="200" dir="0" index="6" bw="9" slack="0"/>
<pin id="201" dir="0" index="7" bw="32" slack="7"/>
<pin id="202" dir="0" index="8" bw="64" slack="7"/>
<pin id="203" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="8" slack="0"/>
<pin id="211" dir="0" index="4" bw="64" slack="9"/>
<pin id="212" dir="0" index="5" bw="32" slack="9"/>
<pin id="213" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="2"/>
<pin id="220" dir="0" index="3" bw="64" slack="11"/>
<pin id="221" dir="0" index="4" bw="64" slack="11"/>
<pin id="222" dir="0" index="5" bw="5" slack="2"/>
<pin id="223" dir="0" index="6" bw="9" slack="0"/>
<pin id="224" dir="0" index="7" bw="32" slack="11"/>
<pin id="225" dir="0" index="8" bw="64" slack="11"/>
<pin id="226" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="0" index="3" bw="8" slack="0"/>
<pin id="234" dir="0" index="4" bw="64" slack="13"/>
<pin id="235" dir="0" index="5" bw="32" slack="13"/>
<pin id="236" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/14 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="2"/>
<pin id="243" dir="0" index="3" bw="64" slack="15"/>
<pin id="244" dir="0" index="4" bw="64" slack="15"/>
<pin id="245" dir="0" index="5" bw="9" slack="0"/>
<pin id="246" dir="0" index="6" bw="5" slack="2"/>
<pin id="247" dir="0" index="7" bw="32" slack="15"/>
<pin id="248" dir="0" index="8" bw="64" slack="15"/>
<pin id="249" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/16 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln46_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln46_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln46_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln46_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln46_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_1_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="1"/>
<pin id="279" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="indvars_iv79_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv79_load/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_37_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln46_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln46_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln46_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="1"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln46_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="2"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="indvars_iv77_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="5"/>
<pin id="329" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv77_load/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shl_ln50_4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="4"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln50_4/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln50_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="4" slack="0"/>
<pin id="349" dir="0" index="3" bw="4" slack="0"/>
<pin id="350" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln46_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln46_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="5" slack="5"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="2"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="indvars_iv75_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="9"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv75_load/10 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln50_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="4"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_1/10 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="4" slack="0"/>
<pin id="388" dir="0" index="3" bw="4" slack="0"/>
<pin id="389" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln46_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln46_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="5" slack="0"/>
<pin id="402" dir="0" index="1" bw="5" slack="9"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_8_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="2"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="indvars_iv73_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="13"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv73_load/14 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln50_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="8"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_2/14 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_s_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="0" index="3" bw="4" slack="0"/>
<pin id="428" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln46_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_4/14 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln46_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="13"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/14 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_10_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="2"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="452" class="1005" name="indvars_iv73_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv73 "/>
</bind>
</comp>

<comp id="459" class="1005" name="indvars_iv75_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv75 "/>
</bind>
</comp>

<comp id="466" class="1005" name="indvars_iv77_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv77 "/>
</bind>
</comp>

<comp id="473" class="1005" name="indvars_iv79_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv79 "/>
</bind>
</comp>

<comp id="480" class="1005" name="i_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="487" class="1005" name="beta_read_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="495" class="1005" name="alpha_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="3"/>
<pin id="497" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="503" class="1005" name="C_read_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="B_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="3"/>
<pin id="517" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="523" class="1005" name="A_read_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="3"/>
<pin id="525" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="534" class="1005" name="indvars_iv79_load_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="1"/>
<pin id="536" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv79_load "/>
</bind>
</comp>

<comp id="541" class="1005" name="empty_37_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_2_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="1"/>
<pin id="550" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="553" class="1005" name="indvars_iv77_load_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="1"/>
<pin id="555" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv77_load "/>
</bind>
</comp>

<comp id="560" class="1005" name="shl_ln50_4_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="4"/>
<pin id="562" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="shl_ln50_4 "/>
</bind>
</comp>

<comp id="566" class="1005" name="or_ln50_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln50 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_3_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="2"/>
<pin id="573" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_6_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="1"/>
<pin id="578" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="581" class="1005" name="indvars_iv75_load_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="1"/>
<pin id="583" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv75_load "/>
</bind>
</comp>

<comp id="588" class="1005" name="or_ln50_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln50_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_9_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="2"/>
<pin id="595" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_8_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="1"/>
<pin id="600" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="603" class="1005" name="indvars_iv73_load_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv73_load "/>
</bind>
</comp>

<comp id="610" class="1005" name="or_ln50_2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln50_2 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_s_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="2"/>
<pin id="617" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_10_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="1"/>
<pin id="622" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="627" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="628" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/10 mul/11 mul1/12 mul3/13 mul4_1/10 mul15_1/11 mul20_1/12 mul30_1/13 mul4_2/10 mul15_2/11 mul20_2/12 mul30_2/13 mul4_3/10 mul15_3/11 mul20_3/12 mul30_3/13 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="631" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="632" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/14 add1/15 add31_1/14 add36_1/15 add31_2/14 add36_2/15 add31_3/14 add36_3/15 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="635" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="636" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/12 mul25_1/12 mul25_2/12 mul25_3/12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="168"><net_src comp="74" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="181"><net_src comp="80" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="191"><net_src comp="86" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="204"><net_src comp="92" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="214"><net_src comp="96" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="227"><net_src comp="98" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="237"><net_src comp="102" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="250"><net_src comp="104" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="62" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="295"><net_src comp="277" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="301"><net_src comp="277" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="288" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="297" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="303" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="76" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="78" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="170" pin=6"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="336"><net_src comp="82" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="84" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="2"/><net_sink comp="183" pin=3"/></net>

<net id="351"><net_src comp="88" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="338" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="90" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="327" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="64" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="76" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="3"/><net_sink comp="193" pin=6"/></net>

<net id="377"><net_src comp="374" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="382"><net_src comp="94" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="383"><net_src comp="378" pin="2"/><net_sink comp="206" pin=3"/></net>

<net id="390"><net_src comp="88" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="90" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="398"><net_src comp="374" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="64" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="412"><net_src comp="405" pin="3"/><net_sink comp="216" pin=6"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="421"><net_src comp="100" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="422"><net_src comp="417" pin="2"/><net_sink comp="229" pin=3"/></net>

<net id="429"><net_src comp="88" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="90" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="437"><net_src comp="413" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="78" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="451"><net_src comp="444" pin="3"/><net_sink comp="239" pin=5"/></net>

<net id="455"><net_src comp="110" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="458"><net_src comp="452" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="462"><net_src comp="114" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="469"><net_src comp="118" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="476"><net_src comp="122" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="483"><net_src comp="126" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="490"><net_src comp="130" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="160" pin=5"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="183" pin=5"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="206" pin=5"/></net>

<net id="494"><net_src comp="487" pin="1"/><net_sink comp="229" pin=5"/></net>

<net id="498"><net_src comp="136" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="170" pin=7"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="193" pin=7"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="502"><net_src comp="495" pin="1"/><net_sink comp="239" pin=7"/></net>

<net id="506"><net_src comp="142" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="170" pin=8"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="193" pin=8"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="216" pin=8"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="514"><net_src comp="503" pin="1"/><net_sink comp="239" pin=8"/></net>

<net id="518"><net_src comp="148" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="193" pin=3"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="522"><net_src comp="515" pin="1"/><net_sink comp="239" pin=3"/></net>

<net id="526"><net_src comp="154" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="193" pin=4"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="537"><net_src comp="288" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="544"><net_src comp="292" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="547"><net_src comp="541" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="551"><net_src comp="319" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="556"><net_src comp="327" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="193" pin=5"/></net>

<net id="563"><net_src comp="331" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="569"><net_src comp="338" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="183" pin=3"/></net>

<net id="574"><net_src comp="345" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="579"><net_src comp="366" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="193" pin=6"/></net>

<net id="584"><net_src comp="374" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="216" pin=5"/></net>

<net id="591"><net_src comp="378" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="596"><net_src comp="384" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="601"><net_src comp="405" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="216" pin=6"/></net>

<net id="606"><net_src comp="413" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="239" pin=6"/></net>

<net id="613"><net_src comp="417" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="618"><net_src comp="423" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="623"><net_src comp="444" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="239" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
 - Input state : 
	Port: syr2k : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: syr2k : A | {1 }
	Port: syr2k : B | {1 }
	Port: syr2k : C | {1 }
	Port: syr2k : alpha | {1 }
	Port: syr2k : beta | {1 }
  - Chain level:
	State 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
	State 2
		tmp : 1
		br_ln46 : 2
		empty_37 : 1
		call_ln46 : 2
		add_ln46 : 1
		add_ln46_1 : 1
		store_ln46 : 2
		store_ln46 : 2
	State 3
	State 4
		call_ln20 : 1
	State 5
	State 6
		or_ln50 : 1
		call_ln46 : 1
		tmp_3 : 1
		add_ln46_2 : 1
		store_ln46 : 2
	State 7
	State 8
		call_ln50 : 1
	State 9
	State 10
		add_ln46_3 : 1
		store_ln46 : 2
	State 11
	State 12
		call_ln50 : 1
	State 13
	State 14
		add_ln46_4 : 1
		store_ln46 : 2
	State 15
	State 16
		call_ln50 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160         |    3    | 1.70214 |   261   |   237   |
|          |  grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170 |    6    | 5.21957 |   979   |   1426  |
|          |         grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183         |    3    | 1.70214 |   261   |   237   |
|   call   | grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193 |    6    | 5.21957 |   979   |   1426  |
|          |         grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206         |    3    | 1.70214 |   261   |   237   |
|          | grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216 |    6    | 5.21957 |   979   |   1426  |
|          |         grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229         |    3    | 1.70214 |   262   |   237   |
|          | grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239 |    6    | 5.21957 |   980   |   1427  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                         grp_fu_625                         |    3    |    0    |   128   |   135   |
|          |                         grp_fu_633                         |    3    |    0    |   128   |   135   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                         grp_fu_629                         |    0    |    0    |   128   |   375   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                       add_ln46_fu_297                      |    0    |    0    |    0    |    13   |
|          |                      add_ln46_1_fu_303                     |    0    |    0    |    0    |    13   |
|    add   |                      add_ln46_2_fu_355                     |    0    |    0    |    0    |    13   |
|          |                      add_ln46_3_fu_394                     |    0    |    0    |    0    |    13   |
|          |                      add_ln46_4_fu_433                     |    0    |    0    |    0    |    13   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                    beta_read_read_fu_130                   |    0    |    0    |    0    |    0    |
|          |                   alpha_read_read_fu_136                   |    0    |    0    |    0    |    0    |
|   read   |                     C_read_read_fu_142                     |    0    |    0    |    0    |    0    |
|          |                     B_read_read_fu_148                     |    0    |    0    |    0    |    0    |
|          |                     A_read_read_fu_154                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                         tmp_fu_280                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                       empty_37_fu_292                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                        tmp_2_fu_319                        |    0    |    0    |    0    |    0    |
|          |                      shl_ln50_4_fu_331                     |    0    |    0    |    0    |    0    |
|bitconcatenate|                        tmp_6_fu_366                        |    0    |    0    |    0    |    0    |
|          |                        tmp_8_fu_405                        |    0    |    0    |    0    |    0    |
|          |                        tmp_10_fu_444                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                       or_ln50_fu_338                       |    0    |    0    |    0    |    0    |
|    or    |                      or_ln50_1_fu_378                      |    0    |    0    |    0    |    0    |
|          |                      or_ln50_2_fu_417                      |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                        tmp_3_fu_345                        |    0    |    0    |    0    |    0    |
|partselect|                        tmp_9_fu_384                        |    0    |    0    |    0    |    0    |
|          |                        tmp_s_fu_423                        |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |    42   | 27.6869 |   5346  |   7363  |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      A_read_reg_523     |   64   |
|      B_read_reg_515     |   64   |
|      C_read_reg_503     |   64   |
|    alpha_read_reg_495   |   32   |
|    beta_read_reg_487    |   32   |
|     empty_37_reg_541    |    4   |
|        i_reg_480        |    5   |
|indvars_iv73_load_reg_603|    5   |
|   indvars_iv73_reg_452  |    5   |
|indvars_iv75_load_reg_581|    5   |
|   indvars_iv75_reg_459  |    5   |
|indvars_iv77_load_reg_553|    5   |
|   indvars_iv77_reg_466  |    5   |
|indvars_iv79_load_reg_534|    5   |
|   indvars_iv79_reg_473  |    5   |
|    or_ln50_1_reg_588    |    8   |
|    or_ln50_2_reg_610    |    8   |
|     or_ln50_reg_566     |    8   |
|    shl_ln50_4_reg_560   |    8   |
|      tmp_10_reg_620     |    9   |
|      tmp_2_reg_548      |    9   |
|      tmp_3_reg_571      |    4   |
|      tmp_6_reg_576      |    9   |
|      tmp_8_reg_598      |    9   |
|      tmp_9_reg_593      |    4   |
|      tmp_s_reg_615      |    4   |
+-------------------------+--------+
|          Total          |   385  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|          grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160         |  p2  |   2  |   5  |   10   ||    9    |
|          grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160         |  p3  |   2  |   4  |    8   ||    9    |
|  grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170 |  p6  |   2  |   9  |   18   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183         |  p2  |   2  |   5  |   10   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183         |  p3  |   2  |   8  |   16   ||    9    |
| grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193 |  p6  |   2  |   9  |   18   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206         |  p2  |   2  |   5  |   10   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206         |  p3  |   2  |   8  |   16   ||    9    |
| grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216 |  p6  |   2  |   9  |   18   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229         |  p2  |   2  |   5  |   10   ||    9    |
|         grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229         |  p3  |   2  |   8  |   16   ||    9    |
| grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239 |  p5  |   2  |   9  |   18   ||    9    |
|------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                           |      |      |      |   168  ||  10.128 ||   108   |
|------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   42   |   27   |  5346  |  7363  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   108  |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   42   |   37   |  5731  |  7471  |
+-----------+--------+--------+--------+--------+
