<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - ABS,X and (ZP),Y dummy read test ROM</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">ABS,X and (ZP),Y dummy read test ROM</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=3&amp;t=3966">http://forums.nesdev.com/viewtopic.php?f=3&amp;t=3966</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>blargg</b> [ Thu Mar 13, 2008 1:58 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>ABS,X and (ZP),Y dummy read test ROM</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I put together a test ROM to verify the addressing modes which have dummy reads. It tests STA and LDA with modes (ZP,X), (ZP),Y and ABS,X. Dummy reads are made for the following cases:
<br />
<br />STA ABS,X or (ZP),Y
<br />LDA ABS,X or (ZP),Y when carry is generated from low byte
<br />
<br />The dummy read is at (ABS &amp; 0xFF00) | ((ABS + index) &amp; 0xFF). Presumably the same applies to the many other read instructions like ADC, ORA, CMP, etc. 
<br />
<br />Test ROM and full ca65 source code: <a href="http://blargg.parodius.com/temp/cpu_dummy_reads.zip" class="postlink">cpu_dummy_reads.zip</a>

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>hap</b> [ Fri Mar 14, 2008 6:34 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Some other things come to mind, like the timing of these accesses, and RMW instructions write testing (maybe use $2007 for that).

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Bregalad</b> [ Fri Mar 14, 2008 10:00 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Does this means that lda $4016,X won't work (assuming X is #0 for joypad #1 and X is #1 for joypad #2), because it wil do a dummy read and then you'll get only one bits out of two from the serial joypad port ?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>blargg</b> [ Fri Mar 14, 2008 10:36 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">Does this means that lda $4016,X won't work</div><br />It'll work fine since there is no carry generated when the index is added to the low byte of the address. The source code for the test ROM covers it pretty well. I always suggest people read it since it's the final word on what is really being tested.<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">ldx #$22<br />lda $2000,x&nbsp; &nbsp; &nbsp;; no dummy read<br /><br />ldx #$22<br />lda $20E0,x&nbsp; &nbsp; &nbsp;; dummy read from $2002<br />&nbsp; &nbsp;<br />ldx #$22<br />lda $20E2,x&nbsp; &nbsp; &nbsp;; dummy read from $2004<br />&nbsp; &nbsp;<br />ldx #$22<br />lda $3FE0,x&nbsp; &nbsp; &nbsp;; dummy read from $3F02</div><br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">Some other things come to mind, like the timing of these accesses, and RMW instructions write testing (maybe use $2007 for that).</div>
<br />Yes, I want to make a full instruction timing test some time that verifies the timing of every non-opcode access.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Disch</b> [ Fri Mar 14, 2008 10:40 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />LDA $4016,X is fine because it only reads $4016 once (assuming X is zero)
<br />
<br />For read-only ops... the dummy read is only performed when an extra cycle is used (when X crosses a page boundary).
<br />
<br />For write ops like STA... the dummy read is performed every time (which is why STA always takes an extra cycle even if it doesn't cross a page boundary)

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>dvdmth</b> [ Fri Mar 14, 2008 5:55 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />RMW instructions (e.g. ASL $0246, X) will also perform a dummy read regardless of whether or not a page boundary is crossed.  RMW instructions also include the famous "dummy write" where the memory address gets written twice, once with the old value and once with the new value.
<br />
<br />Branch instructions may contain up to two dummy PC reads, depending on where the branch goes and whether a page boundary is crossed.
<br />
<br />JSR has a dummy stack read before anything gets pushed to the stack (no idea why).  All stack pull instructions (PLA, PLP, RTI, and RTS) have a dummy stack read before S is incremented.  Further, RTS has a dummy PC read before the return address is incremented.
<br />
<br />All single-byte instructions have a dummy PC read during the second cycle, at the address of the next instruction.
<br />
<br />The modes Zp,X, Zp,Y, and (Zp,X) all have a dummy read in zero page, at the base address (before X or Y is added).
<br />
<br />BRK's second instruction byte is read in the second cycle of the instruction.
<br />
<br />Remember that a memory access occurs on every clock cycle, so if an instruction takes five cycles, there are five accesses (no more, no less).  Of course, a lot of these dummy reads don't really have any consequence - the only real important ones are the indexed addressing modes and the extra write during RMW instructions.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Bregalad</b> [ Sat Mar 15, 2008 1:46 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Yeah. If (# of cycles the instruction takes - # of bytes the instruction is - #of reads/writes the instruction is supposed to do) is greater than zero, then you get dummy read and writes.
<br />
<br />For example lda [$00],Y takes 2 bytes, is supposed to read $00 and $01, and to read the adress pointed in [$00],Y. So it's supposed to do 5 memory acesses, and the instruction takes 5 cycles, so you know there is no extra read or write. That's easy enough.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Fri Jul 04, 2008 6:32 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />- I didn't get it yet. Like, lda $20E0+22 does a dummy read from $2002, but what data is actually fetched? Garbage?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>blargg</b> [ Fri Jul 04, 2008 7:01 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />A dummy read is simply one whose result is ignored by the CPU; in all other aspects it is a normal read. So a dummy read of $2002 should clear the VBL flag, etc. just as a normal read would.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Sat Jul 05, 2008 4:24 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />So, the accumulator does not change?
<br />
<br />Additionally, there's another problem: in the test rom, there's a lda 3FE0+22 (X indexed), making a dummy read from 3F02. Yes, it is a page cross, but my cpu core takes the <em>effective sum</em>, reading from 3FE0+22 = <strong>4002</strong>, instead of 3FE0. So, should it read from <em>offset&amp;0xFF00 + (offset+X)&amp;0xFF</em> for every page crossing?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>blargg</b> [ Sat Jul 05, 2008 9:01 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Correct for both. If (abs&amp;0xFF)+X &gt; 0xFF, then LDA abs,X makes a dummy read from (abs&amp;0xFF00) | (abs+X)&amp;0xFF, or more simply in an emulator, abs+X-0x100 (since you know it's going to generate a carry in this case, you can just subtract it).
<br />
<br />The accumulator (and flags) does not change. Internally the CPU does a memory access every cycle. In this case, it sees that there was a carry when adding X to the low byte of the address, so it throws away the value read from memory, then increments the high byte of the address and then accesses the correct byte of memory.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Sat Jul 05, 2008 9:03 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />OK, I got it. Thanks a lot. ^_^;;

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Zepper</b> [ Wed Aug 07, 2013 10:57 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: ABS,X and (ZP),Y dummy read test ROM</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />*bump* Could someone update the link for the test ROM, please? ^_^;;

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>tepples</b> [ Wed Aug 07, 2013 11:45 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: ABS,X and (ZP),Y dummy read test ROM</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I would, but applying the mapping from <a href="http://forums.nesdev.com/viewtopic.php?p=107763#p107763" class="postlink">blargg's previous post</a> gives a 404.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Wed Aug 07, 2013 11:47 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: ABS,X and (ZP),Y dummy read test ROM</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Cpow's archived most of the known test roms here (including this one)-<br /><!-- m --><a class="postlink" href="https://github.com/christopherpow/nes-test-roms">https://github.com/christopherpow/nes-test-roms</a><!-- m -->

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>