# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../iq_test.srcs/sources_1/imports/hdl/add_zeros.v" \
"../../../../iq_test.srcs/sources_1/imports/hdl/fir_sync.v" \
"../../../../iq_test.srcs/sources_1/imports/hdl/iq_modulator.v" \
"../../../../iq_test.srcs/sources_1/imports/hdl/up_sample.v" \
"../../../../iq_test.srcs/sim_1/imports/hdl/iq_modulator_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
