This report describes the implementation of an Optimized Pipelined processor
with the MIPS instruction set. The processor is tested both on a computer and an
FPGA, and shown to work well.
