Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys --block-symbol-file --output-directory=/home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_1 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_1
Progress: Adding interrupt_counter_0 [interrupt_counter 1.0]
Progress: Parameterizing module interrupt_counter_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding leds_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_0
Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Progress: Parameterizing module mailbox_simple_0
Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding perf_count_0 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module perf_count_0
Progress: Adding perf_count_1 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module perf_count_1
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system.qsys --synthesis=VHDL --output-directory=/home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_1 [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu_1
Progress: Adding interrupt_counter_0 [interrupt_counter 1.0]
Progress: Parameterizing module interrupt_counter_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding leds_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_0
Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Progress: Parameterizing module mailbox_simple_0
Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Progress: Parameterizing module mutex_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding perf_count_0 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module perf_count_0
Progress: Adding perf_count_1 [altera_avalon_performance_counter 18.1]
Progress: Parameterizing module perf_count_1
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: cpu_0: "soc_system" instantiated altera_nios2_gen2 "cpu_0"
Info: cpu_1: "soc_system" instantiated altera_nios2_gen2 "cpu_1"
Info: interrupt_counter_0: "soc_system" instantiated interrupt_counter "interrupt_counter_0"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=/tmp/alt8397_4642584315114494242.dir/0004_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_4642584315114494242.dir/0004_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds_0: Starting RTL generation for module 'soc_system_leds_0'
Info: leds_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_leds_0 --dir=/tmp/alt8397_4642584315114494242.dir/0005_leds_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_4642584315114494242.dir/0005_leds_0_gen//soc_system_leds_0_component_configuration.pl  --do_build_sim=0  ]
Info: leds_0: Done RTL generation for module 'soc_system_leds_0'
Info: leds_0: "soc_system" instantiated altera_avalon_pio "leds_0"
Info: mailbox_simple_0: "soc_system" instantiated altera_avalon_mailbox_simple "mailbox_simple_0"
Info: mutex_0: Starting RTL generation for module 'soc_system_mutex_0'
Info: mutex_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=soc_system_mutex_0 --dir=/tmp/alt8397_4642584315114494242.dir/0007_mutex_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_4642584315114494242.dir/0007_mutex_0_gen//soc_system_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info: mutex_0: Done RTL generation for module 'soc_system_mutex_0'
Info: mutex_0: "soc_system" instantiated altera_avalon_mutex "mutex_0"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8397_4642584315114494242.dir/0008_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_4642584315114494242.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=/tmp/alt8397_4642584315114494242.dir/0009_onchip_memory2_1_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_4642584315114494242.dir/0009_onchip_memory2_1_gen//soc_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'
Info: onchip_memory2_1: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: perf_count_0: Starting RTL generation for module 'soc_system_perf_count_0'
Info: perf_count_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=soc_system_perf_count_0 --dir=/tmp/alt8397_4642584315114494242.dir/0010_perf_count_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_4642584315114494242.dir/0010_perf_count_0_gen//soc_system_perf_count_0_component_configuration.pl  --do_build_sim=0  ]
Info: perf_count_0: Done RTL generation for module 'soc_system_perf_count_0'
Info: perf_count_0: "soc_system" instantiated altera_avalon_performance_counter "perf_count_0"
Info: timer_0: Starting RTL generation for module 'soc_system_timer_0'
Info: timer_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer_0 --dir=/tmp/alt8397_4642584315114494242.dir/0011_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8397_4642584315114494242.dir/0011_timer_0_gen//soc_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'soc_system_timer_0'
Info: timer_0: "soc_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'soc_system_cpu_0_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_0_cpu --dir=/tmp/alt8397_4642584315114494242.dir/0014_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8397_4642584315114494242.dir/0014_cpu_gen//soc_system_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.05.15 09:56:20 (*) Starting Nios II generation
Info: cpu: # 2020.05.15 09:56:20 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.15 09:56:22 (*)   Plaintext license not found.
Info: cpu: # 2020.05.15 09:56:22 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.05.15 09:56:26 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.05.15 09:56:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.15 09:56:26 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.15 09:56:26 (*)     Testbench
Info: cpu: # 2020.05.15 09:56:27 (*)     Instruction decoding
Info: cpu: # 2020.05.15 09:56:27 (*)       Instruction fields
Info: cpu: # 2020.05.15 09:56:27 (*)       Instruction decodes
Info: cpu: # 2020.05.15 09:56:27 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.05.15 09:56:27 (*)       Instruction controls
Info: cpu: # 2020.05.15 09:56:27 (*)     Pipeline frontend
Info: cpu: # 2020.05.15 09:56:28 (*)     Pipeline backend
Info: cpu: # 2020.05.15 09:56:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.15 09:56:32 (*)   Creating encrypted RTL
Info: cpu: # 2020.05.15 09:56:33 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_cpu_0_cpu'
Info: cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'soc_system_cpu_1_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_cpu_1_cpu --dir=/tmp/alt8397_4642584315114494242.dir/0015_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8397_4642584315114494242.dir/0015_cpu_gen//soc_system_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.05.15 09:56:33 (*) Starting Nios II generation
Info: cpu: # 2020.05.15 09:56:33 (*)   Checking for plaintext license.
Info: cpu: # 2020.05.15 09:56:35 (*)   Plaintext license not found.
Info: cpu: # 2020.05.15 09:56:35 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.05.15 09:56:38 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.05.15 09:56:38 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.05.15 09:56:38 (*)   Creating all objects for CPU
Info: cpu: # 2020.05.15 09:56:38 (*)     Testbench
Info: cpu: # 2020.05.15 09:56:38 (*)     Instruction decoding
Info: cpu: # 2020.05.15 09:56:38 (*)       Instruction fields
Info: cpu: # 2020.05.15 09:56:38 (*)       Instruction decodes
Info: cpu: # 2020.05.15 09:56:39 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.05.15 09:56:39 (*)       Instruction controls
Info: cpu: # 2020.05.15 09:56:39 (*)     Pipeline frontend
Info: cpu: # 2020.05.15 09:56:39 (*)     Pipeline backend
Info: cpu: # 2020.05.15 09:56:42 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.05.15 09:56:43 (*)   Creating encrypted RTL
Info: cpu: # 2020.05.15 09:56:44 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_cpu_1_cpu'
Info: cpu: "cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: router_016: "mm_interconnect_0" instantiated altera_merlin_router "router_016"
Info: cpu_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_0_data_master_limiter"
Info: Reusing file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/vm/CyclonV_RTES_dev/multiprocessor/hw/quartus/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 42 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
