.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Pump_BUART */
.set Pump_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Pump_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Pump_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Pump_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Pump_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Pump_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Pump_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Pump_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Pump_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Pump_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Pump_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Pump_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Pump_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set Pump_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Pump_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Pump_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Pump_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Pump_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Pump_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Pump_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set Pump_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Pump_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Pump_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Pump_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Pump_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Pump_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set Pump_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Pump_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set Pump_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set Pump_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Pump_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set Pump_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set Pump_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Pump_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Pump_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set Pump_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set Pump_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Pump_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Pump_BUART_sRX_RxSts__2__MASK, 0x04
.set Pump_BUART_sRX_RxSts__2__POS, 2
.set Pump_BUART_sRX_RxSts__3__MASK, 0x08
.set Pump_BUART_sRX_RxSts__3__POS, 3
.set Pump_BUART_sRX_RxSts__4__MASK, 0x10
.set Pump_BUART_sRX_RxSts__4__POS, 4
.set Pump_BUART_sRX_RxSts__5__MASK, 0x20
.set Pump_BUART_sRX_RxSts__5__POS, 5
.set Pump_BUART_sRX_RxSts__MASK, 0x3C
.set Pump_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set Pump_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Pump_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set Pump_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set Pump_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Pump_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Pump_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Pump_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Pump_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Pump_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Pump_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Pump_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Pump_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set Pump_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set Pump_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Pump_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set Pump_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set Pump_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Pump_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Pump_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set Pump_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set Pump_BUART_sTX_TxSts__0__MASK, 0x01
.set Pump_BUART_sTX_TxSts__0__POS, 0
.set Pump_BUART_sTX_TxSts__1__MASK, 0x02
.set Pump_BUART_sTX_TxSts__1__POS, 1
.set Pump_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Pump_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Pump_BUART_sTX_TxSts__2__MASK, 0x04
.set Pump_BUART_sTX_TxSts__2__POS, 2
.set Pump_BUART_sTX_TxSts__3__MASK, 0x08
.set Pump_BUART_sTX_TxSts__3__POS, 3
.set Pump_BUART_sTX_TxSts__MASK, 0x0F
.set Pump_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set Pump_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Pump_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST

/* Pump_RXInternalInterrupt */
.set Pump_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Pump_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Pump_RXInternalInterrupt__INTC_MASK, 0x04
.set Pump_RXInternalInterrupt__INTC_NUMBER, 2
.set Pump_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Pump_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Pump_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Pump_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Rx_RF */
.set Rx_RF__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Rx_RF__0__MASK, 0x02
.set Rx_RF__0__PC, CYREG_PRT6_PC1
.set Rx_RF__0__PORT, 6
.set Rx_RF__0__SHIFT, 1
.set Rx_RF__AG, CYREG_PRT6_AG
.set Rx_RF__AMUX, CYREG_PRT6_AMUX
.set Rx_RF__BIE, CYREG_PRT6_BIE
.set Rx_RF__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rx_RF__BYP, CYREG_PRT6_BYP
.set Rx_RF__CTL, CYREG_PRT6_CTL
.set Rx_RF__DM0, CYREG_PRT6_DM0
.set Rx_RF__DM1, CYREG_PRT6_DM1
.set Rx_RF__DM2, CYREG_PRT6_DM2
.set Rx_RF__DR, CYREG_PRT6_DR
.set Rx_RF__INP_DIS, CYREG_PRT6_INP_DIS
.set Rx_RF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Rx_RF__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rx_RF__LCD_EN, CYREG_PRT6_LCD_EN
.set Rx_RF__MASK, 0x02
.set Rx_RF__PORT, 6
.set Rx_RF__PRT, CYREG_PRT6_PRT
.set Rx_RF__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rx_RF__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rx_RF__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rx_RF__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rx_RF__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rx_RF__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rx_RF__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rx_RF__PS, CYREG_PRT6_PS
.set Rx_RF__SHIFT, 1
.set Rx_RF__SLW, CYREG_PRT6_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_1__0__MASK, 0x20
.set SDA_1__0__PC, CYREG_PRT12_PC5
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 5
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x20
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 5
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* Tx_RF */
.set Tx_RF__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Tx_RF__0__MASK, 0x01
.set Tx_RF__0__PC, CYREG_PRT6_PC0
.set Tx_RF__0__PORT, 6
.set Tx_RF__0__SHIFT, 0
.set Tx_RF__AG, CYREG_PRT6_AG
.set Tx_RF__AMUX, CYREG_PRT6_AMUX
.set Tx_RF__BIE, CYREG_PRT6_BIE
.set Tx_RF__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_RF__BYP, CYREG_PRT6_BYP
.set Tx_RF__CTL, CYREG_PRT6_CTL
.set Tx_RF__DM0, CYREG_PRT6_DM0
.set Tx_RF__DM1, CYREG_PRT6_DM1
.set Tx_RF__DM2, CYREG_PRT6_DM2
.set Tx_RF__DR, CYREG_PRT6_DR
.set Tx_RF__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_RF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Tx_RF__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_RF__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_RF__MASK, 0x01
.set Tx_RF__PORT, 6
.set Tx_RF__PRT, CYREG_PRT6_PRT
.set Tx_RF__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_RF__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_RF__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_RF__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_RF__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_RF__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_RF__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_RF__PS, CYREG_PRT6_PS
.set Tx_RF__SHIFT, 0
.set Tx_RF__SLW, CYREG_PRT6_SLW

/* Pin_WP */
.set Pin_WP__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set Pin_WP__0__MASK, 0x10
.set Pin_WP__0__PC, CYREG_PRT6_PC4
.set Pin_WP__0__PORT, 6
.set Pin_WP__0__SHIFT, 4
.set Pin_WP__AG, CYREG_PRT6_AG
.set Pin_WP__AMUX, CYREG_PRT6_AMUX
.set Pin_WP__BIE, CYREG_PRT6_BIE
.set Pin_WP__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Pin_WP__BYP, CYREG_PRT6_BYP
.set Pin_WP__CTL, CYREG_PRT6_CTL
.set Pin_WP__DM0, CYREG_PRT6_DM0
.set Pin_WP__DM1, CYREG_PRT6_DM1
.set Pin_WP__DM2, CYREG_PRT6_DM2
.set Pin_WP__DR, CYREG_PRT6_DR
.set Pin_WP__INP_DIS, CYREG_PRT6_INP_DIS
.set Pin_WP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Pin_WP__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Pin_WP__LCD_EN, CYREG_PRT6_LCD_EN
.set Pin_WP__MASK, 0x10
.set Pin_WP__PORT, 6
.set Pin_WP__PRT, CYREG_PRT6_PRT
.set Pin_WP__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Pin_WP__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Pin_WP__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Pin_WP__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Pin_WP__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Pin_WP__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Pin_WP__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Pin_WP__PS, CYREG_PRT6_PS
.set Pin_WP__SHIFT, 4
.set Pin_WP__SLW, CYREG_PRT6_SLW

/* I2C_Bus_I2C_FF */
.set I2C_Bus_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_Bus_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_Bus_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_Bus_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_Bus_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_Bus_I2C_FF__D, CYREG_I2C_D
.set I2C_Bus_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_Bus_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_Bus_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_Bus_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_Bus_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_Bus_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_Bus_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_Bus_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_Bus_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_Bus_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_Bus_I2C_IRQ */
.set I2C_Bus_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_Bus_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_Bus_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_Bus_I2C_IRQ__INTC_NUMBER, 15
.set I2C_Bus_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_Bus_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_Bus_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_Bus_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Printer_BUART */
.set Printer_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Printer_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Printer_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Printer_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Printer_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Printer_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Printer_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Printer_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Printer_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Printer_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Printer_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Printer_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Printer_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set Printer_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Printer_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Printer_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Printer_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Printer_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Printer_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Printer_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set Printer_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Printer_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Printer_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Printer_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set Printer_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set Printer_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set Printer_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Printer_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Printer_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Printer_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Printer_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Printer_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Printer_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Printer_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Printer_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set Printer_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set Printer_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Printer_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set Printer_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set Printer_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Printer_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Printer_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set Printer_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set Printer_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Printer_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Printer_BUART_sRX_RxSts__3__MASK, 0x08
.set Printer_BUART_sRX_RxSts__3__POS, 3
.set Printer_BUART_sRX_RxSts__4__MASK, 0x10
.set Printer_BUART_sRX_RxSts__4__POS, 4
.set Printer_BUART_sRX_RxSts__5__MASK, 0x20
.set Printer_BUART_sRX_RxSts__5__POS, 5
.set Printer_BUART_sRX_RxSts__MASK, 0x38
.set Printer_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set Printer_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Printer_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB03_A0
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB03_A1
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB03_D0
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB03_D1
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB03_F0
.set Printer_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB03_F1
.set Printer_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Printer_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Printer_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Printer_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Printer_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Printer_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Printer_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Printer_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Printer_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set Printer_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set Printer_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Printer_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set Printer_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set Printer_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Printer_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Printer_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set Printer_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set Printer_BUART_sTX_TxSts__0__MASK, 0x01
.set Printer_BUART_sTX_TxSts__0__POS, 0
.set Printer_BUART_sTX_TxSts__1__MASK, 0x02
.set Printer_BUART_sTX_TxSts__1__POS, 1
.set Printer_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Printer_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Printer_BUART_sTX_TxSts__2__MASK, 0x04
.set Printer_BUART_sTX_TxSts__2__POS, 2
.set Printer_BUART_sTX_TxSts__3__MASK, 0x08
.set Printer_BUART_sTX_TxSts__3__POS, 3
.set Printer_BUART_sTX_TxSts__MASK, 0x0F
.set Printer_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set Printer_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Printer_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST

/* Printer_IntClock */
.set Printer_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Printer_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Printer_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Printer_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Printer_IntClock__INDEX, 0x02
.set Printer_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Printer_IntClock__PM_ACT_MSK, 0x04
.set Printer_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Printer_IntClock__PM_STBY_MSK, 0x04

/* Rx_Pump */
.set Rx_Pump__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Rx_Pump__0__MASK, 0x04
.set Rx_Pump__0__PC, CYREG_PRT2_PC2
.set Rx_Pump__0__PORT, 2
.set Rx_Pump__0__SHIFT, 2
.set Rx_Pump__AG, CYREG_PRT2_AG
.set Rx_Pump__AMUX, CYREG_PRT2_AMUX
.set Rx_Pump__BIE, CYREG_PRT2_BIE
.set Rx_Pump__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_Pump__BYP, CYREG_PRT2_BYP
.set Rx_Pump__CTL, CYREG_PRT2_CTL
.set Rx_Pump__DM0, CYREG_PRT2_DM0
.set Rx_Pump__DM1, CYREG_PRT2_DM1
.set Rx_Pump__DM2, CYREG_PRT2_DM2
.set Rx_Pump__DR, CYREG_PRT2_DR
.set Rx_Pump__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_Pump__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rx_Pump__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_Pump__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_Pump__MASK, 0x04
.set Rx_Pump__PORT, 2
.set Rx_Pump__PRT, CYREG_PRT2_PRT
.set Rx_Pump__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_Pump__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_Pump__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_Pump__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_Pump__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_Pump__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_Pump__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_Pump__PS, CYREG_PRT2_PS
.set Rx_Pump__SHIFT, 2
.set Rx_Pump__SLW, CYREG_PRT2_SLW

/* Tx_Pump */
.set Tx_Pump__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Tx_Pump__0__MASK, 0x02
.set Tx_Pump__0__PC, CYREG_PRT2_PC1
.set Tx_Pump__0__PORT, 2
.set Tx_Pump__0__SHIFT, 1
.set Tx_Pump__AG, CYREG_PRT2_AG
.set Tx_Pump__AMUX, CYREG_PRT2_AMUX
.set Tx_Pump__BIE, CYREG_PRT2_BIE
.set Tx_Pump__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_Pump__BYP, CYREG_PRT2_BYP
.set Tx_Pump__CTL, CYREG_PRT2_CTL
.set Tx_Pump__DM0, CYREG_PRT2_DM0
.set Tx_Pump__DM1, CYREG_PRT2_DM1
.set Tx_Pump__DM2, CYREG_PRT2_DM2
.set Tx_Pump__DR, CYREG_PRT2_DR
.set Tx_Pump__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_Pump__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Tx_Pump__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_Pump__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_Pump__MASK, 0x02
.set Tx_Pump__PORT, 2
.set Tx_Pump__PRT, CYREG_PRT2_PRT
.set Tx_Pump__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_Pump__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_Pump__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_Pump__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_Pump__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_Pump__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_Pump__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_Pump__PS, CYREG_PRT2_PS
.set Tx_Pump__SHIFT, 1
.set Tx_Pump__SLW, CYREG_PRT2_SLW

/* Display1_BUART */
.set Display1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Display1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Display1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Display1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Display1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Display1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Display1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Display1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Display1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Display1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Display1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Display1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Display1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set Display1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Display1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Display1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Display1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set Display1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Display1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Display1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set Display1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Display1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Display1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Display1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set Display1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set Display1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set Display1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Display1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Display1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Display1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Display1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Display1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Display1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Display1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Display1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set Display1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set Display1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Display1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set Display1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set Display1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Display1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Display1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set Display1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set Display1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Display1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Display1_BUART_sRX_RxSts__3__MASK, 0x08
.set Display1_BUART_sRX_RxSts__3__POS, 3
.set Display1_BUART_sRX_RxSts__4__MASK, 0x10
.set Display1_BUART_sRX_RxSts__4__POS, 4
.set Display1_BUART_sRX_RxSts__5__MASK, 0x20
.set Display1_BUART_sRX_RxSts__5__POS, 5
.set Display1_BUART_sRX_RxSts__MASK, 0x38
.set Display1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set Display1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Display1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB04_A0
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB04_A1
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB04_D0
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB04_D1
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB04_F0
.set Display1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB04_F1
.set Display1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Display1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Display1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Display1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Display1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Display1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Display1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Display1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Display1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set Display1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set Display1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Display1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set Display1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set Display1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Display1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Display1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set Display1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set Display1_BUART_sTX_TxSts__0__MASK, 0x01
.set Display1_BUART_sTX_TxSts__0__POS, 0
.set Display1_BUART_sTX_TxSts__1__MASK, 0x02
.set Display1_BUART_sTX_TxSts__1__POS, 1
.set Display1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Display1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Display1_BUART_sTX_TxSts__2__MASK, 0x04
.set Display1_BUART_sTX_TxSts__2__POS, 2
.set Display1_BUART_sTX_TxSts__3__MASK, 0x08
.set Display1_BUART_sTX_TxSts__3__POS, 3
.set Display1_BUART_sTX_TxSts__MASK, 0x0F
.set Display1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set Display1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Display1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST

/* Display1_IntClock */
.set Display1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Display1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Display1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Display1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Display1_IntClock__INDEX, 0x01
.set Display1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Display1_IntClock__PM_ACT_MSK, 0x02
.set Display1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Display1_IntClock__PM_STBY_MSK, 0x02

/* Display1_RXInternalInterrupt */
.set Display1_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Display1_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Display1_RXInternalInterrupt__INTC_MASK, 0x01
.set Display1_RXInternalInterrupt__INTC_NUMBER, 0
.set Display1_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Display1_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Display1_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Display1_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Display2_BUART */
.set Display2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Display2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Display2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Display2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Display2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Display2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Display2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Display2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Display2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Display2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Display2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Display2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Display2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set Display2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Display2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Display2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Display2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Display2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Display2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Display2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set Display2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Display2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Display2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Display2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Display2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Display2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set Display2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Display2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Display2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Display2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Display2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Display2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Display2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Display2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Display2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set Display2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set Display2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Display2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set Display2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set Display2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Display2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Display2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set Display2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set Display2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Display2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Display2_BUART_sRX_RxSts__3__MASK, 0x08
.set Display2_BUART_sRX_RxSts__3__POS, 3
.set Display2_BUART_sRX_RxSts__4__MASK, 0x10
.set Display2_BUART_sRX_RxSts__4__POS, 4
.set Display2_BUART_sRX_RxSts__5__MASK, 0x20
.set Display2_BUART_sRX_RxSts__5__POS, 5
.set Display2_BUART_sRX_RxSts__MASK, 0x38
.set Display2_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set Display2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Display2_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set Display2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1
.set Display2_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Display2_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Display2_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Display2_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Display2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Display2_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Display2_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Display2_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Display2_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set Display2_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set Display2_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Display2_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set Display2_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set Display2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Display2_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Display2_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set Display2_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set Display2_BUART_sTX_TxSts__0__MASK, 0x01
.set Display2_BUART_sTX_TxSts__0__POS, 0
.set Display2_BUART_sTX_TxSts__1__MASK, 0x02
.set Display2_BUART_sTX_TxSts__1__POS, 1
.set Display2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Display2_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Display2_BUART_sTX_TxSts__2__MASK, 0x04
.set Display2_BUART_sTX_TxSts__2__POS, 2
.set Display2_BUART_sTX_TxSts__3__MASK, 0x08
.set Display2_BUART_sTX_TxSts__3__POS, 3
.set Display2_BUART_sTX_TxSts__MASK, 0x0F
.set Display2_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set Display2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Display2_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST

/* Display2_IntClock */
.set Display2_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Display2_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Display2_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Display2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Display2_IntClock__INDEX, 0x00
.set Display2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Display2_IntClock__PM_ACT_MSK, 0x01
.set Display2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Display2_IntClock__PM_STBY_MSK, 0x01

/* Display2_RXInternalInterrupt */
.set Display2_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Display2_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Display2_RXInternalInterrupt__INTC_MASK, 0x02
.set Display2_RXInternalInterrupt__INTC_NUMBER, 1
.set Display2_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Display2_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Display2_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Display2_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Rx_Disp1 */
.set Rx_Disp1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Rx_Disp1__0__MASK, 0x40
.set Rx_Disp1__0__PC, CYREG_PRT1_PC6
.set Rx_Disp1__0__PORT, 1
.set Rx_Disp1__0__SHIFT, 6
.set Rx_Disp1__AG, CYREG_PRT1_AG
.set Rx_Disp1__AMUX, CYREG_PRT1_AMUX
.set Rx_Disp1__BIE, CYREG_PRT1_BIE
.set Rx_Disp1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_Disp1__BYP, CYREG_PRT1_BYP
.set Rx_Disp1__CTL, CYREG_PRT1_CTL
.set Rx_Disp1__DM0, CYREG_PRT1_DM0
.set Rx_Disp1__DM1, CYREG_PRT1_DM1
.set Rx_Disp1__DM2, CYREG_PRT1_DM2
.set Rx_Disp1__DR, CYREG_PRT1_DR
.set Rx_Disp1__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_Disp1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_Disp1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_Disp1__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_Disp1__MASK, 0x40
.set Rx_Disp1__PORT, 1
.set Rx_Disp1__PRT, CYREG_PRT1_PRT
.set Rx_Disp1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_Disp1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_Disp1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_Disp1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_Disp1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_Disp1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_Disp1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_Disp1__PS, CYREG_PRT1_PS
.set Rx_Disp1__SHIFT, 6
.set Rx_Disp1__SLW, CYREG_PRT1_SLW

/* Rx_Disp2 */
.set Rx_Disp2__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set Rx_Disp2__0__MASK, 0x10
.set Rx_Disp2__0__PC, CYREG_PRT5_PC4
.set Rx_Disp2__0__PORT, 5
.set Rx_Disp2__0__SHIFT, 4
.set Rx_Disp2__AG, CYREG_PRT5_AG
.set Rx_Disp2__AMUX, CYREG_PRT5_AMUX
.set Rx_Disp2__BIE, CYREG_PRT5_BIE
.set Rx_Disp2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Rx_Disp2__BYP, CYREG_PRT5_BYP
.set Rx_Disp2__CTL, CYREG_PRT5_CTL
.set Rx_Disp2__DM0, CYREG_PRT5_DM0
.set Rx_Disp2__DM1, CYREG_PRT5_DM1
.set Rx_Disp2__DM2, CYREG_PRT5_DM2
.set Rx_Disp2__DR, CYREG_PRT5_DR
.set Rx_Disp2__INP_DIS, CYREG_PRT5_INP_DIS
.set Rx_Disp2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Rx_Disp2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Rx_Disp2__LCD_EN, CYREG_PRT5_LCD_EN
.set Rx_Disp2__MASK, 0x10
.set Rx_Disp2__PORT, 5
.set Rx_Disp2__PRT, CYREG_PRT5_PRT
.set Rx_Disp2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Rx_Disp2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Rx_Disp2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Rx_Disp2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Rx_Disp2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Rx_Disp2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Rx_Disp2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Rx_Disp2__PS, CYREG_PRT5_PS
.set Rx_Disp2__SHIFT, 4
.set Rx_Disp2__SLW, CYREG_PRT5_SLW

/* Rx_Print */
.set Rx_Print__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Rx_Print__0__MASK, 0x40
.set Rx_Print__0__PC, CYREG_PRT6_PC6
.set Rx_Print__0__PORT, 6
.set Rx_Print__0__SHIFT, 6
.set Rx_Print__AG, CYREG_PRT6_AG
.set Rx_Print__AMUX, CYREG_PRT6_AMUX
.set Rx_Print__BIE, CYREG_PRT6_BIE
.set Rx_Print__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rx_Print__BYP, CYREG_PRT6_BYP
.set Rx_Print__CTL, CYREG_PRT6_CTL
.set Rx_Print__DM0, CYREG_PRT6_DM0
.set Rx_Print__DM1, CYREG_PRT6_DM1
.set Rx_Print__DM2, CYREG_PRT6_DM2
.set Rx_Print__DR, CYREG_PRT6_DR
.set Rx_Print__INP_DIS, CYREG_PRT6_INP_DIS
.set Rx_Print__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Rx_Print__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rx_Print__LCD_EN, CYREG_PRT6_LCD_EN
.set Rx_Print__MASK, 0x40
.set Rx_Print__PORT, 6
.set Rx_Print__PRT, CYREG_PRT6_PRT
.set Rx_Print__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rx_Print__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rx_Print__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rx_Print__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rx_Print__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rx_Print__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rx_Print__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rx_Print__PS, CYREG_PRT6_PS
.set Rx_Print__SHIFT, 6
.set Rx_Print__SLW, CYREG_PRT6_SLW

/* Tx_Disp1 */
.set Tx_Disp1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Tx_Disp1__0__MASK, 0x80
.set Tx_Disp1__0__PC, CYREG_PRT1_PC7
.set Tx_Disp1__0__PORT, 1
.set Tx_Disp1__0__SHIFT, 7
.set Tx_Disp1__AG, CYREG_PRT1_AG
.set Tx_Disp1__AMUX, CYREG_PRT1_AMUX
.set Tx_Disp1__BIE, CYREG_PRT1_BIE
.set Tx_Disp1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_Disp1__BYP, CYREG_PRT1_BYP
.set Tx_Disp1__CTL, CYREG_PRT1_CTL
.set Tx_Disp1__DM0, CYREG_PRT1_DM0
.set Tx_Disp1__DM1, CYREG_PRT1_DM1
.set Tx_Disp1__DM2, CYREG_PRT1_DM2
.set Tx_Disp1__DR, CYREG_PRT1_DR
.set Tx_Disp1__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_Disp1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_Disp1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_Disp1__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_Disp1__MASK, 0x80
.set Tx_Disp1__PORT, 1
.set Tx_Disp1__PRT, CYREG_PRT1_PRT
.set Tx_Disp1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_Disp1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_Disp1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_Disp1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_Disp1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_Disp1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_Disp1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_Disp1__PS, CYREG_PRT1_PS
.set Tx_Disp1__SHIFT, 7
.set Tx_Disp1__SLW, CYREG_PRT1_SLW

/* Tx_Disp2 */
.set Tx_Disp2__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set Tx_Disp2__0__MASK, 0x20
.set Tx_Disp2__0__PC, CYREG_PRT5_PC5
.set Tx_Disp2__0__PORT, 5
.set Tx_Disp2__0__SHIFT, 5
.set Tx_Disp2__AG, CYREG_PRT5_AG
.set Tx_Disp2__AMUX, CYREG_PRT5_AMUX
.set Tx_Disp2__BIE, CYREG_PRT5_BIE
.set Tx_Disp2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Tx_Disp2__BYP, CYREG_PRT5_BYP
.set Tx_Disp2__CTL, CYREG_PRT5_CTL
.set Tx_Disp2__DM0, CYREG_PRT5_DM0
.set Tx_Disp2__DM1, CYREG_PRT5_DM1
.set Tx_Disp2__DM2, CYREG_PRT5_DM2
.set Tx_Disp2__DR, CYREG_PRT5_DR
.set Tx_Disp2__INP_DIS, CYREG_PRT5_INP_DIS
.set Tx_Disp2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Tx_Disp2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Tx_Disp2__LCD_EN, CYREG_PRT5_LCD_EN
.set Tx_Disp2__MASK, 0x20
.set Tx_Disp2__PORT, 5
.set Tx_Disp2__PRT, CYREG_PRT5_PRT
.set Tx_Disp2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Tx_Disp2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Tx_Disp2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Tx_Disp2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Tx_Disp2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Tx_Disp2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Tx_Disp2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Tx_Disp2__PS, CYREG_PRT5_PS
.set Tx_Disp2__SHIFT, 5
.set Tx_Disp2__SLW, CYREG_PRT5_SLW

/* Tx_Print */
.set Tx_Print__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set Tx_Print__0__MASK, 0x80
.set Tx_Print__0__PC, CYREG_PRT6_PC7
.set Tx_Print__0__PORT, 6
.set Tx_Print__0__SHIFT, 7
.set Tx_Print__AG, CYREG_PRT6_AG
.set Tx_Print__AMUX, CYREG_PRT6_AMUX
.set Tx_Print__BIE, CYREG_PRT6_BIE
.set Tx_Print__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_Print__BYP, CYREG_PRT6_BYP
.set Tx_Print__CTL, CYREG_PRT6_CTL
.set Tx_Print__DM0, CYREG_PRT6_DM0
.set Tx_Print__DM1, CYREG_PRT6_DM1
.set Tx_Print__DM2, CYREG_PRT6_DM2
.set Tx_Print__DR, CYREG_PRT6_DR
.set Tx_Print__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_Print__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Tx_Print__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_Print__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_Print__MASK, 0x80
.set Tx_Print__PORT, 6
.set Tx_Print__PRT, CYREG_PRT6_PRT
.set Tx_Print__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_Print__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_Print__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_Print__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_Print__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_Print__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_Print__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_Print__PS, CYREG_PRT6_PS
.set Tx_Print__SHIFT, 7
.set Tx_Print__SLW, CYREG_PRT6_SLW

/* Clock_Pump */
.set Clock_Pump__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_Pump__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_Pump__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_Pump__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Pump__INDEX, 0x04
.set Clock_Pump__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Pump__PM_ACT_MSK, 0x10
.set Clock_Pump__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Pump__PM_STBY_MSK, 0x10

/* RF_Physical_BUART */
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set RF_Physical_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set RF_Physical_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set RF_Physical_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set RF_Physical_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set RF_Physical_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set RF_Physical_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set RF_Physical_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set RF_Physical_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set RF_Physical_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set RF_Physical_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set RF_Physical_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set RF_Physical_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set RF_Physical_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set RF_Physical_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set RF_Physical_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set RF_Physical_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set RF_Physical_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set RF_Physical_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set RF_Physical_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set RF_Physical_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set RF_Physical_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set RF_Physical_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set RF_Physical_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set RF_Physical_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set RF_Physical_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set RF_Physical_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set RF_Physical_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set RF_Physical_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set RF_Physical_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set RF_Physical_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set RF_Physical_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set RF_Physical_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set RF_Physical_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set RF_Physical_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set RF_Physical_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set RF_Physical_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set RF_Physical_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set RF_Physical_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set RF_Physical_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set RF_Physical_BUART_sRX_RxSts__3__MASK, 0x08
.set RF_Physical_BUART_sRX_RxSts__3__POS, 3
.set RF_Physical_BUART_sRX_RxSts__4__MASK, 0x10
.set RF_Physical_BUART_sRX_RxSts__4__POS, 4
.set RF_Physical_BUART_sRX_RxSts__5__MASK, 0x20
.set RF_Physical_BUART_sRX_RxSts__5__POS, 5
.set RF_Physical_BUART_sRX_RxSts__MASK, 0x38
.set RF_Physical_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set RF_Physical_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set RF_Physical_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set RF_Physical_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1
.set RF_Physical_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set RF_Physical_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set RF_Physical_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set RF_Physical_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set RF_Physical_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set RF_Physical_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set RF_Physical_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set RF_Physical_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set RF_Physical_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set RF_Physical_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set RF_Physical_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set RF_Physical_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set RF_Physical_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set RF_Physical_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set RF_Physical_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set RF_Physical_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set RF_Physical_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set RF_Physical_BUART_sTX_TxSts__0__MASK, 0x01
.set RF_Physical_BUART_sTX_TxSts__0__POS, 0
.set RF_Physical_BUART_sTX_TxSts__1__MASK, 0x02
.set RF_Physical_BUART_sTX_TxSts__1__POS, 1
.set RF_Physical_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set RF_Physical_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set RF_Physical_BUART_sTX_TxSts__2__MASK, 0x04
.set RF_Physical_BUART_sTX_TxSts__2__POS, 2
.set RF_Physical_BUART_sTX_TxSts__3__MASK, 0x08
.set RF_Physical_BUART_sTX_TxSts__3__POS, 3
.set RF_Physical_BUART_sTX_TxSts__MASK, 0x0F
.set RF_Physical_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set RF_Physical_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set RF_Physical_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB03_ST

/* RF_Physical_IntClock */
.set RF_Physical_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set RF_Physical_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set RF_Physical_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set RF_Physical_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set RF_Physical_IntClock__INDEX, 0x03
.set RF_Physical_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set RF_Physical_IntClock__PM_ACT_MSK, 0x08
.set RF_Physical_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set RF_Physical_IntClock__PM_STBY_MSK, 0x08

/* RF_Physical_RXInternalInterrupt */
.set RF_Physical_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RF_Physical_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RF_Physical_RXInternalInterrupt__INTC_MASK, 0x08
.set RF_Physical_RXInternalInterrupt__INTC_NUMBER, 3
.set RF_Physical_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set RF_Physical_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set RF_Physical_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RF_Physical_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000800F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
