{
  "module_name": "mt6359-accdet.c",
  "hash_id": "90a142fa1c01d7e082b34bbacfc354b36476827cb40fc6d9b5be21e53be53280",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/mt6359-accdet.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/of_gpio.h>\n#include <linux/of.h>\n#include <linux/of_irq.h>\n#include <linux/of_device.h>\n#include <linux/of_address.h>\n#include <linux/input.h>\n#include <linux/kthread.h>\n#include <linux/io.h>\n#include <linux/sched/clock.h>\n#include <linux/workqueue.h>\n#include <linux/timer.h>\n#include <linux/delay.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/init.h>\n#include <linux/irqdomain.h>\n#include <linux/irq.h>\n#include <linux/regmap.h>\n#include <sound/soc.h>\n#include <sound/jack.h>\n#include <linux/mfd/mt6397/core.h>\n\n#include \"mt6359-accdet.h\"\n#include \"mt6359.h\"\n\n \n#define REGISTER_VAL(x)\t((x) - 1)\n\n \n#define ACCDET_PMIC_EINT_IRQ\t\tBIT(0)\n#define ACCDET_AP_GPIO_EINT\t\tBIT(1)\n\n#define ACCDET_PMIC_EINT0\t\tBIT(2)\n#define ACCDET_PMIC_EINT1\t\tBIT(3)\n#define ACCDET_PMIC_BI_EINT\t\tBIT(4)\n\n#define ACCDET_PMIC_GPIO_TRIG_EINT\tBIT(5)\n#define ACCDET_PMIC_INVERTER_TRIG_EINT\tBIT(6)\n#define ACCDET_PMIC_RSV_EINT\t\tBIT(7)\n\n#define ACCDET_THREE_KEY\t\tBIT(8)\n#define ACCDET_FOUR_KEY\t\t\tBIT(9)\n#define ACCDET_TRI_KEY_CDD\t\tBIT(10)\n#define ACCDET_RSV_KEY\t\t\tBIT(11)\n\n#define ACCDET_ANALOG_FASTDISCHARGE\tBIT(12)\n#define ACCDET_DIGITAL_FASTDISCHARGE\tBIT(13)\n#define ACCDET_AD_FASTDISCHRAGE\t\tBIT(14)\n\nstatic struct platform_driver mt6359_accdet_driver;\nstatic const struct snd_soc_component_driver mt6359_accdet_soc_driver;\n\n \nstatic void accdet_set_debounce(struct mt6359_accdet *priv, int state,\n\t\t\t\tunsigned int debounce);\nstatic unsigned int adjust_eint_analog_setting(struct mt6359_accdet *priv);\nstatic void config_digital_init_by_mode(struct mt6359_accdet *priv);\nstatic void config_eint_init_by_mode(struct mt6359_accdet *priv);\nstatic inline void mt6359_accdet_init(struct mt6359_accdet *priv);\nstatic unsigned int mt6359_accdet_jd_setting(struct mt6359_accdet *priv);\nstatic void mt6359_accdet_recover_jd_setting(struct mt6359_accdet *priv);\nstatic void mt6359_accdet_jack_report(struct mt6359_accdet *priv);\nstatic void recover_eint_analog_setting(struct mt6359_accdet *priv);\nstatic void recover_eint_digital_setting(struct mt6359_accdet *priv);\nstatic void recover_eint_setting(struct mt6359_accdet *priv);\n\nstatic unsigned int adjust_eint_analog_setting(struct mt6359_accdet *priv)\n{\n\tif (priv->data->eint_detect_mode == 0x3 ||\n\t    priv->data->eint_detect_mode == 0x4) {\n\t\t \n\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t   RG_ACCDETSPARE_ADDR, 1 << 8, 0);\n\t}\n\tif (priv->data->eint_detect_mode == 0x4) {\n\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   RG_EINT0CONFIGACCDET_ADDR,\n\t\t\t\t\t   RG_EINT0CONFIGACCDET_MASK_SFT,\n\t\t\t\t\t   BIT(RG_EINT0CONFIGACCDET_SFT));\n\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   RG_EINT1CONFIGACCDET_ADDR,\n\t\t\t\t\t   RG_EINT1CONFIGACCDET_MASK_SFT,\n\t\t\t\t\t   BIT(RG_EINT1CONFIGACCDET_SFT));\n\t\t}\n\t\tif (priv->data->eint_use_ext_res == 0x3 ||\n\t\t    priv->data->eint_use_ext_res == 0x4) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   RG_EINT0HIRENB_ADDR,\n\t\t\t\t\t   RG_EINT0HIRENB_MASK_SFT,\n\t\t\t\t\t   BIT(RG_EINT0HIRENB_SFT));\n\t\t}\n\t}\n\treturn 0;\n}\n\nstatic unsigned int adjust_eint_digital_setting(struct mt6359_accdet *priv)\n{\n\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t \n\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t   ACCDET_EINT0_INVERTER_SW_EN_ADDR,\n\t\t\t\t   ACCDET_EINT0_INVERTER_SW_EN_MASK_SFT, 0);\n\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t \n\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t   ACCDET_EINT1_INVERTER_SW_EN_ADDR,\n\t\t\t\t   ACCDET_EINT1_INVERTER_SW_EN_MASK_SFT, 0);\n\t}\n\n\tif (priv->data->eint_detect_mode == 0x4) {\n\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_DA_STABLE_ADDR,\n\t\t\t\t\t   ACCDET_EINT0_CEN_STABLE_MASK_SFT, 0);\n\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_DA_STABLE_ADDR,\n\t\t\t\t\t   ACCDET_EINT1_CEN_STABLE_MASK_SFT, 0);\n\t\t}\n\t}\n\treturn 0;\n}\n\nstatic unsigned int mt6359_accdet_jd_setting(struct mt6359_accdet *priv)\n{\n\tif (priv->jd_sts == M_PLUG_IN) {\n\t\t \n\t\tadjust_eint_digital_setting(priv);\n\t\t \n\t\tadjust_eint_analog_setting(priv);\n\t} else if (priv->jd_sts == M_PLUG_OUT) {\n\t\t \n\t\taccdet_set_debounce(priv, eint_state000,\n\t\t\t\t    priv->data->pwm_deb->eint_debounce0);\n\t} else {\n\t\tdev_dbg(priv->dev, \"should not be here %s()\\n\", __func__);\n\t}\n\n\treturn 0;\n}\n\nstatic void recover_eint_analog_setting(struct mt6359_accdet *priv)\n{\n\tif (priv->data->eint_detect_mode == 0x3 ||\n\t    priv->data->eint_detect_mode == 0x4) {\n\t\t \n\t\tregmap_update_bits(priv->regmap, RG_ACCDETSPARE_ADDR,\n\t\t\t\t   1 << 8, 1 << 8);\n\t}\n\tif (priv->data->eint_detect_mode == 0x4) {\n\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   RG_EINT0CONFIGACCDET_ADDR,\n\t\t\t\t\t   RG_EINT0CONFIGACCDET_MASK_SFT, 0);\n\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   RG_EINT1CONFIGACCDET_ADDR,\n\t\t\t\t\t   RG_EINT1CONFIGACCDET_MASK_SFT, 0);\n\t\t}\n\t\tregmap_update_bits(priv->regmap, RG_EINT0HIRENB_ADDR,\n\t\t\t\t   RG_EINT0HIRENB_MASK_SFT, 0);\n\t}\n}\n\nstatic void recover_eint_digital_setting(struct mt6359_accdet *priv)\n{\n\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t   ACCDET_EINT0_M_SW_EN_ADDR,\n\t\t\t\t   ACCDET_EINT0_M_SW_EN_MASK_SFT, 0);\n\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t   ACCDET_EINT1_M_SW_EN_ADDR,\n\t\t\t\t   ACCDET_EINT1_M_SW_EN_MASK_SFT, 0);\n\t}\n\tif (priv->data->eint_detect_mode == 0x4) {\n\t\t \n\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_DA_STABLE_ADDR,\n\t\t\t\t\t   ACCDET_EINT0_CEN_STABLE_MASK_SFT,\n\t\t\t\t\t   BIT(ACCDET_EINT0_CEN_STABLE_SFT));\n\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_DA_STABLE_ADDR,\n\t\t\t\t\t   ACCDET_EINT1_CEN_STABLE_MASK_SFT,\n\t\t\t\t\t   BIT(ACCDET_EINT1_CEN_STABLE_SFT));\n\t\t}\n\t}\n\n\tif (priv->data->eint_detect_mode != 0x1) {\n\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_EINT0_INVERTER_SW_EN_ADDR,\n\t\t\t\t\t   ACCDET_EINT0_INVERTER_SW_EN_MASK_SFT,\n\t\t\t\t\t   BIT(ACCDET_EINT0_INVERTER_SW_EN_SFT));\n\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\t \n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_EINT1_INVERTER_SW_EN_ADDR,\n\t\t\t\t\t   ACCDET_EINT1_INVERTER_SW_EN_MASK_SFT,\n\t\t\t\t\t   BIT(ACCDET_EINT1_INVERTER_SW_EN_SFT));\n\t\t}\n\t}\n}\n\nstatic void recover_eint_setting(struct mt6359_accdet *priv)\n{\n\tif (priv->jd_sts == M_PLUG_OUT) {\n\t\trecover_eint_analog_setting(priv);\n\t\trecover_eint_digital_setting(priv);\n\t}\n}\n\nstatic void mt6359_accdet_recover_jd_setting(struct mt6359_accdet *priv)\n{\n\tint ret;\n\tunsigned int value = 0;\n\n\tregmap_update_bits(priv->regmap, ACCDET_IRQ_ADDR,\n\t\t\t   ACCDET_IRQ_CLR_MASK_SFT, BIT(ACCDET_IRQ_CLR_SFT));\n\tusleep_range(200, 300);\n\tret = regmap_read_poll_timeout(priv->regmap,\n\t\t\t\t       ACCDET_IRQ_ADDR,\n\t\t\t\t       value,\n\t\t\t\t       (value & ACCDET_IRQ_MASK_SFT) == 0,\n\t\t\t\t       0,\n\t\t\t\t       1000);\n\tif (ret)\n\t\tdev_warn(priv->dev, \"%s(), ret %d\\n\", __func__, ret);\n\t \n\tregmap_update_bits(priv->regmap, ACCDET_IRQ_ADDR,\n\t\t\t   ACCDET_IRQ_CLR_MASK_SFT, 0);\n\tregmap_update_bits(priv->regmap, RG_INT_STATUS_ACCDET_ADDR,\n\t\t\t   RG_INT_STATUS_ACCDET_MASK_SFT,\n\t\t\t   BIT(RG_INT_STATUS_ACCDET_SFT));\n\n\t \n\taccdet_set_debounce(priv, accdet_state000,\n\t\t\t    priv->data->pwm_deb->debounce0);\n\taccdet_set_debounce(priv, accdet_state001,\n\t\t\t    priv->data->pwm_deb->debounce1);\n\taccdet_set_debounce(priv, accdet_state011,\n\t\t\t    priv->data->pwm_deb->debounce3);\n\n\tpriv->jack_type = 0;\n\tpriv->btn_type = 0;\n\tpriv->accdet_status = 0x3;\n\tmt6359_accdet_jack_report(priv);\n}\n\nstatic void accdet_set_debounce(struct mt6359_accdet *priv, int state,\n\t\t\t\tunsigned int debounce)\n{\n\tswitch (state) {\n\tcase accdet_state000:\n\t\tregmap_write(priv->regmap, ACCDET_DEBOUNCE0_ADDR, debounce);\n\t\tbreak;\n\tcase accdet_state001:\n\t\tregmap_write(priv->regmap, ACCDET_DEBOUNCE1_ADDR, debounce);\n\t\tbreak;\n\tcase accdet_state010:\n\t\tregmap_write(priv->regmap, ACCDET_DEBOUNCE2_ADDR, debounce);\n\t\tbreak;\n\tcase accdet_state011:\n\t\tregmap_write(priv->regmap, ACCDET_DEBOUNCE3_ADDR, debounce);\n\t\tbreak;\n\tcase accdet_auxadc:\n\t\tregmap_write(priv->regmap,\n\t\t\t     ACCDET_CONNECT_AUXADC_TIME_DIG_ADDR, debounce);\n\t\tbreak;\n\tcase eint_state000:\n\t\tregmap_update_bits(priv->regmap, ACCDET_EINT_DEBOUNCE0_ADDR,\n\t\t\t\t   0xF << ACCDET_EINT_DEBOUNCE0_SFT,\n\t\t\t\t   debounce << ACCDET_EINT_DEBOUNCE0_SFT);\n\t\tbreak;\n\tcase eint_state001:\n\t\tregmap_update_bits(priv->regmap, ACCDET_EINT_DEBOUNCE1_ADDR,\n\t\t\t\t   0xF << ACCDET_EINT_DEBOUNCE1_SFT,\n\t\t\t\t   debounce << ACCDET_EINT_DEBOUNCE1_SFT);\n\t\tbreak;\n\tcase eint_state010:\n\t\tregmap_update_bits(priv->regmap, ACCDET_EINT_DEBOUNCE2_ADDR,\n\t\t\t\t   0xF << ACCDET_EINT_DEBOUNCE2_SFT,\n\t\t\t\t   debounce << ACCDET_EINT_DEBOUNCE2_SFT);\n\t\tbreak;\n\tcase eint_state011:\n\t\tregmap_update_bits(priv->regmap, ACCDET_EINT_DEBOUNCE3_ADDR,\n\t\t\t\t   0xF << ACCDET_EINT_DEBOUNCE3_SFT,\n\t\t\t\t   debounce << ACCDET_EINT_DEBOUNCE3_SFT);\n\t\tbreak;\n\tcase eint_inverter_state000:\n\t\tregmap_write(priv->regmap, ACCDET_EINT_INVERTER_DEBOUNCE_ADDR,\n\t\t\t     debounce);\n\t\tbreak;\n\tdefault:\n\t\tdev_warn(priv->dev, \"Error: %s error state (%d)\\n\", __func__,\n\t\t\t state);\n\t\tbreak;\n\t}\n}\n\nstatic void mt6359_accdet_jack_report(struct mt6359_accdet *priv)\n{\n\tint report = 0;\n\n\tif (!priv->jack)\n\t\treturn;\n\n\treport = priv->jack_type | priv->btn_type;\n\tsnd_soc_jack_report(priv->jack, report, MT6359_ACCDET_JACK_MASK);\n}\n\nstatic unsigned int check_button(struct mt6359_accdet *priv, unsigned int v)\n{\n\tif (priv->caps & ACCDET_FOUR_KEY) {\n\t\tif (v < priv->data->four_key.down &&\n\t\t    v >= priv->data->four_key.up)\n\t\t\tpriv->btn_type = SND_JACK_BTN_1;\n\t\tif (v < priv->data->four_key.up &&\n\t\t    v >= priv->data->four_key.voice)\n\t\t\tpriv->btn_type = SND_JACK_BTN_2;\n\t\tif (v < priv->data->four_key.voice &&\n\t\t    v >= priv->data->four_key.mid)\n\t\t\tpriv->btn_type = SND_JACK_BTN_3;\n\t\tif (v < priv->data->four_key.mid)\n\t\t\tpriv->btn_type = SND_JACK_BTN_0;\n\t} else {\n\t\tif (v < priv->data->three_key.down &&\n\t\t    v >= priv->data->three_key.up)\n\t\t\tpriv->btn_type = SND_JACK_BTN_1;\n\t\tif (v < priv->data->three_key.up &&\n\t\t    v >= priv->data->three_key.mid)\n\t\t\tpriv->btn_type = SND_JACK_BTN_2;\n\t\tif (v < priv->data->three_key.mid)\n\t\t\tpriv->btn_type = SND_JACK_BTN_0;\n\t}\n\treturn 0;\n}\n\nstatic void is_key_pressed(struct mt6359_accdet *priv, bool pressed)\n{\n\tpriv->btn_type = priv->jack_type & ~MT6359_ACCDET_BTN_MASK;\n\n\tif (pressed)\n\t\tcheck_button(priv, priv->cali_voltage);\n}\n\nstatic inline void check_jack_btn_type(struct mt6359_accdet *priv)\n{\n\tunsigned int val = 0;\n\n\tregmap_read(priv->regmap, ACCDET_MEM_IN_ADDR, &val);\n\n\tpriv->accdet_status =\n\t\t(val >> ACCDET_STATE_MEM_IN_OFFSET) & ACCDET_STATE_AB_MASK;\n\n\tswitch (priv->accdet_status) {\n\tcase 0:\n\t\tif (priv->jack_type == SND_JACK_HEADSET)\n\t\t\tis_key_pressed(priv, true);\n\t\telse\n\t\t\tpriv->jack_type = SND_JACK_HEADPHONE;\n\t\tbreak;\n\tcase 1:\n\t\tif (priv->jack_type == SND_JACK_HEADSET) {\n\t\t\tis_key_pressed(priv, false);\n\t\t} else {\n\t\t\tpriv->jack_type = SND_JACK_HEADSET;\n\t\t\taccdet_set_debounce(priv, eint_state011, 0x1);\n\t\t}\n\t\tbreak;\n\tcase 3:\n\tdefault:\n\t\tpriv->jack_type = 0;\n\t\tbreak;\n\t}\n}\n\nstatic void mt6359_accdet_work(struct work_struct *work)\n{\n\tstruct mt6359_accdet *priv =\n\t\tcontainer_of(work, struct mt6359_accdet, accdet_work);\n\n\tmutex_lock(&priv->res_lock);\n\tpriv->pre_accdet_status = priv->accdet_status;\n\tcheck_jack_btn_type(priv);\n\n\tif (priv->jack_plugged &&\n\t    priv->pre_accdet_status != priv->accdet_status)\n\t\tmt6359_accdet_jack_report(priv);\n\tmutex_unlock(&priv->res_lock);\n}\n\nstatic void mt6359_accdet_jd_work(struct work_struct *work)\n{\n\tint ret;\n\tunsigned int value = 0;\n\n\tstruct mt6359_accdet *priv =\n\t\tcontainer_of(work, struct mt6359_accdet, jd_work);\n\n\tmutex_lock(&priv->res_lock);\n\tif (priv->jd_sts == M_PLUG_IN) {\n\t\tpriv->jack_plugged = true;\n\n\t\t \n\t\tregmap_update_bits(priv->regmap, ACCDET_SEQ_INIT_ADDR,\n\t\t\t\t   ACCDET_SEQ_INIT_MASK_SFT,\n\t\t\t\t   BIT(ACCDET_SEQ_INIT_SFT));\n\t\tregmap_update_bits(priv->regmap, ACCDET_SEQ_INIT_ADDR,\n\t\t\t\t   ACCDET_SEQ_INIT_MASK_SFT, 0);\n\t\tret = regmap_read_poll_timeout(priv->regmap,\n\t\t\t\t\t       ACCDET_SEQ_INIT_ADDR,\n\t\t\t\t\t       value,\n\t\t\t\t\t       (value & ACCDET_SEQ_INIT_MASK_SFT) == 0,\n\t\t\t\t\t       0,\n\t\t\t\t\t       1000);\n\t\tif (ret)\n\t\t\tdev_err(priv->dev, \"%s(), ret %d\\n\", __func__, ret);\n\n\t\t \n\t\tregmap_update_bits(priv->regmap, ACCDET_SW_EN_ADDR,\n\t\t\t\t   ACCDET_SW_EN_MASK_SFT, BIT(ACCDET_SW_EN_SFT));\n\t} else if (priv->jd_sts == M_PLUG_OUT) {\n\t\tpriv->jack_plugged = false;\n\n\t\taccdet_set_debounce(priv, accdet_state011,\n\t\t\t\t    priv->data->pwm_deb->debounce3);\n\t\tregmap_update_bits(priv->regmap, ACCDET_SW_EN_ADDR,\n\t\t\t\t   ACCDET_SW_EN_MASK_SFT, 0);\n\t\tmt6359_accdet_recover_jd_setting(priv);\n\t}\n\n\tif (priv->caps & ACCDET_PMIC_EINT_IRQ)\n\t\trecover_eint_setting(priv);\n\tmutex_unlock(&priv->res_lock);\n}\n\nstatic irqreturn_t mt6359_accdet_irq(int irq, void *data)\n{\n\tstruct mt6359_accdet *priv = data;\n\tunsigned int irq_val = 0, val = 0, value = 0;\n\tint ret;\n\n\tmutex_lock(&priv->res_lock);\n\tregmap_read(priv->regmap, ACCDET_IRQ_ADDR, &irq_val);\n\n\tif (irq_val & ACCDET_IRQ_MASK_SFT) {\n\t\tregmap_update_bits(priv->regmap, ACCDET_IRQ_ADDR,\n\t\t\t\t   ACCDET_IRQ_CLR_MASK_SFT,\n\t\t\t\t   BIT(ACCDET_IRQ_CLR_SFT));\n\t\tret = regmap_read_poll_timeout(priv->regmap,\n\t\t\t\t\t       ACCDET_IRQ_ADDR,\n\t\t\t\t\t       value,\n\t\t\t\t\t       (value & ACCDET_IRQ_MASK_SFT) == 0,\n\t\t\t\t\t       0,\n\t\t\t\t\t       1000);\n\t\tif (ret) {\n\t\t\tdev_err(priv->dev, \"%s(), ret %d\\n\", __func__, ret);\n\t\t\tmutex_unlock(&priv->res_lock);\n\t\t\treturn IRQ_NONE;\n\t\t}\n\t\tregmap_update_bits(priv->regmap, ACCDET_IRQ_ADDR,\n\t\t\t\t   ACCDET_IRQ_CLR_MASK_SFT, 0);\n\t\tregmap_update_bits(priv->regmap, RG_INT_STATUS_ACCDET_ADDR,\n\t\t\t\t   RG_INT_STATUS_ACCDET_MASK_SFT,\n\t\t\t\t   BIT(RG_INT_STATUS_ACCDET_SFT));\n\n\t\tqueue_work(priv->accdet_workqueue, &priv->accdet_work);\n\t} else {\n\t\tif (irq_val & ACCDET_EINT0_IRQ_MASK_SFT) {\n\t\t\tregmap_update_bits(priv->regmap, ACCDET_IRQ_ADDR,\n\t\t\t\t\t   ACCDET_EINT0_IRQ_CLR_MASK_SFT,\n\t\t\t\t\t   BIT(ACCDET_EINT0_IRQ_CLR_SFT));\n\t\t\tret = regmap_read_poll_timeout(priv->regmap,\n\t\t\t\t\t\t       ACCDET_IRQ_ADDR,\n\t\t\t\t\t\t       value,\n\t\t\t\t\t\t       (value & ACCDET_EINT0_IRQ_MASK_SFT) == 0,\n\t\t\t\t\t\t       0,\n\t\t\t\t\t\t       1000);\n\t\t\tif (ret) {\n\t\t\t\tdev_err(priv->dev, \"%s(), ret %d\\n\", __func__,\n\t\t\t\t\tret);\n\t\t\t\tmutex_unlock(&priv->res_lock);\n\t\t\t\treturn IRQ_NONE;\n\t\t\t}\n\t\t\tregmap_update_bits(priv->regmap, ACCDET_IRQ_ADDR,\n\t\t\t\t\t   ACCDET_EINT0_IRQ_CLR_MASK_SFT, 0);\n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   RG_INT_STATUS_ACCDET_ADDR,\n\t\t\t\t\t   RG_INT_STATUS_ACCDET_EINT0_MASK_SFT,\n\t\t\t\t\t   BIT(RG_INT_STATUS_ACCDET_EINT0_SFT));\n\t\t}\n\t\tif (irq_val & ACCDET_EINT1_IRQ_MASK_SFT) {\n\t\t\tregmap_update_bits(priv->regmap, ACCDET_IRQ_ADDR,\n\t\t\t\t\t   ACCDET_EINT1_IRQ_CLR_MASK_SFT,\n\t\t\t\t\t   BIT(ACCDET_EINT1_IRQ_CLR_SFT));\n\t\t\tret = regmap_read_poll_timeout(priv->regmap,\n\t\t\t\t\t\t       ACCDET_IRQ_ADDR,\n\t\t\t\t\t\t       value,\n\t\t\t\t\t\t       (value & ACCDET_EINT1_IRQ_MASK_SFT) == 0,\n\t\t\t\t\t\t       0,\n\t\t\t\t\t\t       1000);\n\t\t\tif (ret) {\n\t\t\t\tdev_err(priv->dev, \"%s(), ret %d\\n\", __func__,\n\t\t\t\t\tret);\n\t\t\t\tmutex_unlock(&priv->res_lock);\n\t\t\t\treturn IRQ_NONE;\n\t\t\t}\n\t\t\tregmap_update_bits(priv->regmap, ACCDET_IRQ_ADDR,\n\t\t\t\t\t   ACCDET_EINT1_IRQ_CLR_MASK_SFT, 0);\n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   RG_INT_STATUS_ACCDET_ADDR,\n\t\t\t\t\t   RG_INT_STATUS_ACCDET_EINT1_MASK_SFT,\n\t\t\t\t\t   BIT(RG_INT_STATUS_ACCDET_EINT1_SFT));\n\t\t}\n\t\t \n\t\tregmap_read(priv->regmap, ACCDET_EINT0_MEM_IN_ADDR, &val);\n\t\tpriv->jd_sts = ((val >> ACCDET_EINT0_MEM_IN_SFT) &\n\t\t\t\t   ACCDET_EINT0_MEM_IN_MASK);\n\t\t \n\t\tmt6359_accdet_jd_setting(priv);\n\n\t\tqueue_work(priv->jd_workqueue, &priv->jd_work);\n\t}\n\tmutex_unlock(&priv->res_lock);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic int mt6359_accdet_parse_dt(struct mt6359_accdet *priv)\n{\n\tint ret;\n\tstruct device *dev = priv->dev;\n\tstruct device_node *node = NULL;\n\tint pwm_deb[15] = {0};\n\tunsigned int tmp = 0;\n\n\tnode = of_get_child_by_name(dev->parent->of_node, \"accdet\");\n\tif (!node)\n\t\treturn -EINVAL;\n\n\tret = of_property_read_u32(node, \"mediatek,mic-vol\",\n\t\t\t\t   &priv->data->mic_vol);\n\tif (ret)\n\t\tpriv->data->mic_vol = 8;\n\n\tret = of_property_read_u32(node, \"mediatek,plugout-debounce\",\n\t\t\t\t   &priv->data->plugout_deb);\n\tif (ret)\n\t\tpriv->data->plugout_deb = 1;\n\n\tret = of_property_read_u32(node, \"mediatek,mic-mode\",\n\t\t\t\t   &priv->data->mic_mode);\n\tif (ret)\n\t\tpriv->data->mic_mode = 2;\n\n\tret = of_property_read_u32_array(node, \"mediatek,pwm-deb-setting\",\n\t\t\t\t\t pwm_deb, ARRAY_SIZE(pwm_deb));\n\t \n\tif (!ret)\n\t\tmemcpy(priv->data->pwm_deb, pwm_deb, sizeof(pwm_deb));\n\n\tret = of_property_read_u32(node, \"mediatek,eint-level-pol\",\n\t\t\t\t   &priv->data->eint_pol);\n\tif (ret)\n\t\tpriv->data->eint_pol = 8;\n\n\tret = of_property_read_u32(node, \"mediatek,eint-use-ap\", &tmp);\n\tif (ret)\n\t\ttmp = 0;\n\tif (tmp == 0)\n\t\tpriv->caps |= ACCDET_PMIC_EINT_IRQ;\n\telse if (tmp == 1)\n\t\tpriv->caps |= ACCDET_AP_GPIO_EINT;\n\n\tret = of_property_read_u32(node, \"mediatek,eint-detect-mode\",\n\t\t\t\t   &priv->data->eint_detect_mode);\n\tif (ret) {\n\t\t \n\t\tpriv->data->eint_detect_mode = 0x4;\n\t}\n\n\tret = of_property_read_u32(node, \"mediatek,eint-num\", &tmp);\n\tif (ret)\n\t\ttmp = 0;\n\tif (tmp == 0)\n\t\tpriv->caps |= ACCDET_PMIC_EINT0;\n\telse if (tmp == 1)\n\t\tpriv->caps |= ACCDET_PMIC_EINT1;\n\telse if (tmp == 2)\n\t\tpriv->caps |= ACCDET_PMIC_BI_EINT;\n\n\tret = of_property_read_u32(node, \"mediatek,eint-trig-mode\",\n\t\t\t\t   &tmp);\n\tif (ret)\n\t\ttmp = 0;\n\tif (tmp == 0)\n\t\tpriv->caps |= ACCDET_PMIC_GPIO_TRIG_EINT;\n\telse if (tmp == 1)\n\t\tpriv->caps |= ACCDET_PMIC_INVERTER_TRIG_EINT;\n\n\tret = of_property_read_u32(node, \"mediatek,eint-use-ext-res\",\n\t\t\t\t   &priv->data->eint_use_ext_res);\n\tif (ret) {\n\t\t \n\t\tpriv->data->eint_use_ext_res = 0x0;\n\t}\n\n\tret = of_property_read_u32(node, \"mediatek,eint-comp-vth\",\n\t\t\t\t   &priv->data->eint_comp_vth);\n\tif (ret)\n\t\tpriv->data->eint_comp_vth = 0x0;\n\n\tret = of_property_read_u32(node, \"mediatek,key-mode\", &tmp);\n\tif (ret)\n\t\ttmp = 0;\n\tif (tmp == 0) {\n\t\tint three_key[4];\n\n\t\tpriv->caps |= ACCDET_THREE_KEY;\n\t\tret = of_property_read_u32_array(node,\n\t\t\t\t\t\t \"mediatek,three-key-thr\",\n\t\t\t\t\t\t three_key,\n\t\t\t\t\t\t ARRAY_SIZE(three_key));\n\t\tif (!ret)\n\t\t\tmemcpy(&priv->data->three_key, three_key + 1,\n\t\t\t       sizeof(struct three_key_threshold));\n\t} else if (tmp == 1) {\n\t\tint four_key[5];\n\n\t\tpriv->caps |= ACCDET_FOUR_KEY;\n\t\tret = of_property_read_u32_array(node,\n\t\t\t\t\t\t \"mediatek,four-key-thr\",\n\t\t\t\t\t\t four_key,\n\t\t\t\t\t\t ARRAY_SIZE(four_key));\n\t\tif (!ret) {\n\t\t\tmemcpy(&priv->data->four_key, four_key + 1,\n\t\t\t       sizeof(struct four_key_threshold));\n\t\t} else {\n\t\t\tdev_warn(priv->dev,\n\t\t\t\t \"accdet no 4-key-thrsh dts, use efuse\\n\");\n\t\t}\n\t} else if (tmp == 2) {\n\t\tint three_key[4];\n\n\t\tpriv->caps |= ACCDET_TRI_KEY_CDD;\n\t\tret = of_property_read_u32_array(node,\n\t\t\t\t\t\t \"mediatek,tri-key-cdd-thr\",\n\t\t\t\t\t\t three_key,\n\t\t\t\t\t\t ARRAY_SIZE(three_key));\n\t\tif (!ret)\n\t\t\tmemcpy(&priv->data->three_key, three_key + 1,\n\t\t\t       sizeof(struct three_key_threshold));\n\t}\n\n\tof_node_put(node);\n\tdev_warn(priv->dev, \"accdet caps=%x\\n\", priv->caps);\n\n\treturn 0;\n}\n\nstatic void config_digital_init_by_mode(struct mt6359_accdet *priv)\n{\n\t \n\tregmap_write(priv->regmap, ACCDET_EINT_CMPMEN_PWM_THRESH_ADDR,\n\t\t     (priv->data->pwm_deb->eint_pwm_width << 4 |\n\t\t     priv->data->pwm_deb->eint_pwm_thresh));\n\t \n\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\tregmap_write(priv->regmap, ACCDET_DA_STABLE_ADDR,\n\t\t\t     ACCDET_EINT0_STABLE_VAL);\n\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\tregmap_write(priv->regmap, ACCDET_DA_STABLE_ADDR,\n\t\t\t     ACCDET_EINT1_STABLE_VAL);\n\t}\n\t \n\tregmap_update_bits(priv->regmap, ACCDET_EINT_M_PLUG_IN_NUM_ADDR,\n\t\t\t   ACCDET_EINT_M_PLUG_IN_NUM_MASK_SFT,\n\t\t\t   BIT(ACCDET_EINT_M_PLUG_IN_NUM_SFT));\n\t \n\tregmap_write(priv->regmap, ACCDET_HWMODE_EN_ADDR, 0x100);\n\n\tregmap_update_bits(priv->regmap, ACCDET_EINT_M_DETECT_EN_ADDR,\n\t\t\t   ACCDET_EINT_M_DETECT_EN_MASK_SFT, 0);\n\n\t \n\tregmap_write(priv->regmap, ACCDET_CMP_PWM_EN_ADDR, 0x67);\n\t \n\tif (priv->data->eint_detect_mode == 0x1) {\n\t\t \n\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_EINT0_INVERTER_SW_EN_ADDR,\n\t\t\t\t\t   ACCDET_EINT0_INVERTER_SW_EN_MASK_SFT,\n\t\t\t\t\t   0);\n\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_EINT1_INVERTER_SW_EN_ADDR,\n\t\t\t\t\t   ACCDET_EINT1_INVERTER_SW_EN_MASK_SFT,\n\t\t\t\t\t   0);\n\t\t}\n\t} else {\n\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_EINT0_INVERTER_SW_EN_ADDR,\n\t\t\t\t\t   ACCDET_EINT0_INVERTER_SW_EN_MASK_SFT,\n\t\t\t\t\t   BIT(ACCDET_EINT0_INVERTER_SW_EN_SFT));\n\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t   ACCDET_EINT1_INVERTER_SW_EN_ADDR,\n\t\t\t\t\t   ACCDET_EINT1_INVERTER_SW_EN_MASK_SFT,\n\t\t\t\t\t   BIT(ACCDET_EINT1_INVERTER_SW_EN_SFT));\n\t\t}\n\t}\n}\n\nstatic void config_eint_init_by_mode(struct mt6359_accdet *priv)\n{\n\tunsigned int val = 0;\n\n\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\tregmap_update_bits(priv->regmap, RG_EINT0EN_ADDR,\n\t\t\t\t   RG_EINT0EN_MASK_SFT, BIT(RG_EINT0EN_SFT));\n\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\tregmap_update_bits(priv->regmap, RG_EINT1EN_ADDR,\n\t\t\t\t   RG_EINT1EN_MASK_SFT, BIT(RG_EINT1EN_SFT));\n\t}\n\t \n\tregmap_update_bits(priv->regmap, RG_ACCDETSPARE_ADDR,\n\t\t\t   1 << 8, 1 << 8);\n\t \n\tregmap_update_bits(priv->regmap, RG_NCP_PDDIS_EN_ADDR,\n\t\t\t   RG_NCP_PDDIS_EN_MASK_SFT, BIT(RG_NCP_PDDIS_EN_SFT));\n\n\tif (priv->data->eint_detect_mode == 0x1 ||\n\t    priv->data->eint_detect_mode == 0x2 ||\n\t    priv->data->eint_detect_mode == 0x3) {\n\t\tif (priv->data->eint_use_ext_res == 0x1) {\n\t\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t\t   RG_EINT0CONFIGACCDET_ADDR,\n\t\t\t\t\t\t   RG_EINT0CONFIGACCDET_MASK_SFT,\n\t\t\t\t\t\t   0);\n\t\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t\t   RG_EINT1CONFIGACCDET_ADDR,\n\t\t\t\t\t\t   RG_EINT1CONFIGACCDET_MASK_SFT,\n\t\t\t\t\t\t   0);\n\t\t\t}\n\t\t} else {\n\t\t\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t\t   RG_EINT0CONFIGACCDET_ADDR,\n\t\t\t\t\t\t   RG_EINT0CONFIGACCDET_MASK_SFT,\n\t\t\t\t\t\t   BIT(RG_EINT0CONFIGACCDET_SFT));\n\t\t\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\t\t\tregmap_update_bits(priv->regmap,\n\t\t\t\t\t\t   RG_EINT1CONFIGACCDET_ADDR,\n\t\t\t\t\t\t   RG_EINT1CONFIGACCDET_MASK_SFT,\n\t\t\t\t\t\t   BIT(RG_EINT1CONFIGACCDET_SFT));\n\t\t\t}\n\t\t}\n\t}\n\n\tif (priv->data->eint_detect_mode != 0x1) {\n\t\t \n\t\tregmap_update_bits(priv->regmap, RG_ACCDETSPARE_ADDR,\n\t\t\t\t   0x3 << RG_ACCDETSPARE_SFT,\n\t\t\t\t   0x3 << RG_ACCDETSPARE_SFT);\n\t}\n\tregmap_write(priv->regmap, RG_EINTCOMPVTH_ADDR,\n\t\t     val | priv->data->eint_comp_vth << RG_EINTCOMPVTH_SFT);\n}\n\nstatic void mt6359_accdet_init(struct mt6359_accdet *priv)\n{\n\tunsigned int reg = 0;\n\n\tregmap_update_bits(priv->regmap, ACCDET_SEQ_INIT_ADDR,\n\t\t\t   ACCDET_SEQ_INIT_MASK_SFT, BIT(ACCDET_SEQ_INIT_SFT));\n\tmdelay(2);\n\tregmap_update_bits(priv->regmap, ACCDET_SEQ_INIT_ADDR,\n\t\t\t   ACCDET_SEQ_INIT_MASK_SFT, 0);\n\tmdelay(1);\n\t \n\taccdet_set_debounce(priv, accdet_state000,\n\t\t\t    priv->data->pwm_deb->debounce0);\n\taccdet_set_debounce(priv, accdet_state001,\n\t\t\t    priv->data->pwm_deb->debounce1);\n\taccdet_set_debounce(priv, accdet_state011,\n\t\t\t    priv->data->pwm_deb->debounce3);\n\taccdet_set_debounce(priv, accdet_auxadc,\n\t\t\t    priv->data->pwm_deb->debounce4);\n\n\taccdet_set_debounce(priv, eint_state000,\n\t\t\t    priv->data->pwm_deb->eint_debounce0);\n\taccdet_set_debounce(priv, eint_state001,\n\t\t\t    priv->data->pwm_deb->eint_debounce1);\n\taccdet_set_debounce(priv, eint_state011,\n\t\t\t    priv->data->pwm_deb->eint_debounce3);\n\taccdet_set_debounce(priv, eint_inverter_state000,\n\t\t\t    priv->data->pwm_deb->eint_inverter_debounce);\n\n\tregmap_update_bits(priv->regmap, RG_ACCDET_RST_ADDR,\n\t\t\t   RG_ACCDET_RST_MASK_SFT, BIT(RG_ACCDET_RST_SFT));\n\tregmap_update_bits(priv->regmap, RG_ACCDET_RST_ADDR,\n\t\t\t   RG_ACCDET_RST_MASK_SFT, 0);\n\n\t \n\tregmap_update_bits(priv->regmap, RG_AUDPWDBMICBIAS1_ADDR,\n\t\t\t   0x3 << RG_AUDMICBIAS1HVEN_SFT, 0);\n\tregmap_update_bits(priv->regmap, RG_AUDPWDBMICBIAS1_ADDR,\n\t\t\t   0x7 << RG_AUDMICBIAS1VREF_SFT, 0);\n\n\t \n\tregmap_write(priv->regmap, ACCDET_PWM_WIDTH_ADDR,\n\t\t     REGISTER_VAL(priv->data->pwm_deb->pwm_width));\n\tregmap_write(priv->regmap, ACCDET_PWM_THRESH_ADDR,\n\t\t     REGISTER_VAL(priv->data->pwm_deb->pwm_thresh));\n\tregmap_write(priv->regmap, ACCDET_RISE_DELAY_ADDR,\n\t\t     (priv->data->pwm_deb->fall_delay << 15 |\n\t\t      priv->data->pwm_deb->rise_delay));\n\n\tregmap_read(priv->regmap, RG_AUDPWDBMICBIAS1_ADDR, &reg);\n\tif (priv->data->mic_vol <= 7) {\n\t\t \n\t\tregmap_write(priv->regmap, RG_AUDPWDBMICBIAS1_ADDR,\n\t\t\t     reg | (priv->data->mic_vol << RG_AUDMICBIAS1VREF_SFT) |\n\t\t\t     RG_AUDMICBIAS1LOWPEN_MASK_SFT);\n\t} else if (priv->data->mic_vol == 8) {\n\t\t \n\t\tregmap_write(priv->regmap, RG_AUDPWDBMICBIAS1_ADDR,\n\t\t\t     reg | (3 << RG_AUDMICBIAS1HVEN_SFT) |\n\t\t\t     RG_AUDMICBIAS1LOWPEN_MASK_SFT);\n\t} else if (priv->data->mic_vol == 9) {\n\t\t \n\t\tregmap_write(priv->regmap, RG_AUDPWDBMICBIAS1_ADDR,\n\t\t\t     reg | (1 << RG_AUDMICBIAS1HVEN_SFT) |\n\t\t\t     RG_AUDMICBIAS1LOWPEN_MASK_SFT);\n\t}\n\t \n\tregmap_read(priv->regmap, RG_AUDACCDETMICBIAS0PULLLOW_ADDR, &reg);\n\tif (priv->data->mic_mode == HEADSET_MODE_1) {\n\t\t \n\t\tregmap_write(priv->regmap, RG_AUDACCDETMICBIAS0PULLLOW_ADDR,\n\t\t\t     reg | RG_ACCDET_MODE_ANA11_MODE1);\n\t\t \n\t\tregmap_update_bits(priv->regmap, RG_ANALOGFDEN_ADDR,\n\t\t\t\t   RG_ANALOGFDEN_MASK_SFT,\n\t\t\t\t   BIT(RG_ANALOGFDEN_SFT));\n\t\tregmap_update_bits(priv->regmap, RG_ACCDETSPARE_ADDR,\n\t\t\t\t   0x3 << 11, 0x3 << 11);\n\t} else if (priv->data->mic_mode == HEADSET_MODE_2) {\n\t\t \n\t\tregmap_write(priv->regmap, RG_AUDACCDETMICBIAS0PULLLOW_ADDR,\n\t\t\t     reg | RG_ACCDET_MODE_ANA11_MODE2);\n\t\t \n\t\tregmap_update_bits(priv->regmap, RG_ANALOGFDEN_ADDR,\n\t\t\t\t   0x3 << RG_ANALOGFDEN_SFT,\n\t\t\t\t   0x3 << RG_ANALOGFDEN_SFT);\n\t} else if (priv->data->mic_mode == HEADSET_MODE_6) {\n\t\t \n\t\tregmap_write(priv->regmap, RG_AUDACCDETMICBIAS0PULLLOW_ADDR,\n\t\t\t     reg | RG_ACCDET_MODE_ANA11_MODE6);\n\t\tregmap_update_bits(priv->regmap, RG_AUDPWDBMICBIAS1_ADDR,\n\t\t\t\t   RG_AUDMICBIAS1DCSW1PEN_MASK_SFT,\n\t\t\t\t   BIT(RG_AUDMICBIAS1DCSW1PEN_SFT));\n\t\t \n\t\tregmap_update_bits(priv->regmap, RG_ANALOGFDEN_ADDR,\n\t\t\t\t   0x3 << RG_ANALOGFDEN_SFT,\n\t\t\t\t   0x3 << RG_ANALOGFDEN_SFT);\n\t}\n\n\tif (priv->caps & ACCDET_PMIC_EINT_IRQ) {\n\t\tconfig_eint_init_by_mode(priv);\n\t\tconfig_digital_init_by_mode(priv);\n\t}\n}\n\nint mt6359_accdet_enable_jack_detect(struct snd_soc_component *component,\n\t\t\t\t     struct snd_soc_jack *jack)\n{\n\tstruct mt6359_accdet *priv =\n\t\tsnd_soc_component_get_drvdata(component);\n\n\tsnd_jack_set_key(jack->jack, SND_JACK_BTN_0, KEY_PLAYPAUSE);\n\tsnd_jack_set_key(jack->jack, SND_JACK_BTN_1, KEY_VOLUMEDOWN);\n\tsnd_jack_set_key(jack->jack, SND_JACK_BTN_2, KEY_VOLUMEUP);\n\tsnd_jack_set_key(jack->jack, SND_JACK_BTN_3, KEY_VOICECOMMAND);\n\n\tpriv->jack = jack;\n\n\tmt6359_accdet_jack_report(priv);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(mt6359_accdet_enable_jack_detect);\n\nstatic int mt6359_accdet_probe(struct platform_device *pdev)\n{\n\tstruct mt6359_accdet *priv;\n\tstruct mt6397_chip *mt6397 = dev_get_drvdata(pdev->dev.parent);\n\tint ret;\n\n\tdev_dbg(&pdev->dev, \"%s(), dev name %s\\n\",\n\t\t__func__, dev_name(&pdev->dev));\n\n\tpriv = devm_kzalloc(&pdev->dev, sizeof(struct mt6359_accdet),\n\t\t\t    GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\n\tpriv->data = devm_kzalloc(&pdev->dev, sizeof(struct dts_data),\n\t\t\t\t  GFP_KERNEL);\n\tif (!priv->data)\n\t\treturn -ENOMEM;\n\n\tpriv->data->pwm_deb = devm_kzalloc(&pdev->dev,\n\t\t\t\t\t   sizeof(struct pwm_deb_settings),\n\t\t\t\t\t   GFP_KERNEL);\n\tif (!priv->data->pwm_deb)\n\t\treturn -ENOMEM;\n\n\tpriv->regmap = mt6397->regmap;\n\tif (IS_ERR(priv->regmap)) {\n\t\tret = PTR_ERR(priv->regmap);\n\t\tdev_err(&pdev->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\tpriv->dev = &pdev->dev;\n\n\tret = mt6359_accdet_parse_dt(priv);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Failed to parse dts\\n\");\n\t\treturn ret;\n\t}\n\tmutex_init(&priv->res_lock);\n\n\tpriv->accdet_irq = platform_get_irq(pdev, 0);\n\tif (priv->accdet_irq >= 0) {\n\t\tret = devm_request_threaded_irq(&pdev->dev, priv->accdet_irq,\n\t\t\t\t\t\tNULL, mt6359_accdet_irq,\n\t\t\t\t\t\tIRQF_TRIGGER_HIGH | IRQF_ONESHOT,\n\t\t\t\t\t\t\"ACCDET_IRQ\", priv);\n\t\tif (ret) {\n\t\t\tdev_err(&pdev->dev,\n\t\t\t\t\"Failed to request IRQ: (%d)\\n\", ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tif (priv->caps & ACCDET_PMIC_EINT0) {\n\t\tpriv->accdet_eint0 = platform_get_irq(pdev, 1);\n\t\tif (priv->accdet_eint0 >= 0) {\n\t\t\tret = devm_request_threaded_irq(&pdev->dev,\n\t\t\t\t\t\t\tpriv->accdet_eint0,\n\t\t\t\t\t\t\tNULL, mt6359_accdet_irq,\n\t\t\t\t\t\t\tIRQF_TRIGGER_HIGH | IRQF_ONESHOT,\n\t\t\t\t\t\t\t\"ACCDET_EINT0\", priv);\n\t\t\tif (ret) {\n\t\t\t\tdev_err(&pdev->dev,\n\t\t\t\t\t\"Failed to request eint0 IRQ (%d)\\n\",\n\t\t\t\t\tret);\n\t\t\t\treturn ret;\n\t\t\t}\n\t\t}\n\t} else if (priv->caps & ACCDET_PMIC_EINT1) {\n\t\tpriv->accdet_eint1 = platform_get_irq(pdev, 2);\n\t\tif (priv->accdet_eint1 >= 0) {\n\t\t\tret = devm_request_threaded_irq(&pdev->dev,\n\t\t\t\t\t\t\tpriv->accdet_eint1,\n\t\t\t\t\t\t\tNULL, mt6359_accdet_irq,\n\t\t\t\t\t\t\tIRQF_TRIGGER_HIGH | IRQF_ONESHOT,\n\t\t\t\t\t\t\t\"ACCDET_EINT1\", priv);\n\t\t\tif (ret) {\n\t\t\t\tdev_err(&pdev->dev,\n\t\t\t\t\t\"Failed to request eint1 IRQ (%d)\\n\",\n\t\t\t\t\tret);\n\t\t\t\treturn ret;\n\t\t\t}\n\t\t}\n\t}\n\n\tpriv->accdet_workqueue = create_singlethread_workqueue(\"accdet\");\n\tINIT_WORK(&priv->accdet_work, mt6359_accdet_work);\n\tif (!priv->accdet_workqueue) {\n\t\tdev_err(&pdev->dev, \"Failed to create accdet workqueue\\n\");\n\t\tret = -1;\n\t\tgoto err_accdet_wq;\n\t}\n\n\tpriv->jd_workqueue = create_singlethread_workqueue(\"mt6359_accdet_jd\");\n\tINIT_WORK(&priv->jd_work, mt6359_accdet_jd_work);\n\tif (!priv->jd_workqueue) {\n\t\tdev_err(&pdev->dev, \"Failed to create jack detect workqueue\\n\");\n\t\tret = -1;\n\t\tgoto err_eint_wq;\n\t}\n\n\tplatform_set_drvdata(pdev, priv);\n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &mt6359_accdet_soc_driver,\n\t\t\t\t\t      NULL, 0);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Failed to register component\\n\");\n\t\treturn ret;\n\t}\n\n\tpriv->jd_sts = M_PLUG_OUT;\n\tpriv->jack_type = 0;\n\tpriv->btn_type = 0;\n\tpriv->accdet_status = 0x3;\n\tmt6359_accdet_init(priv);\n\n\tmt6359_accdet_jack_report(priv);\n\n\treturn 0;\n\nerr_eint_wq:\n\tdestroy_workqueue(priv->accdet_workqueue);\nerr_accdet_wq:\n\tdev_err(&pdev->dev, \"%s error. now exit.!\\n\", __func__);\n\treturn ret;\n}\n\nstatic struct platform_driver mt6359_accdet_driver = {\n\t.driver = {\n\t\t.name = \"pmic-codec-accdet\",\n\t},\n\t.probe = mt6359_accdet_probe,\n};\n\nmodule_platform_driver(mt6359_accdet_driver)\n\n \nMODULE_DESCRIPTION(\"MT6359 ALSA SoC codec jack driver\");\nMODULE_AUTHOR(\"Argus Lin <argus.lin@mediatek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}