---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/amdgpu/simoderegisterdefaults-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SIModeRegisterDefaults.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Utils/AMDGPUBaseInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/utils/amdgpubaseinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/ADT/FloatingPointMode.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/adt/floatingpointmode-h"
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm/amdgpu">llvm::AMDGPU</a></>}>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/simoderegisterdefaults">SIModeRegisterDefaults</a></>}>
</MembersIndexItem>

</MembersIndex>


## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- SIModeRegisterDefaults.h --------------------------------&#42;- C++ -&#42;-===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#ifndef LLVM&#95;LIB&#95;TARGET&#95;AMDGPU&#95;SIMODEREGISTERDEFAULTS&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define LLVM&#95;LIB&#95;TARGET&#95;AMDGPU&#95;SIMODEREGISTERDEFAULTS&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/lib/target/amdgpu/utils/amdgpubaseinfo-h">Utils/AMDGPUBaseInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/adt/floatingpointmode-h">llvm/ADT/FloatingPointMode.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a>;</Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Track defaults for fields in the MODE register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20" lineLink="/docs/api/structs/llvm/simoderegisterdefaults"><Highlight kind="normal"></Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal"><a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a> &#123;</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="comment">  /// Floating point opcodes that support exception flag gathering quiet and</Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="comment">  /// propagate signaling NaN inputs per IEEE 754-2008. Min&#95;dx10 and max&#95;dx10</Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="comment">  /// become IEEE 754- 2008 compliant due to signaling NaN propagation and</Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="comment">  /// quieting.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#a7238526aeceaef9a0db1ab0c21a0cf0e"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a> : 1;</Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="comment">  /// Used by the vector ALU to force DX10-style treatment of NaNs: when set,</Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="comment">  /// clamp NaN to zero; otherwise, pass NaN through.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#a5eff9b4ca99cdc0544e946f36ba98458"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a> : 1;</Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="comment">  /// If this is set, neither input or output denormals are flushed for most f32</Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="comment">  /// instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#af1d0653d028bac2c78f7eec72f32472e"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/denormalmode">DenormalMode</a> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a>;</Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="comment">  /// If this is set, neither input or output denormals are flushed for both f64</Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="comment">  /// and f16/v2f16 instructions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#a69743300b37bda17c4cf7690f2dc2fac"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/denormalmode">DenormalMode</a> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a>;</Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#a5c51e7c717aeeb4ea130f6a95f8d7d6a"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a>() :</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a>(<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a>),</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a>(<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a>),</Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/simoderegisterdefaults/#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a>(<a href="/docs/api/structs/llvm/denormalmode">DenormalMode</a>::getIEEE()),</Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a>(<a href="/docs/api/structs/llvm/denormalmode">DenormalMode</a>::getIEEE()) &#123;&#125;</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/function">Function</a> &amp;<a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp;ST);</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#a785285b13b67a380426876b52ae4d811"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a785285b13b67a380426876b52ae4d811">getDefaultForCallingConv</a>(<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>) &#123;</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a> <a href="/docs/api/files/lib/lib/codegen/regallocevictionadvisor-cpp/#aef71c4b21823f236e70cc6d62375adcd">Mode</a>;</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/codegen/regallocevictionadvisor-cpp/#aef71c4b21823f236e70cc6d62375adcd">Mode</a>.IEEE = !<a href="/docs/api/namespaces/llvm/amdgpu/#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvredundantcopyelimination-cpp/#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/regallocevictionadvisor-cpp/#aef71c4b21823f236e70cc6d62375adcd">Mode</a>;</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#ada223cd35c40f958ac1f70c1d0fd60ef"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#ada223cd35c40f958ac1f70c1d0fd60ef">operator==</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a> <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.IEEE &amp;&amp; <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.DX10Clamp &amp;&amp;</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">           <a href="/docs/api/structs/llvm/simoderegisterdefaults/#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.FP32Denormals &amp;&amp;</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">           <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a> == <a href="/docs/api/namespaces/llvm/#a9eb4f5b98b70ee4fab9614ed58282c1fa6311ae17c1ee52b36e68aaf4ad066387">Other</a>.FP64FP16Denormals;</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="comment">  /// Get the encoding value for the FP&#95;DENORM bits of the mode register for the</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="comment">  /// FP32 denormal mode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#a6590b6137a9fe659ad1ba3b2387b4cbd"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a6590b6137a9fe659ad1ba3b2387b4cbd">fpDenormModeSPValue</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/simoderegisterdefaults/#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a> == <a href="/docs/api/structs/llvm/denormalmode/#a8b25a485fab5c4ade966d2ad73bc2ccf">DenormalMode::getPreserveSign</a>())</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h/#a97400ab52a53a0ee0adbaff0ae0f63e5">FP&#95;DENORM&#95;FLUSH&#95;IN&#95;FLUSH&#95;OUT</a>;</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/simoderegisterdefaults/#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a>.Output == <a href="/docs/api/structs/llvm/denormalmode/#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h/#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP&#95;DENORM&#95;FLUSH&#95;OUT</a>;</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/simoderegisterdefaults/#af1d0653d028bac2c78f7eec72f32472e">FP32Denormals</a>.Input == <a href="/docs/api/structs/llvm/denormalmode/#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h/#ab15f612878863c5bd138b803fa1c1419">FP&#95;DENORM&#95;FLUSH&#95;IN</a>;</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h/#a794476833214d5191d905cb35da453a8">FP&#95;DENORM&#95;FLUSH&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="comment">  /// Get the encoding value for the FP&#95;DENORM bits of the mode register for the</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="comment">  /// FP64/FP16 denormal mode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#a98055d81c972ca478d57d2b1a871ecd9"><Highlight kind="normal">  uint32&#95;t <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a98055d81c972ca478d57d2b1a871ecd9">fpDenormModeDPValue</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/simoderegisterdefaults/#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a> == <a href="/docs/api/structs/llvm/denormalmode/#a8b25a485fab5c4ade966d2ad73bc2ccf">DenormalMode::getPreserveSign</a>())</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h/#a97400ab52a53a0ee0adbaff0ae0f63e5">FP&#95;DENORM&#95;FLUSH&#95;IN&#95;FLUSH&#95;OUT</a>;</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/simoderegisterdefaults/#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a>.Output == <a href="/docs/api/structs/llvm/denormalmode/#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h/#a0fac6d4c330d9dff100bc9b62ba9f2a5">FP&#95;DENORM&#95;FLUSH&#95;OUT</a>;</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/simoderegisterdefaults/#a69743300b37bda17c4cf7690f2dc2fac">FP64FP16Denormals</a>.Input == <a href="/docs/api/structs/llvm/denormalmode/#a29b26e3ae30f3f6ec4106ff181282893a40bc80ae1d362a1461703637e946cbd8">DenormalMode::PreserveSign</a>)</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h/#ab15f612878863c5bd138b803fa1c1419">FP&#95;DENORM&#95;FLUSH&#95;IN</a>;</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/sidefines-h/#a794476833214d5191d905cb35da453a8">FP&#95;DENORM&#95;FLUSH&#95;NONE</a>;</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FIXME: Inlining should be OK for dx10-clamp, since the caller&#39;s mode should</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// be able to override.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85" lineLink="/docs/api/structs/llvm/simoderegisterdefaults/#abdddc79ec28eda713a19458d04d46fd6"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#abdddc79ec28eda713a19458d04d46fd6">isInlineCompatible</a>(<a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5c51e7c717aeeb4ea130f6a95f8d7d6a">SIModeRegisterDefaults</a> CalleeMode)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a> == CalleeMode.<a href="/docs/api/structs/llvm/simoderegisterdefaults/#a5eff9b4ca99cdc0544e946f36ba98458">DX10Clamp</a> &amp;&amp; <a href="/docs/api/structs/llvm/simoderegisterdefaults/#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a> == CalleeMode.<a href="/docs/api/structs/llvm/simoderegisterdefaults/#a7238526aeceaef9a0db1ab0c21a0cf0e">IEEE</a>;</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal"></Highlight><Highlight kind="keyword">namespace </Highlight><Highlight kind="normal">AMDGPU &#123;</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="comment">/// Return values used for llvm.get.rounding</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="comment">///</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="comment">/// When both the F32 and F64/F16 modes are the same, returns the standard</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="comment">/// values. If they differ, returns an extended mode starting at 8</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7"><Highlight kind="normal"></Highlight><Highlight kind="keyword">enum</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7">AMDGPUFltRounds</a> : int8&#95;t &#123;</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Inherit everything from RoundingMode</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7abd9f410dd6fab6fca6a3cb2bae90cb02"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7abd9f410dd6fab6fca6a3cb2bae90cb02">TowardZero</a> = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal">int8&#95;t</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/namespaces/llvm/#ab7af0c09900daed62bbdb01dba180f7ca2113e9520b32addb451df3b9fec51a96">RoundingMode::TowardZero</a>),</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a784731556595c8d2358117f045950cbe"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a784731556595c8d2358117f045950cbe">NearestTiesToEven</a> = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal">int8&#95;t</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/namespaces/llvm/#ab7af0c09900daed62bbdb01dba180f7ca44467144e3b6bdac3e85ef6f90e7d832">RoundingMode::NearestTiesToEven</a>),</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a4ed5b2949b63a134f801f47815b3a32d"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a4ed5b2949b63a134f801f47815b3a32d">TowardPositive</a> = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal">int8&#95;t</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/namespaces/llvm/#ab7af0c09900daed62bbdb01dba180f7ca9f5fca8e6c87d7107d7203b4c2ccd1af">RoundingMode::TowardPositive</a>),</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7adceae66b26cd01122e527c275f20bab4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7adceae66b26cd01122e527c275f20bab4">TowardNegative</a> = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal">int8&#95;t</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/namespaces/llvm/#ab7af0c09900daed62bbdb01dba180f7cacd6fee581a325642b84f1af5c0be5140">RoundingMode::TowardNegative</a>),</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7abe761574a2b66cec04ad3e7499a14a84"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7abe761574a2b66cec04ad3e7499a14a84">NearestTiesToAwayUnsupported</a> =</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">      </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal">int8&#95;t</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/namespaces/llvm/#ab7af0c09900daed62bbdb01dba180f7cac88733f0acde4922deb25917d884f7bb">RoundingMode::NearestTiesToAway</a>),</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a0d658c0e877ca0a59ffdbd5f5ec86a11"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a0d658c0e877ca0a59ffdbd5f5ec86a11">Dynamic</a> = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal">int8&#95;t</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/namespaces/llvm/#ab7af0c09900daed62bbdb01dba180f7ca971fd8cc345d8bd9f92e9f7d88fdf20c">RoundingMode::Dynamic</a>),</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Permute the mismatched rounding mode cases.  If the modes are the same, use</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the standard values, otherwise, these values are sorted such that higher</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// hardware encoded values have higher enum values.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a22c4245dfc1e183310f4b0a6ad155641"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a22c4245dfc1e183310f4b0a6ad155641">NearestTiesToEvenF32&#95;NearestTiesToEvenF64</a> = <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a784731556595c8d2358117f045950cbe">NearestTiesToEven</a>,</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ac644ea4b6f55321bd0da60fda982b58a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ac644ea4b6f55321bd0da60fda982b58a">NearestTiesToEvenF32&#95;TowardPositiveF64</a> = 8,</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aa7f10c84a0472f5fb4e760aa0228e217"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aa7f10c84a0472f5fb4e760aa0228e217">NearestTiesToEvenF32&#95;TowardNegativeF64</a> = 9,</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aadce21ebcfe5caa85ef5ecb645e8339f"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aadce21ebcfe5caa85ef5ecb645e8339f">NearestTiesToEvenF32&#95;TowardZeroF64</a> = 10,</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a9a3a1ff2e1bac347e58846f4652c9a57"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a9a3a1ff2e1bac347e58846f4652c9a57">TowardPositiveF32&#95;NearestTiesToEvenF64</a> = 11,</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ab5d9c1601c793a26f4cfb32d08d1bf52"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ab5d9c1601c793a26f4cfb32d08d1bf52">TowardPositiveF32&#95;TowardPositiveF64</a> = <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a4ed5b2949b63a134f801f47815b3a32d">TowardPositive</a>,</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7afc3c5716b6e7563f6ee5d6f13ca6a168"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7afc3c5716b6e7563f6ee5d6f13ca6a168">TowardPositiveF32&#95;TowardNegativeF64</a> = 12,</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aa255c4eaecf2960f9c63d7aedfd5b554"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aa255c4eaecf2960f9c63d7aedfd5b554">TowardPositiveF32&#95;TowardZeroF64</a> = 13,</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a91270d382a5fb97ee3ac7e47acfb3883"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a91270d382a5fb97ee3ac7e47acfb3883">TowardNegativeF32&#95;NearestTiesToEvenF64</a> = 14,</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ac1295bca89be0e56eb51ddbb0fa31af8"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ac1295bca89be0e56eb51ddbb0fa31af8">TowardNegativeF32&#95;TowardPositiveF64</a> = 15,</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ad34db03c7eaeb5ccc762cd2589f84e6a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ad34db03c7eaeb5ccc762cd2589f84e6a">TowardNegativeF32&#95;TowardNegativeF64</a> = <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7adceae66b26cd01122e527c275f20bab4">TowardNegative</a>,</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aa2eed7a0cb11039f0e222505341523f5"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aa2eed7a0cb11039f0e222505341523f5">TowardNegativeF32&#95;TowardZeroF64</a> = 16,</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a7bf1fa19d5b9156c681b6ba022e62d7a"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7a7bf1fa19d5b9156c681b6ba022e62d7a">TowardZeroF32&#95;NearestTiesToEvenF64</a> = 17,</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ad15c570ffae9396b712936746891c0c9"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ad15c570ffae9396b712936746891c0c9">TowardZeroF32&#95;TowardPositiveF64</a> = 18,</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ac8e75adf973ba7e89d89e4dee06c93bc"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ac8e75adf973ba7e89d89e4dee06c93bc">TowardZeroF32&#95;TowardNegativeF64</a> = 19,</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ac8f716805bc36f1642a322411f8deaa4"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7ac8f716805bc36f1642a322411f8deaa4">TowardZeroF32&#95;TowardZeroF64</a> = <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7abd9f410dd6fab6fca6a3cb2bae90cb02">TowardZero</a>,</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130" lineLink="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aad4282cf859900875b5bf95096961254"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/amdgpu/#abc1e1a833cbcda7dce275641181486d7aad4282cf859900875b5bf95096961254">Invalid</a> = </Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="normal">int8&#95;t</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(<a href="/docs/api/namespaces/llvm/#ab7af0c09900daed62bbdb01dba180f7ca4bbb8f967da6d1a610596d7257179c2b">RoundingMode::Invalid</a>)</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="comment">/// Offset of nonstandard values for llvm.get.rounding results from the largest</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="comment">/// supported mode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135" lineLink="/docs/api/namespaces/llvm/amdgpu/#a91dd49bc5d7d7e50ad119bd2503c0f2b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">constexpr</Highlight><Highlight kind="normal"> uint32&#95;t <a href="/docs/api/namespaces/llvm/amdgpu/#a91dd49bc5d7d7e50ad119bd2503c0f2b">ExtendedFltRoundOffset</a> = 4;</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="comment">/// Offset in mode register of f32 rounding mode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138" lineLink="/docs/api/namespaces/llvm/amdgpu/#af50a4d5a0883514dc033497a59d1a83d"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">constexpr</Highlight><Highlight kind="normal"> uint32&#95;t <a href="/docs/api/namespaces/llvm/amdgpu/#af50a4d5a0883514dc033497a59d1a83d">F32FltRoundOffset</a> = 0;</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="comment">/// Offset in mode register of f64/f16 rounding mode.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141" lineLink="/docs/api/namespaces/llvm/amdgpu/#a68537a8a519fbda96c4a5f4c163ac5a5"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">constexpr</Highlight><Highlight kind="normal"> uint32&#95;t <a href="/docs/api/namespaces/llvm/amdgpu/#a68537a8a519fbda96c4a5f4c163ac5a5">F64FltRoundOffset</a> = 2;</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Bit indexed table to convert from hardware rounding mode values to FLT&#95;ROUNDS</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal"></Highlight><Highlight kind="comment">// values.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal"></Highlight><Highlight kind="keyword">extern</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> uint64&#95;t <a href="/docs/api/namespaces/llvm/amdgpu/#affdb41b87378347264f7ff1c58150797">FltRoundConversionTable</a>;</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Bit indexed table to convert from FLT&#95;ROUNDS values to hardware rounding mode</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal"></Highlight><Highlight kind="comment">// values</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal"></Highlight><Highlight kind="keyword">extern</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> uint64&#95;t <a href="/docs/api/namespaces/llvm/amdgpu/#a30a62364beb94ffc4a4f7c72b63f2c62">FltRoundToHWConversionTable</a>;</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="comment">/// Read the hardware rounding mode equivalent of a AMDGPUFltRounds value.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">uint32&#95;t <a href="/docs/api/namespaces/llvm/amdgpu/#acd1d2fc347543ab63e204bde9089e3dc">decodeFltRoundToHWConversionTable</a>(uint32&#95;t FltRounds);</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace AMDGPU</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end namespace llvm</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#endif </Highlight><Highlight kind="comment">// LLVM&#95;LIB&#95;TARGET&#95;AMDGPU&#95;SIMODEREGISTERDEFAULTS&#95;H</Highlight><Highlight kind="normal"></Highlight></CodeLine>

</ProgramListing>

</DoxygenPage>
