#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sun Dec 31 16:57:14 2017
# Process ID: 8548
# Current directory: C:/Users/TAN/Desktop/SM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3896 C:\Users\TAN\Desktop\SM\SM.xpr
# Log file: C:/Users/TAN/Desktop/SM/vivado.log
# Journal file: C:/Users/TAN/Desktop/SM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/TAN/Desktop/SM/SM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 669.750 ; gain = 117.902
add_files -norecurse {C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close [ open C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v w ]
add_files C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
ERROR: [VRFC 10-91] signR is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:58]
ERROR: [VRFC 10-91] signR is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:61]
ERROR: [VRFC 10-1040] module FpMultiplier ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
ERROR: [VRFC 10-91] mamR is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:61]
ERROR: [VRFC 10-1040] module FpMultiplier ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:1]
[Sun Dec 31 17:41:00 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/SM/SM.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-1243] port MemoryWrite must not be declared to be an array [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:8]
ERROR: [VRFC 10-1243] port MemoryRead must not be declared to be an array [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:9]
ERROR: [VRFC 10-1243] port WriteData must not be declared to be an array [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:10]
ERROR: [VRFC 10-1243] port Address must not be declared to be an array [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:11]
ERROR: [VRFC 10-1243] port RequestVector must not be declared to be an array [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:13]
ERROR: [VRFC 10-1243] port Data must not be declared to be an array [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:14]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:31]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:124]
ERROR: [VRFC 10-60] Address is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:139]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:139]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:158]
ERROR: [VRFC 10-60] Address is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:158]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:158]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:160]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:167]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-1243] port MemoryWrite must not be declared to be an array [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:8]
ERROR: [VRFC 10-1243] port MemoryRead must not be declared to be an array [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:9]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:31]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:17]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:18]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:19]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:20]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:85]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:85]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:85]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:85]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:85]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:85]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:43]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:48]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:53]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:58]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:63]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:68]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:73]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:78]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:83]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:85]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:45]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:47]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:50]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:52]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:55]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:57]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:60]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:62]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:65]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:67]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:70]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:72]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:75]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:77]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:80]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:82]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:85]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:87]
ERROR: [VRFC 10-66] RequestVector is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:90]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-402] cannot assign to memory WriteDataReal directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:24]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:24]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:24]
ERROR: [VRFC 10-902] incompatible unpacked dimensions in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:24]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:26]
ERROR: [VRFC 10-1412] syntax error near + [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:26]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-607] empty loop variable assignment statement violates IEEE 1800 syntax [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:26]
ERROR: [VRFC 10-1412] syntax error near + [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:26]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
ERROR: [VRFC 10-91] Return is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:14]
ERROR: [VRFC 10-1040] module MulticastNetwork ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-46] i is already declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-1412] syntax error near 8 [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:96]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:185]
WARNING: [VRFC 10-2096] empty statement in always construct [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:185]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:187]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:188]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:28]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:140]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:164]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:171]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-46] i is already declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:40]
ERROR: [VRFC 10-1412] syntax error near 8 [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:96]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:185]
WARNING: [VRFC 10-2096] empty statement in always construct [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:185]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:187]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:188]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:28]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:140]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:155]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:162]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:164]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:171]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-1412] syntax error near 8 [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:95]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
WARNING: [VRFC 10-2096] empty statement in always construct [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:186]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:187]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:28]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:139]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:163]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:170]
ERROR: [VRFC 10-111] bank needs 2 dimensions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:28]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:139]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:163]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:170]
ERROR: [VRFC 10-111] bank needs 2 dimensions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:139]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-91] conflicts is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:163]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:170]
ERROR: [VRFC 10-111] bank needs 2 dimensions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1221] part-select of memory bank is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:170]
ERROR: [VRFC 10-111] bank needs 2 dimensions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-1412] syntax error near reg [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:36]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:54]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:59]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:64]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:69]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:74]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:79]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:84]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:89]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:94]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:99]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:104]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:109]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:114]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:119]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:124]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:129]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:135]
ERROR: [VRFC 10-91] targetBank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:136]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-1221] part-select of memory banks is not allowed [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-60] AddressReal is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-1523] unpacked value/target cannot be used in assignment [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:154]
ERROR: [VRFC 10-91] bank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:170]
ERROR: [VRFC 10-91] bank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-91] bank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:161]
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:170]
ERROR: [VRFC 10-91] bank is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:179]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
ERROR: [VRFC 10-91] Result is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:170]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
ERROR: [VRFC 10-1040] module ShareMemory ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:6]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
ERROR: [VRFC 10-91] Return is not declared [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:14]
ERROR: [VRFC 10-1040] module MulticastNetwork ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
ERROR: [VRFC 10-66] Ins is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:23]
ERROR: [VRFC 10-1040] module Instruction_Cache ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2458] undeclared symbol return, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2458] undeclared symbol ValidVectorFromSP, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:14]
ERROR: [VRFC 10-2071] ValidVectorFromSP is already implicitly declared on line 14 [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:17]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:5]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:6]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:20]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:21]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:23]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:24]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:48]
ERROR: [VRFC 10-1040] module StreamingMultiprocesser ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2458] undeclared symbol taibl, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2458] undeclared symbol return, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2458] undeclared symbol ValidVectorFromSP, assumed default net type wire [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:14]
ERROR: [VRFC 10-2071] ValidVectorFromSP is already implicitly declared on line 14 [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:17]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:5]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:6]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:20]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:21]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:23]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:24]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:48]
ERROR: [VRFC 10-1040] module StreamingMultiprocesser ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:5]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:6]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:22]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:23]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:25]
ERROR: [VRFC 10-1063] multiple packed dimensions are not allowed in this mode of verilog [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:26]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:44]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:50]
ERROR: [VRFC 10-1040] module StreamingMultiprocesser ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
ERROR: [VRFC 10-394] cannot access memory Ins directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:10]
ERROR: [VRFC 10-394] cannot access memory Ins directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:17]
ERROR: [VRFC 10-394] cannot access memory DataFShared directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:44]
ERROR: [VRFC 10-394] cannot access memory DataFMulNet directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:45]
ERROR: [VRFC 10-394] cannot access memory MemoryWriteData directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:49]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:50]
ERROR: [VRFC 10-1040] module StreamingMultiprocesser ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
ERROR: [VRFC 10-394] cannot access memory Ins directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:10]
ERROR: [VRFC 10-394] cannot access memory Ins directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:17]
ERROR: [VRFC 10-394] cannot access memory DataFShared directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:44]
ERROR: [VRFC 10-394] cannot access memory DataFMulNet directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:45]
ERROR: [VRFC 10-394] cannot access memory MemoryWriteData directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:49]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:50]
ERROR: [VRFC 10-1040] module StreamingMultiprocesser ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
ERROR: [VRFC 10-394] cannot access memory Ins directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:10]
ERROR: [VRFC 10-394] cannot access memory Ins directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:17]
ERROR: [VRFC 10-394] cannot access memory DataFShared directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:44]
ERROR: [VRFC 10-394] cannot access memory DataFMulNet directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:45]
ERROR: [VRFC 10-394] cannot access memory MemoryWriteData directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:49]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:50]
ERROR: [VRFC 10-1040] module StreamingMultiprocesser ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:184]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
ERROR: [VRFC 10-60] j is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:22]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:22]
ERROR: [VRFC 10-1040] module Instruction_Cache ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library work [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:1]
[Sun Dec 31 21:59:58 2017] Launched synth_1...
Run output will be captured here: C:/Users/TAN/Desktop/SM/SM.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
ERROR: [VRFC 10-60] j is not a constant [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:22]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:22]
ERROR: [VRFC 10-1040] module Instruction_Cache ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
ERROR: [VRFC 10-394] cannot access memory InsOutOfMulInsUnit directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:17]
ERROR: [VRFC 10-394] cannot access memory DataFShared directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:44]
ERROR: [VRFC 10-394] cannot access memory DataFMulNet directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:45]
ERROR: [VRFC 10-394] cannot access memory MemoryWriteData directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:49]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:50]
ERROR: [VRFC 10-1040] module StreamingMultiprocesser ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
ERROR: [VRFC 10-394] cannot access memory DataFShared directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:44]
ERROR: [VRFC 10-394] cannot access memory DataFMulNet directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:45]
ERROR: [VRFC 10-394] cannot access memory MemoryWriteData directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:49]
ERROR: [VRFC 10-394] cannot access memory RequestVector directly [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:50]
ERROR: [VRFC 10-1040] module StreamingMultiprocesser ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
ERROR: [VRFC 10-66] DataOut is not a memory [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:41]
ERROR: [VRFC 10-433] cannot index into non-array DataOut [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:41]
ERROR: [VRFC 10-1040] module MulticastNetwork ignored due to previous errors [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v:1]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot StreamingMultiprocesser_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/StreamingMultiprocesser_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 31 22:19:30 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "StreamingMultiprocesser_behav -key {Behavioral:sim_1:Functional:StreamingMultiprocesser} -tclbatch {StreamingMultiprocesser.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source StreamingMultiprocesser.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../Ins.txt referenced on C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'StreamingMultiprocesser_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 954.137 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot StreamingMultiprocesser_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 16
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 17
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 18
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 19
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 20
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 21
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 22
WARNING: Data truncated while reading Datafile: ../../../Ins.txt, while loading at index: 23
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 980.926 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'StreamingMultiprocesser' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj StreamingMultiprocesser_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot StreamingMultiprocesser_behav xil_defaultlib.StreamingMultiprocesser xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser
Compiling module xil_defaultlib.glbl
Built simulation snapshot StreamingMultiprocesser_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.184 ; gain = 0.000
add_wave {{/StreamingMultiprocesser/InsCache/InsReal}} 
add_wave {{/StreamingMultiprocesser/InsCache/Ins}} 
add_wave {{/StreamingMultiprocesser/InsCache/InsMem}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/StreamingMultiprocesser/InsCache/InsPtr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/StreamingMultiprocesser/InsCache/BarrierNum}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
file mkdir C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/StreamingMultiprocesser_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/StreamingMultiprocesser_behav_8548_1514741883.btree
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 01:43:36 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.539 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/StreamingMultiprocesser_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/StreamingMultiprocesser_behav_8548_1514741883.btree
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 01:44:03 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.539 ; gain = 0.000
close_sim
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/StreamingMultiprocesser_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/StreamingMultiprocesser_behav_8548_1514741883.btree
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FpMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FloatAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FloatAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShareMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultithreadInstructionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulticastNetwork
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMultiprocesser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 88f8fa1a5ad344549f4666e8f6c5c8b1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 64 for port instruction [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryReadData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryAddress [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port MemoryWriteData [C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/StreamingMultiprocesser.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/Instruction_Cache.v" Line 1. Module Instruction_Cache doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MultithreadedInstructionUnit.v" Line 1. Module MultithreadInstructionUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/FpMultiplier.v" Line 2. Module FpMultiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/MulticastNetwork.v" Line 1. Module MulticastNetwork doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/SM/SM.srcs/sources_1/new/SharedMemory.v" Line 6. Module ShareMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Cache
Compiling module xil_defaultlib.MultithreadInstructionUnit
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.FloatAdder
Compiling module xil_defaultlib.FpMultiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.StreamProcessor
Compiling module xil_defaultlib.MulticastNetwork
Compiling module xil_defaultlib.ShareMemory
Compiling module xil_defaultlib.StreamingMultiprocesser_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 01 01:44:46 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/SM/SM.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.539 ; gain = 0.000
add_wave {{/test/SM/InsCache/InsMem}} 
add_wave {{/test/SM/InsCache/Ins}} 
add_wave {{/test/SM/InsCache/InsReal}} 
add_wave {{/test/SM/InsCache/InsPtr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/test/SM/InsCache/i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 01 01:48:12 2018...
