[Inputs]
clk
reset
rd
wr
=w_data[7:0]=
[Outputs]
empty
full
=r_data[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel fifo

