// Seed: 114456954
module module_0 #(
    parameter id_6 = 32'd59
) (
    output supply0 id_0,
    output wand id_1,
    input supply0 id_2
    , id_5,
    output wire id_3
);
  wire _id_6;
  assign id_6 = id_2;
  wire [id_6 : 1] id_7;
  assign id_1 = -1'b0 == id_2;
  logic id_8;
  ;
  wire id_9, id_10;
  logic [7:0] id_11;
  ;
  wire id_12;
  assign id_11[-1] = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd29,
    parameter id_1 = 32'd59
) (
    output wire _id_0,
    input wand _id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    output wand id_5,
    input tri0 id_6,
    input tri id_7,
    output uwire id_8,
    input supply0 id_9,
    output supply0 id_10
);
  wire id_12;
  logic [~  id_0 : id_1] id_13;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_7,
      id_8
  );
endmodule
