# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../8051_ZedBoard.srcs/sources_1/imports/verilog" --include "../../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"oc8051_fpga_top_tb_func_synth.v" \
"../../../../../8051_ZedBoard.srcs/sim_1/imports/new/oc8051_fpga_sim.v" \

# Do not sort compile order
nosort
