Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Aug 20 14:46:48 2025
| Host         : intern-ThinkStation-P330 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file root_coordinator_timing_summary_routed.rpt -pb root_coordinator_timing_summary_routed.pb -rpx root_coordinator_timing_summary_routed.rpx -warn_on_violation
| Design       : root_coordinator
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            done_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.009ns  (logic 3.176ns (63.393%)  route 1.834ns (36.607%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[6]/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  CM_inst/FSM_onehot_state_reg[6]/Q
                         net (fo=11, routed)          1.834     2.352    done_out_OBUF
    P6                   OBUF (Prop_obuf_I_O)         2.658     5.009 r  done_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.009    done_out
    P6                                                                r  done_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.147ns  (logic 0.766ns (24.341%)  route 2.381ns (75.659%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[1]/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  CM_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.830     1.348    CM_inst/Q[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     1.472 r  CM_inst/FSM_onehot_state[6]_i_4/O
                         net (fo=3, routed)           1.010     2.482    CM_inst/FSM_onehot_state_reg[4]_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.606 r  CM_inst/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.541     3.147    CM_inst/FSM_onehot_state[6]_i_1_n_0
    SLICE_X2Y1           FDCE                                         r  CM_inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_onehot_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.147ns  (logic 0.766ns (24.341%)  route 2.381ns (75.659%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[1]/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  CM_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.830     1.348    CM_inst/Q[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     1.472 r  CM_inst/FSM_onehot_state[6]_i_4/O
                         net (fo=3, routed)           1.010     2.482    CM_inst/FSM_onehot_state_reg[4]_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.606 r  CM_inst/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.541     3.147    CM_inst/FSM_onehot_state[6]_i_1_n_0
    SLICE_X2Y1           FDCE                                         r  CM_inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_onehot_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.147ns  (logic 0.766ns (24.341%)  route 2.381ns (75.659%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[1]/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  CM_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.830     1.348    CM_inst/Q[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     1.472 r  CM_inst/FSM_onehot_state[6]_i_4/O
                         net (fo=3, routed)           1.010     2.482    CM_inst/FSM_onehot_state_reg[4]_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.606 r  CM_inst/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.541     3.147    CM_inst/FSM_onehot_state[6]_i_1_n_0
    SLICE_X2Y1           FDCE                                         r  CM_inst/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_onehot_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.147ns  (logic 0.766ns (24.341%)  route 2.381ns (75.659%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[1]/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  CM_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.830     1.348    CM_inst/Q[0]
    SLICE_X2Y2           LUT3 (Prop_lut3_I1_O)        0.124     1.472 r  CM_inst/FSM_onehot_state[6]_i_4/O
                         net (fo=3, routed)           1.010     2.482    CM_inst/FSM_onehot_state_reg[4]_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I0_O)        0.124     2.606 r  CM_inst/FSM_onehot_state[6]_i_1/O
                         net (fo=7, routed)           0.541     3.147    CM_inst/FSM_onehot_state[6]_i_1_n_0
    SLICE_X2Y1           FDCE                                         r  CM_inst/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.086ns  (logic 1.133ns (36.712%)  route 1.953ns (63.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.079    AM_inst/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.203 f  AM_inst/FSM_onehot_state[6]_i_3/O
                         net (fo=28, routed)          0.883     3.086    AM_inst/rst_n
    SLICE_X3Y2           FDCE                                         f  AM_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.086ns  (logic 1.133ns (36.712%)  route 1.953ns (63.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.079    AM_inst/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.203 f  AM_inst/FSM_onehot_state[6]_i_3/O
                         net (fo=28, routed)          0.883     3.086    AM_inst/rst_n
    SLICE_X3Y2           FDCE                                         f  AM_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.086ns  (logic 1.133ns (36.712%)  route 1.953ns (63.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.079    AM_inst/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.203 f  AM_inst/FSM_onehot_state[6]_i_3/O
                         net (fo=28, routed)          0.883     3.086    AM_inst/rst_n
    SLICE_X3Y2           FDCE                                         f  AM_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.086ns  (logic 1.133ns (36.712%)  route 1.953ns (63.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.079    AM_inst/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.203 f  AM_inst/FSM_onehot_state[6]_i_3/O
                         net (fo=28, routed)          0.883     3.086    AM_inst/rst_n
    SLICE_X3Y2           FDCE                                         f  AM_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            AM_inst/done_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.086ns  (logic 1.133ns (36.712%)  route 1.953ns (63.288%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.070     2.079    AM_inst/rst_n_IBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.124     2.203 f  AM_inst/FSM_onehot_state[6]_i_3/O
                         net (fo=28, routed)          0.883     3.086    AM_inst/rst_n
    SLICE_X3Y2           FDCE                                         f  AM_inst/done_out_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[4]/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CM_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.068     0.232    CM_inst/Q[2]
    SLICE_X2Y1           FDCE                                         r  CM_inst/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AM_inst/next_time_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            current_time_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  AM_inst/next_time_out_reg[0]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AM_inst/next_time_out_reg[0]/Q
                         net (fo=1, routed)           0.086     0.227    CM_inst/current_time_reg_reg[7]_0[0]
    SLICE_X1Y2           LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  CM_inst/current_time_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    CM_inst_n_12
    SLICE_X1Y2           FDCE                                         r  current_time_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AM_inst/next_time_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            current_time_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  AM_inst/next_time_out_reg[6]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AM_inst/next_time_out_reg[6]/Q
                         net (fo=1, routed)           0.087     0.228    CM_inst/current_time_reg_reg[7]_0[6]
    SLICE_X1Y3           LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  CM_inst/current_time_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.273    CM_inst_n_6
    SLICE_X1Y3           FDCE                                         r  current_time_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[3]/C
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CM_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.109     0.250    CM_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.295 r  CM_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.295    CM_inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X2Y1           FDCE                                         r  CM_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.416%)  route 0.132ns (44.584%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[6]/C
    SLICE_X2Y1           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CM_inst/FSM_onehot_state_reg[6]/Q
                         net (fo=11, routed)          0.132     0.296    CM_inst/Q[3]
    SLICE_X1Y1           FDPE                                         r  CM_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            CM_inst/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDPE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[0]/C
    SLICE_X1Y1           FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  CM_inst/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.070     0.198    CM_inst/FSM_onehot_state_reg_n_0_[0]
    SLICE_X1Y1           LUT6 (Prop_lut6_I5_O)        0.099     0.297 r  CM_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    CM_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  CM_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CM_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CM_inst/FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE                         0.000     0.000 r  CM_inst/FSM_onehot_state_reg[3]/C
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CM_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.113     0.254    CM_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y1           LUT4 (Prop_lut4_I2_O)        0.048     0.302 r  CM_inst/FSM_onehot_state[6]_i_2/O
                         net (fo=1, routed)           0.000     0.302    CM_inst/FSM_onehot_state[6]_i_2_n_0
    SLICE_X2Y1           FDCE                                         r  CM_inst/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_time_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AM_inst/next_time_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  current_time_reg_reg[4]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_time_reg_reg[4]/Q
                         net (fo=6, routed)           0.131     0.272    AM_inst/next_time_out_reg[7]_1[4]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.045     0.317 r  AM_inst/next_time_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.317    AM_inst/p_1_in[6]
    SLICE_X0Y3           FDCE                                         r  AM_inst/next_time_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_time_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AM_inst/next_time_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  current_time_reg_reg[4]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_time_reg_reg[4]/Q
                         net (fo=6, routed)           0.131     0.272    AM_inst/next_time_out_reg[7]_1[4]
    SLICE_X0Y3           LUT5 (Prop_lut5_I3_O)        0.048     0.320 r  AM_inst/next_time_out[7]_i_2/O
                         net (fo=1, routed)           0.000     0.320    AM_inst/p_1_in[7]
    SLICE_X0Y3           FDCE                                         r  AM_inst/next_time_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_time_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AM_inst/next_time_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.190ns (58.968%)  route 0.132ns (41.032%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  current_time_reg_reg[4]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  current_time_reg_reg[4]/Q
                         net (fo=6, routed)           0.132     0.273    AM_inst/next_time_out_reg[7]_1[4]
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.049     0.322 r  AM_inst/next_time_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.322    AM_inst/p_1_in[4]
    SLICE_X0Y3           FDCE                                         r  AM_inst/next_time_out_reg[4]/D
  -------------------------------------------------------------------    -------------------





