[{"DBLP title": "Path2SL: Leveraging InfiniBand Resources to Reduce Head-of-Line Blocking in Fat Trees.", "DBLP authors": ["German Maglione Mathey", "Jes\u00fas Escudero-Sahuquillo", "Pedro Javier Garc\u00eda", "Francisco J. Quiles", "Jos\u00e9 Duato"], "year": 2020, "MAG papers": [{"PaperId": 2982116065, "PaperTitle": "path2sl leveraging infiniband resources to reduce head of line blocking in fat trees", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of castilla la mancha": 4.0, "polytechnic university of valencia": 1.0}}], "source": "ES"}, {"DBLP title": "A Bunch-of-Wires (BoW) Interface for Interchiplet Communication.", "DBLP authors": ["Ramin Farjadrad", "Mark Kuemerle", "Bapi Vinnakota"], "year": 2020, "MAG papers": [{"PaperId": 2983878317, "PaperTitle": "a bunch of wires bow interface for interchiplet communication", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"marvell technology group": 2.0}}], "source": "ES"}, {"DBLP title": "Toward FPGA-Based HPC: Advancing Interconnect Technologies.", "DBLP authors": ["Joshua Lant", "Javier Navaridas", "Mikel Luj\u00e1n", "John Goodacre"], "year": 2020, "MAG papers": [{"PaperId": 2985435314, "PaperTitle": "toward fpga based hpc advancing interconnect technologies", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of manchester": 4.0}}], "source": "ES"}, {"DBLP title": "Communication Profiling and Characterization of Deep-Learning Workloads on Clusters With High-Performance Interconnects.", "DBLP authors": ["Ammar Ahmad Awan", "Arpan Jain", "Ching-Hsiang Chu", "Hari Subramoni", "Dhabaleswar K. Panda"], "year": 2020, "MAG papers": [{"PaperId": 2985247698, "PaperTitle": "communication profiling and characterization of deep learning workloads on clusters with high performance interconnects", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ohio state university": 5.0}}], "source": "ES"}, {"DBLP title": "High-Quality Fault Resiliency in Fat Trees.", "DBLP authors": ["John Gliksberg", "Antoine Capra", "Alexandre Louvet", "Pedro Javier Garc\u00eda", "Devan Sohier"], "year": 2020, "MAG papers": [{"PaperId": 2984589658, "PaperTitle": "high quality fault resiliency in fat trees", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"atos": 2.0, "versailles saint quentin en yvelines university": 2.0}}], "source": "ES"}, {"DBLP title": "A High-Throughput Network Processor Architecture for Latency-Critical Applications.", "DBLP authors": ["Sourav Roy", "Arvind Kaushik", "Rajkumar Agrawal", "Joseph Gergen", "Wim Rouwet", "John Arends"], "year": 2020, "MAG papers": [{"PaperId": 2995326097, "PaperTitle": "a high throughput network processor architecture for latency critical applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nxp semiconductors": 6.0}}], "source": "ES"}, {"DBLP title": "Warp: A Hardware Platform for Efficient Multimodal Sensing With Adaptive Approximation.", "DBLP authors": ["Phillip Stanley-Marbell", "Martin Rinard"], "year": 2020, "MAG papers": [{"PaperId": 2998743491, "PaperTitle": "warp a hardware platform for efficient multimodal sensing with adaptive approximation", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cambridge": 1.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "\u0394NN: Power-Efficient Neural Network Acceleration Using Differential Weights.", "DBLP authors": ["Hoda Mahdiani", "Alireza Khadem", "Azam Ghanbari", "Mehdi Modarressi", "Farima Fattahi-Bayat", "Masoud Daneshtalab"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "AutoML for Architecting Efficient and Specialized Neural Networks.", "DBLP authors": ["Han Cai", "Ji Lin", "Yujun Lin", "Zhijian Liu", "Kuan Wang", "Tianzhe Wang", "Ligeng Zhu", "Song Han"], "year": 2020, "MAG papers": [{"PaperId": 2985462664, "PaperTitle": "automl for architecting efficient and specialized neural networks", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"massachusetts institute of technology": 8.0}}], "source": "ES"}, {"DBLP title": "In-Hardware Moving Compute to Data Model to Accelerate Thread Synchronization on Large Multicores.", "DBLP authors": ["Masab Ahmad", "Halit Dogan", "Jos\u00e9 A. Joao", "Omer Khan"], "year": 2020, "MAG papers": [{"PaperId": 2990198564, "PaperTitle": "in hardware moving compute to data model to accelerate thread synchronization on large multicores", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "MLPerf: An Industry Standard Benchmark Suite for Machine Learning Performance.", "DBLP authors": ["Peter Mattson", "Hanlin Tang", "Gu-Yeon Wei", "Carole-Jean Wu", "Vijay Janapa Reddi", "Christine Cheng", "Cody Coleman", "Greg Diamos", "David Kanter", "Paulius Micikevicius", "David A. Patterson", "Guenther Schmuelling"], "year": 2020, "MAG papers": [{"PaperId": 3008591352, "PaperTitle": "mlperf an industry standard benchmark suite for machine learning performance", "Year": 2020, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"harvard university": 2.0, "intel": 2.0, "arizona state university": 1.0, "stanford university": 1.0, "microsoft": 1.0, "university of california berkeley": 1.0, "nvidia": 1.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Habana Labs Purpose-Built AI Inference and Training Processor Architectures: Scaling AI Training Systems Using Standard Ethernet With Gaudi Processor.", "DBLP authors": ["Eitan Medina", "Eran Dagan"], "year": 2020, "MAG papers": [{"PaperId": 3006732000, "PaperTitle": "habana labs purpose built ai inference and training processor architectures scaling ai training systems using standard ethernet with gaudi processor", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Compute Solution for Tesla's Full Self-Driving Computer.", "DBLP authors": ["Emil Talpes", "Atchyuth Gorti", "Gagandeep S. Sachdev", "Debjit Das Sarma", "Ganesh Venkataramanan", "Peter Bannon", "Bill McGee", "Benjamin Floering", "Ankit Jalote", "Christopher Hsiong", "Sahil Arora"], "year": 2020, "MAG papers": [{"PaperId": 3007788310, "PaperTitle": "compute solution for tesla s full self driving computer", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "RTX on - The NVIDIA Turing GPU.", "DBLP authors": ["John Burgess"], "year": 2020, "MAG papers": [{"PaperId": 3004853346, "PaperTitle": "rtx on the nvidia turing gpu", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "The AMD \"Zen 2\" Processor.", "DBLP authors": ["David Suggs", "Mahesh Subramony", "Dan Bouvier"], "year": 2020, "MAG papers": [{"PaperId": 3008874958, "PaperTitle": "the amd zen 2 processor", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC.", "DBLP authors": ["Andrea Pellegrini", "Ashok Kumar Tummala", "Jamshed Jalal", "Mark Werkheiser", "Anitha Kona", "Nigel Stephens", "Magnus Bruce", "Yasuo Ishii", "Joseph Pusdesris", "Abhishek Raja", "Chris Abernathy", "Jinson Koppanalil", "Tushar Ringe"], "year": 2020, "MAG papers": [{"PaperId": 3004423738, "PaperTitle": "the arm neoverse n1 platform building blocks for the next gen cloud to edge infrastructure soc", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth In-Package Optical I/O.", "DBLP authors": ["Mark T. Wade", "Roy Meade", "Chandru Ramamurthy", "Michael Rust", "Forrest Sedgwick", "Vladimir Stojanovic", "Derek Van Orden", "Chong Zhang", "Chen Sun", "Sergey Y. Shumarayev", "Conor O&aposKeeffe", "Erik Anderson", "Tim T. Hoang", "David Kehlet", "Ravi V. Mahajan", "Matthew T. Guzy", "Allen Chan", "Tina Tran", "Shahab Ardalan", "Pavan Bhargava", "Sidney Buchbinder", "Michael L. Davenport", "John Michael Fini", "Haiwei Lu", "Chen Li"], "year": 2020, "MAG papers": [{"PaperId": 3006702698, "PaperTitle": "teraphy a chiplet technology for low power high bandwidth in package optical i o", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 8.0}}], "source": "ES"}, {"DBLP title": "The 2019 Top Picks in Computer Architecture.", "DBLP authors": ["Hyesoon Kim"], "year": 2020, "MAG papers": [{"PaperId": 3032076680, "PaperTitle": "the 2019 top picks in computer architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Unveiling the Hardware and Software Implications of Microservices in Cloud and Edge Systems.", "DBLP authors": ["Yu Gan", "Yanqi Zhang", "Dailun Cheng", "Ankitha Shetty", "Priyal Rathi", "Nayan Katarki", "Ariana Bruno", "Justin Hu", "Brian Ritchken", "Brendon Jackson", "Kelvin Hu", "Meghna Pancholi", "Yuan He", "Brett Clancy", "Chris Colen", "Fukang Wen", "Catherine Leung", "Siyuan Wang", "Leon Zaruvinsky", "Mateo Espinosa", "Rick Lin", "Zhongling Liu", "Jake Padilla", "Christina Delimitrou"], "year": 2020, "MAG papers": [{"PaperId": 3020113572, "PaperTitle": "unveiling the hardware and software implications of microservices in cloud and edge systems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cornell university": 24.0}}], "source": "ES"}, {"DBLP title": "MAESTRO: A Data-Centric Approach to Understand Reuse, Performance, and Hardware Cost of DNN Mappings.", "DBLP authors": ["Hyoukjun Kwon", "Prasanth Chatarasi", "Vivek Sarkar", "Tushar Krishna", "Michael Pellauer", "Angshuman Parashar"], "year": 2020, "MAG papers": [{"PaperId": 3017521908, "PaperTitle": "maestro a data centric approach to understand reuse performance and hardware cost of dnn mappings", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nvidia": 2.0, "georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Energy-Efficient Video Processing for Virtual Reality.", "DBLP authors": ["Yue Leng", "Jian Huang", "Chi-Chun Chen", "Qiuyue Sun", "Yuhao Zhu"], "year": 2020, "MAG papers": [{"PaperId": 3015440275, "PaperTitle": "energy efficient video processing for virtual reality", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 2.0, "university of rochester": 3.0}}], "source": "ES"}, {"DBLP title": "Towards General-Purpose Acceleration: Finding Structure in Irregularity.", "DBLP authors": ["Vidushi Dadu", "Jian Weng", "Sihao Liu", "Tony Nowatzki"], "year": 2020, "MAG papers": [{"PaperId": 3016292310, "PaperTitle": "towards general purpose acceleration finding structure in irregularity", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Varifocal Storage: Dynamic Multiresolution Data Storage.", "DBLP authors": ["Yu-Ching Hu", "Murtuza Lokhandwala", "Te I", "Hung-Wei Tseng"], "year": 2020, "MAG papers": [{"PaperId": 3015878220, "PaperTitle": "varifocal storage dynamic multiresolution data storage", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 2.0, "north carolina state university": 1.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale Computers.", "DBLP authors": ["Nayana Prasad Nagendra", "Grant Ayers", "David I. August", "Hyoun Kyu Cho", "Svilen Kanev", "Christos Kozyrakis", "Trivikram Krishnamurthy", "Heiner Litz", "Tipp Moseley", "Parthasarathy Ranganathan"], "year": 2020, "MAG papers": [{"PaperId": 3016855035, "PaperTitle": "asmdb understanding and mitigating front end stalls in warehouse scale computers", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 5.0, "stanford university": 1.0, "princeton university": 2.0, "university of california santa cruz": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Extending the Frontier of Quantum Computers With Qutrits.", "DBLP authors": ["Pranav Gokhale", "Jonathan M. Baker", "Casey Duckering", "Frederic T. Chong", "Natalie C. Brown", "Kenneth R. Brown"], "year": 2020, "MAG papers": [{"PaperId": 3016803764, "PaperTitle": "extending the frontier of quantum computers with qutrits", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of chicago": 4.0, "georgia institute of technology": 1.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Architecting Noisy Intermediate-Scale Quantum Computers: A Real-System Study.", "DBLP authors": ["Prakash Murali", "Norbert Matthias Linke", "Margaret Martonosi", "Ali JavadiAbhari", "Nhung Hong Nguyen", "Cinthia Huerta Alderete"], "year": 2020, "MAG papers": [{"PaperId": 3015955120, "PaperTitle": "architecting noisy intermediate scale quantum computers a real system study", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"princeton university": 2.0, "university of maryland college park": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data.", "DBLP authors": ["Jiyong Yu", "Mengjia Yan", "Artem Khyzha", "Adam Morrison", "Josep Torrellas", "Christopher W. Fletcher"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "MicroScope: Enabling Microarchitectural Replay Attacks.", "DBLP authors": ["Dimitrios Skarlatos", "Mengjia Yan", "Bhargava Gopireddy", "Read Sprabery", "Josep Torrellas", "Christopher W. Fletcher"], "year": 2020, "MAG papers": [{"PaperId": 3016293720, "PaperTitle": "microscope enabling microarchitectural replay attacks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 3.0, "massachusetts institute of technology": 1.0, "google": 1.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Creating Foundations for Secure Microarchitectures With Data-Oblivious ISA Extensions.", "DBLP authors": ["Jiyong Yu", "Lucas Hsiung", "Mohamad El Hajj", "Christopher W. Fletcher"], "year": 2020, "MAG papers": [{"PaperId": 3016263853, "PaperTitle": "creating foundations for secure microarchitectures with data oblivious isa extensions", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Trace Wringing for Program Trace Privacy.", "DBLP authors": ["Deeksha Dangwal", "Weilong Cui", "Joseph McMahan", "Timothy Sherwood"], "year": 2020, "MAG papers": [{"PaperId": 3016189373, "PaperTitle": "trace wringing for program trace privacy", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 1.0, "university of california santa barbara": 2.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Agile and Open-Source Hardware.", "DBLP authors": ["Yungang Bao", "Trevor E. Carlson"], "year": 2020, "MAG papers": [{"PaperId": 3039382295, "PaperTitle": "agile and open source hardware", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of singapore": 1.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs.", "DBLP authors": ["Alon Amid", "David Biancolin", "Abraham Gonzalez", "Daniel Grubb", "Sagar Karandikar", "Harrison Liew", "Albert Magyar", "Howard Mao", "Albert J. Ou", "Nathan Pemberton", "Paul Rigge", "Colin Schmidt", "John Wright", "Jerry Zhao", "Yakun Sophia Shao", "Krste Asanovic", "Borivoje Nikolic"], "year": 2020, "MAG papers": [{"PaperId": 3027968530, "PaperTitle": "chipyard integrated design simulation and implementation framework for custom socs", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california berkeley": 17.0}}], "source": "ES"}, {"DBLP title": "OpenPiton at 5: A Nexus for Open and Agile Hardware Design.", "DBLP authors": ["Jonathan Balkind", "Ting-Jung Chang", "Paul J. Jackson", "Georgios Tziantzioulis", "Ang Li", "Fei Gao", "Alexey Lavrov", "Grigory Chirkov", "Jinzheng Tu", "Mohammad Shahrad", "David Wentzlaff"], "year": 2020, "MAG papers": [{"PaperId": 3032789745, "PaperTitle": "openpiton at 5 a nexus for open and agile hardware design", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"princeton university": 11.0}}], "source": "ES"}, {"DBLP title": "CHIPKIT: An Agile, Reusable Open-Source Framework for Rapid Test Chip Development.", "DBLP authors": ["Paul N. Whatmough", "Marco Donato", "Glenn G. Ko", "Sae Kyu Lee", "David Brooks", "Gu-Yeon Wei"], "year": 2020, "MAG papers": [{"PaperId": 3026448768, "PaperTitle": "chipkit an agile reusable open source framework for rapid test chip development", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 5.0, "ibm": 1.0}}, {"PaperId": 3101211091, "PaperTitle": "chipkit an agile reusable open source framework for rapid test chip development", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 5.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs.", "DBLP authors": ["Xifan Tang", "Edouard Giacomin", "Baudouin Chauviere", "Aur\u00e9lien Alacchi", "Pierre-Emmanuel Gaillardon"], "year": 2020, "MAG papers": [{"PaperId": 3027559990, "PaperTitle": "openfpga an open source framework for agile prototyping customizable fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of utah": 5.0}}], "source": "ES"}, {"DBLP title": "SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel FPGAs.", "DBLP authors": ["Kevin E. Murray", "Mohamed A. Elgammal", "Vaughn Betz", "Tim Ansell", "Keith Rothman", "Alessandro Comodi"], "year": 2020, "MAG papers": [{"PaperId": 3028955404, "PaperTitle": "symbiflow and vpr an open source design flow for commercial and novel fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 3.0, "google": 2.0}}], "source": "ES"}, {"DBLP title": "PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification.", "DBLP authors": ["Shunning Jiang", "Peitian Pan", "Yanghui Ou", "Christopher Batten"], "year": 2020, "MAG papers": [{"PaperId": 3031264475, "PaperTitle": "pymtl3 a python framework for open source hardware modeling generation simulation and verification", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"cornell university": 4.0}}], "source": "ES"}, {"DBLP title": "LiveHD: A Productive Live Hardware Development Flow.", "DBLP authors": ["Sheng-Hong Wang", "Rafael Trapani Possignolo", "Haven Blake Skinner", "Jose Renau"], "year": 2020, "MAG papers": [{"PaperId": 3026765731, "PaperTitle": "livehd a productive live hardware development flow", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa cruz": 4.0}}], "source": "ES"}, {"DBLP title": "Agile Hardware Development and Instrumentation With PyRTL.", "DBLP authors": ["Deeksha Dangwal", "Georgios Tzimpragos", "Timothy Sherwood"], "year": 2020, "MAG papers": [{"PaperId": 3030488445, "PaperTitle": "agile hardware development and instrumentation with pyrtl", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Generating Systolic Array Accelerators With Reusable Blocks.", "DBLP authors": ["Liancheng Jia", "Liqiang Lu", "Xuechao Wei", "Yun Liang"], "year": 2020, "MAG papers": [{"PaperId": 3031172388, "PaperTitle": "generating systolic array accelerators with reusable blocks", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"alibaba group": 1.0, "peking university": 3.0}}], "source": "ES"}, {"DBLP title": "BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs.", "DBLP authors": ["Daniel Petrisko", "Farzam Gilani", "Mark Wyse", "Dai Cheol Jung", "Scott Davidson", "Paul Gao", "Chun Zhao", "Zahra Azad", "Sadullah Canakci", "Bandhav Veluri", "Tavio Guarino", "Ajay Joshi", "Mark Oskin", "Michael Bedford Taylor"], "year": 2020, "MAG papers": [{"PaperId": 3027123178, "PaperTitle": "blackparrot an agile open source risc v multicore for accelerator socs", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of washington": 11.0, "boston university": 3.0}}], "source": "ES"}, {"DBLP title": "LastLayer: Toward Hardware and Software Continuous Integration.", "DBLP authors": ["Luis Vega", "Jared Roesch", "Joseph McMahan", "Luis Ceze"], "year": 2020, "MAG papers": [{"PaperId": 3031505651, "PaperTitle": "lastlayer toward hardware and software continuous integration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of washington": 4.0}}], "source": "ES"}, {"DBLP title": "A Case for Accelerating Software RTL Simulation.", "DBLP authors": ["Scott Beamer"], "year": 2020, "MAG papers": [{"PaperId": 3030753750, "PaperTitle": "a case for accelerating software rtl simulation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa cruz": 1.0}}], "source": "ES"}, {"DBLP title": "Tydi: An Open Specification for Complex Data Structures Over Hardware Streams.", "DBLP authors": ["Johan Peltenburg", "Jeroen van Straten", "Matthijs Brobbel", "Zaid Al-Ars", "H. Peter Hofstee"], "year": 2020, "MAG papers": [{"PaperId": 3027504538, "PaperTitle": "tydi an open specification for complex data structures over hardware streams", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"delft university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "A Taxonomy of ML for Systems Problems.", "DBLP authors": ["Martin Maas"], "year": 2020, "MAG papers": [{"PaperId": 3046439596, "PaperTitle": "a taxonomy of ml for systems problems", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 1.0}}], "source": "ES"}, {"DBLP title": "A Programmable Approach to Neural Network Compression.", "DBLP authors": ["Vinu Joseph", "Ganesh Gopalakrishnan", "Saurav Muralidharan", "Michael Garland", "Animesh Garg"], "year": 2020, "MAG papers": [{"PaperId": 3045965140, "PaperTitle": "a programmable approach to neural network compression", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of utah": 2.0, "nvidia": 2.0}}], "source": "ES"}, {"DBLP title": "A Single-Shot Generalized Device Placement for Large Dataflow Graphs.", "DBLP authors": ["Yanqi Zhou", "Sudip Roy", "AmirAli Abdolrashidi", "Daniel Lin-Kit Wong", "Peter C. Ma", "Qiumin Xu", "Azalia Mirhoseini", "James Laudon"], "year": 2020, "MAG papers": [{"PaperId": 3047687953, "PaperTitle": "a single shot generalized device placement for large dataflow graphs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 8.0}}], "source": "ES"}, {"DBLP title": "ReLeQ : A Reinforcement Learning Approach for Automatic Deep Quantization of Neural Networks.", "DBLP authors": ["Ahmed T. Elthakeb", "Prannoy Pilligundla", "Fatemehsadat Mireshghallah", "Amir Yazdanbakhsh", "Hadi Esmaeilzadeh"], "year": 2020, "MAG papers": [{"PaperId": 3042701997, "PaperTitle": "releq a reinforcement learning approach for automatic deep quantization of neural networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 4.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancing Model Parallelism in Neural Architecture Search for Multidevice System.", "DBLP authors": ["Cheng Fu", "Huili Chen", "Zhenheng Yang", "Farinaz Koushanfar", "Yuandong Tian", "Jishen Zhao"], "year": 2020, "MAG papers": [{"PaperId": 3037543177, "PaperTitle": "enhancing model parallelism in neural architecture search for multidevice system", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 4.0, "facebook": 2.0}}], "source": "ES"}, {"DBLP title": "TSA-NoC: Learning-Based Threat Detection and Mitigation for Secure Network-on-Chip Architecture.", "DBLP authors": ["Ke Wang", "Hao Zheng", "Ahmed Louri"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Accelerating Genome Analysis: A Primer on an Ongoing Journey.", "DBLP authors": ["Mohammed Alser", "Z\u00fclal Bing\u00f6l", "Damla Senol Cali", "Jeremie S. Kim", "Saugata Ghose", "Can Alkan", "Onur Mutlu"], "year": 2020, "MAG papers": [{"PaperId": 3101704407, "PaperTitle": "accelerating genome analysis a primer on an ongoing journey", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of illinois at urbana champaign": 1.0, "eth zurich": 1.0, "carnegie mellon university": 3.0, "bilkent university": 2.0}}, {"PaperId": 3046494740, "PaperTitle": "accelerating genome analysis a primer on an ongoing journey", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 1.0, "carnegie mellon university": 3.0, "university of illinois at urbana champaign": 1.0, "bilkent university": 2.0}}], "source": "ES"}, {"DBLP title": "PurpleDrop: A Digital Microfluidics-Based Platform for Hybrid Molecular-Electronics Applications.", "DBLP authors": ["Ashley P. Stephenson", "Max Willsey", "Jeff McBride", "Sharon Newman", "Bichlien Nguyen", "Chris Takahashi", "Karin Strauss", "Luis Ceze"], "year": 2020, "MAG papers": [{"PaperId": 3038980207, "PaperTitle": "purpledrop a digital microfluidics based platform for hybrid molecular electronics applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of washington": 8.0}}], "source": "ES"}, {"DBLP title": "Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators.", "DBLP authors": ["Aayush Ankit", "Indranil Chakraborty", "Amogh Agrawal", "Mustafa Fayez Ali", "Kaushik Roy"], "year": 2020, "MAG papers": [{"PaperId": 3089015596, "PaperTitle": "circuits and architectures for in memory computing based machine learning accelerators", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 5.0}}], "source": "ES"}, {"DBLP title": "Accelerating Chip Design With Machine Learning.", "DBLP authors": ["Brucek Khailany", "Haoxing Ren", "Steve Dai", "Saad Godil", "Ben Keller", "Robert Kirby", "Alicia Klinefelter", "Rangharajan Venkatesan", "Yanqing Zhang", "Bryan Catanzaro", "William J. Dally"], "year": 2020, "MAG papers": [{"PaperId": 3107461983, "PaperTitle": "accelerating chip design with machine learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 1.0}}, {"PaperId": 3088618441, "PaperTitle": "accelerating chip design with machine learning", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nvidia": 11.0}}], "source": "ES"}, {"DBLP title": "FerroElectronics for Edge Intelligence.", "DBLP authors": ["Ali Keshavarzi", "Kai Ni", "Wilbert van den Hoek", "Suman Datta", "Arijit Raychowdhury"], "year": 2020, "MAG papers": [{"PaperId": 3090974145, "PaperTitle": "ferroelectronics for edge intelligence", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stanford university": 1.0, "university of notre dame": 1.0, "georgia institute of technology": 1.0, "rochester institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "History of IBM Z Mainframe Processors.", "DBLP authors": ["Christian Jacobi", "Charles Webb"], "year": 2020, "MAG papers": [{"PaperId": 3069354524, "PaperTitle": "history of ibm z mainframe processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Countering Load-to-Use Stalls in the NVIDIA Turing GPU.", "DBLP authors": ["Ram Rangan", "Naman Turakhia", "Alexandre Joly"], "year": 2020, "MAG papers": [{"PaperId": 3046181883, "PaperTitle": "countering load to use stalls in the nvidia turing gpu", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nvidia": 3.0}}], "source": "ES"}, {"DBLP title": "A Cloud-Optimized Transport Protocol for Elastic and Scalable HPC.", "DBLP authors": ["Leah Shalev", "Hani Ayoub", "Nafea Bshara", "Erez Sabbag"], "year": 2020, "MAG papers": [{"PaperId": 3049093198, "PaperTitle": "a cloud optimized transport protocol for elastic and scalable hpc", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"amazon com": 4.0}}], "source": "ES"}, {"DBLP title": "Power Side-Channel Attacks in Negative Capacitance Transistor.", "DBLP authors": ["Johann Knechtel", "Satwik Patnaik", "Mohammed Nabeel", "Mohammed Ashraf", "Yogesh Singh Chauhan", "J\u00f6rg Henkel", "Ozgur Sinanoglu", "Hussam Amrouch"], "year": 2020, "MAG papers": [{"PaperId": 3100763918, "PaperTitle": "power side channel attacks in negative capacitance transistor", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"karlsruhe institute of technology": 2.0, "new york university abu dhabi": 4.0, "indian institute of technology kanpur": 1.0, "new york university": 1.0}}], "source": "ES"}]