dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
instruction_mem.v,verilog,xil_defaultlib,../../../../pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/sim/instruction_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
