# This Makefile builds an executable file name `school` from the C objects
# files. These object files are then linked to create the executable file.

CC := gcc
SRC := $(wildcard *.c)
OBJ := $(SRC:%.c=%.o)
NAME = school

.PHONY: all ${NAME}

all: ${NAME}

# link object files and create the executable
${NAME}: ${OBJ}
	${CC} ${OBJ} -o ${NAME}

# generate object files
%.o: %.c
	${CC} -c -o $@ $<
