================================================================================ 
Commit: 8aebd05bb4316cfa9f6d4dd22c059979fd540086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Updating BIOS Minor Version to 3031_01 

Hsd-es-id: N/A
Original commit date: Tue Jan 11 12:29:04 2022 +0530
Change-Id: Icac5653530e7b5e7bd12159c06bd7936df7fc353
Original commit hash: a6e7a8e8587dbc0372b5a059dbfcb088c73ace54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1f71ed6932d755a5d67ccd171298a89b1f73225d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:39 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TCSS][ADLP]BIOS should enable UCSI option for all ADL-P DDR SKU which uses CCG6 PD AIC."

This reverts commit 8bc41b04b6620fcb9d494ad4707f8716d3a9a91b.

Hsd-es-id: 16015523160
Original commit date: Mon Jan 10 22:53:49 2022 -0700
Change-Id: I6206216bc0789f8cddc5dd5aa41a925363688c00
Original commit hash: 4bd49dc8c511b35d0564f39045ad1326b6108cba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 191bd99034c49e713aa8c36b0391e21fa622761d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Updating BIOS Label to 3031_00

Hsd-es-id: N/A
Original commit date: Mon Jan 10 13:37:35 2022 +0530
Change-Id: I51cf1612f7c543e361d71d2712b724321ea01fa4
Original commit hash: 925a97e3f8b9063184d86f08c49334da64290377

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: de94eb43c431cfe3e2d4afe065053dc731652bff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for L0/R0 Production patchID 0x00000416

Hsd-es-id: N/A
Original commit date: Mon Jan 10 10:16:31 2022 +0530
Change-Id: I98adb031a6a293018835c40aa4453d5f1ea268b6
Original commit hash: 16dfef96b2e1c65a571b82c2f83f1a52342dafb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: edc0a0b36d81cbf8f5809a719c0ff31aeb4085a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS][ADLP]BIOS should enable UCSI option for all ADL-P DDR SKU which uses CCG6 PD AIC.

Hsd-es-id: 16015523160
Original commit date: Fri Jan 7 12:51:03 2022 +0530
Change-Id: Ic868823dd021bdd8e9f188b9367b03d155e3a63f
Original commit hash: a02973d1d1c67e127fc042bd6f77a4de832f7112

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 29489e8d9f3e24a183c0e03cae059dd829021528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.83

Sun Jan 9 08:30:59 2022 +0000
Original commit date: Sun Jan 9 08:30:59 2022 +0000
Original commit hash: 409af681c302b1e07e2c2767bcdc1dd044728adf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 285bb4cb0192a9f75d7181cc30c4d9daebea445b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010545160][ADL-S | DDR5] Early DIMM DFE Training.

[Feature Description]
1. Enable Early DIMM DFE Training.

[Resolution]
1. Run Early DIMM DFE Training before write timing centering with loop count 8.
2. Only train TAP 1 in early DIMM DFE training.
3. Add a setup option "EARLY DIMM DFE Training" for it, and it's disabled by default.

[Impacted Area]
DDR5 TX Margin

[Register Impacted]
PHY

Hsd-es-id: 15010545160
Original commit date: Mon Aug 23 13:25:15 2021 +0800
Change-Id: Ic8c66d36be386e2f1c9b6db5b7de95063246a7c7
Original commit hash: e7affcc20a76158bd82d0ce72c4b283691b90cef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7c80575fa6f91238fbbbe762095f51ad505c1fde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.82

Fri Jan 7 12:23:42 2022 +0000
Original commit date: Fri Jan 7 12:23:42 2022 +0000
Original commit hash: 9367915c24b0286b1106c16f1654a7cbd56d46f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 639cdde7bf9019a30eabdc1d993b7af087012044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:20 2022 +0530 
-------------------------------------------------------------------------------- 
[Bug][15010535538][ADL] fix value overfollow in VsshiCompLeakerRoCalibration

[Issue Description]
When not found suitable VsshiFfLeakVddq in VsshiCompLeakerRoCalibration,
RoDivSel and StaticLegEn will be larger than max accepted value.

[Solution]
Set RoDivSel and StaticLegEn to max accepted value when not found.

[Impacted Platform]

Hsd-es-id: 15010535538
Original commit date: Thu Jan 6 14:30:23 2022 +0800
Change-Id: If8f5fe66f0e3169451f8f23b67e0f697ab62ad80
Original commit hash: 3514b32af3f55c6cb818aaa243a0d43b6dbd4590

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5d01d11deb4ec81b7216cca2d66f7246d81e0ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.81

Fri Jan 7 05:40:46 2022 +0000
Original commit date: Fri Jan 7 05:40:46 2022 +0000
Original commit hash: c1a2412b0fa570754ebf1b9acf964161c2faee13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7cf330c93a3474fe55b9e0961fe4aae9296fe996 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:15 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][15010525977] fix KW issues in mrc

[Resolution]
1. initialize variables before using them
2. remove unneeded code

Hsd-es-id: 15010525977
Original commit date: Thu Jan 6 14:06:41 2022 +0800
Change-Id: I0eee47cc2801a34ca75aac799d74d83dcdf52bdd
Original commit hash: 666eb81249e2e42d5d2e776c09e1e0c40fe3511e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0e5b5c4d2eb549c4bd8fa5732e655f6fd6fd387a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.80

Thu Jan 6 14:52:42 2022 +0000
Original commit date: Thu Jan 6 14:52:42 2022 +0000
Original commit hash: a1de622dccaadaea789aea6353cf70381ac3c565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a5763969b5a89f17b86fa0dfc2860ef69eeae8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010537672][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1.

[Feature Description]
Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1 as there is no VDDQ difference during SAGV switching.

[Resolution]
Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1 as there is no VDDQ difference during SAGV switching.

If all SAGV points have the same Vddq voltage then:
DDRCOMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_0_0_0_MCHBAR.dvfscomp_lvrmuxvccddqgsel = 1 :always bypass LVR and use global vddq
else:
DDRCOMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_0_0_0_MCHBAR.dvfscomp_lvrmuxvccddqgsel = 0 :enable LVR for early DVFS comp scenarios

[Impacted Area]
ADL-P and ADL-M Power and Margin

[Register Impacted]
PHY

Hsd-es-id: 15010537672
Original commit date: Sat Jan 1 18:23:37 2022 +0800
Change-Id: I4e826a513f1a43c36c5dac5f22cdd2e28ad0f0af
Original commit hash: f2e98b1aee8ffcf6aeeee19b376f00641fa7db54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3647bd6561f3760932b946b36b83ccefdb6da57c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.79

Thu Jan 6 13:56:59 2022 +0000
Original commit date: Thu Jan 6 13:56:59 2022 +0000
Original commit hash: 9e29577d183c1aab212278c7b24cdbcbee6e6f21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8943fc86a9368f610ef29674e18f1c5da9059604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:05 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16015508142][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] vccddqldo_dvfscomp_ctrl0 register values are not matching expected values.

[Issue Description]
  vccddqldo_dvfscomp_ctrl0 register offset from Q0 is same as rxdqscomp_cmn_ctrl1_new register offset
  of A0/J0. Programming rxdqscomp_cmn_ctrl1_new register on Q0 and later steps corrupting
  vccddqldo_dvfscomp_ctrl0 register values

[Resolution]
  Skip programming rxdqscomp_cmn_ctrl1_new for Q0 and later steppings.

[Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16015508142
Original commit date: Wed Jan 5 14:10:21 2022 +0530
Change-Id: If0eebf467ae38d5d7be905da173d270722e549bf
Original commit hash: af22c97f59533b48c96a2e642e85ff5217c9601c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ca7dd598760474cf0cbc0fe4c632758aa790bb8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:24:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.78

Thu Jan 6 06:04:52 2022 +0000
Original commit date: Thu Jan 6 06:04:52 2022 +0000
Original commit hash: de0ba888ebde0da1265b9fb781341176bd9e2152

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 234aab07a457f6e84b2e1fa31f6d8486ce98508b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:23:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.77

Wed Jan 5 12:14:25 2022 +0000
Original commit date: Wed Jan 5 12:14:25 2022 +0000
Original commit hash: 32cd14451e98c69cf74bb626d1cf990b4ae1779a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bf6f2937d761b13ad62f38bafc1d2bc5afb873b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:23:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010527817][ADL-P ADL-M | LP5] Rcomp target {48,30,20,20,20} update for LP5

[Feature Description]
Rcomp target {48,30,20,20,20} update for LP5

[Resolution]
Rcomp target {48,30,20,20,20} update for LP5

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 15010527817
Original commit date: Sat Jan 1 18:23:37 2022 +0800
Change-Id: I6bfc4599e20926e8d3ddabe95a64ac23218d12fb
Original commit hash: 4d617ca43dbebdd120f1197e6a074f59271a45b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 91570189d36b299213e396b9e25029e326aef438 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:23:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.76

Wed Jan 5 10:53:19 2022 +0000
Original commit date: Wed Jan 5 10:53:19 2022 +0000
Original commit hash: 8514944384f5262524015e61e7a34fb4f37538ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea58cef8fc9311a14d90bb9849190304621b16f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:23:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015461908][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Rload update

[Feature Description]
Rload update to avoid rload saturation for all protocols.

[Resolution]
1. Set the rload target with value 30 for all protocols.
2. Update rload equations in phy init, expected rload target is 800Ohms.

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 16015461908
Original commit date: Wed Dec 29 18:08:09 2021 +0530
Change-Id: I0553ead060819cc7be087fbbd70d10bdc7ae42d4
Original commit hash: 970aa1fe0b56390c04e6d15db9322b9b2500a5f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 98d8d8bd63fbece5dba0b48511fa699e866429d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:23:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.75

Wed Jan 5 03:15:52 2022 +0000
Original commit date: Wed Jan 5 03:15:52 2022 +0000
Original commit hash: c7e8e0fbd2b2c2ae47f95039428e523930a8b6f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e386e5a500f4c7a39f4aea52752f0c3fbb0faf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jan 12 13:23:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP4] JEDEC tZQCAL needs both channel & rank ZQCAL serialization on some byte-mode LP4 parts

[Issue/Feature Description]
  When a system has byte-mode LP4 parts, as indicated by the SPD,
  MRC needs to set the following ADL configuration register setting bits to ensure MC schedules ZQCAL commands in serial across ranks:
  cpu.mem.mcs.scheduler_chs.sched_cbit_0_0_0_mchbar.serialize_zq = 1
  cpu.mem.mcs.maintenance_chs.tc_srexittp_0_0_0_mchbar.serial_zq_between_sub_ch = 1

[Resolution]
  If a system has byte-mode LP4 parts or 4 ranks, indicated by the SPD.
  Then MRC needs to set the following  configuration register setting bits to ensure MC schedules ZQCAL commands in serial across channels
  -> Sched_cbit_0_0_0_mchbar.serialize_zq = 0x1
  -> Tc_srexittp_0_0_0_mchbar.serial_zq_between_sub_ch = 0x1

[Impacted Area]:
  ADL-P ADL-M LP4

[Registers impacted]
  MC [x] PHY [] Both []

internal only:

Hsd-es-id: 16014958430
Original commit date: Thu Oct 14 17:31:21 2021 +0530
Change-Id: I99445bbdf1c329c32c3bc8d5915ed3c11c4993a3
Original commit hash: a2acbac95d8b9afad0fba99e046dc6dcb9720c31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
