{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574451245359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574451245366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 17:34:05 2019 " "Processing started: Fri Nov 22 17:34:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574451245366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451245366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451245366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574451246279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574451246279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/extend/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/extend/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-SE " "Found design unit 1: SignExtend-SE" {  } { { "src/components/logic/Extend/SignExtend.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451258991 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "src/components/logic/Extend/SignExtend.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451258991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451258991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_memwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_memwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_MEMWB-A " "Found design unit 1: Reg_Pipe_MEMWB-A" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259008 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_MEMWB " "Found entity 1: Reg_Pipe_MEMWB" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_IFID-REG_PIPE " "Found design unit 1: Reg_Pipe_IFID-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_IFID " "Found entity 1: Reg_Pipe_IFID" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_idex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_IDEX-REG_PIPE " "Found design unit 1: Reg_Pipe_IDEX-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_IDEX " "Found entity 1: Reg_Pipe_IDEX" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_exmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_exmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_EXMEM-REG_PIPE " "Found design unit 1: Reg_Pipe_EXMEM-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259066 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_EXMEM " "Found entity 1: Reg_Pipe_EXMEM" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/fileregister/fileregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/fileregister/fileregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FileRegister-REGS " "Found design unit 1: FileRegister-REGS" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259083 ""} { "Info" "ISGN_ENTITY_NAME" "1 FileRegister " "Found entity 1: FileRegister" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/mux_2to1_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/mux_2to1_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_32b-MUX " "Found design unit 1: Mux_2to1_32b-MUX" {  } { { "src/components/logic/Mux/Mux_2to1_32b.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_32b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259099 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_32b " "Found entity 1: Mux_2to1_32b" {  } { { "src/components/logic/Mux/Mux_2to1_32b.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_32b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/mux_2to1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/mux_2to1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_5b-MUX " "Found design unit 1: Mux_2to1_5b-MUX" {  } { { "src/components/logic/Mux/Mux_2to1_5b.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_5b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259115 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_5b " "Found entity 1: Mux_2to1_5b" {  } { { "src/components/logic/Mux/Mux_2to1_5b.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_5b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/generic3to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/generic3to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic3to1Mux-MUX " "Found design unit 1: Generic3to1Mux-MUX" {  } { { "src/components/logic/Mux/Generic3to1Mux.VHD" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259132 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generic3to1Mux " "Found entity 1: Generic3to1Mux" {  } { { "src/components/logic/Mux/Generic3to1Mux.VHD" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/memory/data/datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/memory/data/datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-MEM " "Found design unit 1: DataMemory-MEM" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259148 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-ALU " "Found design unit 1: Alu-ALU" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/shift/shiftleft2_26to28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/shift/shiftleft2_26to28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_26to28-SL " "Found design unit 1: ShiftLeft2_26to28-SL" {  } { { "src/components/control/Shift/ShiftLeft2_26to28.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259181 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_26to28 " "Found entity 1: ShiftLeft2_26to28" {  } { { "src/components/control/Shift/ShiftLeft2_26to28.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/shift/shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/shift/shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-SL " "Found design unit 1: ShiftLeft-SL" {  } { { "src/components/control/Shift/ShiftLeft.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259197 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "src/components/control/Shift/ShiftLeft.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/pc/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/pc/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-PC " "Found design unit 1: ProgramCounter-PC" {  } { { "src/components/control/Pc/ProgramCounter.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259215 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "src/components/control/Pc/ProgramCounter.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/pc/pcincrement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/pc/pcincrement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCincrement-INC " "Found design unit 1: PCincrement-INC" {  } { { "src/components/control/Pc/PCIncrement.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259232 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCincrement " "Found entity 1: PCincrement" {  } { { "src/components/control/Pc/PCIncrement.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/controlunit/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/controlunit/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-UC " "Found design unit 1: ControlUnit-UC" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259248 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/alu/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/alu/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluControl-AC " "Found design unit 1: AluControl-AC" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259269 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cpu-CPU " "Found design unit 1: Cpu-CPU" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259299 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cpu " "Found entity 1: Cpu" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/memory/instruction/instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/memory/instruction/instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-MEM " "Found design unit 1: InstructionMemory-MEM" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259317 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574451259317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cpu " "Elaborating entity \"Cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574451259854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED Cpu.vhd(269) " "Verilog HDL or VHDL warning at Cpu.vhd(269): object \"UNUSED\" assigned a value but never read" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574451259858 "|Cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WIRE_UC_JUMP_SIGNAL Cpu.vhd(302) " "Verilog HDL or VHDL warning at Cpu.vhd(302): object \"WIRE_UC_JUMP_SIGNAL\" assigned a value but never read" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574451259858 "|Cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:INST_MEM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:INST_MEM\"" {  } { { "src/cpu/Cpu.vhd" "INST_MEM" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451259866 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(525) " "VHDL Process Statement warning at InstructionMemory.vhd(525): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574451259879 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(526) " "VHDL Process Statement warning at InstructionMemory.vhd(526): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574451259880 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(527) " "VHDL Process Statement warning at InstructionMemory.vhd(527): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574451259881 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(528) " "VHDL Process Statement warning at InstructionMemory.vhd(528): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574451259882 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMORY\[140\] InstructionMemory.vhd(17) " "Using initial value X (don't care) for net \"MEMORY\[140\]\" at InstructionMemory.vhd(17)" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451259894 "|Cpu|InstructionMemory:INST_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_32b Mux_2to1_32b:MUX_PC " "Elaborating entity \"Mux_2to1_32b\" for hierarchy \"Mux_2to1_32b:MUX_PC\"" {  } { { "src/cpu/Cpu.vhd" "MUX_PC" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451259963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCincrement PCincrement:PC_INC " "Elaborating entity \"PCincrement\" for hierarchy \"PCincrement:PC_INC\"" {  } { { "src/cpu/Cpu.vhd" "PC_INC" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451259971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "src/cpu/Cpu.vhd" "PC" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451259980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_IFID Reg_Pipe_IFID:IFID " "Elaborating entity \"Reg_Pipe_IFID\" for hierarchy \"Reg_Pipe_IFID:IFID\"" {  } { { "src/cpu/Cpu.vhd" "IFID" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451259988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FileRegister FileRegister:FILE_REG " "Elaborating entity \"FileRegister\" for hierarchy \"FileRegister:FILE_REG\"" {  } { { "src/cpu/Cpu.vhd" "FILE_REG" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451259995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGWRITE FileRegister.vhd(33) " "VHDL Process Statement warning at FileRegister.vhd(33): signal \"REGWRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574451260003 "|Cpu|FileRegister:FILE_REG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WRITE_REGISTER FileRegister.vhd(33) " "VHDL Process Statement warning at FileRegister.vhd(33): signal \"WRITE_REGISTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574451260003 "|Cpu|FileRegister:FILE_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SIGNAL_EXTEND " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SIGNAL_EXTEND\"" {  } { { "src/cpu/Cpu.vhd" "SIGNAL_EXTEND" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:UC " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:UC\"" {  } { { "src/cpu/Cpu.vhd" "UC" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260015 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGNAL_JUMP ControlUnit.vhd(23) " "VHDL Process Statement warning at ControlUnit.vhd(23): inferring latch(es) for signal or variable \"SIGNAL_JUMP\", which holds its previous value in one or more paths through the process" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574451260020 "|Cpu|ControlUnit:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGNAL_JUMP\[1\] ControlUnit.vhd(23) " "Inferred latch for \"SIGNAL_JUMP\[1\]\" at ControlUnit.vhd(23)" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451260020 "|Cpu|ControlUnit:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGNAL_JUMP\[0\] ControlUnit.vhd(23) " "Inferred latch for \"SIGNAL_JUMP\[0\]\" at ControlUnit.vhd(23)" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451260020 "|Cpu|ControlUnit:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_IDEX Reg_Pipe_IDEX:IDEX " "Elaborating entity \"Reg_Pipe_IDEX\" for hierarchy \"Reg_Pipe_IDEX:IDEX\"" {  } { { "src/cpu/Cpu.vhd" "IDEX" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ShiftLeft:SHIFT_LEFT " "Elaborating entity \"ShiftLeft\" for hierarchy \"ShiftLeft:SHIFT_LEFT\"" {  } { { "src/cpu/Cpu.vhd" "SHIFT_LEFT" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_5b Mux_2to1_5b:MUX_REGDST " "Elaborating entity \"Mux_2to1_5b\" for hierarchy \"Mux_2to1_5b:MUX_REGDST\"" {  } { { "src/cpu/Cpu.vhd" "MUX_REGDST" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:ALU_CONTROL " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:ALU_CONTROL\"" {  } { { "src/cpu/Cpu.vhd" "ALU_CONTROL" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260065 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULA_CODE AluControl.vhd(16) " "VHDL Process Statement warning at AluControl.vhd(16): inferring latch(es) for signal or variable \"ULA_CODE\", which holds its previous value in one or more paths through the process" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574451260067 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_CODE\[1\] AluControl.vhd(16) " "Inferred latch for \"ULA_CODE\[1\]\" at AluControl.vhd(16)" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451260067 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_CODE\[0\] AluControl.vhd(16) " "Inferred latch for \"ULA_CODE\[0\]\" at AluControl.vhd(16)" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451260067 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:ADDER_SHIFT2_PC_INC " "Elaborating entity \"Alu\" for hierarchy \"Alu:ADDER_SHIFT2_PC_INC\"" {  } { { "src/cpu/Cpu.vhd" "ADDER_SHIFT2_PC_INC" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260074 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AUX Alu.vhd(32) " "VHDL Process Statement warning at Alu.vhd(32): signal \"AUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574451260077 "|Cpu|Alu:ADDER_SHIFT2_PC_INC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AUX Alu.vhd(39) " "VHDL Process Statement warning at Alu.vhd(39): signal \"AUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574451260077 "|Cpu|Alu:ADDER_SHIFT2_PC_INC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_EXMEM Reg_Pipe_EXMEM:EXMEM " "Elaborating entity \"Reg_Pipe_EXMEM\" for hierarchy \"Reg_Pipe_EXMEM:EXMEM\"" {  } { { "src/cpu/Cpu.vhd" "EXMEM" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DATA_MEMORY " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DATA_MEMORY\"" {  } { { "src/cpu/Cpu.vhd" "DATA_MEMORY" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_MEMWB Reg_Pipe_MEMWB:MEMWB " "Elaborating entity \"Reg_Pipe_MEMWB\" for hierarchy \"Reg_Pipe_MEMWB:MEMWB\"" {  } { { "src/cpu/Cpu.vhd" "MEMWB" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451260141 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[31\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[31\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[30\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[30\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[29\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[29\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[28\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[28\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[27\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[27\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[26\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[26\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[25\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[25\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[24\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[24\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[23\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[23\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[22\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[22\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[21\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[21\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[20\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[20\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[19\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[19\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[18\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[18\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[17\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[17\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[16\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[16\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[15\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[15\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[14\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[14\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[13\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[13\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[12\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[12\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[11\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[11\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[10\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[10\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[9\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[9\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[8\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[8\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[7\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[7\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[6\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[6\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[5\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[5\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[4\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[4\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[3\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[3\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[2\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[2\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[1\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[1\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[0\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[0\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574451261078 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574451261078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AluControl:ALU_CONTROL\|ULA_CODE\[1\] " "Latch AluControl:ALU_CONTROL\|ULA_CODE\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\] " "Ports D and ENA on the latch are fed by the same signal Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\]" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574451263277 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\] " "Ports ENA and PRE on the latch are fed by the same signal Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\]" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574451263277 ""}  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574451263277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AluControl:ALU_CONTROL\|ULA_CODE\[0\] " "Latch AluControl:ALU_CONTROL\|ULA_CODE\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\] " "Ports ENA and PRE on the latch are fed by the same signal Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\]" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574451263277 ""}  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574451263277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[30\] GND " "Pin \"INSTRUCTION_OUT_IFID\[30\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[29\] GND " "Pin \"INSTRUCTION_OUT_IFID\[29\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[27\] GND " "Pin \"INSTRUCTION_OUT_IFID\[27\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[25\] GND " "Pin \"INSTRUCTION_OUT_IFID\[25\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[24\] GND " "Pin \"INSTRUCTION_OUT_IFID\[24\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[23\] GND " "Pin \"INSTRUCTION_OUT_IFID\[23\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[22\] GND " "Pin \"INSTRUCTION_OUT_IFID\[22\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[21\] GND " "Pin \"INSTRUCTION_OUT_IFID\[21\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[18\] GND " "Pin \"INSTRUCTION_OUT_IFID\[18\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[17\] GND " "Pin \"INSTRUCTION_OUT_IFID\[17\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[16\] GND " "Pin \"INSTRUCTION_OUT_IFID\[16\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[13\] GND " "Pin \"INSTRUCTION_OUT_IFID\[13\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[12\] GND " "Pin \"INSTRUCTION_OUT_IFID\[12\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[11\] GND " "Pin \"INSTRUCTION_OUT_IFID\[11\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[8\] GND " "Pin \"INSTRUCTION_OUT_IFID\[8\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[7\] GND " "Pin \"INSTRUCTION_OUT_IFID\[7\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[6\] GND " "Pin \"INSTRUCTION_OUT_IFID\[6\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[3\] GND " "Pin \"INSTRUCTION_OUT_IFID\[3\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[2\] GND " "Pin \"INSTRUCTION_OUT_IFID\[2\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[1\] GND " "Pin \"INSTRUCTION_OUT_IFID\[1\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[0\] GND " "Pin \"INSTRUCTION_OUT_IFID\[0\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|INSTRUCTION_OUT_IFID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_REGS_PC\[31\] GND " "Pin \"DEB_REGS_PC\[31\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_REGS_PC[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_REGS_PC\[30\] GND " "Pin \"DEB_REGS_PC\[30\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_REGS_PC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_RegDst\[2\] GND " "Pin \"DEB_RegDst\[2\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_RegDst[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_RegDst\[1\] GND " "Pin \"DEB_RegDst\[1\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_RegDst[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_RegDst\[0\] GND " "Pin \"DEB_RegDst\[0\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_RegDst[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_REG_ULA_IN_1\[2\] GND " "Pin \"DEB_REG_ULA_IN_1\[2\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_REG_ULA_IN_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_REG_ULA_IN_1\[1\] GND " "Pin \"DEB_REG_ULA_IN_1\[1\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_REG_ULA_IN_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_REG_ULA_IN_1\[0\] GND " "Pin \"DEB_REG_ULA_IN_1\[0\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_REG_ULA_IN_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_WRITE_REG\[2\] GND " "Pin \"DEB_WRITE_REG\[2\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_WRITE_REG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_WRITE_REG\[1\] GND " "Pin \"DEB_WRITE_REG\[1\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_WRITE_REG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_WRITE_REG\[0\] GND " "Pin \"DEB_WRITE_REG\[0\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_WRITE_REG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_FILE_REG_AUX VCC " "Pin \"DEB_FILE_REG_AUX\" is stuck at VCC" {  } { { "src/cpu/Cpu.vhd" "" { Text "E:/faculdade/arquitetura/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574451263416 "|Cpu|DEB_FILE_REG_AUX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574451263416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574451263512 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574451263977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574451264388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574451264388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "887 " "Implemented 887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574451264588 ""} { "Info" "ICUT_CUT_TM_OPINS" "307 " "Implemented 307 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574451264588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "579 " "Implemented 579 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574451264588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574451264588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574451264656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 17:34:24 2019 " "Processing ended: Fri Nov 22 17:34:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574451264656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574451264656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574451264656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574451264656 ""}
