<profile>

<section name = "Vivado HLS Report for 'output_result_12'" level="0">
<item name = "Date">Sun Apr 28 16:06:36 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">mobile_net_hls_v1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.20, 3.675, 0.52</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 1.1">?, ?, 1, -, -, ?, no</column>
<column name=" + Loop 1.2">?, ?, ?, -, -, 2 ~ 32, no</column>
<column name="  ++ Loop 1.2.1">?, ?, ?, -, -, 1 ~ 8, no</column>
<column name="   +++ Loop 1.2.1.1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 619, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 215, -</column>
<column name="Register">-, -, 437, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="base_addr_d1_10_fu_425_p2">+, 0, 0, 39, 32, 9</column>
<column name="base_addr_d2_10_fu_454_p2">+, 0, 0, 39, 32, 5</column>
<column name="base_addr_fu_353_p2">+, 0, 0, 32, 32, 32</column>
<column name="i_fu_440_p2">+, 0, 0, 38, 31, 1</column>
<column name="sum_i_i_fu_410_p2">+, 0, 0, 41, 34, 34</column>
<column name="tmp1_i_i_fu_347_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_33_i_i_fu_401_p2">+, 0, 0, 40, 33, 33</column>
<column name="tn_fu_368_p2">+, 0, 0, 9, 2, 1</column>
<column name="tr_divS_fu_391_p2">+, 0, 0, 38, 31, 1</column>
<column name="tmp_654_i_i_i_fu_281_p2">-, 0, 0, 39, 5, 32</column>
<column name="tmp_656_i_i_i_fu_303_p2">-, 0, 0, 39, 5, 32</column>
<column name="tmp_657_i_i_i_fu_317_p2">-, 0, 0, 39, 9, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_259">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_559">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op78_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="tmp_658_i_i_i_fu_322_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="tmp_662_i_i_i_fu_363_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_663_i_i_i_fu_386_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_665_i_i_i_fu_435_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="cLoops_fu_287_p3">select, 0, 0, 32, 1, 5</column>
<column name="nLoops_fu_328_p3">select, 0, 0, 32, 1, 2</column>
<column name="rLoops_fu_309_p3">select, 0, 0, 32, 1, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_tmp_124_load_i_i_reg_243">15, 3, 16, 48</column>
<column name="ap_sig_ioackin_m_axi_outputs_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_outputs_WREADY">9, 2, 1, 2</column>
<column name="base_addr_d2_0_i_i_i_reg_210">9, 2, 32, 64</column>
<column name="base_addr_d2_reg_189">9, 2, 32, 64</column>
<column name="cntl_V_blk_n">9, 2, 1, 2</column>
<column name="i_0_i_i_i_i_reg_232">9, 2, 31, 62</column>
<column name="inputs_offset_c_blk_n">9, 2, 1, 2</column>
<column name="outputs_blk_n_AW">9, 2, 1, 2</column>
<column name="outputs_blk_n_B">9, 2, 1, 2</column>
<column name="outputs_blk_n_W">9, 2, 1, 2</column>
<column name="outputs_offset_blk_n">9, 2, 1, 2</column>
<column name="tn_0_i_i_i_i_reg_199">9, 2, 2, 4</column>
<column name="tr_divS_0_i_i_i_i_reg_221">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_tmp_124_load_i_i_reg_243">16, 0, 16, 0</column>
<column name="ap_reg_ioackin_m_axi_outputs_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_outputs_WREADY">1, 0, 1, 0</column>
<column name="base_addr_d2_0_i_i_i_reg_210">32, 0, 32, 0</column>
<column name="base_addr_d2_10_reg_553">32, 0, 32, 0</column>
<column name="base_addr_d2_reg_189">32, 0, 32, 0</column>
<column name="cLoops_reg_479">32, 0, 32, 0</column>
<column name="i_0_i_i_i_i_reg_232">31, 0, 31, 0</column>
<column name="nLoops_reg_490">32, 0, 32, 0</column>
<column name="outputs_addr_reg_523">32, 0, 32, 0</column>
<column name="outputs_offset_cast_s_reg_460">17, 0, 33, 16</column>
<column name="rLoops_reg_485">32, 0, 32, 0</column>
<column name="sext_cast_i_i_reg_465">31, 0, 34, 3</column>
<column name="tmp_229_reg_508">1, 0, 1, 0</column>
<column name="tmp_235_reg_473">32, 0, 32, 0</column>
<column name="tmp_665_i_i_i_reg_534">1, 0, 1, 0</column>
<column name="tn_0_i_i_i_i_reg_199">2, 0, 2, 0</column>
<column name="tn_reg_503">2, 0, 2, 0</column>
<column name="tr_divS_0_i_i_i_i_reg_221">31, 0, 31, 0</column>
<column name="tr_divS_reg_518">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, output_result.12, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, output_result.12, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, output_result.12, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, output_result.12, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, output_result.12, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, output_result.12, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, output_result.12, return value</column>
<column name="m_axi_outputs_AWVALID">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWREADY">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWADDR">out, 32, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWID">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWLEN">out, 32, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWSIZE">out, 3, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWBURST">out, 2, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWLOCK">out, 2, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWCACHE">out, 4, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWPROT">out, 3, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWQOS">out, 4, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWREGION">out, 4, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_AWUSER">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_WVALID">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_WREADY">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_WDATA">out, 16, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_WSTRB">out, 2, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_WLAST">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_WID">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_WUSER">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARVALID">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARREADY">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARADDR">out, 32, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARID">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARLEN">out, 32, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARSIZE">out, 3, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARBURST">out, 2, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARLOCK">out, 2, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARCACHE">out, 4, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARPROT">out, 3, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARQOS">out, 4, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARREGION">out, 4, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_ARUSER">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_RVALID">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_RREADY">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_RDATA">in, 16, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_RLAST">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_RID">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_RUSER">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_RRESP">in, 2, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_BVALID">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_BREADY">out, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_BRESP">in, 2, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_BID">in, 1, m_axi, outputs, pointer</column>
<column name="m_axi_outputs_BUSER">in, 1, m_axi, outputs, pointer</column>
<column name="outputs_offset_dout">in, 31, ap_fifo, outputs_offset, pointer</column>
<column name="outputs_offset_empty_n">in, 1, ap_fifo, outputs_offset, pointer</column>
<column name="outputs_offset_read">out, 1, ap_fifo, outputs_offset, pointer</column>
<column name="inputs_offset_c_dout">in, 17, ap_fifo, inputs_offset_c, pointer</column>
<column name="inputs_offset_c_empty_n">in, 1, ap_fifo, inputs_offset_c, pointer</column>
<column name="inputs_offset_c_read">out, 1, ap_fifo, inputs_offset_c, pointer</column>
<column name="output_buffer_0_V_dout">in, 16, ap_fifo, output_buffer_0_V, pointer</column>
<column name="output_buffer_0_V_empty_n">in, 1, ap_fifo, output_buffer_0_V, pointer</column>
<column name="output_buffer_0_V_read">out, 1, ap_fifo, output_buffer_0_V, pointer</column>
<column name="output_buffer_1_V_dout">in, 16, ap_fifo, output_buffer_1_V, pointer</column>
<column name="output_buffer_1_V_empty_n">in, 1, ap_fifo, output_buffer_1_V, pointer</column>
<column name="output_buffer_1_V_read">out, 1, ap_fifo, output_buffer_1_V, pointer</column>
<column name="result_buffer_V_dout">in, 1, ap_fifo, result_buffer_V, pointer</column>
<column name="result_buffer_V_empty_n">in, 1, ap_fifo, result_buffer_V, pointer</column>
<column name="result_buffer_V_read">out, 1, ap_fifo, result_buffer_V, pointer</column>
<column name="result_c_V_dout">in, 32, ap_fifo, result_c_V, pointer</column>
<column name="result_c_V_empty_n">in, 1, ap_fifo, result_c_V, pointer</column>
<column name="result_c_V_read">out, 1, ap_fifo, result_c_V, pointer</column>
<column name="result_r_V_dout">in, 32, ap_fifo, result_r_V, pointer</column>
<column name="result_r_V_empty_n">in, 1, ap_fifo, result_r_V, pointer</column>
<column name="result_r_V_read">out, 1, ap_fifo, result_r_V, pointer</column>
<column name="result_n_V_dout">in, 32, ap_fifo, result_n_V, pointer</column>
<column name="result_n_V_empty_n">in, 1, ap_fifo, result_n_V, pointer</column>
<column name="result_n_V_read">out, 1, ap_fifo, result_n_V, pointer</column>
<column name="cntl_V_din">out, 1, ap_fifo, cntl_V, pointer</column>
<column name="cntl_V_full_n">in, 1, ap_fifo, cntl_V, pointer</column>
<column name="cntl_V_write">out, 1, ap_fifo, cntl_V, pointer</column>
</table>
</item>
</section>
</profile>
