( ( nil
  version "2.1"
  mapType "incremental"
  repList "$default"
  stopList "spectre spice verilog verilogNetlist"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( defbus
( "net018" 0 4  "net018" 0 4  )
( "net013" 0 4  "net013" 0 4  )
( "RD_Ack" 7 0  "RD_Ack" 7 0  )
( "A" 19 0  "A" 19 0  )
( "WriteDataT" 31 0  "WriteDataT" 31 0  )
( "~WAck" 7 0  "cdsbus5" 7 0  )
( "ReadData" 31 0  "ReadData" 31 0  )
( "~A" 19 0  "cdsbus4" 19 0  )
( "WriteAck" 7 0  "WriteAck" 7 0  )
( "RW" 1 0  "RW" 1 0  )
( "~RW" 1 0  "cdsbus3" 1 0  )
( "~WriteData" 31 0  "cdsbus2" 31 0  )
( "~RAck" 7 0  "cdsbus1" 7 0  )
( "RAckT" 7 0  "RAckT" 7 0  )
( "ReaDataT" 31 0  "ReaDataT" 31 0  )
( "AT" 19 0  "AT" 19 0  )
( "Ctrl_Ack" 4 0  "Ctrl_Ack" 4 0  )
( "WAck" 7 0  "WAck" 7 0  )
( "RWT" 1 0  "RWT" 1 0  )
( "~ReadData" 31 0  "cdsbus0" 31 0  )
( "WriteData" 31 0  "WriteData" 31 0  )
 )
( net
( "~ReadData<29>" "cdsbus0[29]" )
( "ReadData<9>" "ReadData[9]" )
( "~WriteData<14>" "cdsbus2[14]" )
( "WriteDataT<20>" "WriteDataT[20]" )
( "~A<18>" "cdsbus4[18]" )
( "AT<10>" "AT[10]" )
( "WriteDataT<18>" "WriteDataT[18]" )
( "~ReadData<20>" "cdsbus0[20]" )
( "net013<1>" "net013[1]" )
( "~WriteData<25>" "cdsbus2[25]" )
( "A<6>" "A[6]" )
( "~ReadData<15>" "cdsbus0[15]" )
( "ReaDataT<17>" "ReaDataT[17]" )
( "WriteData<30>" "WriteData[30]" )
( "ReadData<3>" "ReadData[3]" )
( "WriteData<14>" "WriteData[14]" )
( "~RAck<5>" "cdsbus1[5]" )
( "WriteData<10>" "WriteData[10]" )
( "WriteData<28>" "WriteData[28]" )
( "ReaDataT<18>" "ReaDataT[18]" )
( "~RAck<3>" "cdsbus1[3]" )
( "~A<9>" "cdsbus4[9]" )
( "WriteData<29>" "WriteData[29]" )
( "ReaDataT<26>" "ReaDataT[26]" )
( "~WriteData<28>" "cdsbus2[28]" )
( "Ctrl_Ack<4>" "Ctrl_Ack[4]" )
( "A<16>" "A[16]" )
( "net013<3>" "net013[3]" )
( "ReaDataT<27>" "ReaDataT[27]" )
( "ReadData<10>" "ReadData[10]" )
( "ReaDataT<25>" "ReaDataT[25]" )
( "WriteData<31>" "WriteData[31]" )
( "ReaDataT<24>" "ReaDataT[24]" )
( "RWT<0>" "RWT[0]" )
( "WriteData<5>" "WriteData[5]" )
( "~WriteData<7>" "cdsbus2[7]" )
( "net018<3>" "net018[3]" )
( "~A<17>" "cdsbus4[17]" )
( "~WriteData<23>" "cdsbus2[23]" )
( "AT<9>" "AT[9]" )
( "ReaDataT<23>" "ReaDataT[23]" )
( "WriteAck<4>" "WriteAck[4]" )
( "WriteData<26>" "WriteData[26]" )
( "WriteDataT<4>" "WriteDataT[4]" )
( "WriteAck<7>" "WriteAck[7]" )
( "AT<15>" "AT[15]" )
( "ReadData<31>" "ReadData[31]" )
( "~WriteData<5>" "cdsbus2[5]" )
( "WriteDataT<24>" "WriteDataT[24]" )
( "~ReadData<25>" "cdsbus0[25]" )
( "RAckT<2>" "RAckT[2]" )
( "RD_Ack<6>" "RD_Ack[6]" )
( "WriteDataT<14>" "WriteDataT[14]" )
( "WriteDataT<15>" "WriteDataT[15]" )
( "WriteDataT<1>" "WriteDataT[1]" )
( "ReaDataT<3>" "ReaDataT[3]" )
( "~ReadData<5>" "cdsbus0[5]" )
( "Ctrl_Ack<2>" "Ctrl_Ack[2]" )
( "RAckT<3>" "RAckT[3]" )
( "ReaDataT<19>" "ReaDataT[19]" )
( "net013<2>" "net013[2]" )
( "WriteDataT<31>" "WriteDataT[31]" )
( "~A<4>" "cdsbus4[4]" )
( "~ReadData<1>" "cdsbus0[1]" )
( "ReaDataT<6>" "ReaDataT[6]" )
( "~WriteData<9>" "cdsbus2[9]" )
( "ReaDataT<2>" "ReaDataT[2]" )
( "RWT<1>" "RWT[1]" )
( "WriteDataT<12>" "WriteDataT[12]" )
( "~WriteData<15>" "cdsbus2[15]" )
( "~RAck<2>" "cdsbus1[2]" )
( "~ReadData<28>" "cdsbus0[28]" )
( "A<13>" "A[13]" )
( "~WriteData<22>" "cdsbus2[22]" )
( "WriteDataT<5>" "WriteDataT[5]" )
( "~ReadData<17>" "cdsbus0[17]" )
( "~A<7>" "cdsbus4[7]" )
( "~WriteData<10>" "cdsbus2[10]" )
( "~WriteData<0>" "cdsbus2[0]" )
( "ReaDataT<30>" "ReaDataT[30]" )
( "WriteDataT<6>" "WriteDataT[6]" )
( "ReadData<21>" "ReadData[21]" )
( "A<3>" "A[3]" )
( "WriteDataT<13>" "WriteDataT[13]" )
( "~A<3>" "cdsbus4[3]" )
( "net018<4>" "net018[4]" )
( "RD_Ack<2>" "RD_Ack[2]" )
( "~WAck<6>" "cdsbus5[6]" )
( "~WAck<1>" "cdsbus5[1]" )
( "~WriteData<21>" "cdsbus2[21]" )
( "~ReadData<24>" "cdsbus0[24]" )
( "ReaDataT<31>" "ReaDataT[31]" )
( "~ReadData<6>" "cdsbus0[6]" )
( "AT<5>" "AT[5]" )
( "RAckT<4>" "RAckT[4]" )
( "AT<8>" "AT[8]" )
( "ReadData<8>" "ReadData[8]" )
( "WAck<4>" "WAck[4]" )
( "ReadData<16>" "ReadData[16]" )
( "~WriteData<8>" "cdsbus2[8]" )
( "AT<0>" "AT[0]" )
( "WriteDataT<7>" "WriteDataT[7]" )
( "~WAck<7>" "cdsbus5[7]" )
( "ReadData<14>" "ReadData[14]" )
( "~RAck<4>" "cdsbus1[4]" )
( "ReaDataT<20>" "ReaDataT[20]" )
( "~ReadData<14>" "cdsbus0[14]" )
( "WAck<3>" "WAck[3]" )
( "WriteDataT<11>" "WriteDataT[11]" )
( "ReadData<17>" "ReadData[17]" )
( "WAck<0>" "WAck[0]" )
( "ReadData<26>" "ReadData[26]" )
( "AT<7>" "AT[7]" )
( "A<0>" "A[0]" )
( "ReaDataT<14>" "ReaDataT[14]" )
( "~RAck<7>" "cdsbus1[7]" )
( "~A<14>" "cdsbus4[14]" )
( "~ReadData<19>" "cdsbus0[19]" )
( "AT<11>" "AT[11]" )
( "WriteAck<6>" "WriteAck[6]" )
( "AT<13>" "AT[13]" )
( "ReaDataT<8>" "ReaDataT[8]" )
( "RAckT<5>" "RAckT[5]" )
( "ReadData<18>" "ReadData[18]" )
( "WriteData<0>" "WriteData[0]" )
( "A<19>" "A[19]" )
( "A<1>" "A[1]" )
( "~ReadData<16>" "cdsbus0[16]" )
( "WriteDataT<21>" "WriteDataT[21]" )
( "ReadData<0>" "ReadData[0]" )
( "~A<2>" "cdsbus4[2]" )
( "~RAck<6>" "cdsbus1[6]" )
( "WAck<2>" "WAck[2]" )
( "WAck<5>" "WAck[5]" )
( "~RW<0>" "cdsbus3[0]" )
( "ReadData<20>" "ReadData[20]" )
( "~A<6>" "cdsbus4[6]" )
( "~A<12>" "cdsbus4[12]" )
( "~WAck<4>" "cdsbus5[4]" )
( "net013<4>" "net013[4]" )
( "~WriteData<6>" "cdsbus2[6]" )
( "~A<16>" "cdsbus4[16]" )
( "~ReadData<2>" "cdsbus0[2]" )
( "WAck<7>" "WAck[7]" )
( "~A<10>" "cdsbus4[10]" )
( "WAck<6>" "WAck[6]" )
( "WriteData<20>" "WriteData[20]" )
( "~WriteData<29>" "cdsbus2[29]" )
( "WriteDataT<19>" "WriteDataT[19]" )
( "ReadData<12>" "ReadData[12]" )
( "WriteDataT<30>" "WriteDataT[30]" )
( "WriteDataT<0>" "WriteDataT[0]" )
( "~A<0>" "cdsbus4[0]" )
( "~ReadData<3>" "cdsbus0[3]" )
( "~WriteData<4>" "cdsbus2[4]" )
( "A<8>" "A[8]" )
( "~WAck<2>" "cdsbus5[2]" )
( "AT<19>" "AT[19]" )
( "WriteData<27>" "WriteData[27]" )
( "ReaDataT<15>" "ReaDataT[15]" )
( "WriteData<9>" "WriteData[9]" )
( "RD_Ack<3>" "RD_Ack[3]" )
( "WriteDataT<23>" "WriteDataT[23]" )
( "WriteAck<5>" "WriteAck[5]" )
( "WriteDataT<25>" "WriteDataT[25]" )
( "ReaDataT<28>" "ReaDataT[28]" )
( "~ReadData<0>" "cdsbus0[0]" )
( "AT<1>" "AT[1]" )
( "~WriteData<16>" "cdsbus2[16]" )
( "RAckT<1>" "RAckT[1]" )
( "A<9>" "A[9]" )
( "WriteDataT<3>" "WriteDataT[3]" )
( "ReadData<6>" "ReadData[6]" )
( "WriteDataT<8>" "WriteDataT[8]" )
( "ReaDataT<22>" "ReaDataT[22]" )
( "~ReadData<18>" "cdsbus0[18]" )
( "ReaDataT<10>" "ReaDataT[10]" )
( "WriteDataT<28>" "WriteDataT[28]" )
( "~ReadData<30>" "cdsbus0[30]" )
( "AT<2>" "AT[2]" )
( "~WriteData<31>" "cdsbus2[31]" )
( "~ReadData<22>" "cdsbus0[22]" )
( "ReadData<5>" "ReadData[5]" )
( "~A<19>" "cdsbus4[19]" )
( "~WAck<0>" "cdsbus5[0]" )
( "WriteData<15>" "WriteData[15]" )
( "A<15>" "A[15]" )
( "WriteDataT<10>" "WriteDataT[10]" )
( "~WriteData<24>" "cdsbus2[24]" )
( "RD_Ack<1>" "RD_Ack[1]" )
( "ReadData<15>" "ReadData[15]" )
( "ReadData<7>" "ReadData[7]" )
( "~A<1>" "cdsbus4[1]" )
( "~RAck<0>" "cdsbus1[0]" )
( "Ctrl_Ack<0>" "Ctrl_Ack[0]" )
( "AT<14>" "AT[14]" )
( "ReadData<4>" "ReadData[4]" )
( "RAckT<7>" "RAckT[7]" )
( "WriteDataT<27>" "WriteDataT[27]" )
( "WriteDataT<17>" "WriteDataT[17]" )
( "~ReadData<31>" "cdsbus0[31]" )
( "ReaDataT<21>" "ReaDataT[21]" )
( "net018<0>" "net018[0]" )
( "RW<1>" "RW[1]" )
( "ReaDataT<0>" "ReaDataT[0]" )
( "RW<0>" "RW[0]" )
( "RD_Ack<4>" "RD_Ack[4]" )
( "~WriteData<30>" "cdsbus2[30]" )
( "ReadData<13>" "ReadData[13]" )
( "RD_Ack<0>" "RD_Ack[0]" )
( "ReadData<29>" "ReadData[29]" )
( "~WriteData<26>" "cdsbus2[26]" )
( "~WriteData<18>" "cdsbus2[18]" )
( "AT<3>" "AT[3]" )
( "~WriteData<19>" "cdsbus2[19]" )
( "WriteDataT<26>" "WriteDataT[26]" )
( "~ReadData<7>" "cdsbus0[7]" )
( "ReadData<23>" "ReadData[23]" )
( "WriteData<16>" "WriteData[16]" )
( "WriteData<4>" "WriteData[4]" )
( "WriteData<7>" "WriteData[7]" )
( "~WriteData<2>" "cdsbus2[2]" )
( "~WriteData<1>" "cdsbus2[1]" )
( "A<17>" "A[17]" )
( "ReadData<25>" "ReadData[25]" )
( "RAckT<6>" "RAckT[6]" )
( "ReadData<11>" "ReadData[11]" )
( "AT<6>" "AT[6]" )
( "~WriteData<20>" "cdsbus2[20]" )
( "WriteData<12>" "WriteData[12]" )
( "ReaDataT<5>" "ReaDataT[5]" )
( "WriteDataT<29>" "WriteDataT[29]" )
( "ReadData<19>" "ReadData[19]" )
( "~WAck<5>" "cdsbus5[5]" )
( "RD_Ack<5>" "RD_Ack[5]" )
( "~ReadData<23>" "cdsbus0[23]" )
( "AT<18>" "AT[18]" )
( "ReaDataT<4>" "ReaDataT[4]" )
( "A<18>" "A[18]" )
( "WAck<1>" "WAck[1]" )
( "Ctrl_Ack<3>" "Ctrl_Ack[3]" )
( "RD_Ack<7>" "RD_Ack[7]" )
( "~WAck<3>" "cdsbus5[3]" )
( "net013<0>" "net013[0]" )
( "RAckT<0>" "RAckT[0]" )
( "ReadData<24>" "ReadData[24]" )
( "WriteAck<2>" "WriteAck[2]" )
( "~ReadData<26>" "cdsbus0[26]" )
( "ReadData<28>" "ReadData[28]" )
( "~WriteData<3>" "cdsbus2[3]" )
( "WriteData<24>" "WriteData[24]" )
( "WriteData<21>" "WriteData[21]" )
( "WriteDataT<22>" "WriteDataT[22]" )
( "~A<11>" "cdsbus4[11]" )
( "A<10>" "A[10]" )
( "~WriteData<12>" "cdsbus2[12]" )
( "WriteData<6>" "WriteData[6]" )
( "WriteData<13>" "WriteData[13]" )
( "ReaDataT<29>" "ReaDataT[29]" )
( "net018<1>" "net018[1]" )
( "~A<8>" "cdsbus4[8]" )
( "AT<4>" "AT[4]" )
( "WriteDataT<2>" "WriteDataT[2]" )
( "A<12>" "A[12]" )
( "~WriteData<27>" "cdsbus2[27]" )
( "~WriteData<17>" "cdsbus2[17]" )
( "WriteData<8>" "WriteData[8]" )
( "WriteData<2>" "WriteData[2]" )
( "ReaDataT<9>" "ReaDataT[9]" )
( "~ReadData<21>" "cdsbus0[21]" )
( "AT<17>" "AT[17]" )
( "AT<16>" "AT[16]" )
( "ReadData<22>" "ReadData[22]" )
( "~ReadData<4>" "cdsbus0[4]" )
( "WriteData<18>" "WriteData[18]" )
( "ReadData<2>" "ReadData[2]" )
( "WriteData<25>" "WriteData[25]" )
( "WriteData<17>" "WriteData[17]" )
( "~ReadData<11>" "cdsbus0[11]" )
( "ReadData<1>" "ReadData[1]" )
( "ReadData<30>" "ReadData[30]" )
( "WriteAck<1>" "WriteAck[1]" )
( "Ctrl_Ack<1>" "Ctrl_Ack[1]" )
( "ReaDataT<16>" "ReaDataT[16]" )
( "WriteData<23>" "WriteData[23]" )
( "~ReadData<10>" "cdsbus0[10]" )
( "A<4>" "A[4]" )
( "~A<5>" "cdsbus4[5]" )
( "WriteData<19>" "WriteData[19]" )
( "~A<15>" "cdsbus4[15]" )
( "~RAck<1>" "cdsbus1[1]" )
( "ReaDataT<7>" "ReaDataT[7]" )
( "~ReadData<8>" "cdsbus0[8]" )
( "WriteData<22>" "WriteData[22]" )
( "ReaDataT<13>" "ReaDataT[13]" )
( "~RW<1>" "cdsbus3[1]" )
( "WriteAck<3>" "WriteAck[3]" )
( "~WriteData<13>" "cdsbus2[13]" )
( "WriteDataT<9>" "WriteDataT[9]" )
( "~WriteData<11>" "cdsbus2[11]" )
( "~ReadData<9>" "cdsbus0[9]" )
( "ReaDataT<1>" "ReaDataT[1]" )
( "A<7>" "A[7]" )
( "AT<12>" "AT[12]" )
( "A<5>" "A[5]" )
( "WriteAck<0>" "WriteAck[0]" )
( "WriteDataT<16>" "WriteDataT[16]" )
( "A<2>" "A[2]" )
( "ReaDataT<12>" "ReaDataT[12]" )
( "A<11>" "A[11]" )
( "~ReadData<27>" "cdsbus0[27]" )
( "~A<13>" "cdsbus4[13]" )
( "~ReadData<13>" "cdsbus0[13]" )
( "~ReadData<12>" "cdsbus0[12]" )
( "net018<2>" "net018[2]" )
( "ReadData<27>" "ReadData[27]" )
( "ReaDataT<11>" "ReaDataT[11]" )
( "WriteData<11>" "WriteData[11]" )
( "WriteData<1>" "WriteData[1]" )
( "WriteData<3>" "WriteData[3]" )
( "~Ack" "cdsNet0" )
( "A<14>" "A[14]" )
 )
( inst
( "I7<22>" "I7_22_" )
( "I18<0>" "I18_0_" )
( "I4<27>" "I4_27_" )
( "I19<0>" "I19_0_" )
( "I19<9>" "I19_9_" )
( "I7<7>" "I7_7_" )
( "I7<23>" "I7_23_" )
( "I20<1>" "I20_1_" )
( "I19<5>" "I19_5_" )
( "I7<30>" "I7_30_" )
( "I4<8>" "I4_8_" )
( "I4<9>" "I4_9_" )
( "I7<29>" "I7_29_" )
( "I19<11>" "I19_11_" )
( "I7<5>" "I7_5_" )
( "I7<18>" "I7_18_" )
( "I7<20>" "I7_20_" )
( "I4<6>" "I4_6_" )
( "I4<10>" "I4_10_" )
( "I4<18>" "I4_18_" )
( "I19<4>" "I19_4_" )
( "I12<5>" "I12_5_" )
( "I9<1>" "I9_1_" )
( "I4<17>" "I4_17_" )
( "I7<24>" "I7_24_" )
( "I7<12>" "I7_12_" )
( "I4<11>" "I4_11_" )
( "I7<8>" "I7_8_" )
( "I4<23>" "I4_23_" )
( "I18<1>" "I18_1_" )
( "I12<1>" "I12_1_" )
( "I7<16>" "I7_16_" )
( "I4<16>" "I4_16_" )
( "I19<12>" "I19_12_" )
( "I7<4>" "I7_4_" )
( "I4<24>" "I4_24_" )
( "I7<10>" "I7_10_" )
( "I4<4>" "I4_4_" )
( "I19<13>" "I19_13_" )
( "I7<19>" "I7_19_" )
( "I7<1>" "I7_1_" )
( "I7<27>" "I7_27_" )
( "I4<21>" "I4_21_" )
( "I19<6>" "I19_6_" )
( "I19<14>" "I19_14_" )
( "I4<0>" "I4_0_" )
( "I12<3>" "I12_3_" )
( "I4<29>" "I4_29_" )
( "I19<16>" "I19_16_" )
( "I19<8>" "I19_8_" )
( "I19<15>" "I19_15_" )
( "I18<2>" "I18_2_" )
( "I9<5>" "I9_5_" )
( "I7<3>" "I7_3_" )
( "I9<4>" "I9_4_" )
( "I7<13>" "I7_13_" )
( "I4<28>" "I4_28_" )
( "I12<6>" "I12_6_" )
( "I9<3>" "I9_3_" )
( "I7<26>" "I7_26_" )
( "I19<1>" "I19_1_" )
( "I7<11>" "I7_11_" )
( "I7<17>" "I7_17_" )
( "I4<3>" "I4_3_" )
( "I18<4>" "I18_4_" )
( "I4<26>" "I4_26_" )
( "I7<0>" "I7_0_" )
( "I7<6>" "I7_6_" )
( "I12<2>" "I12_2_" )
( "I7<2>" "I7_2_" )
( "I4<12>" "I4_12_" )
( "I19<7>" "I19_7_" )
( "I19<10>" "I19_10_" )
( "I20<0>" "I20_0_" )
( "I9<0>" "I9_0_" )
( "I19<17>" "I19_17_" )
( "I19<19>" "I19_19_" )
( "I9<2>" "I9_2_" )
( "I7<14>" "I7_14_" )
( "I4<22>" "I4_22_" )
( "I9<6>" "I9_6_" )
( "I7<21>" "I7_21_" )
( "I4<30>" "I4_30_" )
( "I12<7>" "I12_7_" )
( "I4<20>" "I4_20_" )
( "I4<31>" "I4_31_" )
( "I12<4>" "I12_4_" )
( "I4<2>" "I4_2_" )
( "I4<19>" "I4_19_" )
( "I19<3>" "I19_3_" )
( "I19<18>" "I19_18_" )
( "I12<0>" "I12_0_" )
( "I4<14>" "I4_14_" )
( "I7<15>" "I7_15_" )
( "I4<5>" "I4_5_" )
( "I4<25>" "I4_25_" )
( "I4<7>" "I4_7_" )
( "I9<7>" "I9_7_" )
( "I7<25>" "I7_25_" )
( "I4<1>" "I4_1_" )
( "I4<13>" "I4_13_" )
( "I18<3>" "I18_3_" )
( "I7<9>" "I7_9_" )
( "I7<31>" "I7_31_" )
( "I4<15>" "I4_15_" )
( "I19<2>" "I19_2_" )
( "I7<28>" "I7_28_" )
 )
( model
 )
( term
 )
( param
 )
( "6T_BANK_Test" "cdsModule_88" )
 )
