
*** Running vivado
    with args -log mlhdlc_sysobj_ex_fixpt_fil.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mlhdlc_sysobj_ex_fixpt_fil.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mlhdlc_sysobj_ex_fixpt_fil.tcl -notrace
Command: synth_design -top mlhdlc_sysobj_ex_fixpt_fil -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4441
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2147.629 ; gain = 0.000 ; free physical = 14415 ; free virtual = 22975
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mlhdlc_sysobj_ex_fixpt_fil' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.runs/synth_1/.Xil/Vivado-4436-Wardo/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'u_clk_wiz_0' of component 'clk_wiz_0' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.runs/synth_1/.Xil/Vivado-4436-Wardo/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BSCANE2' declared at '/home/wardo/Documents/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884' bound to instance 'u_BSCANE2' of component 'BSCANE2' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.vhd:123]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/home/wardo/Documents/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (1#1) [/home/wardo/Documents/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-3491] module 'jtag_mac' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac.v:13' bound to instance 'u_jtag_mac' of component 'jtag_mac' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.vhd:138]
INFO: [Synth 8-6157] synthesizing module 'jtag_mac' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac.v:13]
	Parameter VERSION bound to: 191724 - type: integer 
	Parameter idle bound to: 15'b000000000000000 
	Parameter user_rst bound to: 15'b000000000000001 
	Parameter get_cmd bound to: 15'b000000000000010 
	Parameter get_wr_len bound to: 15'b000000000000100 
	Parameter get_sim bound to: 15'b000000000001000 
	Parameter wr bound to: 15'b000000000010000 
	Parameter get_rd_len bound to: 15'b000000001000000 
	Parameter get_skip bound to: 15'b000000010000000 
	Parameter exe_skip bound to: 15'b000000100000000 
	Parameter rdbk_len bound to: 15'b000001000000000 
	Parameter rdbk_dat bound to: 15'b000010000000000 
	Parameter ver_get_skip bound to: 15'b000100000000000 
	Parameter ver_exe_skip bound to: 15'b001000000000000 
	Parameter ver_rdbk_len bound to: 15'b010000000000000 
	Parameter ver_rdbk_dat bound to: 15'b100000000000000 
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo_wrapper' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:28]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'simcycle_fifo' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.runs/synth_1/.Xil/Vivado-4436-Wardo/realtime/simcycle_fifo_stub.vhdl:5' bound to instance 'u_simcycle_fifo' of component 'simcycle_fifo' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:46]
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.runs/synth_1/.Xil/Vivado-4436-Wardo/realtime/simcycle_fifo_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'simcycle_fifo_wrapper' (2#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo_wrapper' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:32]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'jtag_mac_fifo' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.runs/synth_1/.Xil/Vivado-4436-Wardo/realtime/jtag_mac_fifo_stub.vhdl:5' bound to instance 'u_jtag_mac_fifo' of component 'jtag_mac_fifo' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.runs/synth_1/.Xil/Vivado-4436-Wardo/realtime/jtag_mac_fifo_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac_fifo_wrapper' (3#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-7071] port 'almost_full' of module 'jtag_mac_fifo_wrapper' is unconnected for instance 'u_pre_chif_fifo' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-7023] instance 'u_pre_chif_fifo' of module 'jtag_mac_fifo_wrapper' has 11 connections declared, but only 10 given [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-567] referenced signal 'wr_len' should be on the sensitivity list [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'skip_len' should be on the sensitivity list [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'act_rd_len' should be on the sensitivity list [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac.v:187]
INFO: [Synth 8-6155] done synthesizing module 'jtag_mac' (4#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/jtag_mac.v:13]
INFO: [Synth 8-3491] module 'mwfil_chiftop' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chiftop.vhd:13' bound to instance 'u_mwfil_chiftop' of component 'mwfil_chiftop' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mwfil_chiftop' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chiftop.vhd:27]
	Parameter INWORD bound to: 10 - type: integer 
	Parameter OUTWORD bound to: 4 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_chifcore' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chifcore.vhd:15' bound to instance 'u_mwfil_chifcore' of component 'mwfil_chifcore' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chiftop.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mwfil_chifcore' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chifcore.vhd:42]
	Parameter INWORD bound to: 10 - type: integer 
	Parameter OUTWORD bound to: 4 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 1 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_bus2dut' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_bus2dut.vhd:13' bound to instance 'u_bus2dut' of component 'mwfil_bus2dut' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chifcore.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mwfil_bus2dut' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_bus2dut.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_bus2dut' (5#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_bus2dut.vhd:34]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_b2dfifo' of component 'mwfil_udfifo' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chifcore.vhd:168]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 80 - type: integer 
	Parameter DATA bound to: 80 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 80 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram' (6#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo' (7#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_controller' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_controller.vhd:15' bound to instance 'u_controller' of component 'mwfil_controller' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chifcore.vhd:195]
INFO: [Synth 8-638] synthesizing module 'mwfil_controller' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_controller.vhd:38]
	Parameter HASENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_controller' (8#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_controller.vhd:38]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_d2bfifo' of component 'mwfil_udfifo' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chifcore.vhd:219]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo__parameterized1' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 32 - type: integer 
	Parameter DATA bound to: 32 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram__parameterized1' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 32 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram__parameterized1' (8#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo__parameterized1' (8#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dut2bus' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dut2bus.vhd:13' bound to instance 'u_dut2bus' of component 'mwfil_dut2bus' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chifcore.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mwfil_dut2bus' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dut2bus.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dut2bus' (9#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_dut2bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chifcore' (10#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chifcore.vhd:42]
INFO: [Synth 8-3491] module 'mlhdlc_sysobj_ex_fixpt_wrapper' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_wrapper.vhd:13' bound to instance 'u_dut' of component 'mlhdlc_sysobj_ex_fixpt_wrapper' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chiftop.vhd:106]
INFO: [Synth 8-638] synthesizing module 'mlhdlc_sysobj_ex_fixpt_wrapper' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_wrapper.vhd:23]
WARNING: [Synth 8-5640] Port 'ce_out' is missing in component declaration [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'mlhdlc_sysobj_ex_fixpt' declared at '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/hdlsrc/mlhdlc_sysobj_ex_fixpt.vhd:42' bound to instance 'u_mlhdlc_sysobj_ex_fixpt' of component 'mlhdlc_sysobj_ex_fixpt' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_wrapper.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mlhdlc_sysobj_ex_fixpt' [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/hdlsrc/mlhdlc_sysobj_ex_fixpt.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'mlhdlc_sysobj_ex_fixpt' (11#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/hdlsrc/mlhdlc_sysobj_ex_fixpt.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'mlhdlc_sysobj_ex_fixpt_wrapper' (12#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_wrapper.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chiftop' (13#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mwfil_chiftop.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mlhdlc_sysobj_ex_fixpt_fil' (14#1) [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2180.535 ; gain = 32.906 ; free physical = 14479 ; free virtual = 23040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2200.348 ; gain = 52.719 ; free physical = 14476 ; free virtual = 23037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2200.348 ; gain = 52.719 ; free physical = 14476 ; free virtual = 23037
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2209.254 ; gain = 0.000 ; free physical = 14468 ; free virtual = 23029
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
Finished Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Finished Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc:1]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc:4]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc:4]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc:6]
Finished Parsing XDC File [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mlhdlc_sysobj_ex_fixpt_fil_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/filsrc/mlhdlc_sysobj_ex_fixpt_fil.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mlhdlc_sysobj_ex_fixpt_fil_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mlhdlc_sysobj_ex_fixpt_fil_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.066 ; gain = 0.000 ; free physical = 14378 ; free virtual = 22939
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.066 ; gain = 0.000 ; free physical = 14378 ; free virtual = 22939
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2367.066 ; gain = 219.438 ; free physical = 14448 ; free virtual = 23009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2367.066 ; gain = 219.438 ; free physical = 14448 ; free virtual = 23009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  {/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  {/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 6).
Applied set_property DONT_TOUCH = true for u_clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2367.066 ; gain = 219.438 ; free physical = 14448 ; free virtual = 23009
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'jtag_mac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                  000000000000000
                 get_cmd |                  000000000000010 |                  000000000000010
              get_wr_len |                  000001000000000 |                  000000000000100
                 get_sim |                  000000000010000 |                  000000000001000
                      wr |                  000000000100000 |                  000000000010000
              get_rd_len |                  001000000000000 |                  000000001000000
                get_skip |                  000010000000000 |                  000000010000000
                exe_skip |                  000000001000000 |                  000000100000000
                rdbk_len |                  000000010000000 |                  000001000000000
                rdbk_dat |                  100000000000000 |                  000010000000000
                user_rst |                  010000000000000 |                  000000000000001
            ver_get_skip |                  000100000000000 |                  000100000000000
            ver_exe_skip |                  000000100000000 |                  001000000000000
            ver_rdbk_len |                  000000000000100 |                  010000000000000
            ver_rdbk_dat |                  000000000001000 |                  100000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'jtag_mac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2367.066 ; gain = 219.438 ; free physical = 14440 ; free virtual = 23002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 6     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---RAMs : 
	               1K Bit	(16 X 80 bit)          RAMs := 1     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   80 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	  15 Input   15 Bit        Muxes := 6     
	  38 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 12    
	   2 Input   13 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 13    
	   2 Input   10 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_dut/u_mlhdlc_sysobj_ex_fixpt/p28m4_mul_temp, operation Mode is: A*B.
DSP Report: operator u_dut/u_mlhdlc_sysobj_ex_fixpt/p28m4_mul_temp is absorbed into DSP u_dut/u_mlhdlc_sysobj_ex_fixpt/p28m4_mul_temp.
DSP Report: Generating DSP u_dut/u_mlhdlc_sysobj_ex_fixpt/p27m3_mul_temp, operation Mode is: A*B.
DSP Report: operator u_dut/u_mlhdlc_sysobj_ex_fixpt/p27m3_mul_temp is absorbed into DSP u_dut/u_mlhdlc_sysobj_ex_fixpt/p27m3_mul_temp.
DSP Report: Generating DSP u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp, operation Mode is: A*B.
DSP Report: operator u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp is absorbed into DSP u_dut/u_mlhdlc_sysobj_ex_fixpt/p26m2_mul_temp.
DSP Report: Generating DSP u_dut/u_mlhdlc_sysobj_ex_fixpt/p25m1_mul_temp, operation Mode is: A*B.
DSP Report: operator u_dut/u_mlhdlc_sysobj_ex_fixpt/p25m1_mul_temp is absorbed into DSP u_dut/u_mlhdlc_sysobj_ex_fixpt/p25m1_mul_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2367.066 ; gain = 219.438 ; free physical = 14392 ; free virtual = 22959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mlhdlc_sysobj_ex_fixpt_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
+---------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------+--------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                | RTL Object                                                   | Inference | Size (Depth x Width) | Primitives  | 
+---------------------------+--------------------------------------------------------------+-----------+----------------------+-------------+
|mlhdlc_sysobj_ex_fixpt_fil | u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+---------------------------+--------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mlhdlc_sysobj_ex_fixpt | A*B         | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mlhdlc_sysobj_ex_fixpt | A*B         | 15     | 14     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mlhdlc_sysobj_ex_fixpt | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mlhdlc_sysobj_ex_fixpt | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sysclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2367.066 ; gain = 219.438 ; free physical = 14240 ; free virtual = 22806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2381.457 ; gain = 233.828 ; free physical = 14206 ; free virtual = 22772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mlhdlc_sysobj_ex_fixpt_fil | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
+---------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------+--------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name                | RTL Object                                                   | Inference | Size (Depth x Width) | Primitives  | 
+---------------------------+--------------------------------------------------------------+-----------+----------------------+-------------+
|mlhdlc_sysobj_ex_fixpt_fil | u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg | Implied   | 16 x 32              | RAM32M x 6	 | 
+---------------------------+--------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2391.473 ; gain = 243.844 ; free physical = 14204 ; free virtual = 22770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2391.473 ; gain = 243.844 ; free physical = 14204 ; free virtual = 22770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2391.473 ; gain = 243.844 ; free physical = 14204 ; free virtual = 22770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2391.473 ; gain = 243.844 ; free physical = 14204 ; free virtual = 22770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2391.473 ; gain = 243.844 ; free physical = 14204 ; free virtual = 22770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2391.473 ; gain = 243.844 ; free physical = 14204 ; free virtual = 22770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2391.473 ; gain = 243.844 ; free physical = 14204 ; free virtual = 22770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |jtag_mac_fifo |         2|
|3     |simcycle_fifo |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |clk_wiz_0_bbox        |     1|
|2     |jtag_mac_fifo_bbox    |     1|
|3     |jtag_mac_fifo_bbox_2_ |     1|
|4     |simcycle_fifo_bbox    |     1|
|5     |BSCANE2               |     1|
|6     |BUFG                  |     1|
|7     |CARRY4                |    56|
|8     |DSP48E1               |     4|
|9     |LUT1                  |    28|
|10    |LUT2                  |   134|
|11    |LUT3                  |    47|
|12    |LUT4                  |    82|
|13    |LUT5                  |   182|
|14    |LUT6                  |   127|
|15    |RAM32M                |     5|
|16    |RAMB18E1              |     1|
|17    |RAMB36E1              |     1|
|18    |FDCE                  |   112|
|19    |FDRE                  |   526|
|20    |FDSE                  |     6|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2391.473 ; gain = 243.844 ; free physical = 14204 ; free virtual = 22770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2391.473 ; gain = 77.125 ; free physical = 14276 ; free virtual = 22842
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2391.480 ; gain = 243.844 ; free physical = 14276 ; free virtual = 22842
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2391.480 ; gain = 0.000 ; free physical = 14350 ; free virtual = 22916
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2423.488 ; gain = 0.000 ; free physical = 14292 ; free virtual = 22858
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 2423.488 ; gain = 275.953 ; free physical = 14457 ; free virtual = 23024
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/Matlab Projects/Cosimulation and FPGA in the loop tutorial/codegen/mlhdlc_sysobj_ex/fil/mlhdlc_sysobj_ex_fixpt_fil/fpgaproj/mlhdlc_sysobj_ex_fixpt_fil.runs/synth_1/mlhdlc_sysobj_ex_fixpt_fil.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mlhdlc_sysobj_ex_fixpt_fil_utilization_synth.rpt -pb mlhdlc_sysobj_ex_fixpt_fil_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 29 19:46:22 2020...
