Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Mon Apr 20 16:09:26 2015
| Host         : protoann0.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 7.0 (Maipo)
| Command      : report_timing_summary -warn_on_violation -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 512 register/latch pins with no clock driven by root clock pin: VGA_trig_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.267     -198.380                     77                15691        0.055        0.000                      0                15691        3.000        0.000                       0                  6652  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clk_pin                    {0.000 5.000}      10.000          100.000         
vga_comp/clk_wiz/U0/clk_100in  {0.000 5.000}      10.000          100.000         
  clk_25out_clk_wiz_vga        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_vga         {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                         -9.267     -198.380                     77                15596        0.055        0.000                      0                15596        4.020        0.000                       0                  6612  
vga_comp/clk_wiz/U0/clk_100in                                                                                                                                                    3.000        0.000                       0                     3  
  clk_25out_clk_wiz_vga             31.892        0.000                      0                   67        0.239        0.000                      0                   67       19.500        0.000                       0                    36  
  clkfbout_clk_wiz_vga                                                                                                                                                          37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25out_clk_wiz_vga  sys_clk_pin                  6.035        0.000                      0                   21        0.240        0.000                      0                   21  
sys_clk_pin            clk_25out_clk_wiz_vga        0.518        0.000                      0                   17        0.651        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           77  Failing Endpoints,  Worst Slack       -9.267ns,  Total Violation     -198.380ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.267ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.262ns  (logic 9.693ns (50.323%)  route 9.569ns (49.677%))
  Logic Levels:           30  (CARRY4=14 LUT3=6 LUT4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 14.667 - 10.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        1.612     4.970    xlnx_opt__1
    SLICE_X67Y136                                                     r  disp_draw_inst/avgIn_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        FDRE (Prop_fdre_C_Q)         0.456     5.426 r  disp_draw_inst/avgIn_reg[15][0]/Q
                         net (fo=3, routed)           0.733     6.159    n_0_disp_draw_inst/avgIn_reg[15][0]
    SLICE_X66Y137        LUT3 (Prop_lut3_I2_O)        0.124     6.283 r  average[7]_i_70/O
                         net (fo=1, routed)           0.000     6.283    n_0_average[7]_i_70
    SLICE_X66Y137        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.535 r  average_reg[7]_i_56/O[0]
                         net (fo=2, routed)           0.638     7.174    n_7_average_reg[7]_i_56
    SLICE_X70Y133        LUT3 (Prop_lut3_I2_O)        0.295     7.469 r  average[3]_i_48/O
                         net (fo=2, routed)           0.596     8.065    n_0_average[3]_i_48
    SLICE_X66Y131        LUT4 (Prop_lut4_I2_O)        0.124     8.189 r  average[3]_i_51/O
                         net (fo=1, routed)           0.000     8.189    n_0_average[3]_i_51
    SLICE_X66Y131        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.767 r  average_reg[3]_i_23/O[2]
                         net (fo=3, routed)           0.468     9.235    n_5_average_reg[3]_i_23
    SLICE_X65Y129        LUT3 (Prop_lut3_I0_O)        0.301     9.536 r  average[3]_i_31/O
                         net (fo=3, routed)           0.176     9.712    n_0_average[3]_i_31
    SLICE_X65Y129        LUT5 (Prop_lut5_I4_O)        0.124     9.836 r  average[3]_i_12/O
                         net (fo=2, routed)           0.599    10.435    n_0_average[3]_i_12
    SLICE_X65Y130        LUT6 (Prop_lut6_I0_O)        0.124    10.559 r  average[3]_i_16/O
                         net (fo=1, routed)           0.000    10.559    n_0_average[3]_i_16
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.807 r  average_reg[3]_i_3/O[3]
                         net (fo=2, routed)           0.479    11.286    disp_draw_inst/avg_inst/ARG[3]
    SLICE_X66Y127        LUT3 (Prop_lut3_I0_O)        0.306    11.592 r  average[10]_i_69/O
                         net (fo=2, routed)           0.663    12.255    n_0_average[10]_i_69
    SLICE_X64Y126        LUT4 (Prop_lut4_I1_O)        0.124    12.379 r  average[10]_i_73/O
                         net (fo=1, routed)           0.000    12.379    n_0_average[10]_i_73
    SLICE_X64Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.803 r  average_reg[10]_i_41/O[1]
                         net (fo=2, routed)           0.645    13.448    n_6_average_reg[10]_i_41
    SLICE_X64Y123        LUT3 (Prop_lut3_I1_O)        0.303    13.751 r  average[6]_i_31/O
                         net (fo=2, routed)           0.604    14.355    n_0_average[6]_i_31
    SLICE_X66Y122        LUT4 (Prop_lut4_I2_O)        0.124    14.479 r  average[6]_i_35/O
                         net (fo=1, routed)           0.000    14.479    n_0_average[6]_i_35
    SLICE_X66Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.729 r  average_reg[6]_i_13/O[2]
                         net (fo=2, routed)           0.302    15.031    n_5_average_reg[6]_i_13
    SLICE_X65Y122        LUT3 (Prop_lut3_I2_O)        0.301    15.332 r  average[2]_i_4/O
                         net (fo=2, routed)           0.715    16.047    n_0_average[2]_i_4
    SLICE_X65Y124        LUT4 (Prop_lut4_I3_O)        0.124    16.171 r  average[2]_i_8/O
                         net (fo=1, routed)           0.000    16.171    n_0_average[2]_i_8
    SLICE_X65Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.572 r  average_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    16.581    n_0_average_reg[2]_i_2
    SLICE_X65Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.915 r  average_reg[6]_i_2/O[1]
                         net (fo=3, routed)           0.650    17.565    n_6_average_reg[6]_i_2
    SLICE_X63Y125        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.716    18.281 r  disp_draw_inst/avg_inst/average_reg[5]_i_17/O[2]
                         net (fo=2, routed)           0.616    18.897    n_5_disp_draw_inst/avg_inst/average_reg[5]_i_17
    SLICE_X62Y125        LUT6 (Prop_lut6_I0_O)        0.302    19.199 r  disp_draw_inst/avg_inst/average[5]_i_19/O
                         net (fo=1, routed)           0.000    19.199    n_0_disp_draw_inst/avg_inst/average[5]_i_19
    SLICE_X62Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.579 r  disp_draw_inst/avg_inst/average_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.579    n_0_disp_draw_inst/avg_inst/average_reg[5]_i_8
    SLICE_X62Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.902 r  disp_draw_inst/avg_inst/average_reg[9]_i_8/O[1]
                         net (fo=2, routed)           0.708    20.609    n_6_disp_draw_inst/avg_inst/average_reg[9]_i_8
    SLICE_X57Y126        LUT4 (Prop_lut4_I0_O)        0.306    20.915 r  disp_draw_inst/avg_inst/average[9]_i_11/O
                         net (fo=1, routed)           0.000    20.915    n_0_disp_draw_inst/avg_inst/average[9]_i_11
    SLICE_X57Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.465 r  disp_draw_inst/avg_inst/average_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.465    n_0_disp_draw_inst/avg_inst/average_reg[9]_i_3
    SLICE_X57Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.799 r  disp_draw_inst/avg_inst/average_reg[13]_i_3/O[1]
                         net (fo=2, routed)           0.660    22.460    n_6_disp_draw_inst/avg_inst/average_reg[13]_i_3
    SLICE_X56Y131        LUT4 (Prop_lut4_I0_O)        0.303    22.763 r  disp_draw_inst/avg_inst/average[13]_i_6/O
                         net (fo=1, routed)           0.000    22.763    n_0_disp_draw_inst/avg_inst/average[13]_i_6
    SLICE_X56Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.296 r  disp_draw_inst/avg_inst/average_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.296    n_0_disp_draw_inst/avg_inst/average_reg[13]_i_2
    SLICE_X56Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.619 r  disp_draw_inst/avg_inst/average_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.307    23.926    disp_draw_inst/avg_inst/ARG0_out[21]
    SLICE_X56Y133        LUT5 (Prop_lut5_I0_O)        0.306    24.232 r  average[15]_i_1/O
                         net (fo=1, routed)           0.000    24.232    n_0_average[15]_i_1
    SLICE_X56Y133        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        1.482    14.667    xlnx_opt__1
    SLICE_X56Y133                                                     r  disp_draw_inst/avg_inst/average_reg[15]/C
                         clock pessimism              0.252    14.919    
                         clock uncertainty           -0.035    14.884    
    SLICE_X56Y133        FDRE (Setup_fdre_C_D)        0.081    14.965    disp_draw_inst/avg_inst/average_reg[15]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -24.232    
  -------------------------------------------------------------------
                         slack                                 -9.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 disp_draw_inst/mag_inst/sumOfSquares/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.126ns (33.369%)  route 0.252ns (66.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        0.683     1.517    disp_draw_inst/mag_inst/sumOfSquares/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X2Y58                                                       r  disp_draw_inst/mag_inst/sumOfSquares/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y58          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126     1.643 r  disp_draw_inst/mag_inst/sumOfSquares/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[18]
                         net (fo=1, routed)           0.252     1.895    disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/s_axis_cartesian_tdata[0]
    SLICE_X77Y152        FDRE                                         r  disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        0.941     2.010    disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/aclk
    SLICE_X77Y152                                                     r  disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]/C
                         clock pessimism             -0.240     1.770    
    SLICE_X77Y152        FDRE (Hold_fdre_C_D)         0.070     1.840    disp_draw_inst/mag_inst/magSqRt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y46   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X88Y121  fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X62Y114  fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][16]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_comp/clk_wiz/U0/clk_100in
  To Clock:  vga_comp/clk_wiz/U0/clk_100in

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_comp/clk_wiz/U0/clk_100in
Waveform:           { 0 5 }
Period:             10.000
Sources:            { vga_comp/clk_wiz/U0/clk_100in }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_vga
  To Clock:  clk_25out_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack       31.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.892ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 0.890ns (11.995%)  route 6.530ns (88.005%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.709     1.711    vga_comp/pixel_clk
    SLICE_X80Y141                                                     r  vga_comp/vga_cont/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y141        FDRE (Prop_fdre_C_Q)         0.518     2.229 f  vga_comp/vga_cont/vcounter_reg[5]/Q
                         net (fo=6, routed)           4.815     7.044    vga_comp/vcount[5]
    SLICE_X81Y140        LUT6 (Prop_lut6_I1_O)        0.124     7.168 r  vcounter[10]_i_5/O
                         net (fo=1, routed)           0.263     7.431    n_0_vcounter[10]_i_5
    SLICE_X81Y140        LUT6 (Prop_lut6_I5_O)        0.124     7.555 r  vcounter[10]_i_3/O
                         net (fo=1, routed)           0.729     8.284    n_0_vcounter[10]_i_3
    SLICE_X80Y140        LUT2 (Prop_lut2_I1_O)        0.124     8.408 r  vcounter[10]_i_1/O
                         net (fo=11, routed)          0.722     9.131    n_0_vcounter[10]_i_1
    SLICE_X80Y141        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.589    41.592    vga_comp/pixel_clk
    SLICE_X80Y141                                                     r  vga_comp/vga_cont/vcounter_reg[0]/C
                         clock pessimism              0.119    41.711    
                         clock uncertainty           -0.164    41.547    
    SLICE_X80Y141        FDRE (Setup_fdre_C_R)       -0.524    41.023    vga_comp/vga_cont/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         41.023    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                 31.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.619%)  route 0.161ns (46.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.601     0.603    vga_comp/pixel_clk
    SLICE_X85Y140                                                     r  vga_comp/vga_cont/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.141     0.744 r  vga_comp/vga_cont/hcounter_reg[3]/Q
                         net (fo=7, routed)           0.161     0.905    vga_comp/hcount[3]
    SLICE_X85Y141        LUT5 (Prop_lut5_I3_O)        0.045     0.950 r  HS_i_1/O
                         net (fo=1, routed)           0.000     0.950    n_0_HS_i_1
    SLICE_X85Y141        FDRE                                         r  vga_comp/vga_cont/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.874    vga_comp/pixel_clk
    SLICE_X85Y141                                                     r  vga_comp/vga_cont/HS_reg/C
                         clock pessimism             -0.256     0.619    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092     0.711    vga_comp/vga_cont/HS_reg
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25out_clk_wiz_vga
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    vga_comp/clk_wiz/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X89Y141    vga_comp/vga_disp/blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X85Y141    vga_comp/vga_cont/HS_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_vga
  To Clock:  clkfbout_clk_wiz_vga

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_vga
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     40.000  37.845  BUFGCTRL_X0Y2    vga_comp/clk_wiz/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   40.000  60.000  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_vga
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 0.456ns (6.940%)  route 6.115ns (93.060%))
  Logic Levels:           0  
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.714     1.716    vga_comp/pixel_clk
    SLICE_X85Y140                                                     r  vga_comp/vga_cont/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y140        FDRE (Prop_fdre_C_Q)         0.456     2.172 r  vga_comp/vga_cont/hcounter_reg[3]/Q
                         net (fo=7, routed)           6.115     8.287    vga_comp/hcount[3]
    SLICE_X86Y140        FDRE                                         r  vga_comp/vga_disp/actX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        1.594    14.779    xlnx_opt__1
    SLICE_X86Y140                                                     r  vga_comp/vga_disp/actX_reg[3]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.411    14.368    
    SLICE_X86Y140        FDRE (Setup_fdre_C_D)       -0.047    14.321    vga_comp/vga_disp/actX_reg[3]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  6.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.128ns (6.388%)  route 1.876ns (93.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.597     0.599    vga_comp/pixel_clk
    SLICE_X81Y141                                                     r  vga_comp/vga_cont/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.128     0.727 r  vga_comp/vga_cont/vcounter_reg[7]/Q
                         net (fo=8, routed)           1.876     2.602    vga_comp/vcount[7]
    SLICE_X83Y141        FDRE                                         r  vga_comp/vga_disp/actY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        0.871     1.940    xlnx_opt__1
    SLICE_X83Y141                                                     r  vga_comp/vga_disp/actY_reg[7]/C
                         clock pessimism              0.000     1.940    
                         clock uncertainty            0.411     2.350    
    SLICE_X83Y141        FDRE (Hold_fdre_C_D)         0.012     2.362    vga_comp/vga_disp/actY_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25out_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.173ns  (logic 1.511ns (29.211%)  route 3.662ns (70.789%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -3.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 35.071 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  IBUF/O
                         net (fo=2, routed)           1.780    33.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        1.713    35.071    xlnx_opt__1
    SLICE_X83Y141                                                     r  vga_comp/vga_disp/actY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.419    35.490 f  vga_comp/vga_disp/actY_reg[6]/Q
                         net (fo=4, routed)           1.062    36.553    vga_comp/vga_disp/actY[6]
    SLICE_X81Y140        LUT6 (Prop_lut6_I5_O)        0.299    36.852 r  sel_rep_i_8/O
                         net (fo=4, routed)           0.689    37.540    n_0_sel_rep_i_8
    SLICE_X82Y142        LUT6 (Prop_lut6_I1_O)        0.124    37.664 r  red[3]_i_3/O
                         net (fo=1, routed)           0.519    38.184    n_0_red[3]_i_3
    SLICE_X83Y142        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    38.540 f  red_reg[3]_i_2/CO[2]
                         net (fo=1, routed)           0.704    39.244    vga_comp/vga_disp/red1
    SLICE_X89Y142        LUT3 (Prop_lut3_I2_O)        0.313    39.557 r  red[3]_i_1/O
                         net (fo=9, routed)           0.687    40.244    n_0_red[3]_i_1
    SLICE_X89Y143        FDRE                                         r  vga_comp/vga_disp/red_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          1.599    41.602    vga_comp/pixel_clk
    SLICE_X89Y143                                                     r  vga_comp/vga_disp/red_reg[2]/C
                         clock pessimism              0.000    41.602    
                         clock uncertainty           -0.411    41.191    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.429    40.762    vga_comp/vga_disp/red_reg[2]
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -40.244    
  -------------------------------------------------------------------
                         slack                                  0.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 vga_comp/vga_disp/sel_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.204ns (37.249%)  route 0.344ns (62.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        0.632     1.466    xlnx_opt__1
    RAMB18_X3Y57                                                      r  vga_comp/vga_disp/sel_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y57         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.670 r  vga_comp/vga_disp/sel_rep/DOADO[3]
                         net (fo=1, routed)           0.344     2.013    vga_comp/vga_disp/redVal[3]
    SLICE_X89Y142        FDRE                                         r  vga_comp/vga_disp/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=6613, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=34, routed)          0.873     0.875    vga_comp/pixel_clk
    SLICE_X89Y142                                                     r  vga_comp/vga_disp/red_reg[3]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.411     1.286    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.076     1.362    vga_comp/vga_disp/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.651    





