{
  "module_name": "pinctrl-exynos-arm64.c",
  "hash_id": "0dcf2aa5544150a1d436c5715f41085071139188220d4f09612c8a24f8811fec",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/samsung/pinctrl-exynos-arm64.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#include <linux/slab.h>\n#include <linux/soc/samsung/exynos-regs-pmu.h>\n\n#include \"pinctrl-samsung.h\"\n#include \"pinctrl-exynos.h\"\n\nstatic const struct samsung_pin_bank_type bank_type_off = {\n\t.fld_width = { 4, 1, 2, 2, 2, 2, },\n\t.reg_offset = { 0x00, 0x04, 0x08, 0x0c, 0x10, 0x14, },\n};\n\nstatic const struct samsung_pin_bank_type bank_type_alive = {\n\t.fld_width = { 4, 1, 2, 2, },\n\t.reg_offset = { 0x00, 0x04, 0x08, 0x0c, },\n};\n\n \nstatic const struct samsung_pin_bank_type exynos5433_bank_type_off = {\n\t.fld_width = { 4, 1, 2, 4, 2, 2, },\n\t.reg_offset = { 0x00, 0x04, 0x08, 0x0c, 0x10, 0x14, },\n};\n\nstatic const struct samsung_pin_bank_type exynos5433_bank_type_alive = {\n\t.fld_width = { 4, 1, 2, 4, },\n\t.reg_offset = { 0x00, 0x04, 0x08, 0x0c, },\n};\n\n \nstatic const struct samsung_pin_bank_type exynos850_bank_type_off  = {\n\t.fld_width = { 4, 1, 4, 4, 2, 4, },\n\t.reg_offset = { 0x00, 0x04, 0x08, 0x0c, 0x10, 0x14, },\n};\n\n \nstatic const struct samsung_pin_bank_type exynos850_bank_type_alive = {\n\t.fld_width = { 4, 1, 4, 4, },\n\t.reg_offset = { 0x00, 0x04, 0x08, 0x0c, },\n};\n\n \nstatic atomic_t exynos_shared_retention_refcnt;\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks0[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTW(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS5433_PIN_BANK_EINTW(8, 0x020, \"gpa1\", 0x04),\n\tEXYNOS5433_PIN_BANK_EINTW(8, 0x040, \"gpa2\", 0x08),\n\tEXYNOS5433_PIN_BANK_EINTW(8, 0x060, \"gpa3\", 0x0c),\n\tEXYNOS5433_PIN_BANK_EINTW_EXT(8, 0x020, \"gpf1\", 0x1004, 1),\n\tEXYNOS5433_PIN_BANK_EINTW_EXT(4, 0x040, \"gpf2\", 0x1008, 1),\n\tEXYNOS5433_PIN_BANK_EINTW_EXT(4, 0x060, \"gpf3\", 0x100c, 1),\n\tEXYNOS5433_PIN_BANK_EINTW_EXT(8, 0x080, \"gpf4\", 0x1010, 1),\n\tEXYNOS5433_PIN_BANK_EINTW_EXT(8, 0x0a0, \"gpf5\", 0x1014, 1),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks1[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(7, 0x000, \"gpz0\", 0x00),\n\tEXYNOS5433_PIN_BANK_EINTG(4, 0x020, \"gpz1\", 0x04),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks2[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(2, 0x000, \"gpv6\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks3[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(3, 0x000, \"gpj2\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks4[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(4, 0x000, \"gpd5\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks5[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(6, 0x000, \"gph1\", 0x00),\n\tEXYNOS5433_PIN_BANK_EINTG(7, 0x020, \"gpr4\", 0x04),\n\tEXYNOS5433_PIN_BANK_EINTG(5, 0x040, \"gpr0\", 0x08),\n\tEXYNOS5433_PIN_BANK_EINTG(8, 0x060, \"gpr1\", 0x0c),\n\tEXYNOS5433_PIN_BANK_EINTG(2, 0x080, \"gpr2\", 0x10),\n\tEXYNOS5433_PIN_BANK_EINTG(8, 0x0a0, \"gpr3\", 0x14),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks6[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(8, 0x000, \"gpf0\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks7[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(3, 0x000, \"gpj0\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks8[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(6, 0x000, \"gpv7\", 0x00),\n\tEXYNOS5433_PIN_BANK_EINTG(5, 0x020, \"gpb0\", 0x04),\n\tEXYNOS5433_PIN_BANK_EINTG(8, 0x040, \"gpc0\", 0x08),\n\tEXYNOS5433_PIN_BANK_EINTG(2, 0x060, \"gpc1\", 0x0c),\n\tEXYNOS5433_PIN_BANK_EINTG(6, 0x080, \"gpc2\", 0x10),\n\tEXYNOS5433_PIN_BANK_EINTG(8, 0x0a0, \"gpc3\", 0x14),\n\tEXYNOS5433_PIN_BANK_EINTG(2, 0x0c0, \"gpg0\", 0x18),\n\tEXYNOS5433_PIN_BANK_EINTG(4, 0x0e0, \"gpd0\", 0x1c),\n\tEXYNOS5433_PIN_BANK_EINTG(6, 0x100, \"gpd1\", 0x20),\n\tEXYNOS5433_PIN_BANK_EINTG(8, 0x120, \"gpd2\", 0x24),\n\tEXYNOS5433_PIN_BANK_EINTG(5, 0x140, \"gpd4\", 0x28),\n\tEXYNOS5433_PIN_BANK_EINTG(2, 0x160, \"gpd8\", 0x2c),\n\tEXYNOS5433_PIN_BANK_EINTG(7, 0x180, \"gpd6\", 0x30),\n\tEXYNOS5433_PIN_BANK_EINTG(3, 0x1a0, \"gpd7\", 0x34),\n\tEXYNOS5433_PIN_BANK_EINTG(5, 0x1c0, \"gpg1\", 0x38),\n\tEXYNOS5433_PIN_BANK_EINTG(2, 0x1e0, \"gpg2\", 0x3c),\n\tEXYNOS5433_PIN_BANK_EINTG(8, 0x200, \"gpg3\", 0x40),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5433_pin_banks9[] __initconst = {\n\t \n\tEXYNOS5433_PIN_BANK_EINTG(3, 0x000, \"gpj1\", 0x00),\n};\n\n \nstatic const u32 exynos5433_retention_regs[] = {\n\tEXYNOS5433_PAD_RETENTION_TOP_OPTION,\n\tEXYNOS5433_PAD_RETENTION_UART_OPTION,\n\tEXYNOS5433_PAD_RETENTION_EBIA_OPTION,\n\tEXYNOS5433_PAD_RETENTION_EBIB_OPTION,\n\tEXYNOS5433_PAD_RETENTION_SPI_OPTION,\n\tEXYNOS5433_PAD_RETENTION_MIF_OPTION,\n\tEXYNOS5433_PAD_RETENTION_USBXTI_OPTION,\n\tEXYNOS5433_PAD_RETENTION_BOOTLDO_OPTION,\n\tEXYNOS5433_PAD_RETENTION_UFS_OPTION,\n\tEXYNOS5433_PAD_RETENTION_FSYSGENIO_OPTION,\n};\n\nstatic const struct samsung_retention_data exynos5433_retention_data __initconst = {\n\t.regs\t = exynos5433_retention_regs,\n\t.nr_regs = ARRAY_SIZE(exynos5433_retention_regs),\n\t.value\t = EXYNOS_WAKEUP_FROM_LOWPWR,\n\t.refcnt\t = &exynos_shared_retention_refcnt,\n\t.init\t = exynos_retention_init,\n};\n\n \nstatic const u32 exynos5433_audio_retention_regs[] = {\n\tEXYNOS5433_PAD_RETENTION_AUD_OPTION,\n};\n\nstatic const struct samsung_retention_data exynos5433_audio_retention_data __initconst = {\n\t.regs\t = exynos5433_audio_retention_regs,\n\t.nr_regs = ARRAY_SIZE(exynos5433_audio_retention_regs),\n\t.value\t = EXYNOS_WAKEUP_FROM_LOWPWR,\n\t.init\t = exynos_retention_init,\n};\n\n \nstatic const u32 exynos5433_fsys_retention_regs[] = {\n\tEXYNOS5433_PAD_RETENTION_MMC0_OPTION,\n\tEXYNOS5433_PAD_RETENTION_MMC1_OPTION,\n\tEXYNOS5433_PAD_RETENTION_MMC2_OPTION,\n};\n\nstatic const struct samsung_retention_data exynos5433_fsys_retention_data __initconst = {\n\t.regs\t = exynos5433_fsys_retention_regs,\n\t.nr_regs = ARRAY_SIZE(exynos5433_fsys_retention_regs),\n\t.value\t = EXYNOS_WAKEUP_FROM_LOWPWR,\n\t.init\t = exynos_retention_init,\n};\n\n \nstatic const struct samsung_pin_ctrl exynos5433_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks0),\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.nr_ext_resources = 1,\n\t\t.retention_data\t= &exynos5433_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_audio_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks3,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks4,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks4),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks5,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks5),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_fsys_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks6,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks6),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks7,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks7),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks8,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks8),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5433_pin_banks9,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5433_pin_banks9),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5433_retention_data,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos5433_of_data __initconst = {\n\t.ctrl\t\t= exynos5433_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos5433_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks0[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTW(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0x040, \"gpa2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0x060, \"gpa3\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks1[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(5, 0x000, \"gpb0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x020, \"gpc0\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x040, \"gpc1\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x060, \"gpc2\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x080, \"gpc3\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0a0, \"gpd0\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x0c0, \"gpd1\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0e0, \"gpd2\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x100, \"gpd4\", 0x20),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x120, \"gpd5\", 0x24),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x140, \"gpd6\", 0x28),\n\tEXYNOS_PIN_BANK_EINTG(3, 0x160, \"gpd7\", 0x2c),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x180, \"gpd8\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x1a0, \"gpg0\", 0x34),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x1c0, \"gpg3\", 0x38),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks2[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(3, 0x000, \"gpj0\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks3[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(3, 0x000, \"gpj1\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks4[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(4, 0x000, \"gpg4\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks5[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(5, 0x000, \"gpv7\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks6[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x000, \"gpr4\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks7[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(4, 0x000, \"gpr0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x020, \"gpr1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x040, \"gpr2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x060, \"gpr3\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7_pin_banks8[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x020, \"gpf0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpf1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x060, \"gpf2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x080, \"gpf3\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0a0, \"gpf4\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0c0, \"gpf5\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x0e0, \"gpg1\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x100, \"gpg2\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x120, \"gph1\", 0x20),\n\tEXYNOS_PIN_BANK_EINTG(3, 0x140, \"gpv6\", 0x24),\n};\n\nstatic const struct samsung_pin_bank_data exynos7_pin_banks9[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x000, \"gpz0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x020, \"gpz1\", 0x04),\n};\n\nstatic const struct samsung_pin_ctrl exynos7_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks0),\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks3,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks4,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks4),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks5,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks5),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks6,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks6),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks7,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks7),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks8,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks8),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7_pin_banks9,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7_pin_banks9),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos7_of_data __initconst = {\n\t.ctrl\t\t= exynos7_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos7_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7885_pin_banks0[] __initconst = {\n\tEXYNOS_PIN_BANK_EINTN(3, 0x000, \"etc0\"),\n\tEXYNOS_PIN_BANK_EINTN(3, 0x020, \"etc1\"),\n\tEXYNOS850_PIN_BANK_EINTW(8, 0x040, \"gpa0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTW(8, 0x060, \"gpa1\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTW(8, 0x080, \"gpa2\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTW(5, 0x0a0, \"gpq0\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7885_pin_banks1[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(5, 0x000, \"gpb0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x020, \"gpb1\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(5, 0x040, \"gpb2\", 0x08),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7885_pin_banks2[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x000, \"gpf0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x020, \"gpf2\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x040, \"gpf3\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x060, \"gpf4\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos7885_pin_banks3[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x000, \"gpp0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(3, 0x020, \"gpg0\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x040, \"gpp1\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x060, \"gpp2\", 0x0c),\n\tEXYNOS850_PIN_BANK_EINTG(3, 0x080, \"gpp3\", 0x10),\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x0a0, \"gpp4\", 0x14),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x0c0, \"gpp5\", 0x18),\n\tEXYNOS850_PIN_BANK_EINTG(5, 0x0e0, \"gpp6\", 0x1c),\n\tEXYNOS850_PIN_BANK_EINTG(2, 0x100, \"gpp7\", 0x20),\n\tEXYNOS850_PIN_BANK_EINTG(2, 0x120, \"gpp8\", 0x24),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x140, \"gpg1\", 0x28),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x160, \"gpg2\", 0x2c),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x180, \"gpg3\", 0x30),\n\tEXYNOS850_PIN_BANK_EINTG(2, 0x1a0, \"gpg4\", 0x34),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x1c0, \"gpc0\", 0x38),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x1e0, \"gpc1\", 0x3c),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x200, \"gpc2\", 0x40),\n};\n\nstatic const struct samsung_pin_ctrl exynos7885_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos7885_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7885_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7885_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7885_pin_banks1),\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7885_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7885_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos7885_pin_banks3,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos7885_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos7885_of_data __initconst = {\n\t.ctrl\t\t= exynos7885_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos7885_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos850_pin_banks0[] __initconst = {\n\t \n\tEXYNOS850_PIN_BANK_EINTW(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTW(8, 0x020, \"gpa1\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTW(8, 0x040, \"gpa2\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTW(8, 0x060, \"gpa3\", 0x0c),\n\tEXYNOS850_PIN_BANK_EINTW(4, 0x080, \"gpa4\", 0x10),\n\tEXYNOS850_PIN_BANK_EINTN(3, 0x0a0, \"gpq0\"),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos850_pin_banks1[] __initconst = {\n\t \n\tEXYNOS850_PIN_BANK_EINTW(1, 0x000, \"gpm0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTW(1, 0x020, \"gpm1\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTW(1, 0x040, \"gpm2\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTW(1, 0x060, \"gpm3\", 0x0c),\n\tEXYNOS850_PIN_BANK_EINTW(1, 0x080, \"gpm4\", 0x10),\n\tEXYNOS850_PIN_BANK_EINTW(1, 0x0a0, \"gpm5\", 0x14),\n\tEXYNOS850_PIN_BANK_EINTW(1, 0x0c0, \"gpm6\", 0x18),\n\tEXYNOS850_PIN_BANK_EINTW(1, 0x0e0, \"gpm7\", 0x1c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos850_pin_banks2[] __initconst = {\n\t \n\tEXYNOS850_PIN_BANK_EINTG(5, 0x000, \"gpb0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(5, 0x020, \"gpb1\", 0x04),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos850_pin_banks3[] __initconst = {\n\t \n\tEXYNOS850_PIN_BANK_EINTG(6, 0x000, \"gpf2\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos850_pin_banks4[] __initconst = {\n\t \n\tEXYNOS850_PIN_BANK_EINTG(4, 0x000, \"gpf0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x020, \"gpf1\", 0x04),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos850_pin_banks5[] __initconst = {\n\t \n\tEXYNOS850_PIN_BANK_EINTG(2, 0x000, \"gpg0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x020, \"gpp0\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x040, \"gpp1\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x060, \"gpp2\", 0x0c),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x080, \"gpg1\", 0x10),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x0a0, \"gpg2\", 0x14),\n\tEXYNOS850_PIN_BANK_EINTG(1, 0x0c0, \"gpg3\", 0x18),\n\tEXYNOS850_PIN_BANK_EINTG(3, 0x0e0, \"gpc0\", 0x1c),\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x100, \"gpc1\", 0x20),\n};\n\nstatic const struct samsung_pin_ctrl exynos850_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos850_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos850_pin_banks0),\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos850_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos850_pin_banks1),\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos850_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos850_pin_banks2),\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos850_pin_banks3,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos850_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos850_pin_banks4,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos850_pin_banks4),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos850_pin_banks5,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos850_pin_banks5),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos850_of_data __initconst = {\n\t.ctrl\t\t= exynos850_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos850_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynosautov9_pin_banks0[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTW(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTW(2, 0x020, \"gpa1\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTN(2, 0x040, \"gpq0\"),\n};\n\n \nstatic const struct samsung_pin_bank_data exynosautov9_pin_banks1[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(5, 0x000, \"gpb0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x020, \"gpb1\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x040, \"gpb2\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x060, \"gpb3\", 0x0C),\n};\n\n \nstatic const struct samsung_pin_bank_data exynosautov9_pin_banks2[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x000, \"gpf0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x020, \"gpf1\", 0x04),\n};\n\n \nstatic const struct samsung_pin_bank_data exynosautov9_pin_banks3[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x000, \"gpf8\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynosautov9_pin_banks4[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x000, \"gpf2\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x020, \"gpf3\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(7, 0x040, \"gpf4\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x060, \"gpf5\", 0x0C),\n\tEXYNOS850_PIN_BANK_EINTG(7, 0x080, \"gpf6\", 0x10),\n};\n\n \nstatic const struct samsung_pin_bank_data exynosautov9_pin_banks5[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x000, \"gpp0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x020, \"gpp1\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x040, \"gpp2\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(5, 0x060, \"gpg0\", 0x0C),\n};\n\n \nstatic const struct samsung_pin_bank_data exynosautov9_pin_banks6[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x000, \"gpp3\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x020, \"gpp4\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x040, \"gpp5\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x060, \"gpg1\", 0x0C),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x080, \"gpg2\", 0x10),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x0A0, \"gpg3\", 0x14),\n};\n\nstatic const struct samsung_pin_ctrl exynosautov9_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks      = exynosautov9_pin_banks0,\n\t\t.nr_banks       = ARRAY_SIZE(exynosautov9_pin_banks0),\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend        = exynos_pinctrl_suspend,\n\t\t.resume         = exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks      = exynosautov9_pin_banks1,\n\t\t.nr_banks       = ARRAY_SIZE(exynosautov9_pin_banks1),\n\t}, {\n\t\t \n\t\t.pin_banks      = exynosautov9_pin_banks2,\n\t\t.nr_banks       = ARRAY_SIZE(exynosautov9_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend        = exynos_pinctrl_suspend,\n\t\t.resume         = exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks      = exynosautov9_pin_banks3,\n\t\t.nr_banks       = ARRAY_SIZE(exynosautov9_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend        = exynos_pinctrl_suspend,\n\t\t.resume         = exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks      = exynosautov9_pin_banks4,\n\t\t.nr_banks       = ARRAY_SIZE(exynosautov9_pin_banks4),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend        = exynos_pinctrl_suspend,\n\t\t.resume         = exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks      = exynosautov9_pin_banks5,\n\t\t.nr_banks       = ARRAY_SIZE(exynosautov9_pin_banks5),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend        = exynos_pinctrl_suspend,\n\t\t.resume         = exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks      = exynosautov9_pin_banks6,\n\t\t.nr_banks       = ARRAY_SIZE(exynosautov9_pin_banks6),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend        = exynos_pinctrl_suspend,\n\t\t.resume         = exynos_pinctrl_resume,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynosautov9_of_data __initconst = {\n\t.ctrl\t\t= exynosautov9_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynosautov9_pin_ctrl),\n};\n\n \n\n \nstatic const struct samsung_pin_bank_data fsd_pin_banks0[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(7, 0x00, \"gpf0\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x20, \"gpf1\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(3, 0x40, \"gpf6\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(2, 0x60, \"gpf4\", 0x0c),\n\tEXYNOS850_PIN_BANK_EINTG(6, 0x80, \"gpf5\", 0x10),\n};\n\n \nstatic const struct samsung_pin_bank_data fsd_pin_banks1[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x000, \"gpc8\", 0x00),\n\tEXYNOS850_PIN_BANK_EINTG(7, 0x020, \"gpf2\", 0x04),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x040, \"gpf3\", 0x08),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x060, \"gpd0\", 0x0c),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x080, \"gpb0\", 0x10),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x0a0, \"gpb1\", 0x14),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x0c0, \"gpb4\", 0x18),\n\tEXYNOS850_PIN_BANK_EINTG(4, 0x0e0, \"gpb5\", 0x1c),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x100, \"gpb6\", 0x20),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x120, \"gpb7\", 0x24),\n\tEXYNOS850_PIN_BANK_EINTG(5, 0x140, \"gpd1\", 0x28),\n\tEXYNOS850_PIN_BANK_EINTG(5, 0x160, \"gpd2\", 0x2c),\n\tEXYNOS850_PIN_BANK_EINTG(7, 0x180, \"gpd3\", 0x30),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x1a0, \"gpg0\", 0x34),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x1c0, \"gpg1\", 0x38),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x1e0, \"gpg2\", 0x3c),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x200, \"gpg3\", 0x40),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x220, \"gpg4\", 0x44),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x240, \"gpg5\", 0x48),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x260, \"gpg6\", 0x4c),\n\tEXYNOS850_PIN_BANK_EINTG(8, 0x280, \"gpg7\", 0x50),\n};\n\n \nstatic const struct samsung_pin_bank_data fsd_pin_banks2[] __initconst = {\n\tEXYNOS850_PIN_BANK_EINTN(3, 0x00, \"gpq0\"),\n};\n\nstatic const struct samsung_pin_ctrl fsd_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= fsd_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(fsd_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= fsd_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(fsd_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= fsd_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(fsd_pin_banks2),\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data fsd_of_data __initconst = {\n\t.ctrl\t\t= fsd_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(fsd_pin_ctrl),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}