// Seed: 2815015875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  assign module_1.id_6 = 0;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_17 = id_1;
  wire  id_18;
endmodule
module module_1 #(
    parameter id_7 = 32'd63
) (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input uwire id_5,
    output uwire id_6,
    output uwire _id_7,
    output uwire id_8,
    input tri id_9,
    output wand id_10,
    input wire id_11,
    input wor id_12,
    output supply0 id_13
);
  logic [-1 'b0 : id_7] id_15;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
