#BLIF generated by VPR  from post-place-and-route implementation
.model ram_true_dp_dc_512x32
.inputs clkA clkB weA weB addrB[8] addrB[7] addrB[6] addrB[5] addrB[4] addrB[3] addrB[2] addrB[1] addrB[0] dinA[31] dinA[30] dinA[29] dinA[28] dinA[27] dinA[26] dinA[25] dinA[24] dinA[23] dinA[22] dinA[21] dinA[20] dinA[19] dinA[18] dinA[17] dinA[16] dinA[15] dinA[14] dinA[13] dinA[12] dinA[11] dinA[10] dinA[9] dinA[8] dinA[7] dinA[6] dinA[5] dinA[4] dinA[3] dinA[2] dinA[1] dinA[0] dinB[31] dinB[30] dinB[29] dinB[28] dinB[27] dinB[26] dinB[25] dinB[24] dinB[23] dinB[22] dinB[21] dinB[20] dinB[19] dinB[18] dinB[17] dinB[16] dinB[15] dinB[14] dinB[13] dinB[12] dinB[11] dinB[10] dinB[9] dinB[8] dinB[7] dinB[6] dinB[5] dinB[4] dinB[3] dinB[2] dinB[1] dinB[0] addrA[8] addrA[7] addrA[6] addrA[5] addrA[4] addrA[3] addrA[2] addrA[1] addrA[0] 
.outputs doutA[17] doutA[16] doutA[15] doutA[14] doutA[13] doutA[12] doutA[11] doutA[10] doutA[9] doutA[8] doutA[7] doutA[6] doutA[5] doutA[4] doutA[3] doutA[2] doutA[1] doutA[0] doutB[17] doutB[16] doutB[15] doutB[14] doutB[13] doutB[12] doutB[11] doutB[10] doutB[9] doutB[8] doutB[7] doutB[6] doutB[5] doutB[4] doutB[3] doutB[2] doutB[1] doutB[0] doutA[30] doutA[29] doutA[28] doutA[27] doutA[26] doutA[25] doutA[24] doutA[23] doutA[22] doutA[21] doutA[20] doutA[19] doutA[18] doutB[31] doutB[30] doutB[29] doutB[27] doutB[26] doutB[25] doutB[24] doutB[23] doutB[22] doutB[21] doutB[20] doutB[19] doutB[18] doutA[31] doutB[28] 

#IO assignments
.names doutA[17]_input_0_0 doutA[17]
1 1
.names doutA[16]_input_0_0 doutA[16]
1 1
.names doutA[15]_input_0_0 doutA[15]
1 1
.names doutA[14]_input_0_0 doutA[14]
1 1
.names doutA[13]_input_0_0 doutA[13]
1 1
.names doutA[12]_input_0_0 doutA[12]
1 1
.names doutA[11]_input_0_0 doutA[11]
1 1
.names doutA[10]_input_0_0 doutA[10]
1 1
.names doutA[9]_input_0_0 doutA[9]
1 1
.names doutA[8]_input_0_0 doutA[8]
1 1
.names doutA[7]_input_0_0 doutA[7]
1 1
.names doutA[6]_input_0_0 doutA[6]
1 1
.names doutA[5]_input_0_0 doutA[5]
1 1
.names doutA[4]_input_0_0 doutA[4]
1 1
.names doutA[3]_input_0_0 doutA[3]
1 1
.names doutA[2]_input_0_0 doutA[2]
1 1
.names doutA[1]_input_0_0 doutA[1]
1 1
.names doutA[0]_input_0_0 doutA[0]
1 1
.names doutB[17]_input_0_0 doutB[17]
1 1
.names doutB[16]_input_0_0 doutB[16]
1 1
.names doutB[15]_input_0_0 doutB[15]
1 1
.names doutB[14]_input_0_0 doutB[14]
1 1
.names doutB[13]_input_0_0 doutB[13]
1 1
.names doutB[12]_input_0_0 doutB[12]
1 1
.names doutB[11]_input_0_0 doutB[11]
1 1
.names doutB[10]_input_0_0 doutB[10]
1 1
.names doutB[9]_input_0_0 doutB[9]
1 1
.names doutB[8]_input_0_0 doutB[8]
1 1
.names doutB[7]_input_0_0 doutB[7]
1 1
.names doutB[6]_input_0_0 doutB[6]
1 1
.names doutB[5]_input_0_0 doutB[5]
1 1
.names doutB[4]_input_0_0 doutB[4]
1 1
.names doutB[3]_input_0_0 doutB[3]
1 1
.names doutB[2]_input_0_0 doutB[2]
1 1
.names doutB[1]_input_0_0 doutB[1]
1 1
.names doutB[0]_input_0_0 doutB[0]
1 1
.names doutA[30]_input_0_0 doutA[30]
1 1
.names doutA[29]_input_0_0 doutA[29]
1 1
.names doutA[28]_input_0_0 doutA[28]
1 1
.names doutA[27]_input_0_0 doutA[27]
1 1
.names doutA[26]_input_0_0 doutA[26]
1 1
.names doutA[25]_input_0_0 doutA[25]
1 1
.names doutA[24]_input_0_0 doutA[24]
1 1
.names doutA[23]_input_0_0 doutA[23]
1 1
.names doutA[22]_input_0_0 doutA[22]
1 1
.names doutA[21]_input_0_0 doutA[21]
1 1
.names doutA[20]_input_0_0 doutA[20]
1 1
.names doutA[19]_input_0_0 doutA[19]
1 1
.names doutA[18]_input_0_0 doutA[18]
1 1
.names doutB[31]_input_0_0 doutB[31]
1 1
.names doutB[30]_input_0_0 doutB[30]
1 1
.names doutB[29]_input_0_0 doutB[29]
1 1
.names doutB[27]_input_0_0 doutB[27]
1 1
.names doutB[26]_input_0_0 doutB[26]
1 1
.names doutB[25]_input_0_0 doutB[25]
1 1
.names doutB[24]_input_0_0 doutB[24]
1 1
.names doutB[23]_input_0_0 doutB[23]
1 1
.names doutB[22]_input_0_0 doutB[22]
1 1
.names doutB[21]_input_0_0 doutB[21]
1 1
.names doutB[20]_input_0_0 doutB[20]
1 1
.names doutB[19]_input_0_0 doutB[19]
1 1
.names doutB[18]_input_0_0 doutB[18]
1 1
.names doutA[31]_input_0_0 doutA[31]
1 1
.names doutB[28]_input_0_0 doutB[28]
1 1
.names clkA clkA_output_0_0
1 1
.names clkB clkB_output_0_0
1 1
.names weA weA_output_0_0
1 1
.names weB weB_output_0_0
1 1
.names addrB[8] addrB[8]_output_0_0
1 1
.names addrB[7] addrB[7]_output_0_0
1 1
.names addrB[6] addrB[6]_output_0_0
1 1
.names addrB[5] addrB[5]_output_0_0
1 1
.names addrB[4] addrB[4]_output_0_0
1 1
.names addrB[3] addrB[3]_output_0_0
1 1
.names addrB[2] addrB[2]_output_0_0
1 1
.names addrB[1] addrB[1]_output_0_0
1 1
.names addrB[0] addrB[0]_output_0_0
1 1
.names dinA[31] dinA[31]_output_0_0
1 1
.names dinA[30] dinA[30]_output_0_0
1 1
.names dinA[29] dinA[29]_output_0_0
1 1
.names dinA[28] dinA[28]_output_0_0
1 1
.names dinA[27] dinA[27]_output_0_0
1 1
.names dinA[26] dinA[26]_output_0_0
1 1
.names dinA[25] dinA[25]_output_0_0
1 1
.names dinA[24] dinA[24]_output_0_0
1 1
.names dinA[23] dinA[23]_output_0_0
1 1
.names dinA[22] dinA[22]_output_0_0
1 1
.names dinA[21] dinA[21]_output_0_0
1 1
.names dinA[20] dinA[20]_output_0_0
1 1
.names dinA[19] dinA[19]_output_0_0
1 1
.names dinA[18] dinA[18]_output_0_0
1 1
.names dinA[17] dinA[17]_output_0_0
1 1
.names dinA[16] dinA[16]_output_0_0
1 1
.names dinA[15] dinA[15]_output_0_0
1 1
.names dinA[14] dinA[14]_output_0_0
1 1
.names dinA[13] dinA[13]_output_0_0
1 1
.names dinA[12] dinA[12]_output_0_0
1 1
.names dinA[11] dinA[11]_output_0_0
1 1
.names dinA[10] dinA[10]_output_0_0
1 1
.names dinA[9] dinA[9]_output_0_0
1 1
.names dinA[8] dinA[8]_output_0_0
1 1
.names dinA[7] dinA[7]_output_0_0
1 1
.names dinA[6] dinA[6]_output_0_0
1 1
.names dinA[5] dinA[5]_output_0_0
1 1
.names dinA[4] dinA[4]_output_0_0
1 1
.names dinA[3] dinA[3]_output_0_0
1 1
.names dinA[2] dinA[2]_output_0_0
1 1
.names dinA[1] dinA[1]_output_0_0
1 1
.names dinA[0] dinA[0]_output_0_0
1 1
.names dinB[31] dinB[31]_output_0_0
1 1
.names dinB[30] dinB[30]_output_0_0
1 1
.names dinB[29] dinB[29]_output_0_0
1 1
.names dinB[28] dinB[28]_output_0_0
1 1
.names dinB[27] dinB[27]_output_0_0
1 1
.names dinB[26] dinB[26]_output_0_0
1 1
.names dinB[25] dinB[25]_output_0_0
1 1
.names dinB[24] dinB[24]_output_0_0
1 1
.names dinB[23] dinB[23]_output_0_0
1 1
.names dinB[22] dinB[22]_output_0_0
1 1
.names dinB[21] dinB[21]_output_0_0
1 1
.names dinB[20] dinB[20]_output_0_0
1 1
.names dinB[19] dinB[19]_output_0_0
1 1
.names dinB[18] dinB[18]_output_0_0
1 1
.names dinB[17] dinB[17]_output_0_0
1 1
.names dinB[16] dinB[16]_output_0_0
1 1
.names dinB[15] dinB[15]_output_0_0
1 1
.names dinB[14] dinB[14]_output_0_0
1 1
.names dinB[13] dinB[13]_output_0_0
1 1
.names dinB[12] dinB[12]_output_0_0
1 1
.names dinB[11] dinB[11]_output_0_0
1 1
.names dinB[10] dinB[10]_output_0_0
1 1
.names dinB[9] dinB[9]_output_0_0
1 1
.names dinB[8] dinB[8]_output_0_0
1 1
.names dinB[7] dinB[7]_output_0_0
1 1
.names dinB[6] dinB[6]_output_0_0
1 1
.names dinB[5] dinB[5]_output_0_0
1 1
.names dinB[4] dinB[4]_output_0_0
1 1
.names dinB[3] dinB[3]_output_0_0
1 1
.names dinB[2] dinB[2]_output_0_0
1 1
.names dinB[1] dinB[1]_output_0_0
1 1
.names dinB[0] dinB[0]_output_0_0
1 1
.names addrA[8] addrA[8]_output_0_0
1 1
.names addrA[7] addrA[7]_output_0_0
1 1
.names addrA[6] addrA[6]_output_0_0
1 1
.names addrA[5] addrA[5]_output_0_0
1 1
.names addrA[4] addrA[4]_output_0_0
1 1
.names addrA[3] addrA[3]_output_0_0
1 1
.names addrA[2] addrA[2]_output_0_0
1 1
.names addrA[1] addrA[1]_output_0_0
1 1
.names addrA[0] addrA[0]_output_0_0
1 1

#Interconnect
.names clkA_output_0_0 RS_TDP36K__134__clock_0_0
1 1
.names clkA_output_0_0 RS_TDP36K__134__clock_1_0
1 1
.names clkA_output_0_0 dffre__170__clock_0_0
1 1
.names clkA_output_0_0 dffre__183__clock_0_0
1 1
.names clkA_output_0_0 dffre__198__clock_0_0
1 1
.names clkA_output_0_0 dffre__167__clock_0_0
1 1
.names clkA_output_0_0 dffre__168__clock_0_0
1 1
.names clkA_output_0_0 dffre__171__clock_0_0
1 1
.names clkA_output_0_0 dffre__187__clock_0_0
1 1
.names clkA_output_0_0 dffre__169__clock_0_0
1 1
.names clkA_output_0_0 dffre__177__clock_0_0
1 1
.names clkA_output_0_0 dffre__166__clock_0_0
1 1
.names clkA_output_0_0 dffre__172__clock_0_0
1 1
.names clkA_output_0_0 dffre__174__clock_0_0
1 1
.names clkA_output_0_0 dffre__173__clock_0_0
1 1
.names clkA_output_0_0 dffre__178__clock_0_0
1 1
.names clkA_output_0_0 dffre__175__clock_0_0
1 1
.names clkA_output_0_0 dffre__176__clock_0_0
1 1
.names clkA_output_0_0 dffre__185__clock_0_0
1 1
.names clkA_output_0_0 dffre__182__clock_0_0
1 1
.names clkA_output_0_0 dffre__179__clock_0_0
1 1
.names clkA_output_0_0 dffre__181__clock_0_0
1 1
.names clkA_output_0_0 dffre__180__clock_0_0
1 1
.names clkA_output_0_0 dffre__190__clock_0_0
1 1
.names clkA_output_0_0 dffre__188__clock_0_0
1 1
.names clkA_output_0_0 dffre__186__clock_0_0
1 1
.names clkA_output_0_0 dffre__194__clock_0_0
1 1
.names clkA_output_0_0 dffre__195__clock_0_0
1 1
.names clkA_output_0_0 dffre__184__clock_0_0
1 1
.names clkA_output_0_0 dffre__191__clock_0_0
1 1
.names clkA_output_0_0 dffre__192__clock_0_0
1 1
.names clkA_output_0_0 dffre__189__clock_0_0
1 1
.names clkA_output_0_0 dffre__193__clock_0_0
1 1
.names clkA_output_0_0 dffre__196__clock_0_0
1 1
.names clkA_output_0_0 dffre__197__clock_0_0
1 1
.names clkB_output_0_0 RS_TDP36K__134__clock_2_0
1 1
.names clkB_output_0_0 RS_TDP36K__134__clock_3_0
1 1
.names clkB_output_0_0 dffre__233__clock_0_0
1 1
.names clkB_output_0_0 dffre__262__clock_0_0
1 1
.names clkB_output_0_0 dffre__261__clock_0_0
1 1
.names clkB_output_0_0 dffre__231__clock_0_0
1 1
.names clkB_output_0_0 dffre__235__clock_0_0
1 1
.names clkB_output_0_0 dffre__234__clock_0_0
1 1
.names clkB_output_0_0 dffre__263__clock_0_0
1 1
.names clkB_output_0_0 dffre__246__clock_0_0
1 1
.names clkB_output_0_0 dffre__239__clock_0_0
1 1
.names clkB_output_0_0 dffre__241__clock_0_0
1 1
.names clkB_output_0_0 dffre__236__clock_0_0
1 1
.names clkB_output_0_0 dffre__232__clock_0_0
1 1
.names clkB_output_0_0 dffre__248__clock_0_0
1 1
.names clkB_output_0_0 dffre__243__clock_0_0
1 1
.names clkB_output_0_0 dffre__238__clock_0_0
1 1
.names clkB_output_0_0 dffre__237__clock_0_0
1 1
.names clkB_output_0_0 dffre__250__clock_0_0
1 1
.names clkB_output_0_0 dffre__244__clock_0_0
1 1
.names clkB_output_0_0 dffre__240__clock_0_0
1 1
.names clkB_output_0_0 dffre__247__clock_0_0
1 1
.names clkB_output_0_0 dffre__242__clock_0_0
1 1
.names clkB_output_0_0 dffre__253__clock_0_0
1 1
.names clkB_output_0_0 dffre__245__clock_0_0
1 1
.names clkB_output_0_0 dffre__249__clock_0_0
1 1
.names clkB_output_0_0 dffre__258__clock_0_0
1 1
.names clkB_output_0_0 dffre__257__clock_0_0
1 1
.names clkB_output_0_0 dffre__251__clock_0_0
1 1
.names clkB_output_0_0 dffre__254__clock_0_0
1 1
.names clkB_output_0_0 dffre__255__clock_0_0
1 1
.names clkB_output_0_0 dffre__252__clock_0_0
1 1
.names clkB_output_0_0 dffre__260__clock_0_0
1 1
.names clkB_output_0_0 dffre__256__clock_0_0
1 1
.names clkB_output_0_0 dffre__259__clock_0_0
1 1
.names weA_output_0_0 RS_TDP36K__134__input_6_0
1 1
.names weA_output_0_0 RS_TDP36K__134__input_7_0
1 1
.names weA_output_0_0 RS_TDP36K__134__input_8_0
1 1
.names weA_output_0_0 RS_TDP36K__134__input_8_1
1 1
.names weA_output_0_0 RS_TDP36K__134__input_9_0
1 1
.names weA_output_0_0 RS_TDP36K__134__input_9_1
1 1
.names weA_output_0_0 lut__133__input_0_2
1 1
.names weB_output_0_0 RS_TDP36K__134__input_16_0
1 1
.names weB_output_0_0 RS_TDP36K__134__input_17_0
1 1
.names weB_output_0_0 RS_TDP36K__134__input_18_0
1 1
.names weB_output_0_0 RS_TDP36K__134__input_18_1
1 1
.names weB_output_0_0 RS_TDP36K__134__input_19_0
1 1
.names weB_output_0_0 RS_TDP36K__134__input_19_1
1 1
.names weB_output_0_0 lut__132__input_0_0
1 1
.names addrB[8]_output_0_0 RS_TDP36K__134__input_12_13
1 1
.names addrB[8]_output_0_0 RS_TDP36K__134__input_13_13
1 1
.names addrB[7]_output_0_0 RS_TDP36K__134__input_12_12
1 1
.names addrB[7]_output_0_0 RS_TDP36K__134__input_13_12
1 1
.names addrB[6]_output_0_0 RS_TDP36K__134__input_12_11
1 1
.names addrB[6]_output_0_0 RS_TDP36K__134__input_13_11
1 1
.names addrB[5]_output_0_0 RS_TDP36K__134__input_12_10
1 1
.names addrB[5]_output_0_0 RS_TDP36K__134__input_13_10
1 1
.names addrB[4]_output_0_0 RS_TDP36K__134__input_12_9
1 1
.names addrB[4]_output_0_0 RS_TDP36K__134__input_13_9
1 1
.names addrB[3]_output_0_0 RS_TDP36K__134__input_12_8
1 1
.names addrB[3]_output_0_0 RS_TDP36K__134__input_13_8
1 1
.names addrB[2]_output_0_0 RS_TDP36K__134__input_12_7
1 1
.names addrB[2]_output_0_0 RS_TDP36K__134__input_13_7
1 1
.names addrB[1]_output_0_0 RS_TDP36K__134__input_12_6
1 1
.names addrB[1]_output_0_0 RS_TDP36K__134__input_13_6
1 1
.names addrB[0]_output_0_0 RS_TDP36K__134__input_12_5
1 1
.names addrB[0]_output_0_0 RS_TDP36K__134__input_13_5
1 1
.names dinA[31]_output_0_0 RS_TDP36K__134__input_1_13
1 1
.names dinA[30]_output_0_0 RS_TDP36K__134__input_1_12
1 1
.names dinA[29]_output_0_0 RS_TDP36K__134__input_1_11
1 1
.names dinA[28]_output_0_0 RS_TDP36K__134__input_1_10
1 1
.names dinA[27]_output_0_0 RS_TDP36K__134__input_1_9
1 1
.names dinA[26]_output_0_0 RS_TDP36K__134__input_1_8
1 1
.names dinA[25]_output_0_0 RS_TDP36K__134__input_1_7
1 1
.names dinA[24]_output_0_0 RS_TDP36K__134__input_1_6
1 1
.names dinA[23]_output_0_0 RS_TDP36K__134__input_1_5
1 1
.names dinA[22]_output_0_0 RS_TDP36K__134__input_1_4
1 1
.names dinA[21]_output_0_0 RS_TDP36K__134__input_1_3
1 1
.names dinA[20]_output_0_0 RS_TDP36K__134__input_1_2
1 1
.names dinA[19]_output_0_0 RS_TDP36K__134__input_1_1
1 1
.names dinA[18]_output_0_0 RS_TDP36K__134__input_1_0
1 1
.names dinA[17]_output_0_0 RS_TDP36K__134__input_0_17
1 1
.names dinA[16]_output_0_0 RS_TDP36K__134__input_0_16
1 1
.names dinA[15]_output_0_0 RS_TDP36K__134__input_0_15
1 1
.names dinA[14]_output_0_0 RS_TDP36K__134__input_0_14
1 1
.names dinA[13]_output_0_0 RS_TDP36K__134__input_0_13
1 1
.names dinA[12]_output_0_0 RS_TDP36K__134__input_0_12
1 1
.names dinA[11]_output_0_0 RS_TDP36K__134__input_0_11
1 1
.names dinA[10]_output_0_0 RS_TDP36K__134__input_0_10
1 1
.names dinA[9]_output_0_0 RS_TDP36K__134__input_0_9
1 1
.names dinA[8]_output_0_0 RS_TDP36K__134__input_0_8
1 1
.names dinA[7]_output_0_0 RS_TDP36K__134__input_0_7
1 1
.names dinA[6]_output_0_0 RS_TDP36K__134__input_0_6
1 1
.names dinA[5]_output_0_0 RS_TDP36K__134__input_0_5
1 1
.names dinA[4]_output_0_0 RS_TDP36K__134__input_0_4
1 1
.names dinA[3]_output_0_0 RS_TDP36K__134__input_0_3
1 1
.names dinA[2]_output_0_0 RS_TDP36K__134__input_0_2
1 1
.names dinA[1]_output_0_0 RS_TDP36K__134__input_0_1
1 1
.names dinA[0]_output_0_0 RS_TDP36K__134__input_0_0
1 1
.names dinB[31]_output_0_0 RS_TDP36K__134__input_11_13
1 1
.names dinB[30]_output_0_0 RS_TDP36K__134__input_11_12
1 1
.names dinB[29]_output_0_0 RS_TDP36K__134__input_11_11
1 1
.names dinB[28]_output_0_0 RS_TDP36K__134__input_11_10
1 1
.names dinB[27]_output_0_0 RS_TDP36K__134__input_11_9
1 1
.names dinB[26]_output_0_0 RS_TDP36K__134__input_11_8
1 1
.names dinB[25]_output_0_0 RS_TDP36K__134__input_11_7
1 1
.names dinB[24]_output_0_0 RS_TDP36K__134__input_11_6
1 1
.names dinB[23]_output_0_0 RS_TDP36K__134__input_11_5
1 1
.names dinB[22]_output_0_0 RS_TDP36K__134__input_11_4
1 1
.names dinB[21]_output_0_0 RS_TDP36K__134__input_11_3
1 1
.names dinB[20]_output_0_0 RS_TDP36K__134__input_11_2
1 1
.names dinB[19]_output_0_0 RS_TDP36K__134__input_11_1
1 1
.names dinB[18]_output_0_0 RS_TDP36K__134__input_11_0
1 1
.names dinB[17]_output_0_0 RS_TDP36K__134__input_10_17
1 1
.names dinB[16]_output_0_0 RS_TDP36K__134__input_10_16
1 1
.names dinB[15]_output_0_0 RS_TDP36K__134__input_10_15
1 1
.names dinB[14]_output_0_0 RS_TDP36K__134__input_10_14
1 1
.names dinB[13]_output_0_0 RS_TDP36K__134__input_10_13
1 1
.names dinB[12]_output_0_0 RS_TDP36K__134__input_10_12
1 1
.names dinB[11]_output_0_0 RS_TDP36K__134__input_10_11
1 1
.names dinB[10]_output_0_0 RS_TDP36K__134__input_10_10
1 1
.names dinB[9]_output_0_0 RS_TDP36K__134__input_10_9
1 1
.names dinB[8]_output_0_0 RS_TDP36K__134__input_10_8
1 1
.names dinB[7]_output_0_0 RS_TDP36K__134__input_10_7
1 1
.names dinB[6]_output_0_0 RS_TDP36K__134__input_10_6
1 1
.names dinB[5]_output_0_0 RS_TDP36K__134__input_10_5
1 1
.names dinB[4]_output_0_0 RS_TDP36K__134__input_10_4
1 1
.names dinB[3]_output_0_0 RS_TDP36K__134__input_10_3
1 1
.names dinB[2]_output_0_0 RS_TDP36K__134__input_10_2
1 1
.names dinB[1]_output_0_0 RS_TDP36K__134__input_10_1
1 1
.names dinB[0]_output_0_0 RS_TDP36K__134__input_10_0
1 1
.names addrA[8]_output_0_0 RS_TDP36K__134__input_2_13
1 1
.names addrA[8]_output_0_0 RS_TDP36K__134__input_3_13
1 1
.names addrA[7]_output_0_0 RS_TDP36K__134__input_2_12
1 1
.names addrA[7]_output_0_0 RS_TDP36K__134__input_3_12
1 1
.names addrA[6]_output_0_0 RS_TDP36K__134__input_2_11
1 1
.names addrA[6]_output_0_0 RS_TDP36K__134__input_3_11
1 1
.names addrA[5]_output_0_0 RS_TDP36K__134__input_2_10
1 1
.names addrA[5]_output_0_0 RS_TDP36K__134__input_3_10
1 1
.names addrA[4]_output_0_0 RS_TDP36K__134__input_2_9
1 1
.names addrA[4]_output_0_0 RS_TDP36K__134__input_3_9
1 1
.names addrA[3]_output_0_0 RS_TDP36K__134__input_2_8
1 1
.names addrA[3]_output_0_0 RS_TDP36K__134__input_3_8
1 1
.names addrA[2]_output_0_0 RS_TDP36K__134__input_2_7
1 1
.names addrA[2]_output_0_0 RS_TDP36K__134__input_3_7
1 1
.names addrA[1]_output_0_0 RS_TDP36K__134__input_2_6
1 1
.names addrA[1]_output_0_0 RS_TDP36K__134__input_3_6
1 1
.names addrA[0]_output_0_0 RS_TDP36K__134__input_2_5
1 1
.names addrA[0]_output_0_0 RS_TDP36K__134__input_3_5
1 1
.names lut_doutA[31]_output_0_0 dffre__197__input_0_0
1 1
.names lut_doutA[31]_output_0_0 doutA[31]_input_0_0
1 1
.names lut_doutA[30]_output_0_0 dffre__196__input_0_0
1 1
.names lut_doutA[30]_output_0_0 doutA[30]_input_0_0
1 1
.names lut_doutA[29]_output_0_0 dffre__195__input_0_0
1 1
.names lut_doutA[29]_output_0_0 doutA[29]_input_0_0
1 1
.names lut_doutA[28]_output_0_0 dffre__194__input_0_0
1 1
.names lut_doutA[28]_output_0_0 doutA[28]_input_0_0
1 1
.names lut_doutA[27]_output_0_0 dffre__193__input_0_0
1 1
.names lut_doutA[27]_output_0_0 doutA[27]_input_0_0
1 1
.names lut_doutA[26]_output_0_0 dffre__192__input_0_0
1 1
.names lut_doutA[26]_output_0_0 doutA[26]_input_0_0
1 1
.names lut_doutA[25]_output_0_0 dffre__191__input_0_0
1 1
.names lut_doutA[25]_output_0_0 doutA[25]_input_0_0
1 1
.names lut_doutA[24]_output_0_0 dffre__190__input_0_0
1 1
.names lut_doutA[24]_output_0_0 doutA[24]_input_0_0
1 1
.names lut_doutA[23]_output_0_0 dffre__189__input_0_0
1 1
.names lut_doutA[23]_output_0_0 doutA[23]_input_0_0
1 1
.names lut_doutA[22]_output_0_0 dffre__188__input_0_0
1 1
.names lut_doutA[22]_output_0_0 doutA[22]_input_0_0
1 1
.names lut_doutA[21]_output_0_0 dffre__187__input_0_0
1 1
.names lut_doutA[21]_output_0_0 doutA[21]_input_0_0
1 1
.names lut_doutA[20]_output_0_0 dffre__186__input_0_0
1 1
.names lut_doutA[20]_output_0_0 doutA[20]_input_0_0
1 1
.names lut_doutA[19]_output_0_0 dffre__185__input_0_0
1 1
.names lut_doutA[19]_output_0_0 doutA[19]_input_0_0
1 1
.names lut_doutA[18]_output_0_0 dffre__184__input_0_0
1 1
.names lut_doutA[18]_output_0_0 doutA[18]_input_0_0
1 1
.names lut_doutA[17]_output_0_0 dffre__183__input_0_0
1 1
.names lut_doutA[17]_output_0_0 doutA[17]_input_0_0
1 1
.names lut_doutA[16]_output_0_0 dffre__182__input_0_0
1 1
.names lut_doutA[16]_output_0_0 doutA[16]_input_0_0
1 1
.names lut_doutA[15]_output_0_0 dffre__181__input_0_0
1 1
.names lut_doutA[15]_output_0_0 doutA[15]_input_0_0
1 1
.names lut_doutA[14]_output_0_0 dffre__180__input_0_0
1 1
.names lut_doutA[14]_output_0_0 doutA[14]_input_0_0
1 1
.names lut_doutA[13]_output_0_0 dffre__179__input_0_0
1 1
.names lut_doutA[13]_output_0_0 doutA[13]_input_0_0
1 1
.names lut_doutA[12]_output_0_0 dffre__178__input_0_0
1 1
.names lut_doutA[12]_output_0_0 doutA[12]_input_0_0
1 1
.names lut_doutA[11]_output_0_0 dffre__177__input_0_0
1 1
.names lut_doutA[11]_output_0_0 doutA[11]_input_0_0
1 1
.names lut_doutA[10]_output_0_0 dffre__176__input_0_0
1 1
.names lut_doutA[10]_output_0_0 doutA[10]_input_0_0
1 1
.names lut_doutA[9]_output_0_0 dffre__175__input_0_0
1 1
.names lut_doutA[9]_output_0_0 doutA[9]_input_0_0
1 1
.names lut_doutA[8]_output_0_0 dffre__174__input_0_0
1 1
.names lut_doutA[8]_output_0_0 doutA[8]_input_0_0
1 1
.names lut_doutA[7]_output_0_0 dffre__173__input_0_0
1 1
.names lut_doutA[7]_output_0_0 doutA[7]_input_0_0
1 1
.names lut_doutA[6]_output_0_0 dffre__172__input_0_0
1 1
.names lut_doutA[6]_output_0_0 doutA[6]_input_0_0
1 1
.names lut_doutA[5]_output_0_0 dffre__171__input_0_0
1 1
.names lut_doutA[5]_output_0_0 doutA[5]_input_0_0
1 1
.names lut_doutA[4]_output_0_0 dffre__170__input_0_0
1 1
.names lut_doutA[4]_output_0_0 doutA[4]_input_0_0
1 1
.names lut_doutA[3]_output_0_0 dffre__169__input_0_0
1 1
.names lut_doutA[3]_output_0_0 doutA[3]_input_0_0
1 1
.names lut_doutA[2]_output_0_0 dffre__168__input_0_0
1 1
.names lut_doutA[2]_output_0_0 doutA[2]_input_0_0
1 1
.names lut_doutA[1]_output_0_0 dffre__167__input_0_0
1 1
.names lut_doutA[1]_output_0_0 doutA[1]_input_0_0
1 1
.names lut_doutA[0]_output_0_0 dffre__166__input_0_0
1 1
.names lut_doutA[0]_output_0_0 doutA[0]_input_0_0
1 1
.names lut_doutB[31]_output_0_0 dffre__262__input_0_0
1 1
.names lut_doutB[31]_output_0_0 doutB[31]_input_0_0
1 1
.names lut_doutB[30]_output_0_0 dffre__261__input_0_0
1 1
.names lut_doutB[30]_output_0_0 doutB[30]_input_0_0
1 1
.names lut_doutB[29]_output_0_0 dffre__260__input_0_0
1 1
.names lut_doutB[29]_output_0_0 doutB[29]_input_0_0
1 1
.names lut_doutB[28]_output_0_0 dffre__259__input_0_0
1 1
.names lut_doutB[28]_output_0_0 doutB[28]_input_0_0
1 1
.names lut_doutB[27]_output_0_0 dffre__258__input_0_0
1 1
.names lut_doutB[27]_output_0_0 doutB[27]_input_0_0
1 1
.names lut_doutB[26]_output_0_0 dffre__257__input_0_0
1 1
.names lut_doutB[26]_output_0_0 doutB[26]_input_0_0
1 1
.names lut_doutB[25]_output_0_0 dffre__256__input_0_0
1 1
.names lut_doutB[25]_output_0_0 doutB[25]_input_0_0
1 1
.names lut_doutB[24]_output_0_0 dffre__255__input_0_0
1 1
.names lut_doutB[24]_output_0_0 doutB[24]_input_0_0
1 1
.names lut_doutB[23]_output_0_0 dffre__254__input_0_0
1 1
.names lut_doutB[23]_output_0_0 doutB[23]_input_0_0
1 1
.names lut_doutB[22]_output_0_0 dffre__253__input_0_0
1 1
.names lut_doutB[22]_output_0_0 doutB[22]_input_0_0
1 1
.names lut_doutB[21]_output_0_0 dffre__252__input_0_0
1 1
.names lut_doutB[21]_output_0_0 doutB[21]_input_0_0
1 1
.names lut_doutB[20]_output_0_0 dffre__251__input_0_0
1 1
.names lut_doutB[20]_output_0_0 doutB[20]_input_0_0
1 1
.names lut_doutB[19]_output_0_0 dffre__250__input_0_0
1 1
.names lut_doutB[19]_output_0_0 doutB[19]_input_0_0
1 1
.names lut_doutB[18]_output_0_0 dffre__249__input_0_0
1 1
.names lut_doutB[18]_output_0_0 doutB[18]_input_0_0
1 1
.names lut_doutB[17]_output_0_0 dffre__248__input_0_0
1 1
.names lut_doutB[17]_output_0_0 doutB[17]_input_0_0
1 1
.names lut_doutB[16]_output_0_0 dffre__247__input_0_0
1 1
.names lut_doutB[16]_output_0_0 doutB[16]_input_0_0
1 1
.names lut_doutB[15]_output_0_0 dffre__246__input_0_0
1 1
.names lut_doutB[15]_output_0_0 doutB[15]_input_0_0
1 1
.names lut_doutB[14]_output_0_0 dffre__245__input_0_0
1 1
.names lut_doutB[14]_output_0_0 doutB[14]_input_0_0
1 1
.names lut_doutB[13]_output_0_0 dffre__244__input_0_0
1 1
.names lut_doutB[13]_output_0_0 doutB[13]_input_0_0
1 1
.names lut_doutB[12]_output_0_0 dffre__243__input_0_0
1 1
.names lut_doutB[12]_output_0_0 doutB[12]_input_0_0
1 1
.names lut_doutB[11]_output_0_0 dffre__242__input_0_0
1 1
.names lut_doutB[11]_output_0_0 doutB[11]_input_0_0
1 1
.names lut_doutB[10]_output_0_0 dffre__241__input_0_0
1 1
.names lut_doutB[10]_output_0_0 doutB[10]_input_0_0
1 1
.names lut_doutB[9]_output_0_0 dffre__240__input_0_0
1 1
.names lut_doutB[9]_output_0_0 doutB[9]_input_0_0
1 1
.names lut_doutB[8]_output_0_0 dffre__239__input_0_0
1 1
.names lut_doutB[8]_output_0_0 doutB[8]_input_0_0
1 1
.names lut_doutB[7]_output_0_0 dffre__238__input_0_0
1 1
.names lut_doutB[7]_output_0_0 doutB[7]_input_0_0
1 1
.names lut_doutB[6]_output_0_0 dffre__237__input_0_0
1 1
.names lut_doutB[6]_output_0_0 doutB[6]_input_0_0
1 1
.names lut_doutB[5]_output_0_0 dffre__236__input_0_0
1 1
.names lut_doutB[5]_output_0_0 doutB[5]_input_0_0
1 1
.names lut_doutB[4]_output_0_0 dffre__235__input_0_0
1 1
.names lut_doutB[4]_output_0_0 doutB[4]_input_0_0
1 1
.names lut_doutB[3]_output_0_0 dffre__234__input_0_0
1 1
.names lut_doutB[3]_output_0_0 doutB[3]_input_0_0
1 1
.names lut_doutB[2]_output_0_0 dffre__233__input_0_0
1 1
.names lut_doutB[2]_output_0_0 doutB[2]_input_0_0
1 1
.names lut_doutB[1]_output_0_0 dffre__232__input_0_0
1 1
.names lut_doutB[1]_output_0_0 doutB[1]_input_0_0
1 1
.names lut_doutB[0]_output_0_0 dffre__231__input_0_0
1 1
.names lut_doutB[0]_output_0_0 doutB[0]_input_0_0
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_2_4
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_3_4
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_12_4
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_13_4
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K__134__input_21_0
1 1
.names lut_$true_output_0_0 dffre__233__input_1_0
1 1
.names lut_$true_output_0_0 dffre__233__input_2_0
1 1
.names lut_$true_output_0_0 dffre__262__input_1_0
1 1
.names lut_$true_output_0_0 dffre__262__input_2_0
1 1
.names lut_$true_output_0_0 dffre__261__input_1_0
1 1
.names lut_$true_output_0_0 dffre__261__input_2_0
1 1
.names lut_$true_output_0_0 dffre__231__input_1_0
1 1
.names lut_$true_output_0_0 dffre__231__input_2_0
1 1
.names lut_$true_output_0_0 dffre__235__input_1_0
1 1
.names lut_$true_output_0_0 dffre__235__input_2_0
1 1
.names lut_$true_output_0_0 dffre__234__input_1_0
1 1
.names lut_$true_output_0_0 dffre__234__input_2_0
1 1
.names lut_$true_output_0_0 dffre__263__input_1_0
1 1
.names lut_$true_output_0_0 dffre__263__input_2_0
1 1
.names lut_$true_output_0_0 dffre__246__input_1_0
1 1
.names lut_$true_output_0_0 dffre__246__input_2_0
1 1
.names lut_$true_output_0_0 dffre__239__input_1_0
1 1
.names lut_$true_output_0_0 dffre__239__input_2_0
1 1
.names lut_$true_output_0_0 dffre__241__input_1_0
1 1
.names lut_$true_output_0_0 dffre__241__input_2_0
1 1
.names lut_$true_output_0_0 dffre__236__input_1_0
1 1
.names lut_$true_output_0_0 dffre__236__input_2_0
1 1
.names lut_$true_output_0_0 dffre__232__input_1_0
1 1
.names lut_$true_output_0_0 dffre__232__input_2_0
1 1
.names lut_$true_output_0_0 dffre__248__input_1_0
1 1
.names lut_$true_output_0_0 dffre__248__input_2_0
1 1
.names lut_$true_output_0_0 dffre__243__input_1_0
1 1
.names lut_$true_output_0_0 dffre__243__input_2_0
1 1
.names lut_$true_output_0_0 dffre__238__input_1_0
1 1
.names lut_$true_output_0_0 dffre__238__input_2_0
1 1
.names lut_$true_output_0_0 dffre__237__input_1_0
1 1
.names lut_$true_output_0_0 dffre__237__input_2_0
1 1
.names lut_$true_output_0_0 dffre__250__input_1_0
1 1
.names lut_$true_output_0_0 dffre__250__input_2_0
1 1
.names lut_$true_output_0_0 dffre__244__input_1_0
1 1
.names lut_$true_output_0_0 dffre__244__input_2_0
1 1
.names lut_$true_output_0_0 dffre__240__input_1_0
1 1
.names lut_$true_output_0_0 dffre__240__input_2_0
1 1
.names lut_$true_output_0_0 dffre__247__input_1_0
1 1
.names lut_$true_output_0_0 dffre__247__input_2_0
1 1
.names lut_$true_output_0_0 dffre__242__input_1_0
1 1
.names lut_$true_output_0_0 dffre__242__input_2_0
1 1
.names lut_$true_output_0_0 dffre__253__input_1_0
1 1
.names lut_$true_output_0_0 dffre__253__input_2_0
1 1
.names lut_$true_output_0_0 dffre__245__input_1_0
1 1
.names lut_$true_output_0_0 dffre__245__input_2_0
1 1
.names lut_$true_output_0_0 dffre__249__input_1_0
1 1
.names lut_$true_output_0_0 dffre__249__input_2_0
1 1
.names lut_$true_output_0_0 dffre__170__input_1_0
1 1
.names lut_$true_output_0_0 dffre__170__input_2_0
1 1
.names lut_$true_output_0_0 dffre__183__input_1_0
1 1
.names lut_$true_output_0_0 dffre__183__input_2_0
1 1
.names lut_$true_output_0_0 dffre__198__input_1_0
1 1
.names lut_$true_output_0_0 dffre__198__input_2_0
1 1
.names lut_$true_output_0_0 dffre__167__input_1_0
1 1
.names lut_$true_output_0_0 dffre__167__input_2_0
1 1
.names lut_$true_output_0_0 dffre__168__input_1_0
1 1
.names lut_$true_output_0_0 dffre__168__input_2_0
1 1
.names lut_$true_output_0_0 dffre__171__input_1_0
1 1
.names lut_$true_output_0_0 dffre__171__input_2_0
1 1
.names lut_$true_output_0_0 dffre__187__input_1_0
1 1
.names lut_$true_output_0_0 dffre__187__input_2_0
1 1
.names lut_$true_output_0_0 dffre__169__input_1_0
1 1
.names lut_$true_output_0_0 dffre__169__input_2_0
1 1
.names lut_$true_output_0_0 dffre__177__input_1_0
1 1
.names lut_$true_output_0_0 dffre__177__input_2_0
1 1
.names lut_$true_output_0_0 dffre__166__input_1_0
1 1
.names lut_$true_output_0_0 dffre__166__input_2_0
1 1
.names lut_$true_output_0_0 dffre__172__input_1_0
1 1
.names lut_$true_output_0_0 dffre__172__input_2_0
1 1
.names lut_$true_output_0_0 dffre__174__input_1_0
1 1
.names lut_$true_output_0_0 dffre__174__input_2_0
1 1
.names lut_$true_output_0_0 dffre__173__input_1_0
1 1
.names lut_$true_output_0_0 dffre__173__input_2_0
1 1
.names lut_$true_output_0_0 dffre__178__input_1_0
1 1
.names lut_$true_output_0_0 dffre__178__input_2_0
1 1
.names lut_$true_output_0_0 dffre__175__input_1_0
1 1
.names lut_$true_output_0_0 dffre__175__input_2_0
1 1
.names lut_$true_output_0_0 dffre__176__input_1_0
1 1
.names lut_$true_output_0_0 dffre__176__input_2_0
1 1
.names lut_$true_output_0_0 dffre__185__input_1_0
1 1
.names lut_$true_output_0_0 dffre__185__input_2_0
1 1
.names lut_$true_output_0_0 dffre__182__input_1_0
1 1
.names lut_$true_output_0_0 dffre__182__input_2_0
1 1
.names lut_$true_output_0_0 dffre__179__input_1_0
1 1
.names lut_$true_output_0_0 dffre__179__input_2_0
1 1
.names lut_$true_output_0_0 dffre__181__input_1_0
1 1
.names lut_$true_output_0_0 dffre__181__input_2_0
1 1
.names lut_$true_output_0_0 dffre__180__input_1_0
1 1
.names lut_$true_output_0_0 dffre__180__input_2_0
1 1
.names lut_$true_output_0_0 dffre__190__input_1_0
1 1
.names lut_$true_output_0_0 dffre__190__input_2_0
1 1
.names lut_$true_output_0_0 dffre__188__input_1_0
1 1
.names lut_$true_output_0_0 dffre__188__input_2_0
1 1
.names lut_$true_output_0_0 dffre__186__input_1_0
1 1
.names lut_$true_output_0_0 dffre__186__input_2_0
1 1
.names lut_$true_output_0_0 dffre__194__input_1_0
1 1
.names lut_$true_output_0_0 dffre__194__input_2_0
1 1
.names lut_$true_output_0_0 dffre__195__input_1_0
1 1
.names lut_$true_output_0_0 dffre__195__input_2_0
1 1
.names lut_$true_output_0_0 dffre__184__input_1_0
1 1
.names lut_$true_output_0_0 dffre__184__input_2_0
1 1
.names lut_$true_output_0_0 dffre__191__input_1_0
1 1
.names lut_$true_output_0_0 dffre__191__input_2_0
1 1
.names lut_$true_output_0_0 dffre__192__input_1_0
1 1
.names lut_$true_output_0_0 dffre__192__input_2_0
1 1
.names lut_$true_output_0_0 dffre__189__input_1_0
1 1
.names lut_$true_output_0_0 dffre__189__input_2_0
1 1
.names lut_$true_output_0_0 dffre__193__input_1_0
1 1
.names lut_$true_output_0_0 dffre__193__input_2_0
1 1
.names lut_$true_output_0_0 dffre__196__input_1_0
1 1
.names lut_$true_output_0_0 dffre__196__input_2_0
1 1
.names lut_$true_output_0_0 dffre__258__input_1_0
1 1
.names lut_$true_output_0_0 dffre__258__input_2_0
1 1
.names lut_$true_output_0_0 dffre__257__input_1_0
1 1
.names lut_$true_output_0_0 dffre__257__input_2_0
1 1
.names lut_$true_output_0_0 dffre__251__input_1_0
1 1
.names lut_$true_output_0_0 dffre__251__input_2_0
1 1
.names lut_$true_output_0_0 dffre__254__input_1_0
1 1
.names lut_$true_output_0_0 dffre__254__input_2_0
1 1
.names lut_$true_output_0_0 dffre__255__input_1_0
1 1
.names lut_$true_output_0_0 dffre__255__input_2_0
1 1
.names lut_$true_output_0_0 dffre__252__input_1_0
1 1
.names lut_$true_output_0_0 dffre__252__input_2_0
1 1
.names lut_$true_output_0_0 dffre__260__input_1_0
1 1
.names lut_$true_output_0_0 dffre__260__input_2_0
1 1
.names lut_$true_output_0_0 dffre__256__input_1_0
1 1
.names lut_$true_output_0_0 dffre__256__input_2_0
1 1
.names lut_$true_output_0_0 dffre__197__input_1_0
1 1
.names lut_$true_output_0_0 dffre__197__input_2_0
1 1
.names lut_$true_output_0_0 dffre__259__input_1_0
1 1
.names lut_$true_output_0_0 dffre__259__input_2_0
1 1
.names lut_$undef_output_0_0 RS_TDP36K__134__input_1_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K__134__input_1_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K__134__input_1_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K__134__input_1_17
1 1
.names lut_$undef_output_0_0 RS_TDP36K__134__input_11_14
1 1
.names lut_$undef_output_0_0 RS_TDP36K__134__input_11_15
1 1
.names lut_$undef_output_0_0 RS_TDP36K__134__input_11_16
1 1
.names lut_$undef_output_0_0 RS_TDP36K__134__input_11_17
1 1
.names RS_TDP36K__134__output_0_0 lut_doutA[0]_input_0_2
1 1
.names RS_TDP36K__134__output_0_1 lut_doutA[1]_input_0_0
1 1
.names RS_TDP36K__134__output_0_2 lut_doutA[2]_input_0_4
1 1
.names RS_TDP36K__134__output_0_3 lut_doutA[3]_input_0_2
1 1
.names RS_TDP36K__134__output_0_4 lut_doutA[4]_input_0_3
1 1
.names RS_TDP36K__134__output_0_5 lut_doutA[5]_input_0_0
1 1
.names RS_TDP36K__134__output_0_6 lut_doutA[6]_input_0_2
1 1
.names RS_TDP36K__134__output_0_7 lut_doutA[7]_input_0_4
1 1
.names RS_TDP36K__134__output_0_8 lut_doutA[8]_input_0_3
1 1
.names RS_TDP36K__134__output_0_9 lut_doutA[9]_input_0_3
1 1
.names RS_TDP36K__134__output_0_10 lut_doutA[10]_input_0_3
1 1
.names RS_TDP36K__134__output_0_11 lut_doutA[11]_input_0_2
1 1
.names RS_TDP36K__134__output_0_12 lut_doutA[12]_input_0_0
1 1
.names RS_TDP36K__134__output_0_13 lut_doutA[13]_input_0_2
1 1
.names RS_TDP36K__134__output_0_14 lut_doutA[14]_input_0_4
1 1
.names RS_TDP36K__134__output_0_15 lut_doutA[15]_input_0_3
1 1
.names RS_TDP36K__134__output_0_16 lut_doutA[16]_input_0_2
1 1
.names RS_TDP36K__134__output_0_17 lut_doutA[17]_input_0_4
1 1
.names RS_TDP36K__134__output_1_0 lut_doutA[18]_input_0_2
1 1
.names RS_TDP36K__134__output_1_1 lut_doutA[19]_input_0_2
1 1
.names RS_TDP36K__134__output_1_2 lut_doutA[20]_input_0_3
1 1
.names RS_TDP36K__134__output_1_3 lut_doutA[21]_input_0_2
1 1
.names RS_TDP36K__134__output_1_4 lut_doutA[22]_input_0_3
1 1
.names RS_TDP36K__134__output_1_5 lut_doutA[23]_input_0_0
1 1
.names RS_TDP36K__134__output_1_6 lut_doutA[24]_input_0_0
1 1
.names RS_TDP36K__134__output_1_7 lut_doutA[25]_input_0_3
1 1
.names RS_TDP36K__134__output_1_8 lut_doutA[26]_input_0_4
1 1
.names RS_TDP36K__134__output_1_9 lut_doutA[27]_input_0_3
1 1
.names RS_TDP36K__134__output_1_10 lut_doutA[28]_input_0_2
1 1
.names RS_TDP36K__134__output_1_11 lut_doutA[29]_input_0_2
1 1
.names RS_TDP36K__134__output_1_12 lut_doutA[30]_input_0_3
1 1
.names RS_TDP36K__134__output_1_13 lut_doutA[31]_input_0_3
1 1
.names RS_TDP36K__134__output_2_0 lut_doutB[0]_input_0_0
1 1
.names RS_TDP36K__134__output_2_1 lut_doutB[1]_input_0_4
1 1
.names RS_TDP36K__134__output_2_2 lut_doutB[2]_input_0_2
1 1
.names RS_TDP36K__134__output_2_3 lut_doutB[3]_input_0_0
1 1
.names RS_TDP36K__134__output_2_4 lut_doutB[4]_input_0_2
1 1
.names RS_TDP36K__134__output_2_5 lut_doutB[5]_input_0_0
1 1
.names RS_TDP36K__134__output_2_6 lut_doutB[6]_input_0_3
1 1
.names RS_TDP36K__134__output_2_7 lut_doutB[7]_input_0_3
1 1
.names RS_TDP36K__134__output_2_8 lut_doutB[8]_input_0_3
1 1
.names RS_TDP36K__134__output_2_9 lut_doutB[9]_input_0_4
1 1
.names RS_TDP36K__134__output_2_10 lut_doutB[10]_input_0_4
1 1
.names RS_TDP36K__134__output_2_11 lut_doutB[11]_input_0_4
1 1
.names RS_TDP36K__134__output_2_12 lut_doutB[12]_input_0_2
1 1
.names RS_TDP36K__134__output_2_13 lut_doutB[13]_input_0_4
1 1
.names RS_TDP36K__134__output_2_14 lut_doutB[14]_input_0_3
1 1
.names RS_TDP36K__134__output_2_15 lut_doutB[15]_input_0_3
1 1
.names RS_TDP36K__134__output_2_16 lut_doutB[16]_input_0_0
1 1
.names RS_TDP36K__134__output_2_17 lut_doutB[17]_input_0_4
1 1
.names RS_TDP36K__134__output_3_0 lut_doutB[18]_input_0_4
1 1
.names RS_TDP36K__134__output_3_1 lut_doutB[19]_input_0_2
1 1
.names RS_TDP36K__134__output_3_2 lut_doutB[20]_input_0_2
1 1
.names RS_TDP36K__134__output_3_3 lut_doutB[21]_input_0_0
1 1
.names RS_TDP36K__134__output_3_4 lut_doutB[22]_input_0_2
1 1
.names RS_TDP36K__134__output_3_5 lut_doutB[23]_input_0_3
1 1
.names RS_TDP36K__134__output_3_6 lut_doutB[24]_input_0_4
1 1
.names RS_TDP36K__134__output_3_7 lut_doutB[25]_input_0_3
1 1
.names RS_TDP36K__134__output_3_8 lut_doutB[26]_input_0_2
1 1
.names RS_TDP36K__134__output_3_9 lut_doutB[27]_input_0_2
1 1
.names RS_TDP36K__134__output_3_10 lut_doutB[28]_input_0_0
1 1
.names RS_TDP36K__134__output_3_11 lut_doutB[29]_input_0_3
1 1
.names RS_TDP36K__134__output_3_12 lut_doutB[30]_input_0_3
1 1
.names RS_TDP36K__134__output_3_13 lut_doutB[31]_input_0_2
1 1
.names lut__133__output_0_0 RS_TDP36K__134__input_4_0
1 1
.names lut__133__output_0_0 RS_TDP36K__134__input_5_0
1 1
.names lut__133__output_0_0 dffre__198__input_0_0
1 1
.names lut__132__output_0_0 RS_TDP36K__134__input_14_0
1 1
.names lut__132__output_0_0 RS_TDP36K__134__input_15_0
1 1
.names lut__132__output_0_0 dffre__263__input_0_0
1 1
.names dffre__263__output_0_0 lut_doutB[2]_input_0_4
1 1
.names dffre__263__output_0_0 lut_doutB[31]_input_0_4
1 1
.names dffre__263__output_0_0 lut_doutB[30]_input_0_4
1 1
.names dffre__263__output_0_0 lut_doutB[0]_input_0_4
1 1
.names dffre__263__output_0_0 lut_doutB[4]_input_0_4
1 1
.names dffre__263__output_0_0 lut_doutB[3]_input_0_1
1 1
.names dffre__263__output_0_0 lut_doutB[15]_input_0_4
1 1
.names dffre__263__output_0_0 lut_doutB[8]_input_0_1
1 1
.names dffre__263__output_0_0 lut_doutB[10]_input_0_2
1 1
.names dffre__263__output_0_0 lut_doutB[5]_input_0_2
1 1
.names dffre__263__output_0_0 lut_doutB[1]_input_0_1
1 1
.names dffre__263__output_0_0 lut_doutB[17]_input_0_0
1 1
.names dffre__263__output_0_0 lut_doutB[12]_input_0_0
1 1
.names dffre__263__output_0_0 lut_doutB[7]_input_0_2
1 1
.names dffre__263__output_0_0 lut_doutB[6]_input_0_0
1 1
.names dffre__263__output_0_0 lut_doutB[19]_input_0_4
1 1
.names dffre__263__output_0_0 lut_doutB[13]_input_0_2
1 1
.names dffre__263__output_0_0 lut_doutB[9]_input_0_3
1 1
.names dffre__263__output_0_0 lut_doutB[16]_input_0_1
1 1
.names dffre__263__output_0_0 lut_doutB[11]_input_0_2
1 1
.names dffre__263__output_0_0 lut_doutB[22]_input_0_0
1 1
.names dffre__263__output_0_0 lut_doutB[14]_input_0_1
1 1
.names dffre__263__output_0_0 lut_doutB[18]_input_0_0
1 1
.names dffre__263__output_0_0 lut_doutB[27]_input_0_4
1 1
.names dffre__263__output_0_0 lut_doutB[26]_input_0_3
1 1
.names dffre__263__output_0_0 lut_doutB[20]_input_0_3
1 1
.names dffre__263__output_0_0 lut_doutB[23]_input_0_1
1 1
.names dffre__263__output_0_0 lut_doutB[24]_input_0_1
1 1
.names dffre__263__output_0_0 lut_doutB[21]_input_0_2
1 1
.names dffre__263__output_0_0 lut_doutB[29]_input_0_1
1 1
.names dffre__263__output_0_0 lut_doutB[25]_input_0_0
1 1
.names dffre__263__output_0_0 lut_doutB[28]_input_0_4
1 1
.names dffre__259__output_0_0 lut_doutB[28]_input_0_3
1 1
.names dffre__198__output_0_0 lut_doutA[4]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[17]_input_0_2
1 1
.names dffre__198__output_0_0 lut_doutA[1]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[2]_input_0_2
1 1
.names dffre__198__output_0_0 lut_doutA[5]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[21]_input_0_0
1 1
.names dffre__198__output_0_0 lut_doutA[3]_input_0_3
1 1
.names dffre__198__output_0_0 lut_doutA[11]_input_0_4
1 1
.names dffre__198__output_0_0 lut_doutA[0]_input_0_3
1 1
.names dffre__198__output_0_0 lut_doutA[6]_input_0_3
1 1
.names dffre__198__output_0_0 lut_doutA[8]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[7]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[12]_input_0_2
1 1
.names dffre__198__output_0_0 lut_doutA[9]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[10]_input_0_0
1 1
.names dffre__198__output_0_0 lut_doutA[19]_input_0_4
1 1
.names dffre__198__output_0_0 lut_doutA[16]_input_0_3
1 1
.names dffre__198__output_0_0 lut_doutA[13]_input_0_3
1 1
.names dffre__198__output_0_0 lut_doutA[15]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[14]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[24]_input_0_2
1 1
.names dffre__198__output_0_0 lut_doutA[22]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[20]_input_0_0
1 1
.names dffre__198__output_0_0 lut_doutA[28]_input_0_4
1 1
.names dffre__198__output_0_0 lut_doutA[29]_input_0_3
1 1
.names dffre__198__output_0_0 lut_doutA[18]_input_0_3
1 1
.names dffre__198__output_0_0 lut_doutA[25]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[26]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[23]_input_0_2
1 1
.names dffre__198__output_0_0 lut_doutA[27]_input_0_1
1 1
.names dffre__198__output_0_0 lut_doutA[30]_input_0_0
1 1
.names dffre__198__output_0_0 lut_doutA[31]_input_0_2
1 1
.names dffre__197__output_0_0 lut_doutA[31]_input_0_1
1 1
.names dffre__257__output_0_0 lut_doutB[26]_input_0_1
1 1
.names dffre__252__output_0_0 lut_doutB[21]_input_0_4
1 1
.names dffre__258__output_0_0 lut_doutB[27]_input_0_0
1 1
.names dffre__256__output_0_0 lut_doutB[25]_input_0_1
1 1
.names dffre__260__output_0_0 lut_doutB[29]_input_0_4
1 1
.names dffre__254__output_0_0 lut_doutB[23]_input_0_2
1 1
.names dffre__255__output_0_0 lut_doutB[24]_input_0_3
1 1
.names dffre__246__output_0_0 lut_doutB[15]_input_0_1
1 1
.names dffre__251__output_0_0 lut_doutB[20]_input_0_0
1 1
.names dffre__253__output_0_0 lut_doutB[22]_input_0_4
1 1
.names dffre__250__output_0_0 lut_doutB[19]_input_0_3
1 1
.names dffre__248__output_0_0 lut_doutB[17]_input_0_3
1 1
.names dffre__249__output_0_0 lut_doutB[18]_input_0_1
1 1
.names dffre__240__output_0_0 lut_doutB[9]_input_0_1
1 1
.names dffre__245__output_0_0 lut_doutB[14]_input_0_4
1 1
.names dffre__247__output_0_0 lut_doutB[16]_input_0_3
1 1
.names dffre__244__output_0_0 lut_doutB[13]_input_0_1
1 1
.names dffre__242__output_0_0 lut_doutB[11]_input_0_1
1 1
.names dffre__243__output_0_0 lut_doutB[12]_input_0_4
1 1
.names dffre__241__output_0_0 lut_doutB[10]_input_0_1
1 1
.names dffre__239__output_0_0 lut_doutB[8]_input_0_0
1 1
.names dffre__232__output_0_0 lut_doutB[1]_input_0_2
1 1
.names dffre__237__output_0_0 lut_doutB[6]_input_0_1
1 1
.names dffre__238__output_0_0 lut_doutB[7]_input_0_4
1 1
.names dffre__236__output_0_0 lut_doutB[5]_input_0_3
1 1
.names dffre__234__output_0_0 lut_doutB[3]_input_0_4
1 1
.names dffre__235__output_0_0 lut_doutB[4]_input_0_3
1 1
.names dffre__195__output_0_0 lut_doutA[29]_input_0_1
1 1
.names dffre__231__output_0_0 lut_doutB[0]_input_0_2
1 1
.names dffre__233__output_0_0 lut_doutB[2]_input_0_0
1 1
.names dffre__262__output_0_0 lut_doutB[31]_input_0_1
1 1
.names dffre__261__output_0_0 lut_doutB[30]_input_0_0
1 1
.names dffre__189__output_0_0 lut_doutA[23]_input_0_4
1 1
.names dffre__194__output_0_0 lut_doutA[28]_input_0_0
1 1
.names dffre__196__output_0_0 lut_doutA[30]_input_0_1
1 1
.names dffre__193__output_0_0 lut_doutA[27]_input_0_4
1 1
.names dffre__191__output_0_0 lut_doutA[25]_input_0_2
1 1
.names dffre__192__output_0_0 lut_doutA[26]_input_0_3
1 1
.names dffre__183__output_0_0 lut_doutA[17]_input_0_1
1 1
.names dffre__184__output_0_0 lut_doutA[18]_input_0_0
1 1
.names dffre__190__output_0_0 lut_doutA[24]_input_0_4
1 1
.names dffre__166__output_0_0 lut_doutA[0]_input_0_1
1 1
.names dffre__185__output_0_0 lut_doutA[19]_input_0_0
1 1
.names dffre__186__output_0_0 lut_doutA[20]_input_0_1
1 1
.names dffre__188__output_0_0 lut_doutA[22]_input_0_4
1 1
.names dffre__182__output_0_0 lut_doutA[16]_input_0_1
1 1
.names dffre__181__output_0_0 lut_doutA[15]_input_0_2
1 1
.names dffre__180__output_0_0 lut_doutA[14]_input_0_3
1 1
.names dffre__179__output_0_0 lut_doutA[13]_input_0_0
1 1
.names dffre__178__output_0_0 lut_doutA[12]_input_0_4
1 1
.names dffre__177__output_0_0 lut_doutA[11]_input_0_0
1 1
.names dffre__176__output_0_0 lut_doutA[10]_input_0_1
1 1
.names dffre__175__output_0_0 lut_doutA[9]_input_0_4
1 1
.names dffre__174__output_0_0 lut_doutA[8]_input_0_2
1 1
.names dffre__173__output_0_0 lut_doutA[7]_input_0_3
1 1
.names dffre__172__output_0_0 lut_doutA[6]_input_0_0
1 1
.names dffre__171__output_0_0 lut_doutA[5]_input_0_4
1 1
.names dffre__170__output_0_0 lut_doutA[4]_input_0_0
1 1
.names dffre__169__output_0_0 lut_doutA[3]_input_0_4
1 1
.names dffre__168__output_0_0 lut_doutA[2]_input_0_0
1 1
.names dffre__167__output_0_0 lut_doutA[1]_input_0_4
1 1
.names dffre__187__output_0_0 lut_doutA[21]_input_0_1
1 1

#Cell instances
.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K__134__input_2_0 \
    ADDR_A1[1]=RS_TDP36K__134__input_2_1 \
    ADDR_A1[2]=RS_TDP36K__134__input_2_2 \
    ADDR_A1[3]=RS_TDP36K__134__input_2_3 \
    ADDR_A1[4]=RS_TDP36K__134__input_2_4 \
    ADDR_A1[5]=RS_TDP36K__134__input_2_5 \
    ADDR_A1[6]=RS_TDP36K__134__input_2_6 \
    ADDR_A1[7]=RS_TDP36K__134__input_2_7 \
    ADDR_A1[8]=RS_TDP36K__134__input_2_8 \
    ADDR_A1[9]=RS_TDP36K__134__input_2_9 \
    ADDR_A1[10]=RS_TDP36K__134__input_2_10 \
    ADDR_A1[11]=RS_TDP36K__134__input_2_11 \
    ADDR_A1[12]=RS_TDP36K__134__input_2_12 \
    ADDR_A1[13]=RS_TDP36K__134__input_2_13 \
    ADDR_A1[14]=RS_TDP36K__134__input_2_14 \
    ADDR_A2[0]=RS_TDP36K__134__input_3_0 \
    ADDR_A2[1]=RS_TDP36K__134__input_3_1 \
    ADDR_A2[2]=RS_TDP36K__134__input_3_2 \
    ADDR_A2[3]=RS_TDP36K__134__input_3_3 \
    ADDR_A2[4]=RS_TDP36K__134__input_3_4 \
    ADDR_A2[5]=RS_TDP36K__134__input_3_5 \
    ADDR_A2[6]=RS_TDP36K__134__input_3_6 \
    ADDR_A2[7]=RS_TDP36K__134__input_3_7 \
    ADDR_A2[8]=RS_TDP36K__134__input_3_8 \
    ADDR_A2[9]=RS_TDP36K__134__input_3_9 \
    ADDR_A2[10]=RS_TDP36K__134__input_3_10 \
    ADDR_A2[11]=RS_TDP36K__134__input_3_11 \
    ADDR_A2[12]=RS_TDP36K__134__input_3_12 \
    ADDR_A2[13]=RS_TDP36K__134__input_3_13 \
    ADDR_B1[0]=RS_TDP36K__134__input_12_0 \
    ADDR_B1[1]=RS_TDP36K__134__input_12_1 \
    ADDR_B1[2]=RS_TDP36K__134__input_12_2 \
    ADDR_B1[3]=RS_TDP36K__134__input_12_3 \
    ADDR_B1[4]=RS_TDP36K__134__input_12_4 \
    ADDR_B1[5]=RS_TDP36K__134__input_12_5 \
    ADDR_B1[6]=RS_TDP36K__134__input_12_6 \
    ADDR_B1[7]=RS_TDP36K__134__input_12_7 \
    ADDR_B1[8]=RS_TDP36K__134__input_12_8 \
    ADDR_B1[9]=RS_TDP36K__134__input_12_9 \
    ADDR_B1[10]=RS_TDP36K__134__input_12_10 \
    ADDR_B1[11]=RS_TDP36K__134__input_12_11 \
    ADDR_B1[12]=RS_TDP36K__134__input_12_12 \
    ADDR_B1[13]=RS_TDP36K__134__input_12_13 \
    ADDR_B1[14]=RS_TDP36K__134__input_12_14 \
    ADDR_B2[0]=RS_TDP36K__134__input_13_0 \
    ADDR_B2[1]=RS_TDP36K__134__input_13_1 \
    ADDR_B2[2]=RS_TDP36K__134__input_13_2 \
    ADDR_B2[3]=RS_TDP36K__134__input_13_3 \
    ADDR_B2[4]=RS_TDP36K__134__input_13_4 \
    ADDR_B2[5]=RS_TDP36K__134__input_13_5 \
    ADDR_B2[6]=RS_TDP36K__134__input_13_6 \
    ADDR_B2[7]=RS_TDP36K__134__input_13_7 \
    ADDR_B2[8]=RS_TDP36K__134__input_13_8 \
    ADDR_B2[9]=RS_TDP36K__134__input_13_9 \
    ADDR_B2[10]=RS_TDP36K__134__input_13_10 \
    ADDR_B2[11]=RS_TDP36K__134__input_13_11 \
    ADDR_B2[12]=RS_TDP36K__134__input_13_12 \
    ADDR_B2[13]=RS_TDP36K__134__input_13_13 \
    BE_A1[0]=RS_TDP36K__134__input_8_0 \
    BE_A1[1]=RS_TDP36K__134__input_8_1 \
    BE_A2[0]=RS_TDP36K__134__input_9_0 \
    BE_A2[1]=RS_TDP36K__134__input_9_1 \
    BE_B1[0]=RS_TDP36K__134__input_18_0 \
    BE_B1[1]=RS_TDP36K__134__input_18_1 \
    BE_B2[0]=RS_TDP36K__134__input_19_0 \
    BE_B2[1]=RS_TDP36K__134__input_19_1 \
    CLK_A1=RS_TDP36K__134__clock_0_0 \
    CLK_A2=RS_TDP36K__134__clock_1_0 \
    CLK_B1=RS_TDP36K__134__clock_2_0 \
    CLK_B2=RS_TDP36K__134__clock_3_0 \
    FLUSH1=RS_TDP36K__134__input_20_0 \
    FLUSH2=RS_TDP36K__134__input_21_0 \
    REN_A1=RS_TDP36K__134__input_4_0 \
    REN_A2=RS_TDP36K__134__input_5_0 \
    REN_B1=RS_TDP36K__134__input_14_0 \
    REN_B2=RS_TDP36K__134__input_15_0 \
    WDATA_A1[0]=RS_TDP36K__134__input_0_0 \
    WDATA_A1[1]=RS_TDP36K__134__input_0_1 \
    WDATA_A1[2]=RS_TDP36K__134__input_0_2 \
    WDATA_A1[3]=RS_TDP36K__134__input_0_3 \
    WDATA_A1[4]=RS_TDP36K__134__input_0_4 \
    WDATA_A1[5]=RS_TDP36K__134__input_0_5 \
    WDATA_A1[6]=RS_TDP36K__134__input_0_6 \
    WDATA_A1[7]=RS_TDP36K__134__input_0_7 \
    WDATA_A1[8]=RS_TDP36K__134__input_0_8 \
    WDATA_A1[9]=RS_TDP36K__134__input_0_9 \
    WDATA_A1[10]=RS_TDP36K__134__input_0_10 \
    WDATA_A1[11]=RS_TDP36K__134__input_0_11 \
    WDATA_A1[12]=RS_TDP36K__134__input_0_12 \
    WDATA_A1[13]=RS_TDP36K__134__input_0_13 \
    WDATA_A1[14]=RS_TDP36K__134__input_0_14 \
    WDATA_A1[15]=RS_TDP36K__134__input_0_15 \
    WDATA_A1[16]=RS_TDP36K__134__input_0_16 \
    WDATA_A1[17]=RS_TDP36K__134__input_0_17 \
    WDATA_A2[0]=RS_TDP36K__134__input_1_0 \
    WDATA_A2[1]=RS_TDP36K__134__input_1_1 \
    WDATA_A2[2]=RS_TDP36K__134__input_1_2 \
    WDATA_A2[3]=RS_TDP36K__134__input_1_3 \
    WDATA_A2[4]=RS_TDP36K__134__input_1_4 \
    WDATA_A2[5]=RS_TDP36K__134__input_1_5 \
    WDATA_A2[6]=RS_TDP36K__134__input_1_6 \
    WDATA_A2[7]=RS_TDP36K__134__input_1_7 \
    WDATA_A2[8]=RS_TDP36K__134__input_1_8 \
    WDATA_A2[9]=RS_TDP36K__134__input_1_9 \
    WDATA_A2[10]=RS_TDP36K__134__input_1_10 \
    WDATA_A2[11]=RS_TDP36K__134__input_1_11 \
    WDATA_A2[12]=RS_TDP36K__134__input_1_12 \
    WDATA_A2[13]=RS_TDP36K__134__input_1_13 \
    WDATA_A2[14]=RS_TDP36K__134__input_1_14 \
    WDATA_A2[15]=RS_TDP36K__134__input_1_15 \
    WDATA_A2[16]=RS_TDP36K__134__input_1_16 \
    WDATA_A2[17]=RS_TDP36K__134__input_1_17 \
    WDATA_B1[0]=RS_TDP36K__134__input_10_0 \
    WDATA_B1[1]=RS_TDP36K__134__input_10_1 \
    WDATA_B1[2]=RS_TDP36K__134__input_10_2 \
    WDATA_B1[3]=RS_TDP36K__134__input_10_3 \
    WDATA_B1[4]=RS_TDP36K__134__input_10_4 \
    WDATA_B1[5]=RS_TDP36K__134__input_10_5 \
    WDATA_B1[6]=RS_TDP36K__134__input_10_6 \
    WDATA_B1[7]=RS_TDP36K__134__input_10_7 \
    WDATA_B1[8]=RS_TDP36K__134__input_10_8 \
    WDATA_B1[9]=RS_TDP36K__134__input_10_9 \
    WDATA_B1[10]=RS_TDP36K__134__input_10_10 \
    WDATA_B1[11]=RS_TDP36K__134__input_10_11 \
    WDATA_B1[12]=RS_TDP36K__134__input_10_12 \
    WDATA_B1[13]=RS_TDP36K__134__input_10_13 \
    WDATA_B1[14]=RS_TDP36K__134__input_10_14 \
    WDATA_B1[15]=RS_TDP36K__134__input_10_15 \
    WDATA_B1[16]=RS_TDP36K__134__input_10_16 \
    WDATA_B1[17]=RS_TDP36K__134__input_10_17 \
    WDATA_B2[0]=RS_TDP36K__134__input_11_0 \
    WDATA_B2[1]=RS_TDP36K__134__input_11_1 \
    WDATA_B2[2]=RS_TDP36K__134__input_11_2 \
    WDATA_B2[3]=RS_TDP36K__134__input_11_3 \
    WDATA_B2[4]=RS_TDP36K__134__input_11_4 \
    WDATA_B2[5]=RS_TDP36K__134__input_11_5 \
    WDATA_B2[6]=RS_TDP36K__134__input_11_6 \
    WDATA_B2[7]=RS_TDP36K__134__input_11_7 \
    WDATA_B2[8]=RS_TDP36K__134__input_11_8 \
    WDATA_B2[9]=RS_TDP36K__134__input_11_9 \
    WDATA_B2[10]=RS_TDP36K__134__input_11_10 \
    WDATA_B2[11]=RS_TDP36K__134__input_11_11 \
    WDATA_B2[12]=RS_TDP36K__134__input_11_12 \
    WDATA_B2[13]=RS_TDP36K__134__input_11_13 \
    WDATA_B2[14]=RS_TDP36K__134__input_11_14 \
    WDATA_B2[15]=RS_TDP36K__134__input_11_15 \
    WDATA_B2[16]=RS_TDP36K__134__input_11_16 \
    WDATA_B2[17]=RS_TDP36K__134__input_11_17 \
    WEN_A1=RS_TDP36K__134__input_6_0 \
    WEN_A2=RS_TDP36K__134__input_7_0 \
    WEN_B1=RS_TDP36K__134__input_16_0 \
    WEN_B2=RS_TDP36K__134__input_17_0 \
    RDATA_A1[0]=RS_TDP36K__134__output_0_0 \
    RDATA_A1[1]=RS_TDP36K__134__output_0_1 \
    RDATA_A1[2]=RS_TDP36K__134__output_0_2 \
    RDATA_A1[3]=RS_TDP36K__134__output_0_3 \
    RDATA_A1[4]=RS_TDP36K__134__output_0_4 \
    RDATA_A1[5]=RS_TDP36K__134__output_0_5 \
    RDATA_A1[6]=RS_TDP36K__134__output_0_6 \
    RDATA_A1[7]=RS_TDP36K__134__output_0_7 \
    RDATA_A1[8]=RS_TDP36K__134__output_0_8 \
    RDATA_A1[9]=RS_TDP36K__134__output_0_9 \
    RDATA_A1[10]=RS_TDP36K__134__output_0_10 \
    RDATA_A1[11]=RS_TDP36K__134__output_0_11 \
    RDATA_A1[12]=RS_TDP36K__134__output_0_12 \
    RDATA_A1[13]=RS_TDP36K__134__output_0_13 \
    RDATA_A1[14]=RS_TDP36K__134__output_0_14 \
    RDATA_A1[15]=RS_TDP36K__134__output_0_15 \
    RDATA_A1[16]=RS_TDP36K__134__output_0_16 \
    RDATA_A1[17]=RS_TDP36K__134__output_0_17 \
    RDATA_A2[0]=RS_TDP36K__134__output_1_0 \
    RDATA_A2[1]=RS_TDP36K__134__output_1_1 \
    RDATA_A2[2]=RS_TDP36K__134__output_1_2 \
    RDATA_A2[3]=RS_TDP36K__134__output_1_3 \
    RDATA_A2[4]=RS_TDP36K__134__output_1_4 \
    RDATA_A2[5]=RS_TDP36K__134__output_1_5 \
    RDATA_A2[6]=RS_TDP36K__134__output_1_6 \
    RDATA_A2[7]=RS_TDP36K__134__output_1_7 \
    RDATA_A2[8]=RS_TDP36K__134__output_1_8 \
    RDATA_A2[9]=RS_TDP36K__134__output_1_9 \
    RDATA_A2[10]=RS_TDP36K__134__output_1_10 \
    RDATA_A2[11]=RS_TDP36K__134__output_1_11 \
    RDATA_A2[12]=RS_TDP36K__134__output_1_12 \
    RDATA_A2[13]=RS_TDP36K__134__output_1_13 \
    RDATA_A2[14]=__vpr__unconn0 \
    RDATA_A2[15]=__vpr__unconn1 \
    RDATA_A2[16]=__vpr__unconn2 \
    RDATA_A2[17]=__vpr__unconn3 \
    RDATA_B1[0]=RS_TDP36K__134__output_2_0 \
    RDATA_B1[1]=RS_TDP36K__134__output_2_1 \
    RDATA_B1[2]=RS_TDP36K__134__output_2_2 \
    RDATA_B1[3]=RS_TDP36K__134__output_2_3 \
    RDATA_B1[4]=RS_TDP36K__134__output_2_4 \
    RDATA_B1[5]=RS_TDP36K__134__output_2_5 \
    RDATA_B1[6]=RS_TDP36K__134__output_2_6 \
    RDATA_B1[7]=RS_TDP36K__134__output_2_7 \
    RDATA_B1[8]=RS_TDP36K__134__output_2_8 \
    RDATA_B1[9]=RS_TDP36K__134__output_2_9 \
    RDATA_B1[10]=RS_TDP36K__134__output_2_10 \
    RDATA_B1[11]=RS_TDP36K__134__output_2_11 \
    RDATA_B1[12]=RS_TDP36K__134__output_2_12 \
    RDATA_B1[13]=RS_TDP36K__134__output_2_13 \
    RDATA_B1[14]=RS_TDP36K__134__output_2_14 \
    RDATA_B1[15]=RS_TDP36K__134__output_2_15 \
    RDATA_B1[16]=RS_TDP36K__134__output_2_16 \
    RDATA_B1[17]=RS_TDP36K__134__output_2_17 \
    RDATA_B2[0]=RS_TDP36K__134__output_3_0 \
    RDATA_B2[1]=RS_TDP36K__134__output_3_1 \
    RDATA_B2[2]=RS_TDP36K__134__output_3_2 \
    RDATA_B2[3]=RS_TDP36K__134__output_3_3 \
    RDATA_B2[4]=RS_TDP36K__134__output_3_4 \
    RDATA_B2[5]=RS_TDP36K__134__output_3_5 \
    RDATA_B2[6]=RS_TDP36K__134__output_3_6 \
    RDATA_B2[7]=RS_TDP36K__134__output_3_7 \
    RDATA_B2[8]=RS_TDP36K__134__output_3_8 \
    RDATA_B2[9]=RS_TDP36K__134__output_3_9 \
    RDATA_B2[10]=RS_TDP36K__134__output_3_10 \
    RDATA_B2[11]=RS_TDP36K__134__output_3_11 \
    RDATA_B2[12]=RS_TDP36K__134__output_3_12 \
    RDATA_B2[13]=RS_TDP36K__134__output_3_13 \
    RDATA_B2[14]=__vpr__unconn4 \
    RDATA_B2[15]=__vpr__unconn5 \
    RDATA_B2[16]=__vpr__unconn6 \
    RDATA_B2[17]=__vpr__unconn7
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param MODE_BITS 011011011011000000101000000000101000000000110110110110000001010000000010100000000

.names lut_doutB[2]_input_0_0 __vpr__unconn8 lut_doutB[2]_input_0_2 __vpr__unconn9 lut_doutB[2]_input_0_4 lut_doutB[2]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.subckt dffre \
    C=dffre__233__clock_0_0 \
    D=dffre__233__input_0_0 \
    E=dffre__233__input_2_0 \
    R=dffre__233__input_1_0 \
    Q=dffre__233__output_0_0

.names __vpr__unconn10 lut_doutB[31]_input_0_1 lut_doutB[31]_input_0_2 __vpr__unconn11 lut_doutB[31]_input_0_4 lut_doutB[31]_output_0_0 
01000 1
01100 1
00101 1
01101 1

.subckt dffre \
    C=dffre__262__clock_0_0 \
    D=dffre__262__input_0_0 \
    E=dffre__262__input_2_0 \
    R=dffre__262__input_1_0 \
    Q=dffre__262__output_0_0

.names lut_doutB[30]_input_0_0 __vpr__unconn12 __vpr__unconn13 lut_doutB[30]_input_0_3 lut_doutB[30]_input_0_4 lut_doutB[30]_output_0_0 
10000 1
10010 1
00011 1
10011 1

.subckt dffre \
    C=dffre__261__clock_0_0 \
    D=dffre__261__input_0_0 \
    E=dffre__261__input_2_0 \
    R=dffre__261__input_1_0 \
    Q=dffre__261__output_0_0

.names lut_doutB[0]_input_0_0 __vpr__unconn14 lut_doutB[0]_input_0_2 __vpr__unconn15 lut_doutB[0]_input_0_4 lut_doutB[0]_output_0_0 
00100 1
10100 1
10001 1
10101 1

.subckt dffre \
    C=dffre__231__clock_0_0 \
    D=dffre__231__input_0_0 \
    E=dffre__231__input_2_0 \
    R=dffre__231__input_1_0 \
    Q=dffre__231__output_0_0

.names __vpr__unconn16 __vpr__unconn17 lut_doutB[4]_input_0_2 lut_doutB[4]_input_0_3 lut_doutB[4]_input_0_4 lut_doutB[4]_output_0_0 
00010 1
00110 1
00101 1
00111 1

.subckt dffre \
    C=dffre__235__clock_0_0 \
    D=dffre__235__input_0_0 \
    E=dffre__235__input_2_0 \
    R=dffre__235__input_1_0 \
    Q=dffre__235__output_0_0

.names lut_doutB[3]_input_0_0 lut_doutB[3]_input_0_1 __vpr__unconn18 __vpr__unconn19 lut_doutB[3]_input_0_4 lut_doutB[3]_output_0_0 
11000 1
00001 1
10001 1
11001 1

.subckt dffre \
    C=dffre__234__clock_0_0 \
    D=dffre__234__input_0_0 \
    E=dffre__234__input_2_0 \
    R=dffre__234__input_1_0 \
    Q=dffre__234__output_0_0

.names lut__132__input_0_0 __vpr__unconn20 __vpr__unconn21 __vpr__unconn22 __vpr__unconn23 lut__132__output_0_0 
00000 1

.subckt dffre \
    C=dffre__263__clock_0_0 \
    D=dffre__263__input_0_0 \
    E=dffre__263__input_2_0 \
    R=dffre__263__input_1_0 \
    Q=dffre__263__output_0_0

.subckt dffre \
    C=dffre__246__clock_0_0 \
    D=dffre__246__input_0_0 \
    E=dffre__246__input_2_0 \
    R=dffre__246__input_1_0 \
    Q=dffre__246__output_0_0

.names __vpr__unconn24 lut_doutB[15]_input_0_1 __vpr__unconn25 lut_doutB[15]_input_0_3 lut_doutB[15]_input_0_4 lut_doutB[15]_output_0_0 
01000 1
01010 1
00011 1
01011 1

.names lut_doutB[8]_input_0_0 lut_doutB[8]_input_0_1 __vpr__unconn26 lut_doutB[8]_input_0_3 __vpr__unconn27 lut_doutB[8]_output_0_0 
10000 1
10010 1
01010 1
11010 1

.subckt dffre \
    C=dffre__239__clock_0_0 \
    D=dffre__239__input_0_0 \
    E=dffre__239__input_2_0 \
    R=dffre__239__input_1_0 \
    Q=dffre__239__output_0_0

.names __vpr__unconn28 lut_doutB[10]_input_0_1 lut_doutB[10]_input_0_2 __vpr__unconn29 lut_doutB[10]_input_0_4 lut_doutB[10]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre__241__clock_0_0 \
    D=dffre__241__input_0_0 \
    E=dffre__241__input_2_0 \
    R=dffre__241__input_1_0 \
    Q=dffre__241__output_0_0

.names lut_doutB[5]_input_0_0 __vpr__unconn30 lut_doutB[5]_input_0_2 lut_doutB[5]_input_0_3 __vpr__unconn31 lut_doutB[5]_output_0_0 
10100 1
00010 1
10010 1
10110 1

.subckt dffre \
    C=dffre__236__clock_0_0 \
    D=dffre__236__input_0_0 \
    E=dffre__236__input_2_0 \
    R=dffre__236__input_1_0 \
    Q=dffre__236__output_0_0

.names __vpr__unconn32 lut_doutB[1]_input_0_1 lut_doutB[1]_input_0_2 __vpr__unconn33 lut_doutB[1]_input_0_4 lut_doutB[1]_output_0_0 
00100 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre__232__clock_0_0 \
    D=dffre__232__input_0_0 \
    E=dffre__232__input_2_0 \
    R=dffre__232__input_1_0 \
    Q=dffre__232__output_0_0

.names lut_doutB[17]_input_0_0 __vpr__unconn34 __vpr__unconn35 lut_doutB[17]_input_0_3 lut_doutB[17]_input_0_4 lut_doutB[17]_output_0_0 
00010 1
10001 1
00011 1
10011 1

.subckt dffre \
    C=dffre__248__clock_0_0 \
    D=dffre__248__input_0_0 \
    E=dffre__248__input_2_0 \
    R=dffre__248__input_1_0 \
    Q=dffre__248__output_0_0

.names lut_doutB[12]_input_0_0 __vpr__unconn36 lut_doutB[12]_input_0_2 __vpr__unconn37 lut_doutB[12]_input_0_4 lut_doutB[12]_output_0_0 
10100 1
00001 1
00101 1
10101 1

.subckt dffre \
    C=dffre__243__clock_0_0 \
    D=dffre__243__input_0_0 \
    E=dffre__243__input_2_0 \
    R=dffre__243__input_1_0 \
    Q=dffre__243__output_0_0

.names __vpr__unconn38 __vpr__unconn39 lut_doutB[7]_input_0_2 lut_doutB[7]_input_0_3 lut_doutB[7]_input_0_4 lut_doutB[7]_output_0_0 
00110 1
00001 1
00011 1
00111 1

.subckt dffre \
    C=dffre__238__clock_0_0 \
    D=dffre__238__input_0_0 \
    E=dffre__238__input_2_0 \
    R=dffre__238__input_1_0 \
    Q=dffre__238__output_0_0

.subckt dffre \
    C=dffre__237__clock_0_0 \
    D=dffre__237__input_0_0 \
    E=dffre__237__input_2_0 \
    R=dffre__237__input_1_0 \
    Q=dffre__237__output_0_0

.names lut_doutB[6]_input_0_0 lut_doutB[6]_input_0_1 __vpr__unconn40 lut_doutB[6]_input_0_3 __vpr__unconn41 lut_doutB[6]_output_0_0 
01000 1
10010 1
01010 1
11010 1

.names __vpr__unconn42 __vpr__unconn43 lut_doutB[19]_input_0_2 lut_doutB[19]_input_0_3 lut_doutB[19]_input_0_4 lut_doutB[19]_output_0_0 
00010 1
00110 1
00101 1
00111 1

.subckt dffre \
    C=dffre__250__clock_0_0 \
    D=dffre__250__input_0_0 \
    E=dffre__250__input_2_0 \
    R=dffre__250__input_1_0 \
    Q=dffre__250__output_0_0

.names __vpr__unconn44 lut_doutB[13]_input_0_1 lut_doutB[13]_input_0_2 __vpr__unconn45 lut_doutB[13]_input_0_4 lut_doutB[13]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre__244__clock_0_0 \
    D=dffre__244__input_0_0 \
    E=dffre__244__input_2_0 \
    R=dffre__244__input_1_0 \
    Q=dffre__244__output_0_0

.names __vpr__unconn46 lut_doutB[9]_input_0_1 __vpr__unconn47 lut_doutB[9]_input_0_3 lut_doutB[9]_input_0_4 lut_doutB[9]_output_0_0 
01000 1
01001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__240__clock_0_0 \
    D=dffre__240__input_0_0 \
    E=dffre__240__input_2_0 \
    R=dffre__240__input_1_0 \
    Q=dffre__240__output_0_0

.names lut_doutB[16]_input_0_0 lut_doutB[16]_input_0_1 __vpr__unconn48 lut_doutB[16]_input_0_3 __vpr__unconn49 lut_doutB[16]_output_0_0 
11000 1
00010 1
10010 1
11010 1

.subckt dffre \
    C=dffre__247__clock_0_0 \
    D=dffre__247__input_0_0 \
    E=dffre__247__input_2_0 \
    R=dffre__247__input_1_0 \
    Q=dffre__247__output_0_0

.names __vpr__unconn50 lut_doutB[11]_input_0_1 lut_doutB[11]_input_0_2 __vpr__unconn51 lut_doutB[11]_input_0_4 lut_doutB[11]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre__242__clock_0_0 \
    D=dffre__242__input_0_0 \
    E=dffre__242__input_2_0 \
    R=dffre__242__input_1_0 \
    Q=dffre__242__output_0_0

.names lut_doutB[22]_input_0_0 __vpr__unconn52 lut_doutB[22]_input_0_2 __vpr__unconn53 lut_doutB[22]_input_0_4 lut_doutB[22]_output_0_0 
10100 1
00001 1
00101 1
10101 1

.subckt dffre \
    C=dffre__253__clock_0_0 \
    D=dffre__253__input_0_0 \
    E=dffre__253__input_2_0 \
    R=dffre__253__input_1_0 \
    Q=dffre__253__output_0_0

.names __vpr__unconn54 lut_doutB[14]_input_0_1 __vpr__unconn55 lut_doutB[14]_input_0_3 lut_doutB[14]_input_0_4 lut_doutB[14]_output_0_0 
01010 1
00001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__245__clock_0_0 \
    D=dffre__245__input_0_0 \
    E=dffre__245__input_2_0 \
    R=dffre__245__input_1_0 \
    Q=dffre__245__output_0_0

.subckt dffre \
    C=dffre__249__clock_0_0 \
    D=dffre__249__input_0_0 \
    E=dffre__249__input_2_0 \
    R=dffre__249__input_1_0 \
    Q=dffre__249__output_0_0

.names lut_doutB[18]_input_0_0 lut_doutB[18]_input_0_1 __vpr__unconn56 __vpr__unconn57 lut_doutB[18]_input_0_4 lut_doutB[18]_output_0_0 
01000 1
10001 1
01001 1
11001 1

.names lut_doutA[4]_input_0_0 lut_doutA[4]_input_0_1 __vpr__unconn58 lut_doutA[4]_input_0_3 __vpr__unconn59 lut_doutA[4]_output_0_0 
10000 1
10010 1
01010 1
11010 1

.subckt dffre \
    C=dffre__170__clock_0_0 \
    D=dffre__170__input_0_0 \
    E=dffre__170__input_2_0 \
    R=dffre__170__input_1_0 \
    Q=dffre__170__output_0_0

.names __vpr__unconn60 lut_doutA[17]_input_0_1 lut_doutA[17]_input_0_2 __vpr__unconn61 lut_doutA[17]_input_0_4 lut_doutA[17]_output_0_0 
01000 1
01001 1
00101 1
01101 1

.subckt dffre \
    C=dffre__183__clock_0_0 \
    D=dffre__183__input_0_0 \
    E=dffre__183__input_2_0 \
    R=dffre__183__input_1_0 \
    Q=dffre__183__output_0_0

.names __vpr__unconn62 __vpr__unconn63 lut__133__input_0_2 __vpr__unconn64 __vpr__unconn65 lut__133__output_0_0 
00000 1

.subckt dffre \
    C=dffre__198__clock_0_0 \
    D=dffre__198__input_0_0 \
    E=dffre__198__input_2_0 \
    R=dffre__198__input_1_0 \
    Q=dffre__198__output_0_0

.names lut_doutA[1]_input_0_0 lut_doutA[1]_input_0_1 __vpr__unconn66 __vpr__unconn67 lut_doutA[1]_input_0_4 lut_doutA[1]_output_0_0 
11000 1
00001 1
10001 1
11001 1

.subckt dffre \
    C=dffre__167__clock_0_0 \
    D=dffre__167__input_0_0 \
    E=dffre__167__input_2_0 \
    R=dffre__167__input_1_0 \
    Q=dffre__167__output_0_0

.names lut_doutA[2]_input_0_0 __vpr__unconn68 lut_doutA[2]_input_0_2 __vpr__unconn69 lut_doutA[2]_input_0_4 lut_doutA[2]_output_0_0 
10000 1
10001 1
00101 1
10101 1

.subckt dffre \
    C=dffre__168__clock_0_0 \
    D=dffre__168__input_0_0 \
    E=dffre__168__input_2_0 \
    R=dffre__168__input_1_0 \
    Q=dffre__168__output_0_0

.names lut_doutA[5]_input_0_0 lut_doutA[5]_input_0_1 __vpr__unconn70 __vpr__unconn71 lut_doutA[5]_input_0_4 lut_doutA[5]_output_0_0 
11000 1
00001 1
10001 1
11001 1

.subckt dffre \
    C=dffre__171__clock_0_0 \
    D=dffre__171__input_0_0 \
    E=dffre__171__input_2_0 \
    R=dffre__171__input_1_0 \
    Q=dffre__171__output_0_0

.names lut_doutA[21]_input_0_0 lut_doutA[21]_input_0_1 lut_doutA[21]_input_0_2 __vpr__unconn72 __vpr__unconn73 lut_doutA[21]_output_0_0 
01000 1
10100 1
01100 1
11100 1

.subckt dffre \
    C=dffre__187__clock_0_0 \
    D=dffre__187__input_0_0 \
    E=dffre__187__input_2_0 \
    R=dffre__187__input_1_0 \
    Q=dffre__187__output_0_0

.subckt dffre \
    C=dffre__169__clock_0_0 \
    D=dffre__169__input_0_0 \
    E=dffre__169__input_2_0 \
    R=dffre__169__input_1_0 \
    Q=dffre__169__output_0_0

.names __vpr__unconn74 __vpr__unconn75 lut_doutA[3]_input_0_2 lut_doutA[3]_input_0_3 lut_doutA[3]_input_0_4 lut_doutA[3]_output_0_0 
00110 1
00001 1
00101 1
00111 1

.names lut_doutA[11]_input_0_0 __vpr__unconn76 lut_doutA[11]_input_0_2 __vpr__unconn77 lut_doutA[11]_input_0_4 lut_doutA[11]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.subckt dffre \
    C=dffre__177__clock_0_0 \
    D=dffre__177__input_0_0 \
    E=dffre__177__input_2_0 \
    R=dffre__177__input_1_0 \
    Q=dffre__177__output_0_0

.names __vpr__unconn78 lut_doutA[0]_input_0_1 lut_doutA[0]_input_0_2 lut_doutA[0]_input_0_3 __vpr__unconn79 lut_doutA[0]_output_0_0 
01000 1
01100 1
00110 1
01110 1

.subckt dffre \
    C=dffre__166__clock_0_0 \
    D=dffre__166__input_0_0 \
    E=dffre__166__input_2_0 \
    R=dffre__166__input_1_0 \
    Q=dffre__166__output_0_0

.names lut_doutA[6]_input_0_0 __vpr__unconn80 lut_doutA[6]_input_0_2 lut_doutA[6]_input_0_3 __vpr__unconn81 lut_doutA[6]_output_0_0 
10000 1
10100 1
00110 1
10110 1

.subckt dffre \
    C=dffre__172__clock_0_0 \
    D=dffre__172__input_0_0 \
    E=dffre__172__input_2_0 \
    R=dffre__172__input_1_0 \
    Q=dffre__172__output_0_0

.names __vpr__unconn82 lut_doutA[8]_input_0_1 lut_doutA[8]_input_0_2 lut_doutA[8]_input_0_3 __vpr__unconn83 lut_doutA[8]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre__174__clock_0_0 \
    D=dffre__174__input_0_0 \
    E=dffre__174__input_2_0 \
    R=dffre__174__input_1_0 \
    Q=dffre__174__output_0_0

.names __vpr__unconn84 lut_doutA[7]_input_0_1 __vpr__unconn85 lut_doutA[7]_input_0_3 lut_doutA[7]_input_0_4 lut_doutA[7]_output_0_0 
00010 1
01001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__173__clock_0_0 \
    D=dffre__173__input_0_0 \
    E=dffre__173__input_2_0 \
    R=dffre__173__input_1_0 \
    Q=dffre__173__output_0_0

.names lut_doutA[12]_input_0_0 __vpr__unconn86 lut_doutA[12]_input_0_2 __vpr__unconn87 lut_doutA[12]_input_0_4 lut_doutA[12]_output_0_0 
10100 1
00001 1
10001 1
10101 1

.subckt dffre \
    C=dffre__178__clock_0_0 \
    D=dffre__178__input_0_0 \
    E=dffre__178__input_2_0 \
    R=dffre__178__input_1_0 \
    Q=dffre__178__output_0_0

.names __vpr__unconn88 lut_doutA[9]_input_0_1 __vpr__unconn89 lut_doutA[9]_input_0_3 lut_doutA[9]_input_0_4 lut_doutA[9]_output_0_0 
01010 1
00001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__175__clock_0_0 \
    D=dffre__175__input_0_0 \
    E=dffre__175__input_2_0 \
    R=dffre__175__input_1_0 \
    Q=dffre__175__output_0_0

.subckt dffre \
    C=dffre__176__clock_0_0 \
    D=dffre__176__input_0_0 \
    E=dffre__176__input_2_0 \
    R=dffre__176__input_1_0 \
    Q=dffre__176__output_0_0

.names lut_doutA[10]_input_0_0 lut_doutA[10]_input_0_1 __vpr__unconn90 lut_doutA[10]_input_0_3 __vpr__unconn91 lut_doutA[10]_output_0_0 
01000 1
10010 1
01010 1
11010 1

.names lut_doutA[19]_input_0_0 __vpr__unconn92 lut_doutA[19]_input_0_2 __vpr__unconn93 lut_doutA[19]_input_0_4 lut_doutA[19]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.subckt dffre \
    C=dffre__185__clock_0_0 \
    D=dffre__185__input_0_0 \
    E=dffre__185__input_2_0 \
    R=dffre__185__input_1_0 \
    Q=dffre__185__output_0_0

.names __vpr__unconn94 lut_doutA[16]_input_0_1 lut_doutA[16]_input_0_2 lut_doutA[16]_input_0_3 __vpr__unconn95 lut_doutA[16]_output_0_0 
01000 1
01100 1
00110 1
01110 1

.subckt dffre \
    C=dffre__182__clock_0_0 \
    D=dffre__182__input_0_0 \
    E=dffre__182__input_2_0 \
    R=dffre__182__input_1_0 \
    Q=dffre__182__output_0_0

.names lut_doutA[13]_input_0_0 __vpr__unconn96 lut_doutA[13]_input_0_2 lut_doutA[13]_input_0_3 __vpr__unconn97 lut_doutA[13]_output_0_0 
10000 1
10100 1
00110 1
10110 1

.subckt dffre \
    C=dffre__179__clock_0_0 \
    D=dffre__179__input_0_0 \
    E=dffre__179__input_2_0 \
    R=dffre__179__input_1_0 \
    Q=dffre__179__output_0_0

.names __vpr__unconn98 lut_doutA[15]_input_0_1 lut_doutA[15]_input_0_2 lut_doutA[15]_input_0_3 __vpr__unconn99 lut_doutA[15]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre__181__clock_0_0 \
    D=dffre__181__input_0_0 \
    E=dffre__181__input_2_0 \
    R=dffre__181__input_1_0 \
    Q=dffre__181__output_0_0

.names __vpr__unconn100 lut_doutA[14]_input_0_1 __vpr__unconn101 lut_doutA[14]_input_0_3 lut_doutA[14]_input_0_4 lut_doutA[14]_output_0_0 
00010 1
01001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__180__clock_0_0 \
    D=dffre__180__input_0_0 \
    E=dffre__180__input_2_0 \
    R=dffre__180__input_1_0 \
    Q=dffre__180__output_0_0

.names lut_doutA[24]_input_0_0 __vpr__unconn102 lut_doutA[24]_input_0_2 __vpr__unconn103 lut_doutA[24]_input_0_4 lut_doutA[24]_output_0_0 
10100 1
00001 1
10001 1
10101 1

.subckt dffre \
    C=dffre__190__clock_0_0 \
    D=dffre__190__input_0_0 \
    E=dffre__190__input_2_0 \
    R=dffre__190__input_1_0 \
    Q=dffre__190__output_0_0

.names __vpr__unconn104 lut_doutA[22]_input_0_1 __vpr__unconn105 lut_doutA[22]_input_0_3 lut_doutA[22]_input_0_4 lut_doutA[22]_output_0_0 
01010 1
00001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__188__clock_0_0 \
    D=dffre__188__input_0_0 \
    E=dffre__188__input_2_0 \
    R=dffre__188__input_1_0 \
    Q=dffre__188__output_0_0

.subckt dffre \
    C=dffre__186__clock_0_0 \
    D=dffre__186__input_0_0 \
    E=dffre__186__input_2_0 \
    R=dffre__186__input_1_0 \
    Q=dffre__186__output_0_0

.names lut_doutA[20]_input_0_0 lut_doutA[20]_input_0_1 __vpr__unconn106 lut_doutA[20]_input_0_3 __vpr__unconn107 lut_doutA[20]_output_0_0 
01000 1
10010 1
01010 1
11010 1

.names lut_doutA[28]_input_0_0 __vpr__unconn108 lut_doutA[28]_input_0_2 __vpr__unconn109 lut_doutA[28]_input_0_4 lut_doutA[28]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.subckt dffre \
    C=dffre__194__clock_0_0 \
    D=dffre__194__input_0_0 \
    E=dffre__194__input_2_0 \
    R=dffre__194__input_1_0 \
    Q=dffre__194__output_0_0

.names __vpr__unconn110 lut_doutA[29]_input_0_1 lut_doutA[29]_input_0_2 lut_doutA[29]_input_0_3 __vpr__unconn111 lut_doutA[29]_output_0_0 
01000 1
01100 1
00110 1
01110 1

.subckt dffre \
    C=dffre__195__clock_0_0 \
    D=dffre__195__input_0_0 \
    E=dffre__195__input_2_0 \
    R=dffre__195__input_1_0 \
    Q=dffre__195__output_0_0

.names lut_doutA[18]_input_0_0 __vpr__unconn112 lut_doutA[18]_input_0_2 lut_doutA[18]_input_0_3 __vpr__unconn113 lut_doutA[18]_output_0_0 
10000 1
10100 1
00110 1
10110 1

.subckt dffre \
    C=dffre__184__clock_0_0 \
    D=dffre__184__input_0_0 \
    E=dffre__184__input_2_0 \
    R=dffre__184__input_1_0 \
    Q=dffre__184__output_0_0

.names __vpr__unconn114 lut_doutA[25]_input_0_1 lut_doutA[25]_input_0_2 lut_doutA[25]_input_0_3 __vpr__unconn115 lut_doutA[25]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre__191__clock_0_0 \
    D=dffre__191__input_0_0 \
    E=dffre__191__input_2_0 \
    R=dffre__191__input_1_0 \
    Q=dffre__191__output_0_0

.names __vpr__unconn116 lut_doutA[26]_input_0_1 __vpr__unconn117 lut_doutA[26]_input_0_3 lut_doutA[26]_input_0_4 lut_doutA[26]_output_0_0 
00010 1
01001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__192__clock_0_0 \
    D=dffre__192__input_0_0 \
    E=dffre__192__input_2_0 \
    R=dffre__192__input_1_0 \
    Q=dffre__192__output_0_0

.names lut_doutA[23]_input_0_0 __vpr__unconn118 lut_doutA[23]_input_0_2 __vpr__unconn119 lut_doutA[23]_input_0_4 lut_doutA[23]_output_0_0 
10100 1
00001 1
10001 1
10101 1

.subckt dffre \
    C=dffre__189__clock_0_0 \
    D=dffre__189__input_0_0 \
    E=dffre__189__input_2_0 \
    R=dffre__189__input_1_0 \
    Q=dffre__189__output_0_0

.names __vpr__unconn120 lut_doutA[27]_input_0_1 __vpr__unconn121 lut_doutA[27]_input_0_3 lut_doutA[27]_input_0_4 lut_doutA[27]_output_0_0 
01010 1
00001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__193__clock_0_0 \
    D=dffre__193__input_0_0 \
    E=dffre__193__input_2_0 \
    R=dffre__193__input_1_0 \
    Q=dffre__193__output_0_0

.subckt dffre \
    C=dffre__196__clock_0_0 \
    D=dffre__196__input_0_0 \
    E=dffre__196__input_2_0 \
    R=dffre__196__input_1_0 \
    Q=dffre__196__output_0_0

.names lut_doutA[30]_input_0_0 lut_doutA[30]_input_0_1 __vpr__unconn122 lut_doutA[30]_input_0_3 __vpr__unconn123 lut_doutA[30]_output_0_0 
01000 1
10010 1
01010 1
11010 1

.names lut_doutB[27]_input_0_0 __vpr__unconn124 lut_doutB[27]_input_0_2 __vpr__unconn125 lut_doutB[27]_input_0_4 lut_doutB[27]_output_0_0 
10000 1
10100 1
00101 1
10101 1

.subckt dffre \
    C=dffre__258__clock_0_0 \
    D=dffre__258__input_0_0 \
    E=dffre__258__input_2_0 \
    R=dffre__258__input_1_0 \
    Q=dffre__258__output_0_0

.names __vpr__unconn126 lut_doutB[26]_input_0_1 lut_doutB[26]_input_0_2 lut_doutB[26]_input_0_3 __vpr__unconn127 lut_doutB[26]_output_0_0 
01000 1
01100 1
00110 1
01110 1

.subckt dffre \
    C=dffre__257__clock_0_0 \
    D=dffre__257__input_0_0 \
    E=dffre__257__input_2_0 \
    R=dffre__257__input_1_0 \
    Q=dffre__257__output_0_0

.names lut_doutB[20]_input_0_0 __vpr__unconn128 lut_doutB[20]_input_0_2 lut_doutB[20]_input_0_3 __vpr__unconn129 lut_doutB[20]_output_0_0 
10000 1
10100 1
00110 1
10110 1

.subckt dffre \
    C=dffre__251__clock_0_0 \
    D=dffre__251__input_0_0 \
    E=dffre__251__input_2_0 \
    R=dffre__251__input_1_0 \
    Q=dffre__251__output_0_0

.names __vpr__unconn130 lut_doutB[23]_input_0_1 lut_doutB[23]_input_0_2 lut_doutB[23]_input_0_3 __vpr__unconn131 lut_doutB[23]_output_0_0 
00100 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre__254__clock_0_0 \
    D=dffre__254__input_0_0 \
    E=dffre__254__input_2_0 \
    R=dffre__254__input_1_0 \
    Q=dffre__254__output_0_0

.names __vpr__unconn132 lut_doutB[24]_input_0_1 __vpr__unconn133 lut_doutB[24]_input_0_3 lut_doutB[24]_input_0_4 lut_doutB[24]_output_0_0 
00010 1
01001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__255__clock_0_0 \
    D=dffre__255__input_0_0 \
    E=dffre__255__input_2_0 \
    R=dffre__255__input_1_0 \
    Q=dffre__255__output_0_0

.names lut_doutB[21]_input_0_0 __vpr__unconn134 lut_doutB[21]_input_0_2 __vpr__unconn135 lut_doutB[21]_input_0_4 lut_doutB[21]_output_0_0 
10100 1
00001 1
10001 1
10101 1

.subckt dffre \
    C=dffre__252__clock_0_0 \
    D=dffre__252__input_0_0 \
    E=dffre__252__input_2_0 \
    R=dffre__252__input_1_0 \
    Q=dffre__252__output_0_0

.names __vpr__unconn136 lut_doutB[29]_input_0_1 __vpr__unconn137 lut_doutB[29]_input_0_3 lut_doutB[29]_input_0_4 lut_doutB[29]_output_0_0 
01010 1
00001 1
00011 1
01011 1

.subckt dffre \
    C=dffre__260__clock_0_0 \
    D=dffre__260__input_0_0 \
    E=dffre__260__input_2_0 \
    R=dffre__260__input_1_0 \
    Q=dffre__260__output_0_0

.subckt dffre \
    C=dffre__256__clock_0_0 \
    D=dffre__256__input_0_0 \
    E=dffre__256__input_2_0 \
    R=dffre__256__input_1_0 \
    Q=dffre__256__output_0_0

.names lut_doutB[25]_input_0_0 lut_doutB[25]_input_0_1 __vpr__unconn138 lut_doutB[25]_input_0_3 __vpr__unconn139 lut_doutB[25]_output_0_0 
01000 1
10010 1
01010 1
11010 1

.names __vpr__unconn140 lut_doutA[31]_input_0_1 lut_doutA[31]_input_0_2 lut_doutA[31]_input_0_3 __vpr__unconn141 lut_doutA[31]_output_0_0 
01000 1
01010 1
00110 1
01110 1

.subckt dffre \
    C=dffre__197__clock_0_0 \
    D=dffre__197__input_0_0 \
    E=dffre__197__input_2_0 \
    R=dffre__197__input_1_0 \
    Q=dffre__197__output_0_0

.names lut_doutB[28]_input_0_0 __vpr__unconn142 __vpr__unconn143 lut_doutB[28]_input_0_3 lut_doutB[28]_input_0_4 lut_doutB[28]_output_0_0 
00010 1
10010 1
10001 1
10011 1

.names __vpr__unconn144 __vpr__unconn145 __vpr__unconn146 __vpr__unconn147 __vpr__unconn148 lut_$undef_output_0_0 
----- 0

.names __vpr__unconn149 __vpr__unconn150 __vpr__unconn151 __vpr__unconn152 __vpr__unconn153 lut_$false_output_0_0 
----- 0

.names __vpr__unconn154 __vpr__unconn155 __vpr__unconn156 __vpr__unconn157 __vpr__unconn158 lut_$true_output_0_0 
00000 1

.subckt dffre \
    C=dffre__259__clock_0_0 \
    D=dffre__259__input_0_0 \
    E=dffre__259__input_2_0 \
    R=dffre__259__input_1_0 \
    Q=dffre__259__output_0_0


.end
