Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/project12th/testsystem_isim_beh.exe -prj D:/project12th/testsystem_beh.prj work.testsystem 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/project12th/Pack.vhd" into library work
Parsing VHDL file "D:/project12th/MUX8X1_v8.vhd" into library work
Parsing VHDL file "D:/project12th/MUX4X1_v8.vhd" into library work
Parsing VHDL file "D:/project12th/Encoder4X2.vhd" into library work
Parsing VHDL file "D:/project12th/DEC3X8.vhd" into library work
Parsing VHDL file "D:/project12th/DEC2X4.vhd" into library work
Parsing VHDL file "D:/project12th/REG.vhd" into library work
Parsing VHDL file "D:/project12th/MEM.vhd" into library work
Parsing VHDL file "D:/project12th/Encoder8X3.vhd" into library work
Parsing VHDL file "D:/project12th/Counter4.vhd" into library work
Parsing VHDL file "D:/project12th/Control_Unit.vhd" into library work
Parsing VHDL file "D:/project12th/COM_BUS.vhd" into library work
Parsing VHDL file "D:/project12th/ALU.vhd" into library work
Parsing VHDL file "D:/project12th/system.vhd" into library work
Parsing VHDL file "D:/project12th/testsystem.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package pack
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity REG [\REG(8)\]
Compiling architecture behavioral of entity MEM [mem_default]
Compiling architecture count_arch of entity Counter4 [counter4_default]
Compiling architecture behavioral of entity DEC3X8 [dec3x8_default]
Compiling architecture behavioral of entity DEC2X4 [dec2x4_default]
Compiling architecture behavioral of entity Control_Unit [control_unit_default]
Compiling architecture bhv of entity Encoder4X2 [encoder4x2_default]
Compiling architecture behavioral of entity MUX4X1_v8 [mux4x1_v8_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture encode of entity Encoder8x3 [encoder8x3_default]
Compiling architecture behavioral of entity MUX8X1_v8 [mux8x1_v8_default]
Compiling architecture behavioral of entity COM_BUS [com_bus_default]
Compiling architecture behavioral of entity system [system_default]
Compiling architecture behavior of entity testsystem
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 32 VHDL Units
Built simulation executable D:/project12th/testsystem_isim_beh.exe
Fuse Memory Usage: 35048 KB
Fuse CPU Usage: 1515 ms
