#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Feb 05 14:59:54 2016
# Process ID: 7844
# Log file: C:/Users/Ian/Documents/GitHub/project_tubii_7020/vivado.log
# Journal file: C:/Users/Ian/Documents/GitHub/project_tubii_7020\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {C:\Users\Ian\Documents\GitHub\project_tubii_7020\project_tubii_7020.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Ian/project_tubii_7020' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_readShift_0_0/system_readShift_0_0.upgrade_log', nor could it be found using path 'C:/Users/Ian/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_readShift_0_0/system_readShift_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/oneshot_pulse_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/fifo_readout_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/counter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/ShiftRegs_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/countDisplay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/check_gtid_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/readShift_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/dataready_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/GTPoll_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/muxerInput_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/loadShift_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/comboTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/testFIFO_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/tubiiFIFO_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/nothing_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/masterOut_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/testmaster_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/testPulser_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/triggerOut_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/clockLogic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/triggerSplit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/testDelay_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/prescaleTrigger_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ian/Documents/GitHub/project_tubii_7020/burstTrigger_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2013.4/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 971.367 ; gain = 200.004
open_bd_design {C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:user:clockLogic:1.0 - clockLogic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - xlconstant_1
Adding component instance block -- xilinx.com:user:testDelay:1.0 - genericDelay
Adding component instance block -- xilinx.com:user:testDelay:1.0 - gtDelay
Adding component instance block -- xilinx.com:user:testDelay:1.0 - smellieDelay
Adding component instance block -- xilinx.com:user:testDelay:1.0 - tellieDelay
Adding component instance block -- xilinx.com:ip:fifo_generator:11.0 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:11.0-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - xlconstant_0
Adding component instance block -- xilinx.com:user:fifo_readout:1.0 - fifo_readout_0
Adding component instance block -- xilinx.com:user:testPulser:1.0 - MZ_Happy
Adding component instance block -- xilinx.com:user:testPulser:1.0 - genericPulser
Adding component instance block -- xilinx.com:user:testPulser:1.0 - smelliePulser
Adding component instance block -- xilinx.com:user:testPulser:1.0 - telliePulser
Adding component instance block -- xilinx.com:user:counter:1.0 - counter_0
Adding component instance block -- xilinx.com:user:triggerOut:1.0 - triggerOut_0
Adding component instance block -- xilinx.com:user:triggerCombine:1.0 - triggerSplit_0
Adding component instance block -- xilinx.com:user:comboTrigger:1.0 - comboTrigger_0
Adding component instance block -- xilinx.com:user:prescaleTrigger:1.0 - prescaleTrigger_0
Adding component instance block -- xilinx.com:user:burstTrigger:1.0 - burstTrigger_0
Adding component instance block -- xilinx.com:user:countDisplay:1.0 - countDisplay_0
Adding component instance block -- xilinx.com:user:ShiftRegs:1.0 - ShiftRegs_0
Adding component instance block -- xilinx.com:user:oneshot_pulse:1.0 - oneshot_pulse_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1140.906 ; gain = 131.641
reset_run synth_1
launch_runs impl_1
VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : <C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_triggerSplit_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /triggerSplit_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_triggerOut_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /triggerOut_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_comboTrigger_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /comboTrigger_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_burstTrigger_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /burstTrigger_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_prescaleTrigger_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /prescaleTrigger_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_countDisplay_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /countDisplay_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_clockLogic_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clockLogic_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_testDelay_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /genericDelay .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_testDelay_2_5'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /tellieDelay .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_testDelay_3_6'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /smellieDelay .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_testPulser_0_7'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /MZ_Happy .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_testDelay_0_7'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /gtDelay .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xlconstant_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_ShiftRegs_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ShiftRegs_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_testPulser_0_9'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /genericPulser .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_testPulser_0_10'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /telliePulser .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_testPulser_1_11'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /smelliePulser .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_fifo_generator_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fifo_generator_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_fifo_readout_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fifo_readout_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xlconstant_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_counter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /counter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_oneshot_pulse_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /oneshot_pulse_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_tier2_xbar_0_956'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_tier2_xbar_0_956' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_tier2_xbar_1_957'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_tier2_xbar_1_957' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_tier2_xbar_2_958'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_tier2_xbar_2_958' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_2 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_273'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_273' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m14_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_274'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_274' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m16_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_275'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_275' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m17_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_276'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_cc_276' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m19_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_344'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_344' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /triggerSplit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /triggerOut_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /comboTrigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /burstTrigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /prescaleTrigger_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /countDisplay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /clockLogic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /genericDelay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /tellieDelay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /smellieDelay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /MZ_Happy .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /gtDelay .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /ShiftRegs_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /genericPulser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /telliePulser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /smelliePulser .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /fifo_readout_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /oneshot_pulse_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m14_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m16_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m17_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/m19_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_interconnect_0/s00_couplers/auto_pc .
[Fri Feb 05 15:05:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/synth_1/runme.log
[Fri Feb 05 15:05:11 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 1197.293 ; gain = 56.387
open_run impl_1
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/.Xil/Vivado-7844-Ian-Penn/dcp/system_wrapper.xdc]
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/.Xil/Vivado-7844-Ian-Penn/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1890.223 ; gain = 11.660
Restoring placement.
Restored 3634 out of 3634 XDEF sites from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 96 instances

open_run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2141.184 ; gain = 895.520
launch_runs impl_1 -to_step write_bitstream
[Fri Feb 05 15:22:44 2016] Launched impl_1...
Run output will be captured here: C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/runme.log
export_hardware [get_files C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper_bd.bmm
Exporting to file C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file 'C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:26 ; elapsed = 00:01:15 . Memory (MB): peak = 2211.344 ; gain = 25.691
export_hardware [get_files C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper_bd.bmm
Exporting to file C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file 'C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2213.691 ; gain = 2.348
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 05 15:28:52 2016...
