Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator/ddr4_qsys/ddr4_qsys --family="Arria 10" --part=10AX066K3F40E2SG
Info: ddr4_qsys.emif_0.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
Info: ddr4_qsys.emif_0.arch: The interface will have reduced Read Capture timing margin due to Periodic OCT re-calibration being disabled.
Info: ddr4_qsys.emif_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Warning: ddr4_qsys.emif_0.arch: Interface requires running the memory controller at an internal clock rate of 600.0 MHz, but the selected device can only support up to 534 MHz.  Either reduce the speed of the memory interface, or select a faster device speed grade.
Info: ddr4_qsys.emif_0.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
Info: ddr4_qsys.emif_0.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ddr4_qsys.emif_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1200.0
Info: ddr4_qsys.emif_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: ddr4_qsys: "Transforming system: ddr4_qsys"
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: ddr4_qsys: "Naming system components in system: ddr4_qsys"
Info: ddr4_qsys: "Processing generation queue"
Info: ddr4_qsys: "Generating: ddr4_qsys"
Info: ddr4_qsys: "Generating: ddr4_qsys_altera_emif_181_yfx3roi"
Info: ddr4_qsys: "Generating: ddr4_qsys_altera_emif_arch_nf_181_shtwzja"
Info: ddr4_qsys: "Generating: ddr4_qsys_altera_emif_cal_slave_nf_181_34trbdq"
Info: ddr4_qsys: "Generating: ddr4_qsys_altera_avalon_mm_bridge_181_osihcfi"
Info: ddr4_qsys: "Generating: ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy"
Info: ioaux_soft_ram: Starting RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'
Info: ioaux_soft_ram:   Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy --dir=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8525_6830219117356750328.dir/0004_ioaux_soft_ram_gen//ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'ddr4_qsys_altera_avalon_onchip_memory2_181_zh7hrqy'
Info: ddr4_qsys: "Generating: ddr4_qsys_altera_mm_interconnect_181_p7jgxoq"
Info: ddr4_qsys: "Generating: altera_reset_controller"
Info: ddr4_qsys: "Generating: ddr4_qsys_altera_merlin_master_translator_181_mhudjri"
Info: ddr4_qsys: "Generating: ddr4_qsys_altera_merlin_slave_translator_181_5aswt6a"
Info: ddr4_qsys: Done "ddr4_qsys" with 10 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
