

================================================================
== Vivado HLS Report for 'Loop_memset_AB_proc8'
================================================================
* Date:           Wed Oct 19 04:02:43 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      207| 1.900 us | 2.070 us |  190|  207|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_AB   |       19|       19|         5|          -|          -|     4|    no    |
        | + memset_AB  |        3|        3|         1|          -|          -|     4|    no    |
        |- loadA       |       16|       16|         3|          2|          1|     8|    yes   |
        |- partialsum  |      168|      168|        21|          -|          -|     8|    no    |
        | + ps_i_ps_j  |       18|       18|         4|          1|          1|    16|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      3|       0|    261|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     21|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    317|    -|
|Register         |        0|      -|     427|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      3|     427|    631|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |blockmatmul_mux_4cud_U1  |blockmatmul_mux_4cud  |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  21|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |Loop_memset_AB_prbkb  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_530_p2                |     *    |      3|  0|  20|          32|          32|
    |AB_d1                             |     +    |      0|  0|  39|          32|          32|
    |add_ln25_fu_430_p2                |     +    |      0|  0|  15|           5|           1|
    |add_ln28_1_fu_476_p2              |     +    |      0|  0|  15|           7|           7|
    |add_ln28_2_fu_510_p2              |     +    |      0|  0|  15|           6|           6|
    |add_ln7_1_fu_308_p2               |     +    |      0|  0|  10|           2|           1|
    |add_ln7_fu_289_p2                 |     +    |      0|  0|  10|           2|           1|
    |i_1_fu_436_p2                     |     +    |      0|  0|  12|           1|           3|
    |i_fu_335_p2                       |     +    |      0|  0|  13|           4|           1|
    |j_fu_490_p2                       |     +    |      0|  0|  12|           1|           3|
    |k_fu_398_p2                       |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op49          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op82          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_329_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln22_fu_392_p2               |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln25_fu_424_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln26_fu_442_p2               |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln7_1_fu_320_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln7_fu_314_p2                |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_456_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln28_fu_448_p3             |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln17_fu_364_p2                |    xor   |      0|  0|   5|           4|           5|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      3|  0| 261|         132|         132|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |AB_address0                    |  15|          3|    4|         12|
    |A_address0                     |  21|          4|    5|         20|
    |A_address1                     |  15|          3|    5|         15|
    |A_d0                           |  15|          3|   32|         96|
    |A_d1                           |  15|          3|   32|         96|
    |Arows_V_a_0_blk_n              |   9|          2|    1|          2|
    |Arows_V_a_1_blk_n              |   9|          2|    1|          2|
    |Arows_V_a_2_blk_n              |   9|          2|    1|          2|
    |Arows_V_a_3_blk_n              |   9|          2|    1|          2|
    |Bcols_V_a_0_blk_n              |   9|          2|    1|          2|
    |Bcols_V_a_1_blk_n              |   9|          2|    1|          2|
    |Bcols_V_a_2_blk_n              |   9|          2|    1|          2|
    |Bcols_V_a_3_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm                      |  47|         10|    1|         10|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3        |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_271_p4  |   9|          2|    3|          6|
    |ap_phi_mux_i_0_phi_fu_237_p4   |   9|          2|    4|          8|
    |i1_0_reg_267                   |   9|          2|    3|          6|
    |i_0_reg_233                    |   9|          2|    4|          8|
    |indvar_flatten_reg_256         |   9|          2|    5|         10|
    |j2_0_reg_278                   |   9|          2|    3|          6|
    |k_0_reg_245                    |   9|          2|    4|          8|
    |phi_ln7_1_reg_222              |   9|          2|    2|          4|
    |phi_ln7_reg_210                |   9|          2|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 317|         68|  121|        333|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |AB_addr_2_reg_660                |   4|   0|    4|          0|
    |AB_addr_2_reg_660_pp1_iter2_reg  |   4|   0|    4|          0|
    |A_load_reg_666                   |  32|   0|   32|          0|
    |add_ln7_reg_545                  |   2|   0|    2|          0|
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |i1_0_reg_267                     |   3|   0|    3|          0|
    |i_0_reg_233                      |   4|   0|    4|          0|
    |i_reg_571                        |   4|   0|    4|          0|
    |icmp_ln13_reg_567                |   1|   0|    1|          0|
    |icmp_ln25_reg_625                |   1|   0|    1|          0|
    |indvar_flatten_reg_256           |   5|   0|    5|          0|
    |j2_0_reg_278                     |   3|   0|    3|          0|
    |k_0_reg_245                      |   4|   0|    4|          0|
    |k_reg_595                        |   4|   0|    4|          0|
    |mul_ln28_reg_676                 |  32|   0|   32|          0|
    |phi_ln7_1_reg_222                |   2|   0|    2|          0|
    |phi_ln7_reg_210                  |   2|   0|    2|          0|
    |select_ln28_1_reg_639            |   3|   0|    3|          0|
    |select_ln28_reg_634              |   3|   0|    3|          0|
    |tmp_2_reg_671                    |  32|   0|   32|          0|
    |tmp_a_1_05_reg_600               |  32|   0|   32|          0|
    |tmp_a_1_16_reg_605               |  32|   0|   32|          0|
    |tmp_a_1_27_reg_610               |  32|   0|   32|          0|
    |tmp_a_1_38_reg_615               |  32|   0|   32|          0|
    |tmp_a_23_reg_576                 |  32|   0|   32|          0|
    |tmp_a_34_reg_581                 |  32|   0|   32|          0|
    |trunc_ln28_reg_650               |   2|   0|    2|          0|
    |xor_ln17_reg_586                 |   4|   0|    4|          0|
    |zext_ln25_reg_620                |   4|   0|    7|          3|
    |icmp_ln25_reg_625                |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 427|  32|  367|          3|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_memset_AB_proc8 | return value |
|AB_address0          | out |    4|  ap_memory |          AB          |     array    |
|AB_ce0               | out |    1|  ap_memory |          AB          |     array    |
|AB_we0               | out |    1|  ap_memory |          AB          |     array    |
|AB_d0                | out |   32|  ap_memory |          AB          |     array    |
|AB_q0                |  in |   32|  ap_memory |          AB          |     array    |
|AB_address1          | out |    4|  ap_memory |          AB          |     array    |
|AB_ce1               | out |    1|  ap_memory |          AB          |     array    |
|AB_we1               | out |    1|  ap_memory |          AB          |     array    |
|AB_d1                | out |   32|  ap_memory |          AB          |     array    |
|it                   |  in |   32|   ap_none  |          it          |    scalar    |
|Arows_V_a_0_dout     |  in |   32|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_0_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_0_read     | out |    1|   ap_fifo  |      Arows_V_a_0     |    pointer   |
|Arows_V_a_1_dout     |  in |   32|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_1_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_1_read     | out |    1|   ap_fifo  |      Arows_V_a_1     |    pointer   |
|Arows_V_a_2_dout     |  in |   32|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_2_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_2_read     | out |    1|   ap_fifo  |      Arows_V_a_2     |    pointer   |
|Arows_V_a_3_dout     |  in |   32|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Arows_V_a_3_empty_n  |  in |    1|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Arows_V_a_3_read     | out |    1|   ap_fifo  |      Arows_V_a_3     |    pointer   |
|Bcols_V_a_0_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_0_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_0_read     | out |    1|   ap_fifo  |      Bcols_V_a_0     |    pointer   |
|Bcols_V_a_1_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_1_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_1_read     | out |    1|   ap_fifo  |      Bcols_V_a_1     |    pointer   |
|Bcols_V_a_2_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_2_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_2_read     | out |    1|   ap_fifo  |      Bcols_V_a_2     |    pointer   |
|Bcols_V_a_3_dout     |  in |   32|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|Bcols_V_a_3_empty_n  |  in |    1|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
|Bcols_V_a_3_read     | out |    1|   ap_fifo  |      Bcols_V_a_3     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

