Warning (10268): Verilog HDL information at dec416.sv(9): always construct contains both blocking and non-blocking assignments File: C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/Digital-Logic-CSC244/Lab 3 - CBB - 7 Seg Display/L3 SV Files Struct/dec416.sv Line: 9
