

================================================================
== Vitis HLS Report for 'fpadd503_60_6167_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Tue May 20 14:30:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |       18|       18|         4|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_134 = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 7 'alloca' 'i_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln21_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln21"   --->   Operation 8 'read' 'sext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_1_offset"   --->   Operation 9 'read' 'c_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_0_offset"   --->   Operation 10 'read' 'c_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.99ns)   --->   "%sext_ln21_cast = select i1 %sext_ln21_read, i64 18446744073709551615, i64 0"   --->   Operation 11 'select' 'sext_ln21_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i_134" [src/generic/fp_generic.c:20]   --->   Operation 12 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc54"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = load i4 %i_134" [src/generic/fp_generic.c:34]   --->   Operation 14 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln34 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:34]   --->   Operation 15 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc54.split, void %for.end56.exitStub" [src/generic/fp_generic.c:34]   --->   Operation 16 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i4 %i" [src/generic/fp_generic.c:34]   --->   Operation 17 'trunc' 'trunc_ln34_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln20_4 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [src/generic/fp_generic.c:20]   --->   Operation 18 'partselect' 'lshr_ln20_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %c_0_offset_read, i2 %lshr_ln20_4" [src/generic/fp_generic.c:35]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp_s" [src/generic/fp_generic.c:35]   --->   Operation 20 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln35" [src/generic/fp_generic.c:35]   --->   Operation 21 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_515 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %c_1_offset_read, i2 %lshr_ln20_4" [src/generic/fp_generic.c:35]   --->   Operation 22 'bitconcatenate' 'tmp_515' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i3 %tmp_515" [src/generic/fp_generic.c:35]   --->   Operation 23 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln35_11" [src/generic/fp_generic.c:35]   --->   Operation 24 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:35]   --->   Operation 25 'load' 'c_0_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:35]   --->   Operation 26 'load' 'c_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i3 %trunc_ln34_2" [src/generic/fp_generic.c:35]   --->   Operation 27 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p503x2_1_addr = getelementptr i64 %p503x2_1, i32 0, i32 %zext_ln35_10" [src/generic/fp_generic.c:35]   --->   Operation 28 'getelementptr' 'p503x2_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:35]   --->   Operation 29 'load' 'p503x2_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln34 = add i4 %i, i4 1" [src/generic/fp_generic.c:34]   --->   Operation 30 'add' 'add_ln34' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i" [src/generic/fp_generic.c:34]   --->   Operation 31 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:35]   --->   Operation 32 'load' 'c_0_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:35]   --->   Operation 33 'load' 'c_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (1.48ns)   --->   "%select_ln35 = select i1 %trunc_ln34, i64 %c_1_load, i64 %c_0_load" [src/generic/fp_generic.c:35]   --->   Operation 34 'select' 'select_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503x2_1_load = load i3 %p503x2_1_addr" [src/generic/fp_generic.c:35]   --->   Operation 35 'load' 'p503x2_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 36 [1/1] (0.99ns)   --->   "%and_ln35 = and i64 %p503x2_1_load, i64 %sext_ln21_cast" [src/generic/fp_generic.c:35]   --->   Operation 36 'and' 'and_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %trunc_ln34, void %arrayidx3911.case.0, void %arrayidx3911.case.1" [src/generic/fp_generic.c:35]   --->   Operation 37 'br' 'br_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln34, i4 %i_134" [src/generic/fp_generic.c:20]   --->   Operation 38 'store' 'store_ln20' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %arrayidx3911.exit" [src/generic/fp_generic.c:34]   --->   Operation 39 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 40 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_86" [src/generic/fp_generic.c:34]   --->   Operation 42 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i1 %carry" [src/generic/fp_generic.c:35]   --->   Operation 43 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.52ns)   --->   "%tempReg = add i64 %select_ln35, i64 %zext_ln35_9" [src/generic/fp_generic.c:35]   --->   Operation 44 'add' 'tempReg' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (3.52ns)   --->   "%add_ln35 = add i64 %and_ln35, i64 %tempReg" [src/generic/fp_generic.c:35]   --->   Operation 45 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 46 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln35 = store i64 %add_ln35, i3 %c_0_addr" [src/generic/fp_generic.c:35]   --->   Operation 46 'store' 'store_ln35' <Predicate = (!icmp_ln34 & !trunc_ln34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx3911.exit" [src/generic/fp_generic.c:35]   --->   Operation 47 'br' 'br_ln35' <Predicate = (!icmp_ln34 & !trunc_ln34)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln35 = store i64 %add_ln35, i3 %c_1_addr" [src/generic/fp_generic.c:35]   --->   Operation 48 'store' 'store_ln35' <Predicate = (!icmp_ln34 & trunc_ln34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx3911.exit" [src/generic/fp_generic.c:35]   --->   Operation 49 'br' 'br_ln35' <Predicate = (!icmp_ln34 & trunc_ln34)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_18)   --->   "%xor_ln35 = xor i64 %add_ln35, i64 %tempReg" [src/generic/fp_generic.c:35]   --->   Operation 50 'xor' 'xor_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_18)   --->   "%xor_ln35_16 = xor i64 %and_ln35, i64 %tempReg" [src/generic/fp_generic.c:35]   --->   Operation 51 'xor' 'xor_ln35_16' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_18)   --->   "%or_ln35 = or i64 %xor_ln35, i64 %xor_ln35_16" [src/generic/fp_generic.c:35]   --->   Operation 52 'or' 'or_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_6)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:35]   --->   Operation 53 'bitselect' 'bit_sel1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_6)   --->   "%xor_ln35_17 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:35]   --->   Operation 54 'xor' 'xor_ln35_17' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_6)   --->   "%trunc_ln35 = trunc i64 %tempReg" [src/generic/fp_generic.c:35]   --->   Operation 55 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_6)   --->   "%xor_ln35_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln35_17, i63 %trunc_ln35" [src/generic/fp_generic.c:35]   --->   Operation 56 'bitconcatenate' 'xor_ln35_s' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln35_6)   --->   "%and_ln35_6 = and i64 %xor_ln35_s, i64 %select_ln35" [src/generic/fp_generic.c:35]   --->   Operation 57 'and' 'and_ln35_6' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln35_18 = xor i64 %or_ln35, i64 %add_ln35" [src/generic/fp_generic.c:35]   --->   Operation 58 'xor' 'xor_ln35_18' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln35_6 = or i64 %xor_ln35_18, i64 %and_ln35_6" [src/generic/fp_generic.c:35]   --->   Operation 59 'or' 'or_ln35_6' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln35_6, i32 63" [src/generic/fp_generic.c:34]   --->   Operation 60 'bitselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc54" [src/generic/fp_generic.c:34]   --->   Operation 61 'br' 'br_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sext_ln21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_134                  (alloca           ) [ 01100]
sext_ln21_read         (read             ) [ 00000]
c_1_offset_read        (read             ) [ 00000]
c_0_offset_read        (read             ) [ 00000]
sext_ln21_cast         (select           ) [ 00100]
store_ln20             (store            ) [ 00000]
br_ln0                 (br               ) [ 01111]
i                      (load             ) [ 00100]
icmp_ln34              (icmp             ) [ 01111]
br_ln34                (br               ) [ 00000]
trunc_ln34_2           (trunc            ) [ 00000]
lshr_ln20_4            (partselect       ) [ 00000]
tmp_s                  (bitconcatenate   ) [ 00000]
zext_ln35              (zext             ) [ 00000]
c_0_addr               (getelementptr    ) [ 01111]
tmp_515                (bitconcatenate   ) [ 00000]
zext_ln35_11           (zext             ) [ 00000]
c_1_addr               (getelementptr    ) [ 01111]
zext_ln35_10           (zext             ) [ 00000]
p503x2_1_addr          (getelementptr    ) [ 00100]
add_ln34               (add              ) [ 00000]
trunc_ln34             (trunc            ) [ 01111]
c_0_load               (load             ) [ 00000]
c_1_load               (load             ) [ 00000]
select_ln35            (select           ) [ 01111]
p503x2_1_load          (load             ) [ 00000]
and_ln35               (and              ) [ 01111]
br_ln35                (br               ) [ 00000]
store_ln20             (store            ) [ 00000]
carry                  (phi              ) [ 01110]
specpipeline_ln20      (specpipeline     ) [ 00000]
speclooptripcount_ln20 (speclooptripcount) [ 00000]
specloopname_ln34      (specloopname     ) [ 00000]
zext_ln35_9            (zext             ) [ 00000]
tempReg                (add              ) [ 00101]
add_ln35               (add              ) [ 00101]
store_ln35             (store            ) [ 00000]
br_ln35                (br               ) [ 00000]
store_ln35             (store            ) [ 00000]
br_ln35                (br               ) [ 00000]
xor_ln35               (xor              ) [ 00000]
xor_ln35_16            (xor              ) [ 00000]
or_ln35                (or               ) [ 00000]
bit_sel1               (bitselect        ) [ 00000]
xor_ln35_17            (xor              ) [ 00000]
trunc_ln35             (trunc            ) [ 00000]
xor_ln35_s             (bitconcatenate   ) [ 00000]
and_ln35_6             (and              ) [ 00000]
xor_ln35_18            (xor              ) [ 00000]
or_ln35_6              (or               ) [ 00000]
tmp                    (bitselect        ) [ 01111]
br_ln34                (br               ) [ 01111]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_0_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_1_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln21">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p503x2_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_86"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_134_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_134/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln21_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln21_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="c_1_offset_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_1_offset_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="c_0_offset_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_0_offset_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="c_0_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="c_1_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="3" slack="0"/>
<pin id="95" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="1"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_0_load/1 store_ln35/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="1"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/1 store_ln35/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p503x2_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503x2_1_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503x2_1_load/1 "/>
</bind>
</comp>

<comp id="123" class="1005" name="carry_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="2"/>
<pin id="125" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="carry_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="2"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln21_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln21_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln20_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln34_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln34_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln20_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="3" slack="0"/>
<pin id="165" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln20_4/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln35_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_515_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_515/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln35_11_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_11/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln35_10_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_10/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln34_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln34_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln35_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="64" slack="0"/>
<pin id="213" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="and_ln35_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln20_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="1"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln35_9_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_9/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tempReg_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln35_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln35_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="0" index="1" bw="64" slack="1"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xor_ln35_16_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="2"/>
<pin id="247" dir="0" index="1" bw="64" slack="1"/>
<pin id="248" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_16/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="or_ln35_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="bit_sel1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="1"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="xor_ln35_17_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_17/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln35_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xor_ln35_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="63" slack="0"/>
<pin id="275" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln35_s/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="and_ln35_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="2"/>
<pin id="282" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35_6/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln35_18_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="1"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_18/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln35_6_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_6/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_134_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_134 "/>
</bind>
</comp>

<comp id="310" class="1005" name="sext_ln21_cast_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21_cast "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln34_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="325" class="1005" name="c_0_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="1"/>
<pin id="327" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="c_1_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="1"/>
<pin id="332" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="335" class="1005" name="p503x2_1_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="1"/>
<pin id="337" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503x2_1_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="trunc_ln34_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="2"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="344" class="1005" name="select_ln35_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="350" class="1005" name="and_ln35_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="and_ln35 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tempReg_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="364" class="1005" name="add_ln35_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="84" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="91" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="66" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="147" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="78" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="160" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="72" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="160" pin="4"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="199"><net_src comp="156" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="104" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="98" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="117" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="201" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="127" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="253"><net_src comp="241" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="52" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="262" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="249" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="279" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="58" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="289" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="62" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="313"><net_src comp="134" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="318"><net_src comp="147" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="324"><net_src comp="150" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="84" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="333"><net_src comp="91" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="338"><net_src comp="110" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="343"><net_src comp="206" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="209" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="353"><net_src comp="217" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="359"><net_src comp="231" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="367"><net_src comp="236" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="375"><net_src comp="295" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="127" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {4 }
	Port: c_1 | {4 }
 - Input state : 
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_34_3 : c_0_offset | {1 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_34_3 : c_0 | {1 2 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_34_3 : c_1_offset | {1 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_34_3 : c_1 | {1 2 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_34_3 : sext_ln21 | {1 }
	Port: fpadd503.60.6167_Pipeline_VITIS_LOOP_34_3 : p503x2_1 | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i : 1
		icmp_ln34 : 2
		br_ln34 : 3
		trunc_ln34_2 : 2
		lshr_ln20_4 : 2
		tmp_s : 3
		zext_ln35 : 4
		c_0_addr : 5
		tmp_515 : 3
		zext_ln35_11 : 4
		c_1_addr : 5
		c_0_load : 6
		c_1_load : 6
		zext_ln35_10 : 3
		p503x2_1_addr : 4
		p503x2_1_load : 5
	State 2
		select_ln35 : 1
		and_ln35 : 1
		br_ln35 : 1
		store_ln20 : 1
	State 3
		zext_ln35_9 : 1
		tempReg : 2
		add_ln35 : 3
	State 4
		xor_ln35_17 : 1
		xor_ln35_s : 1
		and_ln35_6 : 2
		or_ln35_6 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       xor_ln35_fu_241      |    0    |    64   |
|    xor   |     xor_ln35_16_fu_245     |    0    |    64   |
|          |     xor_ln35_17_fu_262     |    0    |    2    |
|          |     xor_ln35_18_fu_284     |    0    |    64   |
|----------|----------------------------|---------|---------|
|          |       add_ln34_fu_201      |    0    |    13   |
|    add   |       tempReg_fu_231       |    0    |    71   |
|          |       add_ln35_fu_236      |    0    |    71   |
|----------|----------------------------|---------|---------|
|    and   |       and_ln35_fu_217      |    0    |    64   |
|          |      and_ln35_6_fu_279     |    0    |    64   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln35_fu_249       |    0    |    64   |
|          |      or_ln35_6_fu_289      |    0    |    64   |
|----------|----------------------------|---------|---------|
|  select  |    sext_ln21_cast_fu_134   |    0    |    2    |
|          |     select_ln35_fu_209     |    0    |    64   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln34_fu_150      |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |  sext_ln21_read_read_fu_66 |    0    |    0    |
|   read   | c_1_offset_read_read_fu_72 |    0    |    0    |
|          | c_0_offset_read_read_fu_78 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln34_2_fu_156    |    0    |    0    |
|   trunc  |      trunc_ln34_fu_206     |    0    |    0    |
|          |      trunc_ln35_fu_268     |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     lshr_ln20_4_fu_160     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_s_fu_170        |    0    |    0    |
|bitconcatenate|       tmp_515_fu_183       |    0    |    0    |
|          |      xor_ln35_s_fu_271     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln35_fu_178      |    0    |    0    |
|   zext   |     zext_ln35_11_fu_191    |    0    |    0    |
|          |     zext_ln35_10_fu_196    |    0    |    0    |
|          |     zext_ln35_9_fu_227     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|       bit_sel1_fu_255      |    0    |    0    |
|          |         tmp_fu_295         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   684   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln35_reg_364   |   64   |
|   and_ln35_reg_350   |   64   |
|   c_0_addr_reg_325   |    3   |
|   c_1_addr_reg_330   |    3   |
|     carry_reg_123    |    1   |
|     i_134_reg_303    |    4   |
|       i_reg_315      |    4   |
|   icmp_ln34_reg_321  |    1   |
| p503x2_1_addr_reg_335|    3   |
|  select_ln35_reg_344 |   64   |
|sext_ln21_cast_reg_310|   64   |
|    tempReg_reg_356   |   64   |
|      tmp_reg_372     |    1   |
|  trunc_ln34_reg_340  |    1   |
+----------------------+--------+
|         Total        |   341  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_98 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_104 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_117 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   18   ||  4.764  ||    0    ||    27   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   684  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   341  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   341  |   711  |
+-----------+--------+--------+--------+
