// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/16/2021 16:49:47"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MyComputer (
	Clock,
	LEDR,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	Clock;
output 	[9:0] LEDR;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cpu|Mult1~24 ;
wire \cpu|Mult1~25 ;
wire \cpu|Mult1~26 ;
wire \cpu|Mult1~27 ;
wire \cpu|Mult1~28 ;
wire \cpu|Mult1~29 ;
wire \cpu|Mult1~30 ;
wire \cpu|Mult1~31 ;
wire \cpu|Mult1~32 ;
wire \cpu|Mult1~33 ;
wire \cpu|Mult1~34 ;
wire \cpu|Mult1~35 ;
wire \cpu|Mult1~36 ;
wire \cpu|Mult1~37 ;
wire \cpu|Mult1~38 ;
wire \cpu|Mult1~39 ;
wire \cpu|Mult1~40 ;
wire \cpu|Mult1~41 ;
wire \cpu|Mult1~42 ;
wire \cpu|Mult1~43 ;
wire \cpu|Mult1~44 ;
wire \cpu|Mult1~45 ;
wire \cpu|Mult1~46 ;
wire \cpu|Mult1~47 ;
wire \cpu|Mult1~48 ;
wire \cpu|Mult1~49 ;
wire \cpu|Mult1~50 ;
wire \cpu|Mult1~51 ;
wire \cpu|Mult1~52 ;
wire \cpu|Mult1~53 ;
wire \cpu|Mult1~54 ;
wire \cpu|Mult1~55 ;
wire \cpu|Mult1~56 ;
wire \cpu|Mult1~57 ;
wire \cpu|Mult1~58 ;
wire \cpu|Mult1~59 ;
wire \cpu|Mult1~60 ;
wire \cpu|Mult1~61 ;
wire \cpu|Mult1~62 ;
wire \cpu|Mult1~63 ;
wire \cpu|Mult1~64 ;
wire \cpu|Mult1~65 ;
wire \cpu|Mult1~66 ;
wire \cpu|Mult1~67 ;
wire \cpu|Mult1~68 ;
wire \cpu|Mult1~69 ;
wire \cpu|Mult1~70 ;
wire \cpu|Mult1~71 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \cpu|Add1~5_sumout ;
wire \~GND~combout ;
wire \db|Add0~77_sumout ;
wire \SW[9]~input_o ;
wire \db|sync|buff[0]~feeder_combout ;
wire \db|cnt~0_combout ;
wire \db|cnt[0]~DUPLICATE_q ;
wire \db|Add0~78 ;
wire \db|Add0~73_sumout ;
wire \db|Add0~74 ;
wire \db|Add0~69_sumout ;
wire \db|Add0~70 ;
wire \db|Add0~37_sumout ;
wire \db|Add0~38 ;
wire \db|Add0~49_sumout ;
wire \db|Add0~50 ;
wire \db|Add0~9_sumout ;
wire \db|Add0~10 ;
wire \db|Add0~5_sumout ;
wire \db|Add0~6 ;
wire \db|Add0~1_sumout ;
wire \db|Add0~2 ;
wire \db|Add0~17_sumout ;
wire \db|Add0~18 ;
wire \db|Add0~13_sumout ;
wire \db|Add0~14 ;
wire \db|Add0~33_sumout ;
wire \db|Add0~34 ;
wire \db|Add0~29_sumout ;
wire \db|Add0~30 ;
wire \db|Add0~25_sumout ;
wire \db|Add0~26 ;
wire \db|Add0~21_sumout ;
wire \db|Add0~22 ;
wire \db|Add0~45_sumout ;
wire \db|Add0~46 ;
wire \db|Add0~41_sumout ;
wire \db|Add0~42 ;
wire \db|Add0~81_sumout ;
wire \db|Equal0~2_combout ;
wire \db|Add0~82 ;
wire \db|Add0~53_sumout ;
wire \db|Add0~54 ;
wire \db|Add0~57_sumout ;
wire \db|Add0~58 ;
wire \db|Add0~61_sumout ;
wire \db|Add0~62 ;
wire \db|Add0~65_sumout ;
wire \db|Equal0~1_combout ;
wire \db|Equal0~3_combout ;
wire \db|Equal0~0_combout ;
wire \db|Equal0~4_combout ;
wire \db|Equal0~5_combout ;
wire \db|y~0_combout ;
wire \db|y~q ;
wire \SW[8]~input_o ;
wire \cpu|tbo|y[0]~feeder_combout ;
wire \cpu|Add0~61_sumout ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~65_sumout ;
wire \cpu|Add0~66 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~57_sumout ;
wire \cpu|Add0~58 ;
wire \cpu|Add0~53_sumout ;
wire \cpu|Add0~54 ;
wire \cpu|Add0~49_sumout ;
wire \cpu|Add0~50 ;
wire \cpu|Add0~45_sumout ;
wire \cpu|cnt[20]~DUPLICATE_q ;
wire \cpu|Add0~46 ;
wire \cpu|Add0~41_sumout ;
wire \cpu|cnt[21]~DUPLICATE_q ;
wire \cpu|Add0~42 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Equal0~1_combout ;
wire \cpu|cnt[0]~DUPLICATE_q ;
wire \cpu|Equal0~3_combout ;
wire \cpu|Equal0~4_combout ;
wire \cpu|Equal0~5_combout ;
wire \cpu|cnt[23]~DUPLICATE_q ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~37_sumout ;
wire \cpu|Equal0~2_combout ;
wire \cpu|Equal0~6_combout ;
wire \cpu|Add0~62 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~93_sumout ;
wire \cpu|Add0~94 ;
wire \cpu|Add0~89_sumout ;
wire \cpu|Add0~90 ;
wire \cpu|Add0~85_sumout ;
wire \cpu|Add0~86 ;
wire \cpu|Add0~1_sumout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~21_sumout ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~13_sumout ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~9_sumout ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~81_sumout ;
wire \cpu|Add0~82 ;
wire \cpu|Add0~77_sumout ;
wire \cpu|Add0~78 ;
wire \cpu|Add0~73_sumout ;
wire \cpu|cnt[12]~DUPLICATE_q ;
wire \cpu|Add0~74 ;
wire \cpu|Add0~69_sumout ;
wire \cpu|cnt[13]~DUPLICATE_q ;
wire \cpu|Add0~70 ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Equal1~0_combout ;
wire \cpu|Equal1~1_combout ;
wire \cpu|cnt[11]~DUPLICATE_q ;
wire \cpu|Equal1~2_combout ;
wire \cpu|cnt[5]~DUPLICATE_q ;
wire \cpu|Equal1~3_combout ;
wire \cpu|IP[6]~1_combout ;
wire \cpu|IP[1]~DUPLICATE_q ;
wire \cpu|IP[0]~DUPLICATE_q ;
wire \cpu|Add1~14 ;
wire \cpu|Add1~17_sumout ;
wire \cpu|Pmem|data[30]~2_combout ;
wire \cpu|Pmem|Decoder0~1_combout ;
wire \cpu|Add1~18 ;
wire \cpu|Add1~9_sumout ;
wire \cpu|Add1~26 ;
wire \cpu|Add1~29_sumout ;
wire \cpu|IP[6]~DUPLICATE_q ;
wire \cpu|IP[3]~DUPLICATE_q ;
wire \cpu|IP[4]~DUPLICATE_q ;
wire \cpu|Pmem|data[4]~3_combout ;
wire \cpu|Add1~30 ;
wire \cpu|Add1~1_sumout ;
wire \cpu|IP[7]~DUPLICATE_q ;
wire \cpu|Pmem|data[4]~4_combout ;
wire \cpu|Add1~10 ;
wire \cpu|Add1~25_sumout ;
wire \cpu|Pmem|data[30]~1_combout ;
wire \cpu|Pmem|WideOr0~0_combout ;
wire \cpu|Pmem|WideOr1~0_combout ;
wire \cpu|Pmem|WideOr0~1_combout ;
wire \cpu|Pmem|data[31]~0_combout ;
wire \cpu|Pmem|WideOr4~0_combout ;
wire \cpu|Pmem|WideOr4~1_combout ;
wire \cpu|Pmem|WideOr5~1_combout ;
wire \cpu|Pmem|WideOr5~0_combout ;
wire \cpu|Pmem|WideOr5~2_combout ;
wire \cpu|Pmem|WideOr6~0_combout ;
wire \cpu|Pmem|WideOr6~1_combout ;
wire \cpu|Reg[31][0]~12_combout ;
wire \cpu|Pmem|WideOr2~0_combout ;
wire \cpu|Pmem|WideOr2~1_combout ;
wire \cpu|Reg[1][4]~feeder_combout ;
wire \cpu|Reg[28][7]~0_combout ;
wire \cpu|Reg[1][7]~23_combout ;
wire \cpu|Reg[1][7]~25_combout ;
wire \cpu|Reg[1][4]~q ;
wire \cpu|Reg[0][4]~feeder_combout ;
wire \cpu|Reg[0][7]~4_combout ;
wire \cpu|Reg[0][7]~5_combout ;
wire \cpu|Reg[0][7]~24_combout ;
wire \cpu|Reg[0][4]~q ;
wire \cpu|Reg[3][7]~26_combout ;
wire \cpu|Reg[3][7]~28_combout ;
wire \cpu|Reg[3][4]~q ;
wire \cpu|Reg[2][7]~27_combout ;
wire \cpu|Reg[2][4]~q ;
wire \cpu|Selector25~0_combout ;
wire \cpu|Reg[28][7]~1_combout ;
wire \cpu|Reg[29][0]~2_combout ;
wire \cpu|Reg[29][4]~q ;
wire \cpu|Reg[30][4]~feeder_combout ;
wire \cpu|Pmem|WideOr3~0_combout ;
wire \cpu|Pmem|WideOr3~1_combout ;
wire \cpu|Reg[30][0]~3_combout ;
wire \cpu|Reg[30][0]~6_combout ;
wire \cpu|Reg[30][4]~DUPLICATE_q ;
wire \cpu|Reg[28][7]~29_combout ;
wire \cpu|Reg[28][4]~q ;
wire \cpu|Selector25~1_combout ;
wire \cpu|Selector25~2_combout ;
wire \cpu|Pmem|data[31]~6_combout ;
wire \cpu|Decoder1~0_combout ;
wire \cpu|s_word[0]~1_combout ;
wire \cpu|Reg[31][0]~10_combout ;
wire \cpu|Reg[31][0]~11_combout ;
wire \cpu|Reg[31][3]~16_combout ;
wire \cpu|Selector4~0_combout ;
wire \cpu|Reg[31][3]~q ;
wire \cpu|Pmem|Decoder0~0_combout ;
wire \cpu|Reg[0][0]~feeder_combout ;
wire \cpu|Pmem|WideOr0~2_combout ;
wire \cpu|Reg[30][0]~feeder_combout ;
wire \cpu|Reg[30][0]~q ;
wire \cpu|Reg[31][0]~37_combout ;
wire \cpu|Reg[31][0]~13_combout ;
wire \cpu|Reg[31][0]~q ;
wire \cpu|Reg[28][0]~q ;
wire \cpu|Selector29~1_combout ;
wire \cpu|Reg[1][0]~feeder_combout ;
wire \cpu|Reg[1][0]~q ;
wire \cpu|Reg[2][0]~q ;
wire \cpu|Reg[3][0]~q ;
wire \cpu|Selector29~0_combout ;
wire \cpu|Selector29~3_combout ;
wire \cpu|Pmem|WideOr6~2_combout ;
wire \cpu|Add2~5_sumout ;
wire \cpu|s_word[0]~0_combout ;
wire \cpu|Selector6~1_combout ;
wire \cpu|Reg[30][1]~feeder_combout ;
wire \cpu|Reg[2][1]~q ;
wire \cpu|Reg[1][1]~feeder_combout ;
wire \cpu|Reg[1][1]~q ;
wire \cpu|Reg[0][1]~feeder_combout ;
wire \cpu|Reg[0][1]~DUPLICATE_q ;
wire \cpu|Reg[3][1]~q ;
wire \cpu|Selector28~0_combout ;
wire \cpu|Reg[29][1]~q ;
wire \cpu|Reg[28][1]~q ;
wire \cpu|Reg[30][2]~feeder_combout ;
wire \cpu|Reg[2][2]~q ;
wire \cpu|Reg[1][2]~feeder_combout ;
wire \cpu|Reg[1][2]~q ;
wire \cpu|Reg[0][2]~DUPLICATE_q ;
wire \cpu|Reg[3][2]~q ;
wire \cpu|Selector27~0_combout ;
wire \cpu|Reg[29][2]~q ;
wire \cpu|Reg[0][3]~feeder_combout ;
wire \cpu|Reg[0][3]~q ;
wire \cpu|Mux35~0_combout ;
wire \cpu|Mux34~0_combout ;
wire \cpu|Selector2~0_combout ;
wire \cpu|Selector2~1_combout ;
wire \cpu|Reg[30][6]~feeder_combout ;
wire \cpu|Reg[1][6]~feeder_combout ;
wire \cpu|Reg[1][6]~q ;
wire \cpu|Reg[2][6]~q ;
wire \cpu|Reg[3][6]~q ;
wire \cpu|Selector23~0_combout ;
wire \cpu|Reg[1][7]~q ;
wire \cpu|Reg[2][7]~feeder_combout ;
wire \cpu|Reg[2][7]~q ;
wire \cpu|Reg[3][7]~q ;
wire \cpu|Selector22~0_combout ;
wire \cpu|Reg[30][7]~feeder_combout ;
wire \cpu|Reg[30][7]~q ;
wire \cpu|Reg[28][7]~q ;
wire \cpu|Reg[29][7]~q ;
wire \cpu|Reg[31][7]~22_combout ;
wire \cpu|Reg[31][7]~q ;
wire \cpu|Selector22~1_combout ;
wire \cpu|Selector22~2_combout ;
wire \cpu|Reg[0][5]~feeder_combout ;
wire \cpu|Reg[29][5]~q ;
wire \cpu|Reg[30][5]~feeder_combout ;
wire \cpu|Reg[30][5]~DUPLICATE_q ;
wire \cpu|Reg[28][5]~q ;
wire \cpu|Reg[31][1]~14_combout ;
wire \cpu|Reg[31][1]~15_combout ;
wire \cpu|Reg[31][5]~DUPLICATE_q ;
wire \cpu|Selector24~1_combout ;
wire \cpu|Reg[1][5]~q ;
wire \cpu|Reg[2][5]~q ;
wire \cpu|Reg[0][5]~q ;
wire \cpu|Reg[3][5]~q ;
wire \cpu|Selector24~0_combout ;
wire \cpu|Selector24~2_combout ;
wire \cpu|cnum~10_combout ;
wire \cpu|Add2~22 ;
wire \cpu|Add2~29_sumout ;
wire \cpu|cnum~11_combout ;
wire \cpu|Reg[0][5]~DUPLICATE_q ;
wire \cpu|Add2~30 ;
wire \cpu|Add2~34 ;
wire \cpu|Add2~1_sumout ;
wire \cpu|Selector29~2_combout ;
wire \cpu|Selector28~2_combout ;
wire \cpu|Reg[2][3]~q ;
wire \cpu|Reg[3][3]~q ;
wire \cpu|Reg[1][3]~q ;
wire \cpu|Selector26~0_combout ;
wire \cpu|Reg[29][3]~q ;
wire \cpu|Reg[30][3]~feeder_combout ;
wire \cpu|Reg[30][3]~q ;
wire \cpu|Reg[28][3]~q ;
wire \cpu|Selector26~1_combout ;
wire \cpu|Selector26~2_combout ;
wire \cpu|Mult1~15 ;
wire \cpu|Mux56~0_combout ;
wire \cpu|cnum~0_combout ;
wire \cpu|Reg[5][0]~7_combout ;
wire \cpu|Reg[5][0]~9_combout ;
wire \cpu|Reg[5][7]~q ;
wire \cpu|Reg[4][0]~8_combout ;
wire \cpu|Reg[4][7]~q ;
wire \cpu|Selector6~6_combout ;
wire \cpu|Selector0~0_combout ;
wire \cpu|Reg[0][7]~feeder_combout ;
wire \cpu|Reg[0][7]~q ;
wire \cpu|Mux39~0_combout ;
wire \cpu|Mult1~14 ;
wire \cpu|Mux57~0_combout ;
wire \cpu|cnum~13_combout ;
wire \cpu|cnum~15_combout ;
wire \cpu|Mux83~0_combout ;
wire \cpu|Reg[31][6]~q ;
wire \cpu|Reg[28][6]~q ;
wire \cpu|Reg[29][6]~q ;
wire \cpu|Selector23~1_combout ;
wire \cpu|Selector23~2_combout ;
wire \cpu|Add2~33_sumout ;
wire \cpu|cnum~14_combout ;
wire \cpu|Reg[30][6]~q ;
wire \cpu|Reg[4][6]~q ;
wire \cpu|Reg[5][6]~q ;
wire \cpu|Selector6~7_combout ;
wire \cpu|Selector1~0_combout ;
wire \cpu|Reg[0][6]~feeder_combout ;
wire \cpu|Reg[0][6]~q ;
wire \cpu|Mux32~0_combout ;
wire \cpu|Mult1~13 ;
wire \cpu|Mux58~0_combout ;
wire \cpu|cnum~12_combout ;
wire \cpu|Mux84~0_combout ;
wire \cpu|Reg[31][5]~q ;
wire \cpu|Reg[5][5]~q ;
wire \cpu|Reg[30][5]~q ;
wire \cpu|Reg[4][5]~q ;
wire \cpu|Selector6~5_combout ;
wire \cpu|Mux33~0_combout ;
wire \cpu|Mult1~10 ;
wire \cpu|Mux61~0_combout ;
wire \cpu|Pmem|WideOr5~3_combout ;
wire \cpu|Add2~6 ;
wire \cpu|Add2~10 ;
wire \cpu|Add2~13_sumout ;
wire \cpu|cnum~8_combout ;
wire \cpu|Mux87~0_combout ;
wire \cpu|Reg[31][2]~q ;
wire \cpu|Reg[28][2]~q ;
wire \cpu|Selector27~1_combout ;
wire \cpu|Selector27~2_combout ;
wire \cpu|cnum~4_combout ;
wire \cpu|cnum~5_combout ;
wire \cpu|Reg[30][2]~q ;
wire \cpu|Reg[5][2]~q ;
wire \cpu|Reg[4][2]~q ;
wire \cpu|Selector6~2_combout ;
wire \cpu|Selector5~0_combout ;
wire \cpu|Reg[0][2]~feeder_combout ;
wire \cpu|Reg[0][2]~q ;
wire \cpu|Mux36~0_combout ;
wire \cpu|Mult1~9 ;
wire \cpu|Mux62~0_combout ;
wire \cpu|cnum~2_combout ;
wire \cpu|cnum~7_combout ;
wire \cpu|Mux88~0_combout ;
wire \cpu|Reg[31][1]~q ;
wire \cpu|Selector28~1_combout ;
wire \cpu|Selector28~3_combout ;
wire \cpu|Add2~9_sumout ;
wire \cpu|cnum~3_combout ;
wire \cpu|Reg[30][1]~q ;
wire \cpu|Reg[5][1]~q ;
wire \cpu|Reg[4][1]~q ;
wire \cpu|Selector6~0_combout ;
wire \cpu|Reg[0][1]~q ;
wire \cpu|Mux37~0_combout ;
wire \cpu|Mult1~8_resulta ;
wire \cpu|Mux63~0_combout ;
wire \cpu|cnum~1_combout ;
wire \cpu|Reg[0][0]~q ;
wire \cpu|Reg[5][0]~q ;
wire \cpu|Reg[4][0]~q ;
wire \cpu|Mux7~0_combout ;
wire \cpu|Mux38~0_combout ;
wire \cpu|Mult1~11 ;
wire \cpu|Mux60~0_combout ;
wire \cpu|Add2~14 ;
wire \cpu|Add2~17_sumout ;
wire \cpu|cnum~6_combout ;
wire \cpu|Reg[31][3]~17_combout ;
wire \cpu|Reg[31][3]~DUPLICATE_q ;
wire \cpu|Reg[5][3]~q ;
wire \cpu|Reg[4][3]~q ;
wire \cpu|Selector6~3_combout ;
wire \cpu|Add2~18 ;
wire \cpu|Add2~21_sumout ;
wire \cpu|Mux43~0_combout ;
wire \cpu|Mult1~12 ;
wire \cpu|Mux59~0_combout ;
wire \cpu|cnum~9_combout ;
wire \cpu|Reg[5][4]~q ;
wire \cpu|Reg[30][4]~q ;
wire \cpu|Reg[4][4]~q ;
wire \cpu|Selector6~4_combout ;
wire \cpu|Selector3~0_combout ;
wire \cpu|Reg[31][4]~20_combout ;
wire \cpu|Reg[31][4]~18_combout ;
wire \cpu|Mult1~20 ;
wire \cpu|Mux51~0_combout ;
wire \cpu|Mult1~19 ;
wire \cpu|Mux52~0_combout ;
wire \cpu|Mult1~18 ;
wire \cpu|Mux53~0_combout ;
wire \cpu|Add2~2 ;
wire \cpu|Add2~25_sumout ;
wire \cpu|Mult1~22 ;
wire \cpu|Mux49~0_combout ;
wire \cpu|Reg~32_combout ;
wire \cpu|Reg~33_combout ;
wire \cpu|Mult1~17 ;
wire \cpu|Mux54~0_combout ;
wire \cpu|Mult1~21 ;
wire \cpu|Mux50~0_combout ;
wire \cpu|Reg~31_combout ;
wire \cpu|Mult1~16 ;
wire \cpu|Mux55~0_combout ;
wire \cpu|Mult1~23 ;
wire \cpu|Mux48~0_combout ;
wire \cpu|Reg~30_combout ;
wire \cpu|Reg~19_combout ;
wire \cpu|Reg[31][4]~21_combout ;
wire \cpu|Reg[31][4]~q ;
wire \cpu|IP[6]~0_combout ;
wire \cpu|Add1~6 ;
wire \cpu|Add1~21_sumout ;
wire \cpu|Add1~22 ;
wire \cpu|Add1~13_sumout ;
wire \cpu|Pmem|data[2]~5_combout ;
wire \cpu|Pmem|WideOr1~1_combout ;
wire \cpu|Pmem|WideOr1~2_combout ;
wire \cpu|Selector7~0_combout ;
wire \cpu|Reg[29][0]~q ;
wire \dnum|Add0~2 ;
wire \dnum|Add0~6 ;
wire \dnum|Add0~10 ;
wire \dnum|Add0~14 ;
wire \dnum|Add0~30 ;
wire \dnum|Add0~26 ;
wire \dnum|Add0~22 ;
wire \dnum|Add0~17_sumout ;
wire \dnum|Add0~21_sumout ;
wire \dnum|Add0~25_sumout ;
wire \dnum|Add0~29_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \dnum|ux[4]~3_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \dnum|Add0~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|ux[3]~2_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|Add0~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|ux[2]~1_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|Add0~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|ux[1]~0_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|Add0~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd0|n~0_combout ;
wire \dnum|dd0|n~1_combout ;
wire \dnum|dd0|n~2_combout ;
wire \dnum|dd0|converter|WideOr6~0_combout ;
wire \dnum|dd0|converter|WideOr5~0_combout ;
wire \dnum|dd0|converter|WideOr4~0_combout ;
wire \dnum|dd0|converter|WideOr3~0_combout ;
wire \dnum|dd0|converter|WideOr2~0_combout ;
wire \dnum|dd0|converter|WideOr1~0_combout ;
wire \dnum|dd0|converter|WideOr0~0_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd1|n~0_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \dnum|dd1|converter|WideOr6~0_combout ;
wire \dnum|dd1|converter|WideOr5~0_combout ;
wire \dnum|dd1|converter|WideOr4~0_combout ;
wire \dnum|dd1|converter|WideOr3~0_combout ;
wire \dnum|dd1|converter|WideOr2~0_combout ;
wire \dnum|dd1|converter|WideOr1~0_combout ;
wire \dnum|dd1|converter|WideOr0~0_combout ;
wire \dnum|dd1|converter|segs[6]~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd2|Equal2~0_combout ;
wire \dnum|dd2|converter|WideOr6~0_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd2|converter|WideOr6~1_combout ;
wire \dnum|dd2|converter|WideOr5~0_combout ;
wire \dnum|dd2|converter|WideOr4~0_combout ;
wire \dnum|dd2|converter|WideOr3~0_combout ;
wire \dnum|dd2|converter|WideOr2~0_combout ;
wire \dnum|dd2|converter|WideOr1~0_combout ;
wire \dnum|dd2|converter|WideOr0~0_combout ;
wire \dnum|dd2|converter|segs[6]~0_combout ;
wire \dnum|dd2|eno~0_combout ;
wire \dh|disp0|WideOr6~0_combout ;
wire \dh|disp0|WideOr5~0_combout ;
wire \dh|disp0|WideOr4~0_combout ;
wire \dh|disp0|WideOr3~0_combout ;
wire \dh|disp0|WideOr2~0_combout ;
wire \dh|disp0|WideOr1~0_combout ;
wire \dh|disp0|WideOr0~0_combout ;
wire \dh|disp1|WideOr6~0_combout ;
wire \dh|disp1|WideOr5~0_combout ;
wire \dh|disp1|WideOr4~0_combout ;
wire \dh|disp1|WideOr3~0_combout ;
wire \dh|disp1|WideOr2~0_combout ;
wire \dh|disp1|WideOr1~0_combout ;
wire \dh|disp1|WideOr0~0_combout ;
wire [7:0] \cpu|IP ;
wire [23:0] \cpu|cnt ;
wire [7:0] \cpu|IP_OUT ;
wire [20:0] \db|cnt ;
wire [0:0] \cpu|tbo|y ;
wire [0:0] \db|sync|buff ;
wire [15:0] \cpu|s_word ;
wire [0:0] \cpu|tbo|buff ;
wire [0:0] \db|sync|y ;

wire [63:0] \cpu|Mult1~8_RESULTA_bus ;

assign \cpu|Mult1~8_resulta  = \cpu|Mult1~8_RESULTA_bus [0];
assign \cpu|Mult1~9  = \cpu|Mult1~8_RESULTA_bus [1];
assign \cpu|Mult1~10  = \cpu|Mult1~8_RESULTA_bus [2];
assign \cpu|Mult1~11  = \cpu|Mult1~8_RESULTA_bus [3];
assign \cpu|Mult1~12  = \cpu|Mult1~8_RESULTA_bus [4];
assign \cpu|Mult1~13  = \cpu|Mult1~8_RESULTA_bus [5];
assign \cpu|Mult1~14  = \cpu|Mult1~8_RESULTA_bus [6];
assign \cpu|Mult1~15  = \cpu|Mult1~8_RESULTA_bus [7];
assign \cpu|Mult1~16  = \cpu|Mult1~8_RESULTA_bus [8];
assign \cpu|Mult1~17  = \cpu|Mult1~8_RESULTA_bus [9];
assign \cpu|Mult1~18  = \cpu|Mult1~8_RESULTA_bus [10];
assign \cpu|Mult1~19  = \cpu|Mult1~8_RESULTA_bus [11];
assign \cpu|Mult1~20  = \cpu|Mult1~8_RESULTA_bus [12];
assign \cpu|Mult1~21  = \cpu|Mult1~8_RESULTA_bus [13];
assign \cpu|Mult1~22  = \cpu|Mult1~8_RESULTA_bus [14];
assign \cpu|Mult1~23  = \cpu|Mult1~8_RESULTA_bus [15];
assign \cpu|Mult1~24  = \cpu|Mult1~8_RESULTA_bus [16];
assign \cpu|Mult1~25  = \cpu|Mult1~8_RESULTA_bus [17];
assign \cpu|Mult1~26  = \cpu|Mult1~8_RESULTA_bus [18];
assign \cpu|Mult1~27  = \cpu|Mult1~8_RESULTA_bus [19];
assign \cpu|Mult1~28  = \cpu|Mult1~8_RESULTA_bus [20];
assign \cpu|Mult1~29  = \cpu|Mult1~8_RESULTA_bus [21];
assign \cpu|Mult1~30  = \cpu|Mult1~8_RESULTA_bus [22];
assign \cpu|Mult1~31  = \cpu|Mult1~8_RESULTA_bus [23];
assign \cpu|Mult1~32  = \cpu|Mult1~8_RESULTA_bus [24];
assign \cpu|Mult1~33  = \cpu|Mult1~8_RESULTA_bus [25];
assign \cpu|Mult1~34  = \cpu|Mult1~8_RESULTA_bus [26];
assign \cpu|Mult1~35  = \cpu|Mult1~8_RESULTA_bus [27];
assign \cpu|Mult1~36  = \cpu|Mult1~8_RESULTA_bus [28];
assign \cpu|Mult1~37  = \cpu|Mult1~8_RESULTA_bus [29];
assign \cpu|Mult1~38  = \cpu|Mult1~8_RESULTA_bus [30];
assign \cpu|Mult1~39  = \cpu|Mult1~8_RESULTA_bus [31];
assign \cpu|Mult1~40  = \cpu|Mult1~8_RESULTA_bus [32];
assign \cpu|Mult1~41  = \cpu|Mult1~8_RESULTA_bus [33];
assign \cpu|Mult1~42  = \cpu|Mult1~8_RESULTA_bus [34];
assign \cpu|Mult1~43  = \cpu|Mult1~8_RESULTA_bus [35];
assign \cpu|Mult1~44  = \cpu|Mult1~8_RESULTA_bus [36];
assign \cpu|Mult1~45  = \cpu|Mult1~8_RESULTA_bus [37];
assign \cpu|Mult1~46  = \cpu|Mult1~8_RESULTA_bus [38];
assign \cpu|Mult1~47  = \cpu|Mult1~8_RESULTA_bus [39];
assign \cpu|Mult1~48  = \cpu|Mult1~8_RESULTA_bus [40];
assign \cpu|Mult1~49  = \cpu|Mult1~8_RESULTA_bus [41];
assign \cpu|Mult1~50  = \cpu|Mult1~8_RESULTA_bus [42];
assign \cpu|Mult1~51  = \cpu|Mult1~8_RESULTA_bus [43];
assign \cpu|Mult1~52  = \cpu|Mult1~8_RESULTA_bus [44];
assign \cpu|Mult1~53  = \cpu|Mult1~8_RESULTA_bus [45];
assign \cpu|Mult1~54  = \cpu|Mult1~8_RESULTA_bus [46];
assign \cpu|Mult1~55  = \cpu|Mult1~8_RESULTA_bus [47];
assign \cpu|Mult1~56  = \cpu|Mult1~8_RESULTA_bus [48];
assign \cpu|Mult1~57  = \cpu|Mult1~8_RESULTA_bus [49];
assign \cpu|Mult1~58  = \cpu|Mult1~8_RESULTA_bus [50];
assign \cpu|Mult1~59  = \cpu|Mult1~8_RESULTA_bus [51];
assign \cpu|Mult1~60  = \cpu|Mult1~8_RESULTA_bus [52];
assign \cpu|Mult1~61  = \cpu|Mult1~8_RESULTA_bus [53];
assign \cpu|Mult1~62  = \cpu|Mult1~8_RESULTA_bus [54];
assign \cpu|Mult1~63  = \cpu|Mult1~8_RESULTA_bus [55];
assign \cpu|Mult1~64  = \cpu|Mult1~8_RESULTA_bus [56];
assign \cpu|Mult1~65  = \cpu|Mult1~8_RESULTA_bus [57];
assign \cpu|Mult1~66  = \cpu|Mult1~8_RESULTA_bus [58];
assign \cpu|Mult1~67  = \cpu|Mult1~8_RESULTA_bus [59];
assign \cpu|Mult1~68  = \cpu|Mult1~8_RESULTA_bus [60];
assign \cpu|Mult1~69  = \cpu|Mult1~8_RESULTA_bus [61];
assign \cpu|Mult1~70  = \cpu|Mult1~8_RESULTA_bus [62];
assign \cpu|Mult1~71  = \cpu|Mult1~8_RESULTA_bus [63];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\cpu|Reg[29][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\cpu|Reg[29][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\cpu|Reg[29][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\cpu|Reg[29][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\cpu|Reg[29][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\cpu|Reg[29][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\dnum|dd0|converter|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\dnum|dd0|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\dnum|dd0|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\dnum|dd0|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\dnum|dd0|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\dnum|dd0|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\dnum|dd0|converter|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\dnum|dd1|converter|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\dnum|dd1|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\dnum|dd1|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\dnum|dd1|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\dnum|dd1|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\dnum|dd1|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\dnum|dd1|converter|segs[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\dnum|dd2|converter|WideOr6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\dnum|dd2|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\dnum|dd2|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\dnum|dd2|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\dnum|dd2|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\dnum|dd2|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(\dnum|dd2|converter|segs[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\dnum|dd2|eno~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\dh|disp0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\dh|disp0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\dh|disp0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\dh|disp0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\dh|disp0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\dh|disp0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\dh|disp0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\dh|disp1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\dh|disp1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\dh|disp1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\dh|disp1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\dh|disp1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\dh|disp1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\dh|disp1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N30
cyclonev_lcell_comb \cpu|Add1~5 (
// Equation(s):
// \cpu|Add1~5_sumout  = SUM(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add1~6  = CARRY(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~5_sumout ),
	.cout(\cpu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~5 .extended_lut = "off";
defparam \cpu|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \cpu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N30
cyclonev_lcell_comb \db|Add0~77 (
// Equation(s):
// \db|Add0~77_sumout  = SUM(( \db|cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \db|Add0~78  = CARRY(( \db|cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~77_sumout ),
	.cout(\db|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~77 .extended_lut = "off";
defparam \db|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \db|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N0
cyclonev_lcell_comb \db|sync|buff[0]~feeder (
// Equation(s):
// \db|sync|buff[0]~feeder_combout  = ( \SW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|sync|buff[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|sync|buff[0]~feeder .extended_lut = "off";
defparam \db|sync|buff[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \db|sync|buff[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N1
dffeas \db|sync|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|sync|buff[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|buff[0] .is_wysiwyg = "true";
defparam \db|sync|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y6_N17
dffeas \db|sync|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|sync|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|y[0] .is_wysiwyg = "true";
defparam \db|sync|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N15
cyclonev_lcell_comb \db|cnt~0 (
// Equation(s):
// \db|cnt~0_combout  = ( \db|y~q  & ( (\db|sync|y [0]) # (\db|Equal0~5_combout ) ) ) # ( !\db|y~q  & ( (!\db|sync|y [0]) # (\db|Equal0~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|Equal0~5_combout ),
	.datad(!\db|sync|y [0]),
	.datae(gnd),
	.dataf(!\db|y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|cnt~0 .extended_lut = "off";
defparam \db|cnt~0 .lut_mask = 64'hFF0FFF0F0FFF0FFF;
defparam \db|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N31
dffeas \db|cnt[0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \db|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N33
cyclonev_lcell_comb \db|Add0~73 (
// Equation(s):
// \db|Add0~73_sumout  = SUM(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~78  ))
// \db|Add0~74  = CARRY(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~78  ))

	.dataa(!\db|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~73_sumout ),
	.cout(\db|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~73 .extended_lut = "off";
defparam \db|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N35
dffeas \db|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[1] .is_wysiwyg = "true";
defparam \db|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N36
cyclonev_lcell_comb \db|Add0~69 (
// Equation(s):
// \db|Add0~69_sumout  = SUM(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~74  ))
// \db|Add0~70  = CARRY(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~69_sumout ),
	.cout(\db|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~69 .extended_lut = "off";
defparam \db|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N38
dffeas \db|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[2] .is_wysiwyg = "true";
defparam \db|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N39
cyclonev_lcell_comb \db|Add0~37 (
// Equation(s):
// \db|Add0~37_sumout  = SUM(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~70  ))
// \db|Add0~38  = CARRY(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~37_sumout ),
	.cout(\db|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~37 .extended_lut = "off";
defparam \db|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N40
dffeas \db|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[3] .is_wysiwyg = "true";
defparam \db|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N42
cyclonev_lcell_comb \db|Add0~49 (
// Equation(s):
// \db|Add0~49_sumout  = SUM(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~38  ))
// \db|Add0~50  = CARRY(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~38  ))

	.dataa(gnd),
	.datab(!\db|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~49_sumout ),
	.cout(\db|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~49 .extended_lut = "off";
defparam \db|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N43
dffeas \db|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[4] .is_wysiwyg = "true";
defparam \db|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N45
cyclonev_lcell_comb \db|Add0~9 (
// Equation(s):
// \db|Add0~9_sumout  = SUM(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~50  ))
// \db|Add0~10  = CARRY(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~9_sumout ),
	.cout(\db|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~9 .extended_lut = "off";
defparam \db|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N47
dffeas \db|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[5] .is_wysiwyg = "true";
defparam \db|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N48
cyclonev_lcell_comb \db|Add0~5 (
// Equation(s):
// \db|Add0~5_sumout  = SUM(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~10  ))
// \db|Add0~6  = CARRY(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~5_sumout ),
	.cout(\db|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~5 .extended_lut = "off";
defparam \db|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N50
dffeas \db|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[6] .is_wysiwyg = "true";
defparam \db|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N51
cyclonev_lcell_comb \db|Add0~1 (
// Equation(s):
// \db|Add0~1_sumout  = SUM(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~6  ))
// \db|Add0~2  = CARRY(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~6  ))

	.dataa(!\db|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~1_sumout ),
	.cout(\db|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~1 .extended_lut = "off";
defparam \db|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N53
dffeas \db|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[7] .is_wysiwyg = "true";
defparam \db|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N54
cyclonev_lcell_comb \db|Add0~17 (
// Equation(s):
// \db|Add0~17_sumout  = SUM(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~2  ))
// \db|Add0~18  = CARRY(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~17_sumout ),
	.cout(\db|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~17 .extended_lut = "off";
defparam \db|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N56
dffeas \db|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[8] .is_wysiwyg = "true";
defparam \db|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N57
cyclonev_lcell_comb \db|Add0~13 (
// Equation(s):
// \db|Add0~13_sumout  = SUM(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~18  ))
// \db|Add0~14  = CARRY(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~13_sumout ),
	.cout(\db|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~13 .extended_lut = "off";
defparam \db|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N59
dffeas \db|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[9] .is_wysiwyg = "true";
defparam \db|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N0
cyclonev_lcell_comb \db|Add0~33 (
// Equation(s):
// \db|Add0~33_sumout  = SUM(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~14  ))
// \db|Add0~34  = CARRY(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~33_sumout ),
	.cout(\db|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~33 .extended_lut = "off";
defparam \db|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N2
dffeas \db|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[10] .is_wysiwyg = "true";
defparam \db|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N3
cyclonev_lcell_comb \db|Add0~29 (
// Equation(s):
// \db|Add0~29_sumout  = SUM(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~34  ))
// \db|Add0~30  = CARRY(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~34  ))

	.dataa(!\db|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~29_sumout ),
	.cout(\db|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~29 .extended_lut = "off";
defparam \db|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N5
dffeas \db|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[11] .is_wysiwyg = "true";
defparam \db|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N6
cyclonev_lcell_comb \db|Add0~25 (
// Equation(s):
// \db|Add0~25_sumout  = SUM(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~30  ))
// \db|Add0~26  = CARRY(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~30  ))

	.dataa(gnd),
	.datab(!\db|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~25_sumout ),
	.cout(\db|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~25 .extended_lut = "off";
defparam \db|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N8
dffeas \db|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[12] .is_wysiwyg = "true";
defparam \db|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N9
cyclonev_lcell_comb \db|Add0~21 (
// Equation(s):
// \db|Add0~21_sumout  = SUM(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~26  ))
// \db|Add0~22  = CARRY(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~21_sumout ),
	.cout(\db|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~21 .extended_lut = "off";
defparam \db|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N11
dffeas \db|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[13] .is_wysiwyg = "true";
defparam \db|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N12
cyclonev_lcell_comb \db|Add0~45 (
// Equation(s):
// \db|Add0~45_sumout  = SUM(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~22  ))
// \db|Add0~46  = CARRY(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~22  ))

	.dataa(gnd),
	.datab(!\db|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~45_sumout ),
	.cout(\db|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~45 .extended_lut = "off";
defparam \db|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N14
dffeas \db|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[14] .is_wysiwyg = "true";
defparam \db|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y6_N32
dffeas \db|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[0] .is_wysiwyg = "true";
defparam \db|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N15
cyclonev_lcell_comb \db|Add0~41 (
// Equation(s):
// \db|Add0~41_sumout  = SUM(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~46  ))
// \db|Add0~42  = CARRY(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~41_sumout ),
	.cout(\db|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~41 .extended_lut = "off";
defparam \db|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N17
dffeas \db|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[15] .is_wysiwyg = "true";
defparam \db|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N18
cyclonev_lcell_comb \db|Add0~81 (
// Equation(s):
// \db|Add0~81_sumout  = SUM(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~42  ))
// \db|Add0~82  = CARRY(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~42  ))

	.dataa(gnd),
	.datab(!\db|cnt [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~81_sumout ),
	.cout(\db|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~81 .extended_lut = "off";
defparam \db|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N19
dffeas \db|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[16] .is_wysiwyg = "true";
defparam \db|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N9
cyclonev_lcell_comb \db|Equal0~2 (
// Equation(s):
// \db|Equal0~2_combout  = ( !\db|cnt [16] & ( (\db|cnt [1] & (\db|cnt [0] & \db|cnt [2])) ) )

	.dataa(!\db|cnt [1]),
	.datab(gnd),
	.datac(!\db|cnt [0]),
	.datad(!\db|cnt [2]),
	.datae(gnd),
	.dataf(!\db|cnt [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~2 .extended_lut = "off";
defparam \db|Equal0~2 .lut_mask = 64'h0005000500000000;
defparam \db|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N21
cyclonev_lcell_comb \db|Add0~53 (
// Equation(s):
// \db|Add0~53_sumout  = SUM(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~82  ))
// \db|Add0~54  = CARRY(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~82  ))

	.dataa(!\db|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~53_sumout ),
	.cout(\db|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~53 .extended_lut = "off";
defparam \db|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N23
dffeas \db|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[17] .is_wysiwyg = "true";
defparam \db|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N24
cyclonev_lcell_comb \db|Add0~57 (
// Equation(s):
// \db|Add0~57_sumout  = SUM(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~54  ))
// \db|Add0~58  = CARRY(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~57_sumout ),
	.cout(\db|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~57 .extended_lut = "off";
defparam \db|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N26
dffeas \db|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[18] .is_wysiwyg = "true";
defparam \db|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N27
cyclonev_lcell_comb \db|Add0~61 (
// Equation(s):
// \db|Add0~61_sumout  = SUM(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~58  ))
// \db|Add0~62  = CARRY(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~58  ))

	.dataa(!\db|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~61_sumout ),
	.cout(\db|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~61 .extended_lut = "off";
defparam \db|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N29
dffeas \db|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[19] .is_wysiwyg = "true";
defparam \db|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N30
cyclonev_lcell_comb \db|Add0~65 (
// Equation(s):
// \db|Add0~65_sumout  = SUM(( \db|cnt [20] ) + ( GND ) + ( \db|Add0~62  ))

	.dataa(gnd),
	.datab(!\db|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Add0~65 .extended_lut = "off";
defparam \db|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N32
dffeas \db|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[20] .is_wysiwyg = "true";
defparam \db|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N42
cyclonev_lcell_comb \db|Equal0~1 (
// Equation(s):
// \db|Equal0~1_combout  = ( \db|cnt [17] & ( \db|cnt [4] & ( (!\db|cnt [19] & (\db|cnt [20] & \db|cnt [18])) ) ) )

	.dataa(!\db|cnt [19]),
	.datab(!\db|cnt [20]),
	.datac(!\db|cnt [18]),
	.datad(gnd),
	.datae(!\db|cnt [17]),
	.dataf(!\db|cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~1 .extended_lut = "off";
defparam \db|Equal0~1 .lut_mask = 64'h0000000000000202;
defparam \db|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N48
cyclonev_lcell_comb \db|Equal0~3 (
// Equation(s):
// \db|Equal0~3_combout  = ( \db|cnt [3] & ( \db|Equal0~1_combout  & ( (\db|cnt [14] & (\db|Equal0~2_combout  & \db|cnt [15])) ) ) )

	.dataa(gnd),
	.datab(!\db|cnt [14]),
	.datac(!\db|Equal0~2_combout ),
	.datad(!\db|cnt [15]),
	.datae(!\db|cnt [3]),
	.dataf(!\db|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~3 .extended_lut = "off";
defparam \db|Equal0~3 .lut_mask = 64'h0000000000000003;
defparam \db|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N36
cyclonev_lcell_comb \db|Equal0~0 (
// Equation(s):
// \db|Equal0~0_combout  = ( !\db|cnt [11] & ( !\db|cnt [12] & ( (\db|cnt [13] & !\db|cnt [10]) ) ) )

	.dataa(gnd),
	.datab(!\db|cnt [13]),
	.datac(!\db|cnt [10]),
	.datad(gnd),
	.datae(!\db|cnt [11]),
	.dataf(!\db|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~0 .extended_lut = "off";
defparam \db|Equal0~0 .lut_mask = 64'h3030000000000000;
defparam \db|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N6
cyclonev_lcell_comb \db|Equal0~4 (
// Equation(s):
// \db|Equal0~4_combout  = ( \db|Equal0~0_combout  & ( (\db|cnt [9] & (\db|Equal0~3_combout  & \db|cnt [8])) ) )

	.dataa(gnd),
	.datab(!\db|cnt [9]),
	.datac(!\db|Equal0~3_combout ),
	.datad(!\db|cnt [8]),
	.datae(gnd),
	.dataf(!\db|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~4 .extended_lut = "off";
defparam \db|Equal0~4 .lut_mask = 64'h0000000000030003;
defparam \db|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N12
cyclonev_lcell_comb \db|Equal0~5 (
// Equation(s):
// \db|Equal0~5_combout  = ( \db|Equal0~4_combout  & ( (!\db|cnt [7] & (!\db|cnt [5] & \db|cnt [6])) ) )

	.dataa(!\db|cnt [7]),
	.datab(!\db|cnt [5]),
	.datac(!\db|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~5 .extended_lut = "off";
defparam \db|Equal0~5 .lut_mask = 64'h0000000008080808;
defparam \db|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N0
cyclonev_lcell_comb \db|y~0 (
// Equation(s):
// \db|y~0_combout  = ( \db|y~q  & ( !\db|Equal0~5_combout  ) ) # ( !\db|y~q  & ( \db|Equal0~5_combout  ) )

	.dataa(gnd),
	.datab(!\db|Equal0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\db|y~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|y~0 .extended_lut = "off";
defparam \db|y~0 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \db|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N2
dffeas \db|y (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|y .is_wysiwyg = "true";
defparam \db|y .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \cpu|tbo|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|buff[0] .is_wysiwyg = "true";
defparam \cpu|tbo|buff[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \cpu|tbo|y[0]~feeder (
// Equation(s):
// \cpu|tbo|y[0]~feeder_combout  = ( \cpu|tbo|buff [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|tbo|buff [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|tbo|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|tbo|y[0]~feeder .extended_lut = "off";
defparam \cpu|tbo|y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|tbo|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \cpu|tbo|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|tbo|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|y[0] .is_wysiwyg = "true";
defparam \cpu|tbo|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N30
cyclonev_lcell_comb \cpu|Add0~61 (
// Equation(s):
// \cpu|Add0~61_sumout  = SUM(( \cpu|cnt [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~62  = CARRY(( \cpu|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~61_sumout ),
	.cout(\cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~61 .extended_lut = "off";
defparam \cpu|Add0~61 .lut_mask = 64'h0000000000003333;
defparam \cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~70  ))
// \cpu|Add0~6  = CARRY(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~70  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N15
cyclonev_lcell_comb \cpu|Add0~65 (
// Equation(s):
// \cpu|Add0~65_sumout  = SUM(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~66  = CARRY(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~65_sumout ),
	.cout(\cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~65 .extended_lut = "off";
defparam \cpu|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N17
dffeas \cpu|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[15] .is_wysiwyg = "true";
defparam \cpu|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N18
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~66  ))
// \cpu|Add0~26  = CARRY(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N20
dffeas \cpu|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[16] .is_wysiwyg = "true";
defparam \cpu|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N21
cyclonev_lcell_comb \cpu|Add0~57 (
// Equation(s):
// \cpu|Add0~57_sumout  = SUM(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~58  = CARRY(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(!\cpu|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~57_sumout ),
	.cout(\cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~57 .extended_lut = "off";
defparam \cpu|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N23
dffeas \cpu|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[17] .is_wysiwyg = "true";
defparam \cpu|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \cpu|Add0~53 (
// Equation(s):
// \cpu|Add0~53_sumout  = SUM(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~58  ))
// \cpu|Add0~54  = CARRY(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~53_sumout ),
	.cout(\cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~53 .extended_lut = "off";
defparam \cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N26
dffeas \cpu|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[18] .is_wysiwyg = "true";
defparam \cpu|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N27
cyclonev_lcell_comb \cpu|Add0~49 (
// Equation(s):
// \cpu|Add0~49_sumout  = SUM(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~54  ))
// \cpu|Add0~50  = CARRY(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~54  ))

	.dataa(!\cpu|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~49_sumout ),
	.cout(\cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~49 .extended_lut = "off";
defparam \cpu|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N29
dffeas \cpu|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[19] .is_wysiwyg = "true";
defparam \cpu|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \cpu|Add0~45 (
// Equation(s):
// \cpu|Add0~45_sumout  = SUM(( \cpu|cnt[20]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~50  ))
// \cpu|Add0~46  = CARRY(( \cpu|cnt[20]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~50  ))

	.dataa(gnd),
	.datab(!\cpu|cnt[20]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~45_sumout ),
	.cout(\cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~45 .extended_lut = "off";
defparam \cpu|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N32
dffeas \cpu|cnt[20]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[20]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N33
cyclonev_lcell_comb \cpu|Add0~41 (
// Equation(s):
// \cpu|Add0~41_sumout  = SUM(( \cpu|cnt[21]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~46  ))
// \cpu|Add0~42  = CARRY(( \cpu|cnt[21]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~46  ))

	.dataa(!\cpu|cnt[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~41_sumout ),
	.cout(\cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~41 .extended_lut = "off";
defparam \cpu|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N35
dffeas \cpu|cnt[21]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[21]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~42  ))
// \cpu|Add0~30  = CARRY(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N38
dffeas \cpu|cnt[22] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[22] .is_wysiwyg = "true";
defparam \cpu|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N45
cyclonev_lcell_comb \cpu|Equal0~1 (
// Equation(s):
// \cpu|Equal0~1_combout  = ( !\cpu|cnt [16] & ( !\cpu|cnt [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cnt [22]),
	.datae(gnd),
	.dataf(!\cpu|cnt [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~1 .extended_lut = "off";
defparam \cpu|Equal0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N31
dffeas \cpu|cnt[0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \cpu|Equal0~3 (
// Equation(s):
// \cpu|Equal0~3_combout  = ( \cpu|cnt[0]~DUPLICATE_q  & ( (\cpu|cnt [17] & (\cpu|cnt [15] & (\cpu|cnt [18] & \cpu|cnt [19]))) ) )

	.dataa(!\cpu|cnt [17]),
	.datab(!\cpu|cnt [15]),
	.datac(!\cpu|cnt [18]),
	.datad(!\cpu|cnt [19]),
	.datae(gnd),
	.dataf(!\cpu|cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~3 .extended_lut = "off";
defparam \cpu|Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N10
dffeas \cpu|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[13] .is_wysiwyg = "true";
defparam \cpu|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N8
dffeas \cpu|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[12] .is_wysiwyg = "true";
defparam \cpu|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N48
cyclonev_lcell_comb \cpu|Equal0~4 (
// Equation(s):
// \cpu|Equal0~4_combout  = ( \cpu|cnt [12] & ( (\cpu|cnt [4] & (\cpu|cnt [10] & \cpu|cnt [11])) ) )

	.dataa(gnd),
	.datab(!\cpu|cnt [4]),
	.datac(!\cpu|cnt [10]),
	.datad(!\cpu|cnt [11]),
	.datae(gnd),
	.dataf(!\cpu|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~4 .extended_lut = "off";
defparam \cpu|Equal0~4 .lut_mask = 64'h0000000000030003;
defparam \cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N18
cyclonev_lcell_comb \cpu|Equal0~5 (
// Equation(s):
// \cpu|Equal0~5_combout  = ( \cpu|cnt [2] & ( \cpu|cnt [3] & ( (\cpu|Equal0~3_combout  & (\cpu|cnt [13] & \cpu|Equal0~4_combout )) ) ) )

	.dataa(!\cpu|Equal0~3_combout ),
	.datab(!\cpu|cnt [13]),
	.datac(!\cpu|Equal0~4_combout ),
	.datad(gnd),
	.datae(!\cpu|cnt [2]),
	.dataf(!\cpu|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~5 .extended_lut = "off";
defparam \cpu|Equal0~5 .lut_mask = 64'h0000000000000101;
defparam \cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N34
dffeas \cpu|cnt[21] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[21] .is_wysiwyg = "true";
defparam \cpu|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N41
dffeas \cpu|cnt[23]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N39
cyclonev_lcell_comb \cpu|Add0~37 (
// Equation(s):
// \cpu|Add0~37_sumout  = SUM(( \cpu|cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~37 .extended_lut = "off";
defparam \cpu|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N40
dffeas \cpu|cnt[23] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23] .is_wysiwyg = "true";
defparam \cpu|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N31
dffeas \cpu|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[20] .is_wysiwyg = "true";
defparam \cpu|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N3
cyclonev_lcell_comb \cpu|Equal0~2 (
// Equation(s):
// \cpu|Equal0~2_combout  = ( \cpu|cnt [20] & ( \cpu|cnt [1] & ( (\cpu|cnt [21] & \cpu|cnt [23]) ) ) )

	.dataa(!\cpu|cnt [21]),
	.datab(gnd),
	.datac(!\cpu|cnt [23]),
	.datad(gnd),
	.datae(!\cpu|cnt [20]),
	.dataf(!\cpu|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~2 .extended_lut = "off";
defparam \cpu|Equal0~2 .lut_mask = 64'h0000000000000505;
defparam \cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \cpu|Equal0~6 (
// Equation(s):
// \cpu|Equal0~6_combout  = ( !\cpu|cnt [5] & ( \cpu|Equal0~2_combout  & ( (\cpu|Equal0~1_combout  & (\cpu|Equal0~5_combout  & \cpu|Equal0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Equal0~1_combout ),
	.datac(!\cpu|Equal0~5_combout ),
	.datad(!\cpu|Equal0~0_combout ),
	.datae(!\cpu|cnt [5]),
	.dataf(!\cpu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~6 .extended_lut = "off";
defparam \cpu|Equal0~6 .lut_mask = 64'h0000000000030000;
defparam \cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N32
dffeas \cpu|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[0] .is_wysiwyg = "true";
defparam \cpu|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N33
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~62  ))
// \cpu|Add0~34  = CARRY(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~62  ))

	.dataa(!\cpu|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N34
dffeas \cpu|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[1] .is_wysiwyg = "true";
defparam \cpu|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N36
cyclonev_lcell_comb \cpu|Add0~93 (
// Equation(s):
// \cpu|Add0~93_sumout  = SUM(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~34  ))
// \cpu|Add0~94  = CARRY(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~93_sumout ),
	.cout(\cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~93 .extended_lut = "off";
defparam \cpu|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N38
dffeas \cpu|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[2] .is_wysiwyg = "true";
defparam \cpu|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N39
cyclonev_lcell_comb \cpu|Add0~89 (
// Equation(s):
// \cpu|Add0~89_sumout  = SUM(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~94  ))
// \cpu|Add0~90  = CARRY(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~89_sumout ),
	.cout(\cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~89 .extended_lut = "off";
defparam \cpu|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N41
dffeas \cpu|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[3] .is_wysiwyg = "true";
defparam \cpu|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N42
cyclonev_lcell_comb \cpu|Add0~85 (
// Equation(s):
// \cpu|Add0~85_sumout  = SUM(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~90  ))
// \cpu|Add0~86  = CARRY(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~90  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~85_sumout ),
	.cout(\cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~85 .extended_lut = "off";
defparam \cpu|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N44
dffeas \cpu|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[4] .is_wysiwyg = "true";
defparam \cpu|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N45
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~86  ))
// \cpu|Add0~2  = CARRY(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N47
dffeas \cpu|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[5] .is_wysiwyg = "true";
defparam \cpu|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N48
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~22  = CARRY(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N50
dffeas \cpu|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[6] .is_wysiwyg = "true";
defparam \cpu|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N51
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~18  = CARRY(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(!\cpu|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N53
dffeas \cpu|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[7] .is_wysiwyg = "true";
defparam \cpu|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N54
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~14  = CARRY(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N56
dffeas \cpu|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[8] .is_wysiwyg = "true";
defparam \cpu|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N57
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~10  = CARRY(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N59
dffeas \cpu|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[9] .is_wysiwyg = "true";
defparam \cpu|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \cpu|Add0~81 (
// Equation(s):
// \cpu|Add0~81_sumout  = SUM(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~82  = CARRY(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~81_sumout ),
	.cout(\cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~81 .extended_lut = "off";
defparam \cpu|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N2
dffeas \cpu|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[10] .is_wysiwyg = "true";
defparam \cpu|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N3
cyclonev_lcell_comb \cpu|Add0~77 (
// Equation(s):
// \cpu|Add0~77_sumout  = SUM(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~82  ))
// \cpu|Add0~78  = CARRY(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~82  ))

	.dataa(!\cpu|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~77_sumout ),
	.cout(\cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~77 .extended_lut = "off";
defparam \cpu|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N5
dffeas \cpu|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[11] .is_wysiwyg = "true";
defparam \cpu|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \cpu|Add0~73 (
// Equation(s):
// \cpu|Add0~73_sumout  = SUM(( \cpu|cnt[12]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~78  ))
// \cpu|Add0~74  = CARRY(( \cpu|cnt[12]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~73_sumout ),
	.cout(\cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~73 .extended_lut = "off";
defparam \cpu|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N7
dffeas \cpu|cnt[12]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[12]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N9
cyclonev_lcell_comb \cpu|Add0~69 (
// Equation(s):
// \cpu|Add0~69_sumout  = SUM(( \cpu|cnt[13]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~74  ))
// \cpu|Add0~70  = CARRY(( \cpu|cnt[13]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~69_sumout ),
	.cout(\cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~69 .extended_lut = "off";
defparam \cpu|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N11
dffeas \cpu|cnt[13]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[13]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N13
dffeas \cpu|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[14] .is_wysiwyg = "true";
defparam \cpu|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N6
cyclonev_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = ( !\cpu|cnt [7] & ( (!\cpu|cnt [14] & (!\cpu|cnt [9] & (!\cpu|cnt [6] & !\cpu|cnt [8]))) ) )

	.dataa(!\cpu|cnt [14]),
	.datab(!\cpu|cnt [9]),
	.datac(!\cpu|cnt [6]),
	.datad(!\cpu|cnt [8]),
	.datae(gnd),
	.dataf(!\cpu|cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~0 .extended_lut = "off";
defparam \cpu|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N51
cyclonev_lcell_comb \cpu|Equal1~0 (
// Equation(s):
// \cpu|Equal1~0_combout  = ( !\cpu|cnt [1] & ( (!\cpu|cnt[21]~DUPLICATE_q  & (!\cpu|cnt[20]~DUPLICATE_q  & !\cpu|cnt [23])) ) )

	.dataa(!\cpu|cnt[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|cnt[20]~DUPLICATE_q ),
	.datad(!\cpu|cnt [23]),
	.datae(gnd),
	.dataf(!\cpu|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~0 .extended_lut = "off";
defparam \cpu|Equal1~0 .lut_mask = 64'hA000A00000000000;
defparam \cpu|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \cpu|Equal1~1 (
// Equation(s):
// \cpu|Equal1~1_combout  = ( !\cpu|cnt [17] & ( !\cpu|cnt[0]~DUPLICATE_q  & ( (!\cpu|cnt [19] & (!\cpu|cnt [15] & (!\cpu|cnt [18] & !\cpu|cnt[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|cnt [19]),
	.datab(!\cpu|cnt [15]),
	.datac(!\cpu|cnt [18]),
	.datad(!\cpu|cnt[13]~DUPLICATE_q ),
	.datae(!\cpu|cnt [17]),
	.dataf(!\cpu|cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~1 .extended_lut = "off";
defparam \cpu|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N4
dffeas \cpu|cnt[11]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N0
cyclonev_lcell_comb \cpu|Equal1~2 (
// Equation(s):
// \cpu|Equal1~2_combout  = ( !\cpu|cnt [2] & ( !\cpu|cnt[11]~DUPLICATE_q  & ( (!\cpu|cnt[12]~DUPLICATE_q  & (!\cpu|cnt [3] & (!\cpu|cnt [10] & !\cpu|cnt [4]))) ) ) )

	.dataa(!\cpu|cnt[12]~DUPLICATE_q ),
	.datab(!\cpu|cnt [3]),
	.datac(!\cpu|cnt [10]),
	.datad(!\cpu|cnt [4]),
	.datae(!\cpu|cnt [2]),
	.dataf(!\cpu|cnt[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~2 .extended_lut = "off";
defparam \cpu|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N46
dffeas \cpu|cnt[5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \cpu|Equal1~3 (
// Equation(s):
// \cpu|Equal1~3_combout  = ( \cpu|Equal0~1_combout  & ( !\cpu|cnt[5]~DUPLICATE_q  & ( (\cpu|Equal0~0_combout  & (\cpu|Equal1~0_combout  & (\cpu|Equal1~1_combout  & \cpu|Equal1~2_combout ))) ) ) )

	.dataa(!\cpu|Equal0~0_combout ),
	.datab(!\cpu|Equal1~0_combout ),
	.datac(!\cpu|Equal1~1_combout ),
	.datad(!\cpu|Equal1~2_combout ),
	.datae(!\cpu|Equal0~1_combout ),
	.dataf(!\cpu|cnt[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~3 .extended_lut = "off";
defparam \cpu|Equal1~3 .lut_mask = 64'h0000000100000000;
defparam \cpu|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N9
cyclonev_lcell_comb \cpu|IP[6]~1 (
// Equation(s):
// \cpu|IP[6]~1_combout  = ( \cpu|Equal1~3_combout  ) # ( !\cpu|Equal1~3_combout  & ( (\cpu|tbo|y [0]) # (\db|y~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|y~q ),
	.datad(!\cpu|tbo|y [0]),
	.datae(gnd),
	.dataf(!\cpu|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[6]~1 .extended_lut = "off";
defparam \cpu|IP[6]~1 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \cpu|IP[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N35
dffeas \cpu|IP[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N32
dffeas \cpu|IP[0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N36
cyclonev_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_sumout  = SUM(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add1~22  ))
// \cpu|Add1~14  = CARRY(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~13_sumout ),
	.cout(\cpu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~13 .extended_lut = "off";
defparam \cpu|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N39
cyclonev_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_sumout  = SUM(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~14  ))
// \cpu|Add1~18  = CARRY(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~17_sumout ),
	.cout(\cpu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~17 .extended_lut = "off";
defparam \cpu|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N15
cyclonev_lcell_comb \cpu|Pmem|data[30]~2 (
// Equation(s):
// \cpu|Pmem|data[30]~2_combout  = ( \cpu|IP [3] & ( (\cpu|Pmem|data[30]~1_combout  & !\cpu|IP [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[30]~1_combout ),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[30]~2 .extended_lut = "off";
defparam \cpu|Pmem|data[30]~2 .lut_mask = 64'h000000000F000F00;
defparam \cpu|Pmem|data[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N9
cyclonev_lcell_comb \cpu|Pmem|Decoder0~1 (
// Equation(s):
// \cpu|Pmem|Decoder0~1_combout  = ( \cpu|Pmem|data[30]~2_combout  & ( \cpu|IP [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[30]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~1 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Pmem|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N40
dffeas \cpu|IP[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~17_sumout ),
	.asdata(\cpu|Pmem|Decoder0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3] .is_wysiwyg = "true";
defparam \cpu|IP[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N42
cyclonev_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_sumout  = SUM(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~18  ))
// \cpu|Add1~10  = CARRY(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~9_sumout ),
	.cout(\cpu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~9 .extended_lut = "off";
defparam \cpu|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N49
dffeas \cpu|IP[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6] .is_wysiwyg = "true";
defparam \cpu|IP[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N45
cyclonev_lcell_comb \cpu|Add1~25 (
// Equation(s):
// \cpu|Add1~25_sumout  = SUM(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add1~10  ))
// \cpu|Add1~26  = CARRY(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~25_sumout ),
	.cout(\cpu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~25 .extended_lut = "off";
defparam \cpu|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N48
cyclonev_lcell_comb \cpu|Add1~29 (
// Equation(s):
// \cpu|Add1~29_sumout  = SUM(( \cpu|IP [6] ) + ( GND ) + ( \cpu|Add1~26  ))
// \cpu|Add1~30  = CARRY(( \cpu|IP [6] ) + ( GND ) + ( \cpu|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~29_sumout ),
	.cout(\cpu|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~29 .extended_lut = "off";
defparam \cpu|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N50
dffeas \cpu|IP[6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N41
dffeas \cpu|IP[3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~17_sumout ),
	.asdata(\cpu|Pmem|Decoder0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N44
dffeas \cpu|IP[4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~9_sumout ),
	.asdata(\cpu|Pmem|data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N27
cyclonev_lcell_comb \cpu|Pmem|data[4]~3 (
// Equation(s):
// \cpu|Pmem|data[4]~3_combout  = ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [2] $ (\cpu|IP[4]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[4]~3 .extended_lut = "off";
defparam \cpu|Pmem|data[4]~3 .lut_mask = 64'h9090909000000000;
defparam \cpu|Pmem|data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N52
dffeas \cpu|IP[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7] .is_wysiwyg = "true";
defparam \cpu|IP[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N51
cyclonev_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_sumout  = SUM(( \cpu|IP [7] ) + ( GND ) + ( \cpu|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~1 .extended_lut = "off";
defparam \cpu|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N53
dffeas \cpu|IP[7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N3
cyclonev_lcell_comb \cpu|Pmem|data[4]~4 (
// Equation(s):
// \cpu|Pmem|data[4]~4_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [5] & (\cpu|IP[3]~DUPLICATE_q  & \cpu|Pmem|data[4]~3_combout ))) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|data[4]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[4]~4 .extended_lut = "off";
defparam \cpu|Pmem|data[4]~4 .lut_mask = 64'h0008000800000000;
defparam \cpu|Pmem|data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N43
dffeas \cpu|IP[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~9_sumout ),
	.asdata(\cpu|Pmem|data[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4] .is_wysiwyg = "true";
defparam \cpu|IP[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N47
dffeas \cpu|IP[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5] .is_wysiwyg = "true";
defparam \cpu|IP[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N57
cyclonev_lcell_comb \cpu|Pmem|data[30]~1 (
// Equation(s):
// \cpu|Pmem|data[30]~1_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [5] & !\cpu|IP [6]))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP [6]),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[30]~1 .extended_lut = "off";
defparam \cpu|Pmem|data[30]~1 .lut_mask = 64'h8000800000000000;
defparam \cpu|Pmem|data[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N21
cyclonev_lcell_comb \cpu|Pmem|WideOr0~0 (
// Equation(s):
// \cpu|Pmem|WideOr0~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q ) # ((\cpu|IP [2] & \cpu|IP[4]~DUPLICATE_q )) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP [2] & !\cpu|IP[0]~DUPLICATE_q ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~0 .lut_mask = 64'h50505050F1F1F1F1;
defparam \cpu|Pmem|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr1~0 (
// Equation(s):
// \cpu|Pmem|WideOr1~0_combout  = ( !\cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP [5]) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~0 .lut_mask = 64'h8888888800000000;
defparam \cpu|Pmem|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N21
cyclonev_lcell_comb \cpu|Pmem|WideOr0~1 (
// Equation(s):
// \cpu|Pmem|WideOr0~1_combout  = ( \cpu|IP[7]~DUPLICATE_q  ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr1~0_combout ) # (\cpu|Pmem|WideOr0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~1 .lut_mask = 64'hF0FFF0FFFFFFFFFF;
defparam \cpu|Pmem|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N0
cyclonev_lcell_comb \cpu|Pmem|data[31]~0 (
// Equation(s):
// \cpu|Pmem|data[31]~0_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & (!\cpu|IP [5] & !\cpu|IP[1]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(!\cpu|IP[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[31]~0 .extended_lut = "off";
defparam \cpu|Pmem|data[31]~0 .lut_mask = 64'h8080808000000000;
defparam \cpu|Pmem|data[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr4~0 (
// Equation(s):
// \cpu|Pmem|WideOr4~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [0]) # ((\cpu|IP [2] & \cpu|IP[4]~DUPLICATE_q )) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP [2] & (\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP [0])) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~0 .lut_mask = 64'h10101010F1F1F1F1;
defparam \cpu|Pmem|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N51
cyclonev_lcell_comb \cpu|Pmem|WideOr4~1 (
// Equation(s):
// \cpu|Pmem|WideOr4~1_combout  = ( !\cpu|Pmem|WideOr4~0_combout  & ( \cpu|Pmem|data[31]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|data[31]~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~1 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu|Pmem|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr5~1 (
// Equation(s):
// \cpu|Pmem|WideOr5~1_combout  = ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[6]~DUPLICATE_q  & !\cpu|IP [5]) ) )

	.dataa(!\cpu|IP[6]~DUPLICATE_q ),
	.datab(!\cpu|IP [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~1 .lut_mask = 64'h8888888800000000;
defparam \cpu|Pmem|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \cpu|Pmem|WideOr5~0 (
// Equation(s):
// \cpu|Pmem|WideOr5~0_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP [2])) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q ) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~0 .lut_mask = 64'h8888888880808080;
defparam \cpu|Pmem|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \cpu|Pmem|WideOr5~2 (
// Equation(s):
// \cpu|Pmem|WideOr5~2_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr5~1_combout  & \cpu|Pmem|WideOr5~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~2 .lut_mask = 64'h0303030300000000;
defparam \cpu|Pmem|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr6~0 (
// Equation(s):
// \cpu|Pmem|WideOr6~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (\cpu|IP [0] & ((!\cpu|IP [2]) # (!\cpu|IP[4]~DUPLICATE_q ))) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( ((\cpu|IP [2] & \cpu|IP[4]~DUPLICATE_q )) # (\cpu|IP [0]) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~0 .lut_mask = 64'h1F1F1F1F0E0E0E0E;
defparam \cpu|Pmem|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr6~1 (
// Equation(s):
// \cpu|Pmem|WideOr6~1_combout  = ( \cpu|Pmem|WideOr6~0_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr1~0_combout ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \cpu|Pmem|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N39
cyclonev_lcell_comb \cpu|Reg[31][0]~12 (
// Equation(s):
// \cpu|Reg[31][0]~12_combout  = (!\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Pmem|WideOr5~2_combout  & \cpu|Pmem|WideOr6~1_combout )))

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~2_combout ),
	.datad(!\cpu|Pmem|WideOr6~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][0]~12 .extended_lut = "off";
defparam \cpu|Reg[31][0]~12 .lut_mask = 64'h0002000200020002;
defparam \cpu|Reg[31][0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N15
cyclonev_lcell_comb \cpu|Pmem|WideOr2~0 (
// Equation(s):
// \cpu|Pmem|WideOr2~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [0]) # ((\cpu|IP[4]~DUPLICATE_q  & \cpu|IP [2])) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [0] & (!\cpu|IP[4]~DUPLICATE_q  & !\cpu|IP [2])) ) )

	.dataa(!\cpu|IP [0]),
	.datab(gnd),
	.datac(!\cpu|IP[4]~DUPLICATE_q ),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~0 .lut_mask = 64'hA000A000AAAFAAAF;
defparam \cpu|Pmem|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr2~1 (
// Equation(s):
// \cpu|Pmem|WideOr2~1_combout  = (\cpu|Pmem|data[31]~0_combout  & !\cpu|Pmem|WideOr2~0_combout )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[31]~0_combout ),
	.datac(!\cpu|Pmem|WideOr2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~1 .lut_mask = 64'h3030303030303030;
defparam \cpu|Pmem|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N39
cyclonev_lcell_comb \cpu|Reg[1][4]~feeder (
// Equation(s):
// \cpu|Reg[1][4]~feeder_combout  = ( \cpu|Selector3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N42
cyclonev_lcell_comb \cpu|Reg[28][7]~0 (
// Equation(s):
// \cpu|Reg[28][7]~0_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( !\cpu|IP [7] & ( (!\cpu|Pmem|WideOr0~0_combout  & (((!\cpu|IP [3] & !\cpu|IP [2])) # (\cpu|IP [0]))) ) ) )

	.dataa(!\cpu|Pmem|WideOr0~0_combout ),
	.datab(!\cpu|IP [0]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [2]),
	.datae(!\cpu|Pmem|WideOr1~0_combout ),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][7]~0 .extended_lut = "off";
defparam \cpu|Reg[28][7]~0 .lut_mask = 64'h0000A22200000000;
defparam \cpu|Reg[28][7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N21
cyclonev_lcell_comb \cpu|Reg[1][7]~23 (
// Equation(s):
// \cpu|Reg[1][7]~23_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr1~0_combout  & (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Pmem|WideOr5~1_combout ))) # (\cpu|Pmem|WideOr1~0_combout  & ((!\cpu|Pmem|WideOr4~0_combout ) # 
// ((\cpu|Pmem|WideOr5~0_combout  & \cpu|Pmem|WideOr5~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr1~0_combout ),
	.datab(!\cpu|Pmem|WideOr5~0_combout ),
	.datac(!\cpu|Pmem|WideOr5~1_combout ),
	.datad(!\cpu|Pmem|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][7]~23 .extended_lut = "off";
defparam \cpu|Reg[1][7]~23 .lut_mask = 64'h5703570300000000;
defparam \cpu|Reg[1][7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N57
cyclonev_lcell_comb \cpu|Reg[1][7]~25 (
// Equation(s):
// \cpu|Reg[1][7]~25_combout  = ( !\cpu|Reg[1][7]~23_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[28][7]~0_combout  & (!\db|y~q  & ((\cpu|tbo|y [0]) # (\cpu|Equal1~3_combout )))) ) ) )

	.dataa(!\cpu|Reg[28][7]~0_combout ),
	.datab(!\cpu|Equal1~3_combout ),
	.datac(!\cpu|tbo|y [0]),
	.datad(!\db|y~q ),
	.datae(!\cpu|Reg[1][7]~23_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][7]~25 .extended_lut = "off";
defparam \cpu|Reg[1][7]~25 .lut_mask = 64'h0000000015000000;
defparam \cpu|Reg[1][7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N40
dffeas \cpu|Reg[1][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][4] .is_wysiwyg = "true";
defparam \cpu|Reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N0
cyclonev_lcell_comb \cpu|Reg[0][4]~feeder (
// Equation(s):
// \cpu|Reg[0][4]~feeder_combout  = ( \cpu|Selector3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \cpu|Reg[0][7]~4 (
// Equation(s):
// \cpu|Reg[0][7]~4_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( !\cpu|IP [7] & ( (!\cpu|IP [0] & (!\cpu|IP [3] & (!\cpu|Pmem|WideOr0~0_combout  $ (\cpu|IP [2])))) # (\cpu|IP [0] & (!\cpu|Pmem|WideOr0~0_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr0~0_combout ),
	.datab(!\cpu|IP [0]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [2]),
	.datae(!\cpu|Pmem|WideOr1~0_combout ),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~4 .extended_lut = "off";
defparam \cpu|Reg[0][7]~4 .lut_mask = 64'h0000A26200000000;
defparam \cpu|Reg[0][7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N51
cyclonev_lcell_comb \cpu|Reg[0][7]~5 (
// Equation(s):
// \cpu|Reg[0][7]~5_combout  = ( \cpu|tbo|y [0] & ( (\cpu|Reg[0][7]~4_combout  & !\db|y~q ) ) ) # ( !\cpu|tbo|y [0] & ( (\cpu|Reg[0][7]~4_combout  & (\cpu|Equal1~3_combout  & !\db|y~q )) ) )

	.dataa(!\cpu|Reg[0][7]~4_combout ),
	.datab(gnd),
	.datac(!\cpu|Equal1~3_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|tbo|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~5 .extended_lut = "off";
defparam \cpu|Reg[0][7]~5 .lut_mask = 64'h0500050055005500;
defparam \cpu|Reg[0][7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N54
cyclonev_lcell_comb \cpu|Reg[0][7]~24 (
// Equation(s):
// \cpu|Reg[0][7]~24_combout  = ( \cpu|Reg[1][7]~23_combout  & ( \cpu|Reg[0][7]~5_combout  & ( (\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP[7]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg[1][7]~23_combout  & ( \cpu|Reg[0][7]~5_combout  
// & ( (!\cpu|Pmem|WideOr0~1_combout  & (((!\cpu|Pmem|WideOr6~1_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & (((!\cpu|Pmem|WideOr1~2_combout )) # (\cpu|IP[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Pmem|WideOr0~1_combout ),
	.datae(!\cpu|Reg[1][7]~23_combout ),
	.dataf(!\cpu|Reg[0][7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~24 .extended_lut = "off";
defparam \cpu|Reg[0][7]~24 .lut_mask = 64'h00000000F0DD00DD;
defparam \cpu|Reg[0][7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N1
dffeas \cpu|Reg[0][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][4]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][4] .is_wysiwyg = "true";
defparam \cpu|Reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N18
cyclonev_lcell_comb \cpu|Reg[3][7]~26 (
// Equation(s):
// \cpu|Reg[3][7]~26_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr5~0_combout  & (\cpu|Pmem|WideOr5~1_combout  & ((!\cpu|Pmem|WideOr1~0_combout ) # (\cpu|Pmem|WideOr4~0_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr1~0_combout ),
	.datab(!\cpu|Pmem|WideOr5~0_combout ),
	.datac(!\cpu|Pmem|WideOr5~1_combout ),
	.datad(!\cpu|Pmem|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][7]~26 .extended_lut = "off";
defparam \cpu|Reg[3][7]~26 .lut_mask = 64'h0203020300000000;
defparam \cpu|Reg[3][7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N12
cyclonev_lcell_comb \cpu|Reg[3][7]~28 (
// Equation(s):
// \cpu|Reg[3][7]~28_combout  = ( \cpu|Reg[3][7]~26_combout  & ( \cpu|Reg[28][7]~0_combout  & ( (!\db|y~q  & (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Equal1~3_combout ) # (\cpu|tbo|y [0])))) ) ) )

	.dataa(!\db|y~q ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|tbo|y [0]),
	.datad(!\cpu|Equal1~3_combout ),
	.datae(!\cpu|Reg[3][7]~26_combout ),
	.dataf(!\cpu|Reg[28][7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][7]~28 .extended_lut = "off";
defparam \cpu|Reg[3][7]~28 .lut_mask = 64'h0000000000000222;
defparam \cpu|Reg[3][7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N44
dffeas \cpu|Reg[3][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][4] .is_wysiwyg = "true";
defparam \cpu|Reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N54
cyclonev_lcell_comb \cpu|Reg[2][7]~27 (
// Equation(s):
// \cpu|Reg[2][7]~27_combout  = ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[3][7]~26_combout  & ( (\cpu|Reg[28][7]~0_combout  & (!\db|y~q  & ((\cpu|tbo|y [0]) # (\cpu|Equal1~3_combout )))) ) ) )

	.dataa(!\cpu|Reg[28][7]~0_combout ),
	.datab(!\cpu|Equal1~3_combout ),
	.datac(!\db|y~q ),
	.datad(!\cpu|tbo|y [0]),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Reg[3][7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][7]~27 .extended_lut = "off";
defparam \cpu|Reg[2][7]~27 .lut_mask = 64'h0000000010500000;
defparam \cpu|Reg[2][7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N29
dffeas \cpu|Reg[2][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[2][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][4] .is_wysiwyg = "true";
defparam \cpu|Reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N42
cyclonev_lcell_comb \cpu|Selector25~0 (
// Equation(s):
// \cpu|Selector25~0_combout  = ( \cpu|Reg[3][4]~q  & ( \cpu|Reg[2][4]~q  & ( ((!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][4]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][4]~q ))) # (\cpu|Pmem|WideOr5~2_combout ) ) ) ) # ( !\cpu|Reg[3][4]~q  & ( 
// \cpu|Reg[2][4]~q  & ( (!\cpu|Pmem|WideOr5~2_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][4]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][4]~q )))) # (\cpu|Pmem|WideOr5~2_combout  & (((!\cpu|Pmem|WideOr6~1_combout )))) ) ) ) # ( 
// \cpu|Reg[3][4]~q  & ( !\cpu|Reg[2][4]~q  & ( (!\cpu|Pmem|WideOr5~2_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][4]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][4]~q )))) # (\cpu|Pmem|WideOr5~2_combout  & 
// (((\cpu|Pmem|WideOr6~1_combout )))) ) ) ) # ( !\cpu|Reg[3][4]~q  & ( !\cpu|Reg[2][4]~q  & ( (!\cpu|Pmem|WideOr5~2_combout  & ((!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][4]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][4]~q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~2_combout ),
	.datab(!\cpu|Reg[1][4]~q ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Reg[0][4]~q ),
	.datae(!\cpu|Reg[3][4]~q ),
	.dataf(!\cpu|Reg[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~0 .extended_lut = "off";
defparam \cpu|Selector25~0 .lut_mask = 64'h02A207A752F257F7;
defparam \cpu|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N39
cyclonev_lcell_comb \cpu|Reg[28][7]~1 (
// Equation(s):
// \cpu|Reg[28][7]~1_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr1~0_combout  & (!\cpu|Pmem|WideOr4~0_combout  & ((!\cpu|Pmem|WideOr5~0_combout ) # (!\cpu|Pmem|WideOr5~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr1~0_combout ),
	.datab(!\cpu|Pmem|WideOr4~0_combout ),
	.datac(!\cpu|Pmem|WideOr5~0_combout ),
	.datad(!\cpu|Pmem|WideOr5~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][7]~1 .extended_lut = "off";
defparam \cpu|Reg[28][7]~1 .lut_mask = 64'h4440444000000000;
defparam \cpu|Reg[28][7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N15
cyclonev_lcell_comb \cpu|Reg[29][0]~2 (
// Equation(s):
// \cpu|Reg[29][0]~2_combout  = ( \cpu|Reg[28][7]~1_combout  & ( \cpu|Reg[28][7]~0_combout  & ( (!\db|y~q  & (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|tbo|y [0]) # (\cpu|Equal1~3_combout )))) ) ) )

	.dataa(!\db|y~q ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Equal1~3_combout ),
	.datad(!\cpu|tbo|y [0]),
	.datae(!\cpu|Reg[28][7]~1_combout ),
	.dataf(!\cpu|Reg[28][7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~2 .extended_lut = "off";
defparam \cpu|Reg[29][0]~2 .lut_mask = 64'h0000000000000222;
defparam \cpu|Reg[29][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N4
dffeas \cpu|Reg[29][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][4] .is_wysiwyg = "true";
defparam \cpu|Reg[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N18
cyclonev_lcell_comb \cpu|Reg[30][4]~feeder (
// Equation(s):
// \cpu|Reg[30][4]~feeder_combout  = ( \cpu|Selector3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr3~0 (
// Equation(s):
// \cpu|Pmem|WideOr3~0_combout  = ( \cpu|IP [3] & ( (!\cpu|IP [0]) # ((\cpu|IP [2] & \cpu|IP [4])) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP [0] & ((\cpu|IP [4]) # (\cpu|IP [2]))) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [4]),
	.datac(!\cpu|IP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~0 .lut_mask = 64'h70707070F1F1F1F1;
defparam \cpu|Pmem|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr3~1 (
// Equation(s):
// \cpu|Pmem|WideOr3~1_combout  = ( !\cpu|Pmem|WideOr3~0_combout  & ( \cpu|Pmem|data[31]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[31]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr3~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr3~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|Pmem|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N24
cyclonev_lcell_comb \cpu|Reg[30][0]~3 (
// Equation(s):
// \cpu|Reg[30][0]~3_combout  = ( !\cpu|Pmem|WideOr3~1_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr0~1_combout  & \cpu|Pmem|WideOr2~1_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Pmem|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~3 .extended_lut = "off";
defparam \cpu|Reg[30][0]~3 .lut_mask = 64'h0004000400000000;
defparam \cpu|Reg[30][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \cpu|Reg[30][0]~6 (
// Equation(s):
// \cpu|Reg[30][0]~6_combout  = ( \cpu|Pmem|WideOr0~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[30][0]~3_combout  & \cpu|Reg[0][7]~5_combout ) ) ) ) # ( !\cpu|Pmem|WideOr0~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( 
// (\cpu|Reg[30][0]~3_combout  & \cpu|Reg[0][7]~5_combout ) ) ) ) # ( \cpu|Pmem|WideOr0~1_combout  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[30][0]~3_combout  & \cpu|Reg[0][7]~5_combout ) ) ) ) # ( !\cpu|Pmem|WideOr0~1_combout  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[0][7]~5_combout  & (((\cpu|Pmem|WideOr4~1_combout  & \cpu|Pmem|WideOr5~2_combout )) # (\cpu|Reg[30][0]~3_combout ))) ) ) )

	.dataa(!\cpu|Reg[30][0]~3_combout ),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~2_combout ),
	.datad(!\cpu|Reg[0][7]~5_combout ),
	.datae(!\cpu|Pmem|WideOr0~1_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~6 .extended_lut = "off";
defparam \cpu|Reg[30][0]~6 .lut_mask = 64'h0057005500550055;
defparam \cpu|Reg[30][0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N19
dffeas \cpu|Reg[30][4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][4]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N36
cyclonev_lcell_comb \cpu|Reg[28][7]~29 (
// Equation(s):
// \cpu|Reg[28][7]~29_combout  = ( !\db|y~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[28][7]~0_combout  & (\cpu|Reg[28][7]~1_combout  & ((\cpu|Equal1~3_combout ) # (\cpu|tbo|y [0])))) ) ) )

	.dataa(!\cpu|tbo|y [0]),
	.datab(!\cpu|Equal1~3_combout ),
	.datac(!\cpu|Reg[28][7]~0_combout ),
	.datad(!\cpu|Reg[28][7]~1_combout ),
	.datae(!\db|y~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][7]~29 .extended_lut = "off";
defparam \cpu|Reg[28][7]~29 .lut_mask = 64'h0007000000000000;
defparam \cpu|Reg[28][7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N20
dffeas \cpu|Reg[28][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][4] .is_wysiwyg = "true";
defparam \cpu|Reg[28][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N18
cyclonev_lcell_comb \cpu|Selector25~1 (
// Equation(s):
// \cpu|Selector25~1_combout  = ( \cpu|Reg[28][4]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[29][4]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[31][4]~q ))) ) ) ) # ( !\cpu|Reg[28][4]~q  & ( 
// \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[29][4]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[31][4]~q ))) ) ) ) # ( \cpu|Reg[28][4]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout ) # 
// (\cpu|Reg[30][4]~DUPLICATE_q ) ) ) ) # ( !\cpu|Reg[28][4]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Pmem|WideOr5~2_combout  & \cpu|Reg[30][4]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~2_combout ),
	.datab(!\cpu|Reg[29][4]~q ),
	.datac(!\cpu|Reg[31][4]~q ),
	.datad(!\cpu|Reg[30][4]~DUPLICATE_q ),
	.datae(!\cpu|Reg[28][4]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~1 .extended_lut = "off";
defparam \cpu|Selector25~1 .lut_mask = 64'h0055AAFF27272727;
defparam \cpu|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N39
cyclonev_lcell_comb \cpu|Selector25~2 (
// Equation(s):
// \cpu|Selector25~2_combout  = ( \cpu|Selector25~1_combout  & ( ((!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector25~0_combout )) # (\cpu|Pmem|WideOr4~1_combout ) ) ) # ( !\cpu|Selector25~1_combout  & ( (!\cpu|Pmem|WideOr4~1_combout  & 
// (!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector25~0_combout )) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Pmem|WideOr0~1_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr4~1_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Selector25~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~2 .extended_lut = "off";
defparam \cpu|Selector25~2 .lut_mask = 64'h191919195D5D5D5D;
defparam \cpu|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N27
cyclonev_lcell_comb \cpu|Pmem|data[31]~6 (
// Equation(s):
// \cpu|Pmem|data[31]~6_combout  = ( !\cpu|IP [3] & ( (\cpu|IP [2] & \cpu|Pmem|data[30]~1_combout ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[31]~6 .extended_lut = "off";
defparam \cpu|Pmem|data[31]~6 .lut_mask = 64'h1111111100000000;
defparam \cpu|Pmem|data[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N48
cyclonev_lcell_comb \cpu|Decoder1~0 (
// Equation(s):
// \cpu|Decoder1~0_combout  = ( !\cpu|IP [7] & ( (!\cpu|Pmem|WideOr1~1_combout  & (!\cpu|Pmem|WideOr2~0_combout  & (\cpu|Pmem|WideOr1~0_combout  & !\cpu|Pmem|WideOr3~0_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(!\cpu|Pmem|WideOr2~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(!\cpu|Pmem|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder1~0 .extended_lut = "off";
defparam \cpu|Decoder1~0 .lut_mask = 64'h0800080000000000;
defparam \cpu|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N57
cyclonev_lcell_comb \cpu|s_word[0]~1 (
// Equation(s):
// \cpu|s_word[0]~1_combout  = ( !\cpu|IP [7] & ( (!\cpu|IP [3] & (\cpu|IP [2] & (!\cpu|IP [0] & \cpu|Pmem|WideOr1~0_combout ))) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|IP [0]),
	.datad(!\cpu|Pmem|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[0]~1 .extended_lut = "off";
defparam \cpu|s_word[0]~1 .lut_mask = 64'h0020002000000000;
defparam \cpu|s_word[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \cpu|Reg[31][0]~10 (
// Equation(s):
// \cpu|Reg[31][0]~10_combout  = ( \cpu|IP [3] & ( (!\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Pmem|data[30]~1_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (!\cpu|IP [2] & \cpu|Pmem|data[30]~1_combout )) ) ) # ( !\cpu|IP [3] & ( !\cpu|Pmem|WideOr0~1_combout  $ 
// (((\cpu|IP [2] & \cpu|Pmem|data[30]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Pmem|data[30]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][0]~10 .extended_lut = "off";
defparam \cpu|Reg[31][0]~10 .lut_mask = 64'hF0C3F0C3F00CF00C;
defparam \cpu|Reg[31][0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N15
cyclonev_lcell_comb \cpu|Reg[31][0]~11 (
// Equation(s):
// \cpu|Reg[31][0]~11_combout  = ( \cpu|tbo|y [0] & ( \cpu|Reg[31][0]~10_combout  & ( !\db|y~q  ) ) ) # ( !\cpu|tbo|y [0] & ( \cpu|Reg[31][0]~10_combout  & ( (\cpu|Equal1~3_combout  & !\db|y~q ) ) ) )

	.dataa(!\cpu|Equal1~3_combout ),
	.datab(gnd),
	.datac(!\db|y~q ),
	.datad(gnd),
	.datae(!\cpu|tbo|y [0]),
	.dataf(!\cpu|Reg[31][0]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][0]~11 .extended_lut = "off";
defparam \cpu|Reg[31][0]~11 .lut_mask = 64'h000000005050F0F0;
defparam \cpu|Reg[31][0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N45
cyclonev_lcell_comb \cpu|Reg[31][3]~16 (
// Equation(s):
// \cpu|Reg[31][3]~16_combout  = ( \cpu|Reg[31][0]~11_combout  & ( ((\cpu|Decoder1~0_combout  & \cpu|s_word[0]~1_combout )) # (\cpu|Reg[31][0]~12_combout ) ) )

	.dataa(!\cpu|Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[31][0]~12_combout ),
	.datad(!\cpu|s_word[0]~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[31][0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][3]~16 .extended_lut = "off";
defparam \cpu|Reg[31][3]~16 .lut_mask = 64'h000000000F5F0F5F;
defparam \cpu|Reg[31][3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N27
cyclonev_lcell_comb \cpu|Selector4~0 (
// Equation(s):
// \cpu|Selector4~0_combout  = ( \cpu|Selector6~3_combout  & ( ((\cpu|Pmem|WideOr1~2_combout  & !\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Pmem|WideOr2~1_combout ) ) ) # ( !\cpu|Selector6~3_combout  & ( (\cpu|Pmem|WideOr2~1_combout  & ((!\cpu|Pmem|WideOr1~2_combout 
// ) # (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~0 .extended_lut = "off";
defparam \cpu|Selector4~0 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \cpu|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N8
dffeas \cpu|Reg[31][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][3] .is_wysiwyg = "true";
defparam \cpu|Reg[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N24
cyclonev_lcell_comb \cpu|Pmem|Decoder0~0 (
// Equation(s):
// \cpu|Pmem|Decoder0~0_combout  = ( !\cpu|IP [3] & ( (\cpu|IP [2] & (\cpu|Pmem|data[30]~1_combout  & !\cpu|IP [4])) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(gnd),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~0 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~0 .lut_mask = 64'h1100110000000000;
defparam \cpu|Pmem|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N57
cyclonev_lcell_comb \cpu|Reg[0][0]~feeder (
// Equation(s):
// \cpu|Reg[0][0]~feeder_combout  = \cpu|Selector7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr0~2 (
// Equation(s):
// \cpu|Pmem|WideOr0~2_combout  = (!\cpu|Pmem|WideOr1~0_combout ) # (\cpu|Pmem|WideOr0~0_combout )

	.dataa(!\cpu|Pmem|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~2 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \cpu|Pmem|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N39
cyclonev_lcell_comb \cpu|Reg[30][0]~feeder (
// Equation(s):
// \cpu|Reg[30][0]~feeder_combout  = ( \cpu|Selector7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N40
dffeas \cpu|Reg[30][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][0]~feeder_combout ),
	.asdata(\cpu|cnum~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][0] .is_wysiwyg = "true";
defparam \cpu|Reg[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N12
cyclonev_lcell_comb \cpu|Reg[31][0]~37 (
// Equation(s):
// \cpu|Reg[31][0]~37_combout  = ( !\cpu|Pmem|data[31]~6_combout  & ( (\cpu|Reg[31][0]~11_combout  & (((\cpu|Pmem|WideOr0~1_combout  & (!\cpu|Pmem|data[30]~2_combout  & !\cpu|Pmem|Decoder0~0_combout ))) # (\cpu|Reg[31][0]~12_combout ))) ) ) # ( 
// \cpu|Pmem|data[31]~6_combout  & ( ((\cpu|Reg[31][0]~11_combout  & (((\cpu|Pmem|WideOr0~1_combout  & \cpu|Decoder1~0_combout )) # (\cpu|Reg[31][0]~12_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Reg[31][0]~12_combout ),
	.datac(!\cpu|Decoder1~0_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(!\cpu|Pmem|data[31]~6_combout ),
	.dataf(!\cpu|Reg[31][0]~11_combout ),
	.datag(!\cpu|Pmem|data[30]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][0]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][0]~37 .extended_lut = "on";
defparam \cpu|Reg[31][0]~37 .lut_mask = 64'h0000000073333737;
defparam \cpu|Reg[31][0]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N0
cyclonev_lcell_comb \cpu|Reg[31][0]~13 (
// Equation(s):
// \cpu|Reg[31][0]~13_combout  = ( \cpu|Reg[31][0]~q  & ( \cpu|Selector7~0_combout  & ( (!\cpu|Pmem|WideOr0~1_combout ) # ((!\cpu|Reg[31][0]~37_combout ) # ((\cpu|cnum~1_combout  & \cpu|Pmem|data[31]~6_combout ))) ) ) ) # ( !\cpu|Reg[31][0]~q  & ( 
// \cpu|Selector7~0_combout  & ( (\cpu|Reg[31][0]~37_combout  & ((!\cpu|Pmem|WideOr0~1_combout ) # ((\cpu|cnum~1_combout  & \cpu|Pmem|data[31]~6_combout )))) ) ) ) # ( \cpu|Reg[31][0]~q  & ( !\cpu|Selector7~0_combout  & ( (!\cpu|Reg[31][0]~37_combout ) # 
// ((\cpu|cnum~1_combout  & (\cpu|Pmem|WideOr0~1_combout  & \cpu|Pmem|data[31]~6_combout ))) ) ) ) # ( !\cpu|Reg[31][0]~q  & ( !\cpu|Selector7~0_combout  & ( (\cpu|cnum~1_combout  & (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Reg[31][0]~37_combout  & 
// \cpu|Pmem|data[31]~6_combout ))) ) ) )

	.dataa(!\cpu|cnum~1_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Reg[31][0]~37_combout ),
	.datad(!\cpu|Pmem|data[31]~6_combout ),
	.datae(!\cpu|Reg[31][0]~q ),
	.dataf(!\cpu|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][0]~13 .extended_lut = "off";
defparam \cpu|Reg[31][0]~13 .lut_mask = 64'h0001F0F10C0DFCFD;
defparam \cpu|Reg[31][0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N1
dffeas \cpu|Reg[31][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][0] .is_wysiwyg = "true";
defparam \cpu|Reg[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N8
dffeas \cpu|Reg[28][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][0] .is_wysiwyg = "true";
defparam \cpu|Reg[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N6
cyclonev_lcell_comb \cpu|Selector29~1 (
// Equation(s):
// \cpu|Selector29~1_combout  = ( \cpu|Reg[28][0]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[29][0]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[31][0]~q ))) ) ) ) # ( !\cpu|Reg[28][0]~q  & ( 
// \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[29][0]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[31][0]~q ))) ) ) ) # ( \cpu|Reg[28][0]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout ) # 
// (\cpu|Reg[30][0]~q ) ) ) ) # ( !\cpu|Reg[28][0]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[30][0]~q  & \cpu|Pmem|WideOr5~2_combout ) ) ) )

	.dataa(!\cpu|Reg[30][0]~q ),
	.datab(!\cpu|Reg[29][0]~q ),
	.datac(!\cpu|Reg[31][0]~q ),
	.datad(!\cpu|Pmem|WideOr5~2_combout ),
	.datae(!\cpu|Reg[28][0]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~1 .extended_lut = "off";
defparam \cpu|Selector29~1 .lut_mask = 64'h0055FF55330F330F;
defparam \cpu|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N36
cyclonev_lcell_comb \cpu|Reg[1][0]~feeder (
// Equation(s):
// \cpu|Reg[1][0]~feeder_combout  = ( \cpu|Selector7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N37
dffeas \cpu|Reg[1][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][0] .is_wysiwyg = "true";
defparam \cpu|Reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N4
dffeas \cpu|Reg[2][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[2][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][0] .is_wysiwyg = "true";
defparam \cpu|Reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N2
dffeas \cpu|Reg[3][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][0] .is_wysiwyg = "true";
defparam \cpu|Reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \cpu|Selector29~0 (
// Equation(s):
// \cpu|Selector29~0_combout  = ( \cpu|Reg[3][0]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[1][0]~q ) # (\cpu|Pmem|WideOr5~2_combout ) ) ) ) # ( !\cpu|Reg[3][0]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & \cpu|Reg[1][0]~q 
// ) ) ) ) # ( \cpu|Reg[3][0]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[0][0]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[2][0]~q ))) ) ) ) # ( !\cpu|Reg[3][0]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( 
// (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[0][0]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[2][0]~q ))) ) ) )

	.dataa(!\cpu|Reg[0][0]~q ),
	.datab(!\cpu|Pmem|WideOr5~2_combout ),
	.datac(!\cpu|Reg[1][0]~q ),
	.datad(!\cpu|Reg[2][0]~q ),
	.datae(!\cpu|Reg[3][0]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~0 .extended_lut = "off";
defparam \cpu|Selector29~0 .lut_mask = 64'h447744770C0C3F3F;
defparam \cpu|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N15
cyclonev_lcell_comb \cpu|Selector29~3 (
// Equation(s):
// \cpu|Selector29~3_combout  = (!\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector29~0_combout ))) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Selector29~1_combout ))

	.dataa(!\cpu|Pmem|WideOr4~1_combout ),
	.datab(!\cpu|Selector29~1_combout ),
	.datac(gnd),
	.datad(!\cpu|Selector29~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~3 .extended_lut = "off";
defparam \cpu|Selector29~3 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \cpu|Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N36
cyclonev_lcell_comb \cpu|Pmem|WideOr6~2 (
// Equation(s):
// \cpu|Pmem|WideOr6~2_combout  = ( \cpu|Pmem|WideOr6~0_combout  & ( \cpu|Pmem|WideOr1~0_combout  ) )

	.dataa(!\cpu|Pmem|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~2 .lut_mask = 64'h0000000055555555;
defparam \cpu|Pmem|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N0
cyclonev_lcell_comb \cpu|Add2~5 (
// Equation(s):
// \cpu|Add2~5_sumout  = SUM(( \cpu|Mux38~0_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr0~2_combout  & (\cpu|Selector29~3_combout )) # (\cpu|Pmem|WideOr0~2_combout  & ((\cpu|Pmem|WideOr6~2_combout ))))) ) + ( !VCC ))
// \cpu|Add2~6  = CARRY(( \cpu|Mux38~0_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr0~2_combout  & (\cpu|Selector29~3_combout )) # (\cpu|Pmem|WideOr0~2_combout  & ((\cpu|Pmem|WideOr6~2_combout ))))) ) + ( !VCC ))

	.dataa(!\cpu|Pmem|WideOr0~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector29~3_combout ),
	.datad(!\cpu|Mux38~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~5_sumout ),
	.cout(\cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~5 .extended_lut = "off";
defparam \cpu|Add2~5 .lut_mask = 64'h0000F7B3000000FF;
defparam \cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N6
cyclonev_lcell_comb \cpu|s_word[0]~0 (
// Equation(s):
// \cpu|s_word[0]~0_combout  = ( \cpu|s_word[0]~1_combout  & ( (!\db|y~q  & ((\cpu|tbo|y [0]) # (\cpu|Equal1~3_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Equal1~3_combout ),
	.datac(!\cpu|tbo|y [0]),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|s_word[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[0]~0 .extended_lut = "off";
defparam \cpu|s_word[0]~0 .lut_mask = 64'h000000003F003F00;
defparam \cpu|s_word[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N23
dffeas \cpu|s_word[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[0] .is_wysiwyg = "true";
defparam \cpu|s_word[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N18
cyclonev_lcell_comb \cpu|Selector6~1 (
// Equation(s):
// \cpu|Selector6~1_combout  = ( \cpu|Pmem|WideOr1~2_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~0_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Pmem|WideOr2~1_combout ))) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Pmem|WideOr2~1_combout  ) 
// )

	.dataa(gnd),
	.datab(!\cpu|Selector6~0_combout ),
	.datac(!\cpu|Pmem|WideOr2~1_combout ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~1 .extended_lut = "off";
defparam \cpu|Selector6~1 .lut_mask = 64'h0F0F0F0F330F330F;
defparam \cpu|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N30
cyclonev_lcell_comb \cpu|Reg[30][1]~feeder (
// Equation(s):
// \cpu|Reg[30][1]~feeder_combout  = \cpu|Selector6~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[30][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N26
dffeas \cpu|Reg[2][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[2][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][1] .is_wysiwyg = "true";
defparam \cpu|Reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N12
cyclonev_lcell_comb \cpu|Reg[1][1]~feeder (
// Equation(s):
// \cpu|Reg[1][1]~feeder_combout  = ( \cpu|Selector6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N13
dffeas \cpu|Reg[1][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][1] .is_wysiwyg = "true";
defparam \cpu|Reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N30
cyclonev_lcell_comb \cpu|Reg[0][1]~feeder (
// Equation(s):
// \cpu|Reg[0][1]~feeder_combout  = ( \cpu|Selector6~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N32
dffeas \cpu|Reg[0][1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][1]~feeder_combout ),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N2
dffeas \cpu|Reg[3][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][1] .is_wysiwyg = "true";
defparam \cpu|Reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N0
cyclonev_lcell_comb \cpu|Selector28~0 (
// Equation(s):
// \cpu|Selector28~0_combout  = ( \cpu|Reg[3][1]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (\cpu|Pmem|WideOr6~1_combout ) # (\cpu|Reg[2][1]~q ) ) ) ) # ( !\cpu|Reg[3][1]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (\cpu|Reg[2][1]~q  & !\cpu|Pmem|WideOr6~1_combout 
// ) ) ) ) # ( \cpu|Reg[3][1]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][1]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][1]~q )) ) ) ) # ( !\cpu|Reg[3][1]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( 
// (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][1]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][1]~q )) ) ) )

	.dataa(!\cpu|Reg[2][1]~q ),
	.datab(!\cpu|Reg[1][1]~q ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Reg[0][1]~DUPLICATE_q ),
	.datae(!\cpu|Reg[3][1]~q ),
	.dataf(!\cpu|Pmem|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~0 .extended_lut = "off";
defparam \cpu|Selector28~0 .lut_mask = 64'h03F303F350505F5F;
defparam \cpu|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N7
dffeas \cpu|Reg[29][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][1] .is_wysiwyg = "true";
defparam \cpu|Reg[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N8
dffeas \cpu|Reg[28][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][1] .is_wysiwyg = "true";
defparam \cpu|Reg[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N8
dffeas \cpu|s_word[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[1] .is_wysiwyg = "true";
defparam \cpu|s_word[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N36
cyclonev_lcell_comb \cpu|Reg[30][2]~feeder (
// Equation(s):
// \cpu|Reg[30][2]~feeder_combout  = ( \cpu|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N41
dffeas \cpu|Reg[2][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[2][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][2] .is_wysiwyg = "true";
defparam \cpu|Reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N36
cyclonev_lcell_comb \cpu|Reg[1][2]~feeder (
// Equation(s):
// \cpu|Reg[1][2]~feeder_combout  = ( \cpu|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N37
dffeas \cpu|Reg[1][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][2] .is_wysiwyg = "true";
defparam \cpu|Reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N32
dffeas \cpu|Reg[0][2]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][2]~feeder_combout ),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N44
dffeas \cpu|Reg[3][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][2] .is_wysiwyg = "true";
defparam \cpu|Reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N42
cyclonev_lcell_comb \cpu|Selector27~0 (
// Equation(s):
// \cpu|Selector27~0_combout  = ( \cpu|Reg[3][2]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (\cpu|Reg[2][2]~q ) # (\cpu|Pmem|WideOr6~1_combout ) ) ) ) # ( !\cpu|Reg[3][2]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & \cpu|Reg[2][2]~q 
// ) ) ) ) # ( \cpu|Reg[3][2]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][2]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][2]~q )) ) ) ) # ( !\cpu|Reg[3][2]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( 
// (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][2]~DUPLICATE_q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][2]~q )) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Reg[2][2]~q ),
	.datac(!\cpu|Reg[1][2]~q ),
	.datad(!\cpu|Reg[0][2]~DUPLICATE_q ),
	.datae(!\cpu|Reg[3][2]~q ),
	.dataf(!\cpu|Pmem|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~0 .extended_lut = "off";
defparam \cpu|Selector27~0 .lut_mask = 64'h05AF05AF22227777;
defparam \cpu|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N23
dffeas \cpu|Reg[29][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][2] .is_wysiwyg = "true";
defparam \cpu|Reg[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N11
dffeas \cpu|s_word[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[2] .is_wysiwyg = "true";
defparam \cpu|s_word[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N3
cyclonev_lcell_comb \cpu|Reg[0][3]~feeder (
// Equation(s):
// \cpu|Reg[0][3]~feeder_combout  = \cpu|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N4
dffeas \cpu|Reg[0][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][3] .is_wysiwyg = "true";
defparam \cpu|Reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N6
cyclonev_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Selector6~3_combout ))) # (\cpu|IP[7]~DUPLICATE_q  & (\cpu|Reg[0][3]~q ))))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Reg[0][3]~q ),
	.datad(!\cpu|Selector6~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~0 .extended_lut = "off";
defparam \cpu|Mux35~0 .lut_mask = 64'h0B4F0B4F0B4F0B4F;
defparam \cpu|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N42
cyclonev_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = ( \cpu|Selector6~4_combout  & ( ((\cpu|Pmem|WideOr1~2_combout  & !\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Reg[0][4]~q ) ) ) # ( !\cpu|Selector6~4_combout  & ( (\cpu|Reg[0][4]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # 
// (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Reg[0][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~0 .extended_lut = "off";
defparam \cpu|Mux34~0 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \cpu|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \cpu|Selector2~0 (
// Equation(s):
// \cpu|Selector2~0_combout  = ( \cpu|IP [4] & ( \cpu|IP [7] & ( (!\cpu|IP [3] & (\cpu|Pmem|data[30]~1_combout  & !\cpu|IP [2])) ) ) ) # ( \cpu|IP [4] & ( !\cpu|IP [7] & ( (!\cpu|IP [3] & (\cpu|Pmem|data[30]~1_combout  & (!\cpu|IP [2] & 
// !\cpu|Pmem|WideOr1~2_combout ))) ) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(!\cpu|IP [4]),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector2~0 .extended_lut = "off";
defparam \cpu|Selector2~0 .lut_mask = 64'h0000200000002020;
defparam \cpu|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N9
cyclonev_lcell_comb \cpu|Selector2~1 (
// Equation(s):
// \cpu|Selector2~1_combout  = ( \cpu|Pmem|WideOr1~2_combout  & ( ((\cpu|Selector6~5_combout  & !\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Selector2~0_combout ) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Selector2~0_combout  ) )

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(!\cpu|Selector6~5_combout ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector2~1 .extended_lut = "off";
defparam \cpu|Selector2~1 .lut_mask = 64'h5555555575757575;
defparam \cpu|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N29
dffeas \cpu|s_word[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[5] .is_wysiwyg = "true";
defparam \cpu|s_word[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N12
cyclonev_lcell_comb \cpu|Reg[30][6]~feeder (
// Equation(s):
// \cpu|Reg[30][6]~feeder_combout  = \cpu|Selector1~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[30][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N0
cyclonev_lcell_comb \cpu|Reg[1][6]~feeder (
// Equation(s):
// \cpu|Reg[1][6]~feeder_combout  = ( \cpu|Selector1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N1
dffeas \cpu|Reg[1][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][6] .is_wysiwyg = "true";
defparam \cpu|Reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N22
dffeas \cpu|Reg[2][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[2][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][6] .is_wysiwyg = "true";
defparam \cpu|Reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N26
dffeas \cpu|Reg[3][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][6] .is_wysiwyg = "true";
defparam \cpu|Reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N24
cyclonev_lcell_comb \cpu|Selector23~0 (
// Equation(s):
// \cpu|Selector23~0_combout  = ( \cpu|Reg[3][6]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (\cpu|Pmem|WideOr6~1_combout ) # (\cpu|Reg[2][6]~q ) ) ) ) # ( !\cpu|Reg[3][6]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (\cpu|Reg[2][6]~q  & !\cpu|Pmem|WideOr6~1_combout 
// ) ) ) ) # ( \cpu|Reg[3][6]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][6]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][6]~q )) ) ) ) # ( !\cpu|Reg[3][6]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( 
// (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][6]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][6]~q )) ) ) )

	.dataa(!\cpu|Reg[1][6]~q ),
	.datab(!\cpu|Reg[2][6]~q ),
	.datac(!\cpu|Reg[0][6]~q ),
	.datad(!\cpu|Pmem|WideOr6~1_combout ),
	.datae(!\cpu|Reg[3][6]~q ),
	.dataf(!\cpu|Pmem|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~0 .extended_lut = "off";
defparam \cpu|Selector23~0 .lut_mask = 64'h0F550F55330033FF;
defparam \cpu|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N53
dffeas \cpu|s_word[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[6] .is_wysiwyg = "true";
defparam \cpu|s_word[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y11_N58
dffeas \cpu|Reg[1][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[1][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][7] .is_wysiwyg = "true";
defparam \cpu|Reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N30
cyclonev_lcell_comb \cpu|Reg[2][7]~feeder (
// Equation(s):
// \cpu|Reg[2][7]~feeder_combout  = ( \cpu|Selector0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N31
dffeas \cpu|Reg[2][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[2][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][7] .is_wysiwyg = "true";
defparam \cpu|Reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N44
dffeas \cpu|Reg[3][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][7] .is_wysiwyg = "true";
defparam \cpu|Reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \cpu|Selector22~0 (
// Equation(s):
// \cpu|Selector22~0_combout  = ( \cpu|Reg[3][7]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Pmem|WideOr5~2_combout ) # (\cpu|Reg[1][7]~q ) ) ) ) # ( !\cpu|Reg[3][7]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[1][7]~q  & !\cpu|Pmem|WideOr5~2_combout 
// ) ) ) ) # ( \cpu|Reg[3][7]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[0][7]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[2][7]~q ))) ) ) ) # ( !\cpu|Reg[3][7]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( 
// (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[0][7]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[2][7]~q ))) ) ) )

	.dataa(!\cpu|Reg[1][7]~q ),
	.datab(!\cpu|Reg[0][7]~q ),
	.datac(!\cpu|Reg[2][7]~q ),
	.datad(!\cpu|Pmem|WideOr5~2_combout ),
	.datae(!\cpu|Reg[3][7]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~0 .extended_lut = "off";
defparam \cpu|Selector22~0 .lut_mask = 64'h330F330F550055FF;
defparam \cpu|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N30
cyclonev_lcell_comb \cpu|Reg[30][7]~feeder (
// Equation(s):
// \cpu|Reg[30][7]~feeder_combout  = ( \cpu|Selector0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N31
dffeas \cpu|Reg[30][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][7]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][7] .is_wysiwyg = "true";
defparam \cpu|Reg[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N32
dffeas \cpu|Reg[28][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][7] .is_wysiwyg = "true";
defparam \cpu|Reg[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N50
dffeas \cpu|Reg[29][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][7] .is_wysiwyg = "true";
defparam \cpu|Reg[29][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N12
cyclonev_lcell_comb \cpu|Reg[31][7]~22 (
// Equation(s):
// \cpu|Reg[31][7]~22_combout  = ( \cpu|Reg[31][7]~q  & ( \cpu|cnum~0_combout  & ( (!\cpu|Reg[31][3]~16_combout ) # ((!\cpu|Pmem|WideOr0~1_combout  & (\cpu|Selector0~0_combout )) # (\cpu|Pmem|WideOr0~1_combout  & ((\cpu|Pmem|data[31]~6_combout )))) ) ) ) # ( 
// !\cpu|Reg[31][7]~q  & ( \cpu|cnum~0_combout  & ( (\cpu|Reg[31][3]~16_combout  & ((!\cpu|Pmem|WideOr0~1_combout  & (\cpu|Selector0~0_combout )) # (\cpu|Pmem|WideOr0~1_combout  & ((\cpu|Pmem|data[31]~6_combout ))))) ) ) ) # ( \cpu|Reg[31][7]~q  & ( 
// !\cpu|cnum~0_combout  & ( (!\cpu|Reg[31][3]~16_combout ) # ((\cpu|Selector0~0_combout  & !\cpu|Pmem|WideOr0~1_combout )) ) ) ) # ( !\cpu|Reg[31][7]~q  & ( !\cpu|cnum~0_combout  & ( (\cpu|Selector0~0_combout  & (!\cpu|Pmem|WideOr0~1_combout  & 
// \cpu|Reg[31][3]~16_combout )) ) ) )

	.dataa(!\cpu|Selector0~0_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Reg[31][3]~16_combout ),
	.datad(!\cpu|Pmem|data[31]~6_combout ),
	.datae(!\cpu|Reg[31][7]~q ),
	.dataf(!\cpu|cnum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][7]~22 .extended_lut = "off";
defparam \cpu|Reg[31][7]~22 .lut_mask = 64'h0404F4F40407F4F7;
defparam \cpu|Reg[31][7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N13
dffeas \cpu|Reg[31][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][7] .is_wysiwyg = "true";
defparam \cpu|Reg[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \cpu|Selector22~1 (
// Equation(s):
// \cpu|Selector22~1_combout  = ( \cpu|Reg[29][7]~q  & ( \cpu|Reg[31][7]~q  & ( ((!\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[28][7]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[30][7]~q ))) # (\cpu|Pmem|WideOr6~1_combout ) ) ) ) # ( !\cpu|Reg[29][7]~q  
// & ( \cpu|Reg[31][7]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[28][7]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[30][7]~q )))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Pmem|WideOr5~2_combout )) ) ) ) # ( 
// \cpu|Reg[29][7]~q  & ( !\cpu|Reg[31][7]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[28][7]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[30][7]~q )))) # (\cpu|Pmem|WideOr6~1_combout  & 
// (!\cpu|Pmem|WideOr5~2_combout )) ) ) ) # ( !\cpu|Reg[29][7]~q  & ( !\cpu|Reg[31][7]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[28][7]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[30][7]~q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Pmem|WideOr5~2_combout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\cpu|Reg[28][7]~q ),
	.datae(!\cpu|Reg[29][7]~q ),
	.dataf(!\cpu|Reg[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~1 .extended_lut = "off";
defparam \cpu|Selector22~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \cpu|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N24
cyclonev_lcell_comb \cpu|Selector22~2 (
// Equation(s):
// \cpu|Selector22~2_combout  = ( \cpu|Pmem|WideOr0~1_combout  & ( \cpu|Pmem|WideOr4~1_combout  & ( \cpu|Pmem|Decoder0~0_combout  ) ) ) # ( !\cpu|Pmem|WideOr0~1_combout  & ( \cpu|Pmem|WideOr4~1_combout  & ( \cpu|Selector22~1_combout  ) ) ) # ( 
// \cpu|Pmem|WideOr0~1_combout  & ( !\cpu|Pmem|WideOr4~1_combout  & ( \cpu|Pmem|Decoder0~0_combout  ) ) ) # ( !\cpu|Pmem|WideOr0~1_combout  & ( !\cpu|Pmem|WideOr4~1_combout  & ( \cpu|Selector22~0_combout  ) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Selector22~0_combout ),
	.datac(!\cpu|Selector22~1_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr0~1_combout ),
	.dataf(!\cpu|Pmem|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~2 .extended_lut = "off";
defparam \cpu|Selector22~2 .lut_mask = 64'h333355550F0F5555;
defparam \cpu|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N6
cyclonev_lcell_comb \cpu|Reg[0][5]~feeder (
// Equation(s):
// \cpu|Reg[0][5]~feeder_combout  = ( \cpu|Selector2~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N5
dffeas \cpu|Reg[29][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][5] .is_wysiwyg = "true";
defparam \cpu|Reg[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \cpu|Reg[30][5]~feeder (
// Equation(s):
// \cpu|Reg[30][5]~feeder_combout  = ( \cpu|Selector2~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N14
dffeas \cpu|Reg[30][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N56
dffeas \cpu|Reg[28][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][5] .is_wysiwyg = "true";
defparam \cpu|Reg[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N42
cyclonev_lcell_comb \cpu|Reg[31][1]~14 (
// Equation(s):
// \cpu|Reg[31][1]~14_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Pmem|WideOr4~1_combout  & \cpu|Pmem|WideOr5~2_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Decoder1~0_combout )) ) ) # ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Decoder1~0_combout  & \cpu|Pmem|WideOr0~1_combout ) ) )

	.dataa(!\cpu|Decoder1~0_combout ),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~2_combout ),
	.datad(!\cpu|Pmem|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][1]~14 .extended_lut = "off";
defparam \cpu|Reg[31][1]~14 .lut_mask = 64'h0055005503550355;
defparam \cpu|Reg[31][1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N33
cyclonev_lcell_comb \cpu|Reg[31][1]~15 (
// Equation(s):
// \cpu|Reg[31][1]~15_combout  = ( \cpu|tbo|y [0] & ( (\cpu|Reg[0][7]~4_combout  & (\cpu|Reg[31][1]~14_combout  & !\db|y~q )) ) ) # ( !\cpu|tbo|y [0] & ( (\cpu|Reg[0][7]~4_combout  & (\cpu|Equal1~3_combout  & (\cpu|Reg[31][1]~14_combout  & !\db|y~q ))) ) )

	.dataa(!\cpu|Reg[0][7]~4_combout ),
	.datab(!\cpu|Equal1~3_combout ),
	.datac(!\cpu|Reg[31][1]~14_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|tbo|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][1]~15 .extended_lut = "off";
defparam \cpu|Reg[31][1]~15 .lut_mask = 64'h0100010005000500;
defparam \cpu|Reg[31][1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N26
dffeas \cpu|Reg[31][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N54
cyclonev_lcell_comb \cpu|Selector24~1 (
// Equation(s):
// \cpu|Selector24~1_combout  = ( \cpu|Reg[28][5]~q  & ( \cpu|Reg[31][5]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr5~2_combout  & (((!\cpu|Pmem|WideOr6~1_combout )) # (\cpu|Reg[29][5]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & (((\cpu|Reg[30][5]~DUPLICATE_q ) # 
// (\cpu|Pmem|WideOr6~1_combout )))) ) ) ) # ( !\cpu|Reg[28][5]~q  & ( \cpu|Reg[31][5]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[29][5]~q  & (\cpu|Pmem|WideOr6~1_combout ))) # (\cpu|Pmem|WideOr5~2_combout  & (((\cpu|Reg[30][5]~DUPLICATE_q ) 
// # (\cpu|Pmem|WideOr6~1_combout )))) ) ) ) # ( \cpu|Reg[28][5]~q  & ( !\cpu|Reg[31][5]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr5~2_combout  & (((!\cpu|Pmem|WideOr6~1_combout )) # (\cpu|Reg[29][5]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & 
// (((!\cpu|Pmem|WideOr6~1_combout  & \cpu|Reg[30][5]~DUPLICATE_q )))) ) ) ) # ( !\cpu|Reg[28][5]~q  & ( !\cpu|Reg[31][5]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[29][5]~q  & (\cpu|Pmem|WideOr6~1_combout ))) # (\cpu|Pmem|WideOr5~2_combout  
// & (((!\cpu|Pmem|WideOr6~1_combout  & \cpu|Reg[30][5]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~2_combout ),
	.datab(!\cpu|Reg[29][5]~q ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datae(!\cpu|Reg[28][5]~q ),
	.dataf(!\cpu|Reg[31][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~1 .extended_lut = "off";
defparam \cpu|Selector24~1 .lut_mask = 64'h0252A2F20757A7F7;
defparam \cpu|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N58
dffeas \cpu|Reg[1][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[1][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][5] .is_wysiwyg = "true";
defparam \cpu|Reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N38
dffeas \cpu|Reg[2][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[2][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][5] .is_wysiwyg = "true";
defparam \cpu|Reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N8
dffeas \cpu|Reg[0][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][5]~feeder_combout ),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][5] .is_wysiwyg = "true";
defparam \cpu|Reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N56
dffeas \cpu|Reg[3][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][5] .is_wysiwyg = "true";
defparam \cpu|Reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N54
cyclonev_lcell_comb \cpu|Selector24~0 (
// Equation(s):
// \cpu|Selector24~0_combout  = ( \cpu|Reg[3][5]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (\cpu|Reg[2][5]~q ) # (\cpu|Pmem|WideOr6~1_combout ) ) ) ) # ( !\cpu|Reg[3][5]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & \cpu|Reg[2][5]~q 
// ) ) ) ) # ( \cpu|Reg[3][5]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][5]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][5]~q )) ) ) ) # ( !\cpu|Reg[3][5]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( 
// (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[0][5]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[1][5]~q )) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Reg[1][5]~q ),
	.datac(!\cpu|Reg[2][5]~q ),
	.datad(!\cpu|Reg[0][5]~q ),
	.datae(!\cpu|Reg[3][5]~q ),
	.dataf(!\cpu|Pmem|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~0 .extended_lut = "off";
defparam \cpu|Selector24~0 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \cpu|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N36
cyclonev_lcell_comb \cpu|Selector24~2 (
// Equation(s):
// \cpu|Selector24~2_combout  = ( \cpu|Pmem|Decoder0~0_combout  & ( ((!\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector24~0_combout ))) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Selector24~1_combout ))) # (\cpu|Pmem|WideOr0~1_combout ) ) ) # ( 
// !\cpu|Pmem|Decoder0~0_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector24~0_combout ))) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Selector24~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Selector24~1_combout ),
	.datad(!\cpu|Selector24~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~2 .extended_lut = "off";
defparam \cpu|Selector24~2 .lut_mask = 64'h028A028A57DF57DF;
defparam \cpu|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N54
cyclonev_lcell_comb \cpu|cnum~10 (
// Equation(s):
// \cpu|cnum~10_combout  = ( \cpu|Selector24~2_combout  & ( (\cpu|Pmem|data[30]~2_combout  & \cpu|Mux33~0_combout ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux33~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~10 .extended_lut = "off";
defparam \cpu|cnum~10 .lut_mask = 64'h0000000005050505;
defparam \cpu|cnum~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N12
cyclonev_lcell_comb \cpu|Add2~21 (
// Equation(s):
// \cpu|Add2~21_sumout  = SUM(( \cpu|Selector25~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][4]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~4_combout )) # (\cpu|IP[7]~DUPLICATE_q  & 
// ((\cpu|Reg[0][4]~q ))))) ) + ( \cpu|Add2~18  ))
// \cpu|Add2~22  = CARRY(( \cpu|Selector25~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][4]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~4_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][4]~q 
// ))))) ) + ( \cpu|Add2~18  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector6~4_combout ),
	.datad(!\cpu|Selector25~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][4]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~21_sumout ),
	.cout(\cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~21 .extended_lut = "off";
defparam \cpu|Add2~21 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N15
cyclonev_lcell_comb \cpu|Add2~29 (
// Equation(s):
// \cpu|Add2~29_sumout  = SUM(( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][5]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~5_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][5]~DUPLICATE_q ))))) ) 
// + ( \cpu|Selector24~2_combout  ) + ( \cpu|Add2~22  ))
// \cpu|Add2~30  = CARRY(( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][5]~DUPLICATE_q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~5_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][5]~DUPLICATE_q ))))) ) + ( 
// \cpu|Selector24~2_combout  ) + ( \cpu|Add2~22  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector6~5_combout ),
	.datad(!\cpu|Reg[0][5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Selector24~2_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~29_sumout ),
	.cout(\cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~29 .extended_lut = "off";
defparam \cpu|Add2~29 .lut_mask = 64'h0000FF00000004BF;
defparam \cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N57
cyclonev_lcell_comb \cpu|cnum~11 (
// Equation(s):
// \cpu|cnum~11_combout  = ( \cpu|Add2~29_sumout  & ( (!\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # ((\cpu|cnum~10_combout )))) # (\cpu|Pmem|Decoder0~0_combout  & (((\cpu|Mux58~0_combout )))) ) ) # ( !\cpu|Add2~29_sumout  & ( 
// (!\cpu|Pmem|Decoder0~0_combout  & (\cpu|cnum~10_combout )) # (\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Mux58~0_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|cnum~10_combout ),
	.datad(!\cpu|Mux58~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~11 .extended_lut = "off";
defparam \cpu|cnum~11 .lut_mask = 64'h0A5F0A5F8ADF8ADF;
defparam \cpu|cnum~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N7
dffeas \cpu|Reg[0][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][5]~feeder_combout ),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N18
cyclonev_lcell_comb \cpu|Add2~33 (
// Equation(s):
// \cpu|Add2~33_sumout  = SUM(( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][6]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~7_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][6]~q ))))) ) + ( 
// \cpu|Selector23~2_combout  ) + ( \cpu|Add2~30  ))
// \cpu|Add2~34  = CARRY(( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][6]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~7_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][6]~q ))))) ) + ( 
// \cpu|Selector23~2_combout  ) + ( \cpu|Add2~30  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector6~7_combout ),
	.datad(!\cpu|Reg[0][6]~q ),
	.datae(gnd),
	.dataf(!\cpu|Selector23~2_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~33_sumout ),
	.cout(\cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~33 .extended_lut = "off";
defparam \cpu|Add2~33 .lut_mask = 64'h0000FF00000004BF;
defparam \cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N21
cyclonev_lcell_comb \cpu|Add2~1 (
// Equation(s):
// \cpu|Add2~1_sumout  = SUM(( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][7]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~6_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][7]~q ))))) ) + ( 
// \cpu|Selector22~2_combout  ) + ( \cpu|Add2~34  ))
// \cpu|Add2~2  = CARRY(( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][7]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~6_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][7]~q ))))) ) + ( 
// \cpu|Selector22~2_combout  ) + ( \cpu|Add2~34  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector6~6_combout ),
	.datad(!\cpu|Reg[0][7]~q ),
	.datae(gnd),
	.dataf(!\cpu|Selector22~2_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~1_sumout ),
	.cout(\cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~1 .extended_lut = "off";
defparam \cpu|Add2~1 .lut_mask = 64'h0000FF00000004BF;
defparam \cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N12
cyclonev_lcell_comb \cpu|Selector29~2 (
// Equation(s):
// \cpu|Selector29~2_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( ((!\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector29~0_combout ))) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Selector29~1_combout ))) # (\cpu|Pmem|WideOr0~1_combout ) ) ) # ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector29~0_combout ))) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Selector29~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~1_combout ),
	.datab(!\cpu|Selector29~1_combout ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Selector29~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~2 .extended_lut = "off";
defparam \cpu|Selector29~2 .lut_mask = 64'h10B010B01FBF1FBF;
defparam \cpu|Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N24
cyclonev_lcell_comb \cpu|Selector28~2 (
// Equation(s):
// \cpu|Selector28~2_combout  = ( \cpu|Selector28~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Selector28~0_combout )) # (\cpu|Pmem|WideOr4~1_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Pmem|WideOr5~2_combout )))) ) ) # ( 
// !\cpu|Selector28~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (!\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector28~0_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Pmem|WideOr5~2_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~2_combout ),
	.datad(!\cpu|Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~2 .extended_lut = "off";
defparam \cpu|Selector28~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \cpu|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N28
dffeas \cpu|Reg[2][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[2][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][3] .is_wysiwyg = "true";
defparam \cpu|Reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N56
dffeas \cpu|Reg[3][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][3] .is_wysiwyg = "true";
defparam \cpu|Reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N28
dffeas \cpu|Reg[1][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[1][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][3] .is_wysiwyg = "true";
defparam \cpu|Reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N54
cyclonev_lcell_comb \cpu|Selector26~0 (
// Equation(s):
// \cpu|Selector26~0_combout  = ( \cpu|Reg[3][3]~q  & ( \cpu|Reg[1][3]~q  & ( ((!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[0][3]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[2][3]~q )))) # (\cpu|Pmem|WideOr6~1_combout ) ) ) ) # ( !\cpu|Reg[3][3]~q  & ( 
// \cpu|Reg[1][3]~q  & ( (!\cpu|Pmem|WideOr5~2_combout  & (((\cpu|Reg[0][3]~q )) # (\cpu|Pmem|WideOr6~1_combout ))) # (\cpu|Pmem|WideOr5~2_combout  & (!\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[2][3]~q )))) ) ) ) # ( \cpu|Reg[3][3]~q  & ( !\cpu|Reg[1][3]~q  
// & ( (!\cpu|Pmem|WideOr5~2_combout  & (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[0][3]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & (((\cpu|Reg[2][3]~q )) # (\cpu|Pmem|WideOr6~1_combout ))) ) ) ) # ( !\cpu|Reg[3][3]~q  & ( !\cpu|Reg[1][3]~q  & ( 
// (!\cpu|Pmem|WideOr6~1_combout  & ((!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[0][3]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[2][3]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~2_combout ),
	.datab(!\cpu|Pmem|WideOr6~1_combout ),
	.datac(!\cpu|Reg[0][3]~q ),
	.datad(!\cpu|Reg[2][3]~q ),
	.datae(!\cpu|Reg[3][3]~q ),
	.dataf(!\cpu|Reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~0 .extended_lut = "off";
defparam \cpu|Selector26~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \cpu|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N22
dffeas \cpu|Reg[29][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][3] .is_wysiwyg = "true";
defparam \cpu|Reg[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N15
cyclonev_lcell_comb \cpu|Reg[30][3]~feeder (
// Equation(s):
// \cpu|Reg[30][3]~feeder_combout  = \cpu|Selector4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[30][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N16
dffeas \cpu|Reg[30][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][3]~feeder_combout ),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][3] .is_wysiwyg = "true";
defparam \cpu|Reg[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N32
dffeas \cpu|Reg[28][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][3] .is_wysiwyg = "true";
defparam \cpu|Reg[28][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N30
cyclonev_lcell_comb \cpu|Selector26~1 (
// Equation(s):
// \cpu|Selector26~1_combout  = ( \cpu|Reg[28][3]~q  & ( \cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][3]~q )) # (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[31][3]~q ))) ) ) ) # ( !\cpu|Reg[28][3]~q  & ( 
// \cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][3]~q )) # (\cpu|Pmem|WideOr6~1_combout  & ((\cpu|Reg[31][3]~q ))) ) ) ) # ( \cpu|Reg[28][3]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( (!\cpu|Pmem|WideOr6~1_combout ) # 
// (\cpu|Reg[29][3]~q ) ) ) ) # ( !\cpu|Reg[28][3]~q  & ( !\cpu|Pmem|WideOr5~2_combout  & ( (\cpu|Reg[29][3]~q  & \cpu|Pmem|WideOr6~1_combout ) ) ) )

	.dataa(!\cpu|Reg[29][3]~q ),
	.datab(!\cpu|Reg[30][3]~q ),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Reg[31][3]~q ),
	.datae(!\cpu|Reg[28][3]~q ),
	.dataf(!\cpu|Pmem|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~1 .extended_lut = "off";
defparam \cpu|Selector26~1 .lut_mask = 64'h0505F5F5303F303F;
defparam \cpu|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N36
cyclonev_lcell_comb \cpu|Selector26~2 (
// Equation(s):
// \cpu|Selector26~2_combout  = ( \cpu|Selector26~1_combout  & ( ((!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector26~0_combout )) # (\cpu|Pmem|WideOr4~1_combout ) ) ) # ( !\cpu|Selector26~1_combout  & ( (!\cpu|Pmem|WideOr4~1_combout  & 
// (!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector26~0_combout )) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Pmem|WideOr0~1_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr4~1_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Selector26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~2 .extended_lut = "off";
defparam \cpu|Selector26~2 .lut_mask = 64'h191919195D5D5D5D;
defparam \cpu|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y10_N0
cyclonev_mac \cpu|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux33~0_combout ,\cpu|Mux34~0_combout ,\cpu|Mux35~0_combout ,\cpu|Mux36~0_combout ,\cpu|Mux37~0_combout ,\cpu|Mux38~0_combout }),
	.ay({\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector23~2_combout ,\cpu|Selector24~2_combout ,\cpu|Selector25~2_combout ,\cpu|Selector26~2_combout ,\cpu|Selector27~2_combout ,\cpu|Selector28~2_combout ,\cpu|Selector29~2_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux39~0_combout }),
	.by({\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\cpu|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \cpu|Mult1~8 .accumulate_clock = "none";
defparam \cpu|Mult1~8 .ax_clock = "none";
defparam \cpu|Mult1~8 .ax_width = 9;
defparam \cpu|Mult1~8 .ay_scan_in_clock = "none";
defparam \cpu|Mult1~8 .ay_scan_in_width = 9;
defparam \cpu|Mult1~8 .ay_use_scan_in = "false";
defparam \cpu|Mult1~8 .az_clock = "none";
defparam \cpu|Mult1~8 .bx_clock = "none";
defparam \cpu|Mult1~8 .bx_width = 9;
defparam \cpu|Mult1~8 .by_clock = "none";
defparam \cpu|Mult1~8 .by_use_scan_in = "false";
defparam \cpu|Mult1~8 .by_width = 9;
defparam \cpu|Mult1~8 .bz_clock = "none";
defparam \cpu|Mult1~8 .coef_a_0 = 0;
defparam \cpu|Mult1~8 .coef_a_1 = 0;
defparam \cpu|Mult1~8 .coef_a_2 = 0;
defparam \cpu|Mult1~8 .coef_a_3 = 0;
defparam \cpu|Mult1~8 .coef_a_4 = 0;
defparam \cpu|Mult1~8 .coef_a_5 = 0;
defparam \cpu|Mult1~8 .coef_a_6 = 0;
defparam \cpu|Mult1~8 .coef_a_7 = 0;
defparam \cpu|Mult1~8 .coef_b_0 = 0;
defparam \cpu|Mult1~8 .coef_b_1 = 0;
defparam \cpu|Mult1~8 .coef_b_2 = 0;
defparam \cpu|Mult1~8 .coef_b_3 = 0;
defparam \cpu|Mult1~8 .coef_b_4 = 0;
defparam \cpu|Mult1~8 .coef_b_5 = 0;
defparam \cpu|Mult1~8 .coef_b_6 = 0;
defparam \cpu|Mult1~8 .coef_b_7 = 0;
defparam \cpu|Mult1~8 .coef_sel_a_clock = "none";
defparam \cpu|Mult1~8 .coef_sel_b_clock = "none";
defparam \cpu|Mult1~8 .delay_scan_out_ay = "false";
defparam \cpu|Mult1~8 .delay_scan_out_by = "false";
defparam \cpu|Mult1~8 .enable_double_accum = "false";
defparam \cpu|Mult1~8 .load_const_clock = "none";
defparam \cpu|Mult1~8 .load_const_value = 0;
defparam \cpu|Mult1~8 .mode_sub_location = 0;
defparam \cpu|Mult1~8 .negate_clock = "none";
defparam \cpu|Mult1~8 .operand_source_max = "input";
defparam \cpu|Mult1~8 .operand_source_may = "input";
defparam \cpu|Mult1~8 .operand_source_mbx = "input";
defparam \cpu|Mult1~8 .operand_source_mby = "input";
defparam \cpu|Mult1~8 .operation_mode = "m9x9";
defparam \cpu|Mult1~8 .output_clock = "none";
defparam \cpu|Mult1~8 .preadder_subtract_a = "false";
defparam \cpu|Mult1~8 .preadder_subtract_b = "false";
defparam \cpu|Mult1~8 .result_a_width = 64;
defparam \cpu|Mult1~8 .signed_max = "true";
defparam \cpu|Mult1~8 .signed_may = "true";
defparam \cpu|Mult1~8 .signed_mbx = "false";
defparam \cpu|Mult1~8 .signed_mby = "false";
defparam \cpu|Mult1~8 .sub_clock = "none";
defparam \cpu|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: FF_X83_Y9_N32
dffeas \cpu|s_word[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[7] .is_wysiwyg = "true";
defparam \cpu|s_word[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \cpu|Mux56~0 (
// Equation(s):
// \cpu|Mux56~0_combout  = ( \cpu|s_word [7] & ( \cpu|IP [3] ) ) # ( \cpu|s_word [7] & ( !\cpu|IP [3] & ( (!\cpu|IP [2]) # ((!\cpu|Pmem|data[30]~1_combout ) # ((\cpu|IP [4]) # (\cpu|Mult1~15 ))) ) ) ) # ( !\cpu|s_word [7] & ( !\cpu|IP [3] & ( (\cpu|IP [2] & 
// (\cpu|Pmem|data[30]~1_combout  & (\cpu|Mult1~15  & !\cpu|IP [4]))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(!\cpu|Mult1~15 ),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|s_word [7]),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux56~0 .extended_lut = "off";
defparam \cpu|Mux56~0 .lut_mask = 64'h0100EFFF0000FFFF;
defparam \cpu|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N45
cyclonev_lcell_comb \cpu|cnum~0 (
// Equation(s):
// \cpu|cnum~0_combout  = ( \cpu|Pmem|data[30]~2_combout  & ( \cpu|Mux56~0_combout  & ( ((\cpu|Mux39~0_combout  & \cpu|Selector22~2_combout )) # (\cpu|Pmem|Decoder0~0_combout ) ) ) ) # ( !\cpu|Pmem|data[30]~2_combout  & ( \cpu|Mux56~0_combout  & ( 
// (\cpu|Add2~1_sumout ) # (\cpu|Pmem|Decoder0~0_combout ) ) ) ) # ( \cpu|Pmem|data[30]~2_combout  & ( !\cpu|Mux56~0_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & (\cpu|Mux39~0_combout  & \cpu|Selector22~2_combout )) ) ) ) # ( !\cpu|Pmem|data[30]~2_combout  
// & ( !\cpu|Mux56~0_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & \cpu|Add2~1_sumout ) ) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Mux39~0_combout ),
	.datac(!\cpu|Selector22~2_combout ),
	.datad(!\cpu|Add2~1_sumout ),
	.datae(!\cpu|Pmem|data[30]~2_combout ),
	.dataf(!\cpu|Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~0 .extended_lut = "off";
defparam \cpu|cnum~0 .lut_mask = 64'h00AA020255FF5757;
defparam \cpu|cnum~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N51
cyclonev_lcell_comb \cpu|Reg[5][0]~7 (
// Equation(s):
// \cpu|Reg[5][0]~7_combout  = ( !\cpu|IP [7] & ( (!\cpu|Pmem|WideOr1~1_combout  & (\cpu|Pmem|WideOr2~0_combout  & \cpu|Pmem|WideOr1~0_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(!\cpu|Pmem|WideOr2~0_combout ),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][0]~7 .extended_lut = "off";
defparam \cpu|Reg[5][0]~7 .lut_mask = 64'h0022002200000000;
defparam \cpu|Reg[5][0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N18
cyclonev_lcell_comb \cpu|Reg[5][0]~9 (
// Equation(s):
// \cpu|Reg[5][0]~9_combout  = ( \cpu|tbo|y [0] & ( \cpu|s_word[0]~1_combout  & ( (\cpu|Pmem|WideOr3~1_combout  & (!\db|y~q  & \cpu|Reg[5][0]~7_combout )) ) ) ) # ( !\cpu|tbo|y [0] & ( \cpu|s_word[0]~1_combout  & ( (\cpu|Pmem|WideOr3~1_combout  & 
// (\cpu|Equal1~3_combout  & (!\db|y~q  & \cpu|Reg[5][0]~7_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr3~1_combout ),
	.datab(!\cpu|Equal1~3_combout ),
	.datac(!\db|y~q ),
	.datad(!\cpu|Reg[5][0]~7_combout ),
	.datae(!\cpu|tbo|y [0]),
	.dataf(!\cpu|s_word[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][0]~9 .extended_lut = "off";
defparam \cpu|Reg[5][0]~9 .lut_mask = 64'h0000000000100050;
defparam \cpu|Reg[5][0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N43
dffeas \cpu|Reg[5][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][7] .is_wysiwyg = "true";
defparam \cpu|Reg[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N0
cyclonev_lcell_comb \cpu|Reg[4][0]~8 (
// Equation(s):
// \cpu|Reg[4][0]~8_combout  = ( \cpu|tbo|y [0] & ( \cpu|s_word[0]~1_combout  & ( (!\cpu|Pmem|WideOr3~1_combout  & (!\db|y~q  & \cpu|Reg[5][0]~7_combout )) ) ) ) # ( !\cpu|tbo|y [0] & ( \cpu|s_word[0]~1_combout  & ( (!\cpu|Pmem|WideOr3~1_combout  & 
// (\cpu|Equal1~3_combout  & (!\db|y~q  & \cpu|Reg[5][0]~7_combout ))) ) ) )

	.dataa(!\cpu|Pmem|WideOr3~1_combout ),
	.datab(!\cpu|Equal1~3_combout ),
	.datac(!\db|y~q ),
	.datad(!\cpu|Reg[5][0]~7_combout ),
	.datae(!\cpu|tbo|y [0]),
	.dataf(!\cpu|s_word[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][0]~8 .extended_lut = "off";
defparam \cpu|Reg[4][0]~8 .lut_mask = 64'h00000000002000A0;
defparam \cpu|Reg[4][0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N32
dffeas \cpu|Reg[4][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][7] .is_wysiwyg = "true";
defparam \cpu|Reg[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N30
cyclonev_lcell_comb \cpu|Selector6~6 (
// Equation(s):
// \cpu|Selector6~6_combout  = ( \cpu|Reg[4][7]~q  & ( \cpu|Reg[30][7]~q  & ( (!\cpu|Pmem|WideOr3~1_combout ) # ((!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][7]~q )) # (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][7]~q )))) ) ) ) # ( !\cpu|Reg[4][7]~q  & ( 
// \cpu|Reg[30][7]~q  & ( (!\cpu|Pmem|WideOr3~1_combout  & (\cpu|Pmem|WideOr2~1_combout )) # (\cpu|Pmem|WideOr3~1_combout  & ((!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][7]~q )) # (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][7]~q ))))) ) ) ) # ( 
// \cpu|Reg[4][7]~q  & ( !\cpu|Reg[30][7]~q  & ( (!\cpu|Pmem|WideOr3~1_combout  & (!\cpu|Pmem|WideOr2~1_combout )) # (\cpu|Pmem|WideOr3~1_combout  & ((!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][7]~q )) # (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][7]~q 
// ))))) ) ) ) # ( !\cpu|Reg[4][7]~q  & ( !\cpu|Reg[30][7]~q  & ( (\cpu|Pmem|WideOr3~1_combout  & ((!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][7]~q )) # (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][7]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr3~1_combout ),
	.datab(!\cpu|Pmem|WideOr2~1_combout ),
	.datac(!\cpu|Reg[5][7]~q ),
	.datad(!\cpu|Reg[31][7]~q ),
	.datae(!\cpu|Reg[4][7]~q ),
	.dataf(!\cpu|Reg[30][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~6 .extended_lut = "off";
defparam \cpu|Selector6~6 .lut_mask = 64'h04158C9D2637AEBF;
defparam \cpu|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N33
cyclonev_lcell_comb \cpu|Selector0~0 (
// Equation(s):
// \cpu|Selector0~0_combout  = ( \cpu|Pmem|WideOr1~2_combout  & ( ((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Selector6~6_combout )) # (\cpu|Selector2~0_combout ) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Selector2~0_combout  ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Selector2~0_combout ),
	.datad(!\cpu|Selector6~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~0 .extended_lut = "off";
defparam \cpu|Selector0~0 .lut_mask = 64'h0F0F0F0F0FAF0FAF;
defparam \cpu|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N54
cyclonev_lcell_comb \cpu|Reg[0][7]~feeder (
// Equation(s):
// \cpu|Reg[0][7]~feeder_combout  = \cpu|Selector0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N55
dffeas \cpu|Reg[0][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][7]~feeder_combout ),
	.asdata(\cpu|cnum~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][7] .is_wysiwyg = "true";
defparam \cpu|Reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N9
cyclonev_lcell_comb \cpu|Mux39~0 (
// Equation(s):
// \cpu|Mux39~0_combout  = ( \cpu|Selector6~6_combout  & ( ((\cpu|Pmem|WideOr1~2_combout  & !\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Reg[0][7]~q ) ) ) # ( !\cpu|Selector6~6_combout  & ( (\cpu|Reg[0][7]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # 
// (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu|Reg[0][7]~q ),
	.datae(gnd),
	.dataf(!\cpu|Selector6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~0 .extended_lut = "off";
defparam \cpu|Mux39~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \cpu|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N51
cyclonev_lcell_comb \cpu|Mux57~0 (
// Equation(s):
// \cpu|Mux57~0_combout  = ( \cpu|Mult1~14  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [6]) ) ) # ( !\cpu|Mult1~14  & ( (\cpu|s_word [6] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [6]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux57~0 .extended_lut = "off";
defparam \cpu|Mux57~0 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \cpu|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N57
cyclonev_lcell_comb \cpu|cnum~13 (
// Equation(s):
// \cpu|cnum~13_combout  = (\cpu|Pmem|data[30]~2_combout  & (\cpu|Mux32~0_combout  & \cpu|Selector23~2_combout ))

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux32~0_combout ),
	.datad(!\cpu|Selector23~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~13 .extended_lut = "off";
defparam \cpu|cnum~13 .lut_mask = 64'h0005000500050005;
defparam \cpu|cnum~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N15
cyclonev_lcell_comb \cpu|cnum~15 (
// Equation(s):
// \cpu|cnum~15_combout  = ( \cpu|cnum~13_combout  & ( !\cpu|Pmem|Decoder0~0_combout  ) ) # ( !\cpu|cnum~13_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & (!\cpu|Pmem|data[30]~2_combout  & \cpu|Add2~33_sumout )) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Add2~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cnum~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~15 .extended_lut = "off";
defparam \cpu|cnum~15 .lut_mask = 64'h08080808AAAAAAAA;
defparam \cpu|cnum~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N18
cyclonev_lcell_comb \cpu|Mux83~0 (
// Equation(s):
// \cpu|Mux83~0_combout  = ( \cpu|cnum~15_combout  & ( (\cpu|Pmem|WideOr0~1_combout ) # (\cpu|Selector1~0_combout ) ) ) # ( !\cpu|cnum~15_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Selector1~0_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & 
// (\cpu|Mux57~0_combout  & ((\cpu|Pmem|Decoder0~0_combout )))) ) )

	.dataa(!\cpu|Mux57~0_combout ),
	.datab(!\cpu|Selector1~0_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Pmem|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux83~0 .extended_lut = "off";
defparam \cpu|Mux83~0 .lut_mask = 64'h3305330533FF33FF;
defparam \cpu|Mux83~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N19
dffeas \cpu|Reg[31][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][6] .is_wysiwyg = "true";
defparam \cpu|Reg[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N34
dffeas \cpu|Reg[28][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][6] .is_wysiwyg = "true";
defparam \cpu|Reg[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N26
dffeas \cpu|Reg[29][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][6] .is_wysiwyg = "true";
defparam \cpu|Reg[29][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N24
cyclonev_lcell_comb \cpu|Selector23~1 (
// Equation(s):
// \cpu|Selector23~1_combout  = ( \cpu|Reg[29][6]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout ) # (\cpu|Reg[31][6]~q ) ) ) ) # ( !\cpu|Reg[29][6]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Pmem|WideOr5~2_combout  & 
// \cpu|Reg[31][6]~q ) ) ) ) # ( \cpu|Reg[29][6]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[28][6]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[30][6]~q )) ) ) ) # ( !\cpu|Reg[29][6]~q  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[28][6]~q ))) # (\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[30][6]~q )) ) ) )

	.dataa(!\cpu|Pmem|WideOr5~2_combout ),
	.datab(!\cpu|Reg[31][6]~q ),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(!\cpu|Reg[28][6]~q ),
	.datae(!\cpu|Reg[29][6]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~1 .extended_lut = "off";
defparam \cpu|Selector23~1 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \cpu|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \cpu|Selector23~2 (
// Equation(s):
// \cpu|Selector23~2_combout  = ( \cpu|Selector23~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Selector23~0_combout )) # (\cpu|Pmem|WideOr4~1_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Pmem|Decoder0~0_combout )))) ) ) # ( 
// !\cpu|Selector23~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (!\cpu|Pmem|WideOr4~1_combout  & (\cpu|Selector23~0_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Pmem|Decoder0~0_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr4~1_combout ),
	.datab(!\cpu|Selector23~0_combout ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~2 .extended_lut = "off";
defparam \cpu|Selector23~2 .lut_mask = 64'h202F202F707F707F;
defparam \cpu|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N48
cyclonev_lcell_comb \cpu|cnum~14 (
// Equation(s):
// \cpu|cnum~14_combout  = ( \cpu|Mux57~0_combout  & ( (((!\cpu|Pmem|data[30]~2_combout  & \cpu|Add2~33_sumout )) # (\cpu|cnum~13_combout )) # (\cpu|Pmem|Decoder0~0_combout ) ) ) # ( !\cpu|Mux57~0_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & 
// (((!\cpu|Pmem|data[30]~2_combout  & \cpu|Add2~33_sumout )) # (\cpu|cnum~13_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Add2~33_sumout ),
	.datad(!\cpu|cnum~13_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~14 .extended_lut = "off";
defparam \cpu|cnum~14 .lut_mask = 64'h08CC08CC3BFF3BFF;
defparam \cpu|cnum~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N13
dffeas \cpu|Reg[30][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][6] .is_wysiwyg = "true";
defparam \cpu|Reg[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N20
dffeas \cpu|Reg[4][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][6] .is_wysiwyg = "true";
defparam \cpu|Reg[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N14
dffeas \cpu|Reg[5][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][6] .is_wysiwyg = "true";
defparam \cpu|Reg[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \cpu|Selector6~7 (
// Equation(s):
// \cpu|Selector6~7_combout  = ( \cpu|Reg[4][6]~q  & ( \cpu|Reg[5][6]~q  & ( (!\cpu|Pmem|WideOr2~1_combout ) # ((!\cpu|Pmem|WideOr3~1_combout  & (\cpu|Reg[30][6]~q )) # (\cpu|Pmem|WideOr3~1_combout  & ((\cpu|Reg[31][6]~q )))) ) ) ) # ( !\cpu|Reg[4][6]~q  & ( 
// \cpu|Reg[5][6]~q  & ( (!\cpu|Pmem|WideOr3~1_combout  & (\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[30][6]~q ))) # (\cpu|Pmem|WideOr3~1_combout  & ((!\cpu|Pmem|WideOr2~1_combout ) # ((\cpu|Reg[31][6]~q )))) ) ) ) # ( \cpu|Reg[4][6]~q  & ( !\cpu|Reg[5][6]~q  
// & ( (!\cpu|Pmem|WideOr3~1_combout  & ((!\cpu|Pmem|WideOr2~1_combout ) # ((\cpu|Reg[30][6]~q )))) # (\cpu|Pmem|WideOr3~1_combout  & (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][6]~q )))) ) ) ) # ( !\cpu|Reg[4][6]~q  & ( !\cpu|Reg[5][6]~q  & ( 
// (\cpu|Pmem|WideOr2~1_combout  & ((!\cpu|Pmem|WideOr3~1_combout  & (\cpu|Reg[30][6]~q )) # (\cpu|Pmem|WideOr3~1_combout  & ((\cpu|Reg[31][6]~q ))))) ) ) )

	.dataa(!\cpu|Pmem|WideOr3~1_combout ),
	.datab(!\cpu|Pmem|WideOr2~1_combout ),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(!\cpu|Reg[31][6]~q ),
	.datae(!\cpu|Reg[4][6]~q ),
	.dataf(!\cpu|Reg[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~7 .extended_lut = "off";
defparam \cpu|Selector6~7 .lut_mask = 64'h02138A9B4657CEDF;
defparam \cpu|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N45
cyclonev_lcell_comb \cpu|Selector1~0 (
// Equation(s):
// \cpu|Selector1~0_combout  = ( \cpu|IP[7]~DUPLICATE_q  & ( \cpu|Selector6~7_combout  & ( \cpu|Selector2~0_combout  ) ) ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( \cpu|Selector6~7_combout  & ( (\cpu|Pmem|WideOr1~2_combout ) # (\cpu|Selector2~0_combout ) ) ) ) # ( 
// \cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Selector6~7_combout  & ( \cpu|Selector2~0_combout  ) ) ) # ( !\cpu|IP[7]~DUPLICATE_q  & ( !\cpu|Selector6~7_combout  & ( \cpu|Selector2~0_combout  ) ) )

	.dataa(!\cpu|Selector2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(!\cpu|IP[7]~DUPLICATE_q ),
	.dataf(!\cpu|Selector6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector1~0 .extended_lut = "off";
defparam \cpu|Selector1~0 .lut_mask = 64'h5555555555FF5555;
defparam \cpu|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N6
cyclonev_lcell_comb \cpu|Reg[0][6]~feeder (
// Equation(s):
// \cpu|Reg[0][6]~feeder_combout  = \cpu|Selector1~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N7
dffeas \cpu|Reg[0][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][6]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][6] .is_wysiwyg = "true";
defparam \cpu|Reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N45
cyclonev_lcell_comb \cpu|Mux32~0 (
// Equation(s):
// \cpu|Mux32~0_combout  = ( \cpu|Selector6~7_combout  & ( ((\cpu|Pmem|WideOr1~2_combout  & !\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Reg[0][6]~q ) ) ) # ( !\cpu|Selector6~7_combout  & ( (\cpu|Reg[0][6]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # 
// (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu|Reg[0][6]~q ),
	.datae(gnd),
	.dataf(!\cpu|Selector6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux32~0 .extended_lut = "off";
defparam \cpu|Mux32~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \cpu|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N27
cyclonev_lcell_comb \cpu|Mux58~0 (
// Equation(s):
// \cpu|Mux58~0_combout  = ( \cpu|Mult1~13  & ( ((\cpu|Pmem|Decoder0~0_combout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|s_word [5]) ) ) # ( !\cpu|Mult1~13  & ( (\cpu|s_word [5] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [5]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux58~0 .extended_lut = "off";
defparam \cpu|Mux58~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \cpu|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N27
cyclonev_lcell_comb \cpu|cnum~12 (
// Equation(s):
// \cpu|cnum~12_combout  = ( \cpu|Pmem|data[30]~2_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & \cpu|cnum~10_combout ) ) ) # ( !\cpu|Pmem|data[30]~2_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Add2~29_sumout ) # (\cpu|cnum~10_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|cnum~10_combout ),
	.datad(!\cpu|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[30]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~12 .extended_lut = "off";
defparam \cpu|cnum~12 .lut_mask = 64'h0AAA0AAA0A0A0A0A;
defparam \cpu|cnum~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N24
cyclonev_lcell_comb \cpu|Mux84~0 (
// Equation(s):
// \cpu|Mux84~0_combout  = ( \cpu|cnum~12_combout  & ( (\cpu|Pmem|WideOr0~1_combout ) # (\cpu|Selector2~1_combout ) ) ) # ( !\cpu|cnum~12_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Selector2~1_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & 
// (\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Mux58~0_combout )))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Selector2~1_combout ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Mux58~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux84~0 .extended_lut = "off";
defparam \cpu|Mux84~0 .lut_mask = 64'h303530353F3F3F3F;
defparam \cpu|Mux84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N25
dffeas \cpu|Reg[31][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5] .is_wysiwyg = "true";
defparam \cpu|Reg[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N59
dffeas \cpu|Reg[5][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|cnum~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[5][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][5] .is_wysiwyg = "true";
defparam \cpu|Reg[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N13
dffeas \cpu|Reg[30][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5] .is_wysiwyg = "true";
defparam \cpu|Reg[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N32
dffeas \cpu|Reg[4][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][5] .is_wysiwyg = "true";
defparam \cpu|Reg[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N30
cyclonev_lcell_comb \cpu|Selector6~5 (
// Equation(s):
// \cpu|Selector6~5_combout  = ( \cpu|Reg[4][5]~q  & ( \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[5][5]~q ))) # (\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[31][5]~q )) ) ) ) # ( !\cpu|Reg[4][5]~q  & ( 
// \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[5][5]~q ))) # (\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[31][5]~q )) ) ) ) # ( \cpu|Reg[4][5]~q  & ( !\cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout ) # 
// (\cpu|Reg[30][5]~q ) ) ) ) # ( !\cpu|Reg[4][5]~q  & ( !\cpu|Pmem|WideOr3~1_combout  & ( (\cpu|Reg[30][5]~q  & \cpu|Pmem|WideOr2~1_combout ) ) ) )

	.dataa(!\cpu|Reg[31][5]~q ),
	.datab(!\cpu|Reg[5][5]~q ),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(!\cpu|Pmem|WideOr2~1_combout ),
	.datae(!\cpu|Reg[4][5]~q ),
	.dataf(!\cpu|Pmem|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~5 .extended_lut = "off";
defparam \cpu|Selector6~5 .lut_mask = 64'h000FFF0F33553355;
defparam \cpu|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N36
cyclonev_lcell_comb \cpu|Mux33~0 (
// Equation(s):
// \cpu|Mux33~0_combout  = ( \cpu|Reg[0][5]~DUPLICATE_q  & ( (!\cpu|Pmem|WideOr1~2_combout ) # ((\cpu|Selector6~5_combout ) # (\cpu|IP[7]~DUPLICATE_q )) ) ) # ( !\cpu|Reg[0][5]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr1~2_combout  & (!\cpu|IP[7]~DUPLICATE_q  & 
// \cpu|Selector6~5_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector6~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~0 .extended_lut = "off";
defparam \cpu|Mux33~0 .lut_mask = 64'h04040404BFBFBFBF;
defparam \cpu|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N9
cyclonev_lcell_comb \cpu|Mux61~0 (
// Equation(s):
// \cpu|Mux61~0_combout  = ( \cpu|Mult1~10  & ( ((\cpu|Pmem|Decoder0~0_combout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|s_word [2]) ) ) # ( !\cpu|Mult1~10  & ( (\cpu|s_word [2] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [2]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux61~0 .extended_lut = "off";
defparam \cpu|Mux61~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \cpu|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr5~3 (
// Equation(s):
// \cpu|Pmem|WideOr5~3_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( !\cpu|Pmem|WideOr5~0_combout  ) ) # ( !\cpu|Pmem|WideOr5~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~3 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~3 .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \cpu|Pmem|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N3
cyclonev_lcell_comb \cpu|Add2~9 (
// Equation(s):
// \cpu|Add2~9_sumout  = SUM(( \cpu|Mux37~0_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr0~2_combout  & (\cpu|Selector28~3_combout )) # (\cpu|Pmem|WideOr0~2_combout  & ((!\cpu|Pmem|WideOr5~3_combout ))))) ) + ( \cpu|Add2~6  ))
// \cpu|Add2~10  = CARRY(( \cpu|Mux37~0_combout  ) + ( (!\cpu|IP[7]~DUPLICATE_q  & ((!\cpu|Pmem|WideOr0~2_combout  & (\cpu|Selector28~3_combout )) # (\cpu|Pmem|WideOr0~2_combout  & ((!\cpu|Pmem|WideOr5~3_combout ))))) ) + ( \cpu|Add2~6  ))

	.dataa(!\cpu|Pmem|WideOr0~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector28~3_combout ),
	.datad(!\cpu|Mux37~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~3_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~9_sumout ),
	.cout(\cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~9 .extended_lut = "off";
defparam \cpu|Add2~9 .lut_mask = 64'h0000B3F7000000FF;
defparam \cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N6
cyclonev_lcell_comb \cpu|Add2~13 (
// Equation(s):
// \cpu|Add2~13_sumout  = SUM(( \cpu|Selector27~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][2]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~2_combout )) # (\cpu|IP[7]~DUPLICATE_q  & 
// ((\cpu|Reg[0][2]~q ))))) ) + ( \cpu|Add2~10  ))
// \cpu|Add2~14  = CARRY(( \cpu|Selector27~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][2]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~2_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][2]~q 
// ))))) ) + ( \cpu|Add2~10  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector6~2_combout ),
	.datad(!\cpu|Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][2]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~13_sumout ),
	.cout(\cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~13 .extended_lut = "off";
defparam \cpu|Add2~13 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N39
cyclonev_lcell_comb \cpu|cnum~8 (
// Equation(s):
// \cpu|cnum~8_combout  = ( !\cpu|Pmem|Decoder0~0_combout  & ( ((\cpu|Add2~13_sumout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|cnum~4_combout ) ) )

	.dataa(!\cpu|Add2~13_sumout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|cnum~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~8 .extended_lut = "off";
defparam \cpu|cnum~8 .lut_mask = 64'h50FF50FF00000000;
defparam \cpu|cnum~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N48
cyclonev_lcell_comb \cpu|Mux87~0 (
// Equation(s):
// \cpu|Mux87~0_combout  = ( \cpu|cnum~8_combout  & ( (\cpu|Selector5~0_combout ) # (\cpu|Pmem|WideOr0~1_combout ) ) ) # ( !\cpu|cnum~8_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Selector5~0_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & 
// (\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Mux61~0_combout )))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Selector5~0_combout ),
	.datad(!\cpu|Mux61~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux87~0 .extended_lut = "off";
defparam \cpu|Mux87~0 .lut_mask = 64'h0C1D0C1D3F3F3F3F;
defparam \cpu|Mux87~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N49
dffeas \cpu|Reg[31][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][2] .is_wysiwyg = "true";
defparam \cpu|Reg[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N44
dffeas \cpu|Reg[28][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][2] .is_wysiwyg = "true";
defparam \cpu|Reg[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \cpu|Selector27~1 (
// Equation(s):
// \cpu|Selector27~1_combout  = ( \cpu|Reg[28][2]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[29][2]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[31][2]~q ))) ) ) ) # ( !\cpu|Reg[28][2]~q  & ( 
// \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout  & (\cpu|Reg[29][2]~q )) # (\cpu|Pmem|WideOr5~2_combout  & ((\cpu|Reg[31][2]~q ))) ) ) ) # ( \cpu|Reg[28][2]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~2_combout ) # 
// (\cpu|Reg[30][2]~q ) ) ) ) # ( !\cpu|Reg[28][2]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[30][2]~q  & \cpu|Pmem|WideOr5~2_combout ) ) ) )

	.dataa(!\cpu|Reg[29][2]~q ),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(!\cpu|Pmem|WideOr5~2_combout ),
	.datad(!\cpu|Reg[31][2]~q ),
	.datae(!\cpu|Reg[28][2]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~1 .extended_lut = "off";
defparam \cpu|Selector27~1 .lut_mask = 64'h0303F3F3505F505F;
defparam \cpu|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N27
cyclonev_lcell_comb \cpu|Selector27~2 (
// Equation(s):
// \cpu|Selector27~2_combout  = (!\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Pmem|WideOr4~1_combout  & (\cpu|Selector27~0_combout )) # (\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector27~1_combout ))))) # (\cpu|Pmem|WideOr0~1_combout  & 
// (\cpu|Pmem|WideOr4~1_combout ))

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Selector27~0_combout ),
	.datad(!\cpu|Selector27~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~2 .extended_lut = "off";
defparam \cpu|Selector27~2 .lut_mask = 64'h193B193B193B193B;
defparam \cpu|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N21
cyclonev_lcell_comb \cpu|cnum~4 (
// Equation(s):
// \cpu|cnum~4_combout  = ( \cpu|Mux36~0_combout  & ( (\cpu|Pmem|data[30]~2_combout  & \cpu|Selector27~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~4 .extended_lut = "off";
defparam \cpu|cnum~4 .lut_mask = 64'h00000000000F000F;
defparam \cpu|cnum~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \cpu|cnum~5 (
// Equation(s):
// \cpu|cnum~5_combout  = ( \cpu|Mux61~0_combout  & ( (((!\cpu|Pmem|data[30]~2_combout  & \cpu|Add2~13_sumout )) # (\cpu|cnum~4_combout )) # (\cpu|Pmem|Decoder0~0_combout ) ) ) # ( !\cpu|Mux61~0_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & 
// (((!\cpu|Pmem|data[30]~2_combout  & \cpu|Add2~13_sumout )) # (\cpu|cnum~4_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|cnum~4_combout ),
	.datad(!\cpu|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\cpu|Mux61~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~5 .extended_lut = "off";
defparam \cpu|cnum~5 .lut_mask = 64'h0A8A0A8A5FDF5FDF;
defparam \cpu|cnum~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N37
dffeas \cpu|Reg[30][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][2]~feeder_combout ),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][2] .is_wysiwyg = "true";
defparam \cpu|Reg[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N55
dffeas \cpu|Reg[5][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|cnum~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[5][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][2] .is_wysiwyg = "true";
defparam \cpu|Reg[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y11_N32
dffeas \cpu|Reg[4][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][2] .is_wysiwyg = "true";
defparam \cpu|Reg[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N30
cyclonev_lcell_comb \cpu|Selector6~2 (
// Equation(s):
// \cpu|Selector6~2_combout  = ( \cpu|Reg[4][2]~q  & ( \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][2]~q )) # (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][2]~q ))) ) ) ) # ( !\cpu|Reg[4][2]~q  & ( 
// \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][2]~q )) # (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][2]~q ))) ) ) ) # ( \cpu|Reg[4][2]~q  & ( !\cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout ) # 
// (\cpu|Reg[30][2]~q ) ) ) ) # ( !\cpu|Reg[4][2]~q  & ( !\cpu|Pmem|WideOr3~1_combout  & ( (\cpu|Reg[30][2]~q  & \cpu|Pmem|WideOr2~1_combout ) ) ) )

	.dataa(!\cpu|Reg[30][2]~q ),
	.datab(!\cpu|Reg[5][2]~q ),
	.datac(!\cpu|Pmem|WideOr2~1_combout ),
	.datad(!\cpu|Reg[31][2]~q ),
	.datae(!\cpu|Reg[4][2]~q ),
	.dataf(!\cpu|Pmem|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~2 .extended_lut = "off";
defparam \cpu|Selector6~2 .lut_mask = 64'h0505F5F5303F303F;
defparam \cpu|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N48
cyclonev_lcell_comb \cpu|Selector5~0 (
// Equation(s):
// \cpu|Selector5~0_combout  = ( \cpu|Selector6~2_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr1~2_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~0 .extended_lut = "off";
defparam \cpu|Selector5~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \cpu|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N30
cyclonev_lcell_comb \cpu|Reg[0][2]~feeder (
// Equation(s):
// \cpu|Reg[0][2]~feeder_combout  = ( \cpu|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N31
dffeas \cpu|Reg[0][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][2]~feeder_combout ),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][2] .is_wysiwyg = "true";
defparam \cpu|Reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N39
cyclonev_lcell_comb \cpu|Mux36~0 (
// Equation(s):
// \cpu|Mux36~0_combout  = ( \cpu|Selector6~2_combout  & ( ((\cpu|Pmem|WideOr1~2_combout  & !\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Reg[0][2]~q ) ) ) # ( !\cpu|Selector6~2_combout  & ( (\cpu|Reg[0][2]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # 
// (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Reg[0][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~0 .extended_lut = "off";
defparam \cpu|Mux36~0 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \cpu|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N6
cyclonev_lcell_comb \cpu|Mux62~0 (
// Equation(s):
// \cpu|Mux62~0_combout  = ( \cpu|Mult1~9  & ( ((\cpu|Pmem|Decoder0~0_combout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|s_word [1]) ) ) # ( !\cpu|Mult1~9  & ( (\cpu|s_word [1] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [1]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux62~0 .extended_lut = "off";
defparam \cpu|Mux62~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \cpu|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N21
cyclonev_lcell_comb \cpu|cnum~2 (
// Equation(s):
// \cpu|cnum~2_combout  = ( \cpu|Mux37~0_combout  & ( (\cpu|Pmem|data[30]~2_combout  & \cpu|Selector28~2_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Selector28~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~2 .extended_lut = "off";
defparam \cpu|cnum~2 .lut_mask = 64'h0000000003030303;
defparam \cpu|cnum~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N33
cyclonev_lcell_comb \cpu|cnum~7 (
// Equation(s):
// \cpu|cnum~7_combout  = (!\cpu|Pmem|Decoder0~0_combout  & (((!\cpu|Pmem|data[30]~2_combout  & \cpu|Add2~9_sumout )) # (\cpu|cnum~2_combout )))

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|cnum~2_combout ),
	.datad(!\cpu|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~7 .extended_lut = "off";
defparam \cpu|cnum~7 .lut_mask = 64'h0A8A0A8A0A8A0A8A;
defparam \cpu|cnum~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N51
cyclonev_lcell_comb \cpu|Mux88~0 (
// Equation(s):
// \cpu|Mux88~0_combout  = ( \cpu|cnum~7_combout  & ( (\cpu|Selector6~1_combout ) # (\cpu|Pmem|WideOr0~1_combout ) ) ) # ( !\cpu|cnum~7_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Selector6~1_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & 
// (\cpu|Pmem|Decoder0~0_combout  & (\cpu|Mux62~0_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Mux62~0_combout ),
	.datad(!\cpu|Selector6~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|cnum~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux88~0 .extended_lut = "off";
defparam \cpu|Mux88~0 .lut_mask = 64'h01CD01CD33FF33FF;
defparam \cpu|Mux88~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N53
dffeas \cpu|Reg[31][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][1]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][1] .is_wysiwyg = "true";
defparam \cpu|Reg[31][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \cpu|Selector28~1 (
// Equation(s):
// \cpu|Selector28~1_combout  = ( \cpu|Reg[28][1]~q  & ( \cpu|Reg[31][1]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (((!\cpu|Pmem|WideOr5~2_combout )) # (\cpu|Reg[30][1]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (((\cpu|Pmem|WideOr5~2_combout ) # 
// (\cpu|Reg[29][1]~q )))) ) ) ) # ( !\cpu|Reg[28][1]~q  & ( \cpu|Reg[31][1]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][1]~q  & ((\cpu|Pmem|WideOr5~2_combout )))) # (\cpu|Pmem|WideOr6~1_combout  & (((\cpu|Pmem|WideOr5~2_combout ) # 
// (\cpu|Reg[29][1]~q )))) ) ) ) # ( \cpu|Reg[28][1]~q  & ( !\cpu|Reg[31][1]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (((!\cpu|Pmem|WideOr5~2_combout )) # (\cpu|Reg[30][1]~q ))) # (\cpu|Pmem|WideOr6~1_combout  & (((\cpu|Reg[29][1]~q  & 
// !\cpu|Pmem|WideOr5~2_combout )))) ) ) ) # ( !\cpu|Reg[28][1]~q  & ( !\cpu|Reg[31][1]~q  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[30][1]~q  & ((\cpu|Pmem|WideOr5~2_combout )))) # (\cpu|Pmem|WideOr6~1_combout  & (((\cpu|Reg[29][1]~q  & 
// !\cpu|Pmem|WideOr5~2_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Reg[30][1]~q ),
	.datac(!\cpu|Reg[29][1]~q ),
	.datad(!\cpu|Pmem|WideOr5~2_combout ),
	.datae(!\cpu|Reg[28][1]~q ),
	.dataf(!\cpu|Reg[31][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~1 .extended_lut = "off";
defparam \cpu|Selector28~1 .lut_mask = 64'h0522AF220577AF77;
defparam \cpu|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N21
cyclonev_lcell_comb \cpu|Selector28~3 (
// Equation(s):
// \cpu|Selector28~3_combout  = ( \cpu|Pmem|WideOr4~1_combout  & ( \cpu|Selector28~1_combout  ) ) # ( !\cpu|Pmem|WideOr4~1_combout  & ( \cpu|Selector28~0_combout  ) )

	.dataa(!\cpu|Selector28~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector28~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~3 .extended_lut = "off";
defparam \cpu|Selector28~3 .lut_mask = 64'h555555550F0F0F0F;
defparam \cpu|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N18
cyclonev_lcell_comb \cpu|cnum~3 (
// Equation(s):
// \cpu|cnum~3_combout  = ( \cpu|Mux62~0_combout  & ( (((\cpu|Add2~9_sumout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|Pmem|Decoder0~0_combout )) # (\cpu|cnum~2_combout ) ) ) # ( !\cpu|Mux62~0_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & 
// (((\cpu|Add2~9_sumout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|cnum~2_combout ))) ) )

	.dataa(!\cpu|Add2~9_sumout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|cnum~2_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux62~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~3 .extended_lut = "off";
defparam \cpu|cnum~3 .lut_mask = 64'h4F004F004FFF4FFF;
defparam \cpu|cnum~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N32
dffeas \cpu|Reg[30][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][1]~feeder_combout ),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][1] .is_wysiwyg = "true";
defparam \cpu|Reg[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N52
dffeas \cpu|Reg[5][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][1] .is_wysiwyg = "true";
defparam \cpu|Reg[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N14
dffeas \cpu|Reg[4][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][1] .is_wysiwyg = "true";
defparam \cpu|Reg[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N12
cyclonev_lcell_comb \cpu|Selector6~0 (
// Equation(s):
// \cpu|Selector6~0_combout  = ( \cpu|Reg[4][1]~q  & ( \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[5][1]~q ))) # (\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[31][1]~q )) ) ) ) # ( !\cpu|Reg[4][1]~q  & ( 
// \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[5][1]~q ))) # (\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[31][1]~q )) ) ) ) # ( \cpu|Reg[4][1]~q  & ( !\cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout ) # 
// (\cpu|Reg[30][1]~q ) ) ) ) # ( !\cpu|Reg[4][1]~q  & ( !\cpu|Pmem|WideOr3~1_combout  & ( (\cpu|Reg[30][1]~q  & \cpu|Pmem|WideOr2~1_combout ) ) ) )

	.dataa(!\cpu|Reg[30][1]~q ),
	.datab(!\cpu|Pmem|WideOr2~1_combout ),
	.datac(!\cpu|Reg[31][1]~q ),
	.datad(!\cpu|Reg[5][1]~q ),
	.datae(!\cpu|Reg[4][1]~q ),
	.dataf(!\cpu|Pmem|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~0 .extended_lut = "off";
defparam \cpu|Selector6~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \cpu|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N31
dffeas \cpu|Reg[0][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][1]~feeder_combout ),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][1] .is_wysiwyg = "true";
defparam \cpu|Reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N42
cyclonev_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = ( \cpu|Reg[0][1]~q  & ( ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Selector6~0_combout ) ) ) # ( !\cpu|Reg[0][1]~q  & ( (\cpu|Selector6~0_combout  & (!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr1~2_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\cpu|Selector6~0_combout ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~0 .extended_lut = "off";
defparam \cpu|Mux37~0 .lut_mask = 64'h00300030FF3FFF3F;
defparam \cpu|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N21
cyclonev_lcell_comb \cpu|Mux63~0 (
// Equation(s):
// \cpu|Mux63~0_combout  = ( \cpu|Mult1~8_resulta  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [0]) ) ) # ( !\cpu|Mult1~8_resulta  & ( (\cpu|s_word [0] & ((!\cpu|Pmem|Decoder0~0_combout ) # 
// (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|s_word [0]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux63~0 .extended_lut = "off";
defparam \cpu|Mux63~0 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \cpu|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \cpu|cnum~1 (
// Equation(s):
// \cpu|cnum~1_combout  = ( \cpu|Pmem|Decoder0~0_combout  & ( \cpu|Selector29~2_combout  & ( \cpu|Mux63~0_combout  ) ) ) # ( !\cpu|Pmem|Decoder0~0_combout  & ( \cpu|Selector29~2_combout  & ( (!\cpu|Pmem|data[30]~2_combout  & (\cpu|Add2~5_sumout )) # 
// (\cpu|Pmem|data[30]~2_combout  & ((\cpu|Mux38~0_combout ))) ) ) ) # ( \cpu|Pmem|Decoder0~0_combout  & ( !\cpu|Selector29~2_combout  & ( \cpu|Mux63~0_combout  ) ) ) # ( !\cpu|Pmem|Decoder0~0_combout  & ( !\cpu|Selector29~2_combout  & ( (\cpu|Add2~5_sumout  
// & !\cpu|Pmem|data[30]~2_combout ) ) ) )

	.dataa(!\cpu|Add2~5_sumout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Mux63~0_combout ),
	.datad(!\cpu|Mux38~0_combout ),
	.datae(!\cpu|Pmem|Decoder0~0_combout ),
	.dataf(!\cpu|Selector29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~1 .extended_lut = "off";
defparam \cpu|cnum~1 .lut_mask = 64'h44440F0F44770F0F;
defparam \cpu|cnum~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N59
dffeas \cpu|Reg[0][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][0]~feeder_combout ),
	.asdata(\cpu|cnum~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][0] .is_wysiwyg = "true";
defparam \cpu|Reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N38
dffeas \cpu|Reg[5][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][0] .is_wysiwyg = "true";
defparam \cpu|Reg[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N2
dffeas \cpu|Reg[4][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][0] .is_wysiwyg = "true";
defparam \cpu|Reg[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \cpu|Mux7~0 (
// Equation(s):
// \cpu|Mux7~0_combout  = ( \cpu|Reg[4][0]~q  & ( \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][0]~q )) # (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][0]~q ))) ) ) ) # ( !\cpu|Reg[4][0]~q  & ( \cpu|Pmem|WideOr3~1_combout  & 
// ( (!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][0]~q )) # (\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[31][0]~q ))) ) ) ) # ( \cpu|Reg[4][0]~q  & ( !\cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr2~1_combout ) # (\cpu|Reg[30][0]~q ) ) ) ) # ( 
// !\cpu|Reg[4][0]~q  & ( !\cpu|Pmem|WideOr3~1_combout  & ( (\cpu|Pmem|WideOr2~1_combout  & \cpu|Reg[30][0]~q ) ) ) )

	.dataa(!\cpu|Reg[5][0]~q ),
	.datab(!\cpu|Pmem|WideOr2~1_combout ),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(!\cpu|Reg[31][0]~q ),
	.datae(!\cpu|Reg[4][0]~q ),
	.dataf(!\cpu|Pmem|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux7~0 .extended_lut = "off";
defparam \cpu|Mux7~0 .lut_mask = 64'h0303CFCF44774477;
defparam \cpu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N39
cyclonev_lcell_comb \cpu|Mux38~0 (
// Equation(s):
// \cpu|Mux38~0_combout  = ( \cpu|Mux7~0_combout  & ( ((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Reg[0][0]~q ) ) ) # ( !\cpu|Mux7~0_combout  & ( (\cpu|Reg[0][0]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~2_combout ),
	.datad(!\cpu|Reg[0][0]~q ),
	.datae(!\cpu|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~0 .extended_lut = "off";
defparam \cpu|Mux38~0 .lut_mask = 64'h00F50AFF00F50AFF;
defparam \cpu|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N26
dffeas \cpu|s_word[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[3] .is_wysiwyg = "true";
defparam \cpu|s_word[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N24
cyclonev_lcell_comb \cpu|Mux60~0 (
// Equation(s):
// \cpu|Mux60~0_combout  = (!\cpu|Pmem|Decoder0~0_combout  & (((\cpu|s_word [3])))) # (\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Pmem|data[30]~2_combout  & (\cpu|Mult1~11 )) # (\cpu|Pmem|data[30]~2_combout  & ((\cpu|s_word [3])))))

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Mult1~11 ),
	.datad(!\cpu|s_word [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux60~0 .extended_lut = "off";
defparam \cpu|Mux60~0 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \cpu|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N9
cyclonev_lcell_comb \cpu|Add2~17 (
// Equation(s):
// \cpu|Add2~17_sumout  = SUM(( \cpu|Selector26~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~3_combout )) # (\cpu|IP[7]~DUPLICATE_q  & 
// ((\cpu|Reg[0][3]~q ))))) ) + ( \cpu|Add2~14  ))
// \cpu|Add2~18  = CARRY(( \cpu|Selector26~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector6~3_combout )) # (\cpu|IP[7]~DUPLICATE_q  & ((\cpu|Reg[0][3]~q 
// ))))) ) + ( \cpu|Add2~14  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Selector6~3_combout ),
	.datad(!\cpu|Selector26~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][3]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~17_sumout ),
	.cout(\cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~17 .extended_lut = "off";
defparam \cpu|Add2~17 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \cpu|cnum~6 (
// Equation(s):
// \cpu|cnum~6_combout  = ( \cpu|Selector26~2_combout  & ( \cpu|Pmem|data[30]~2_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Mux35~0_combout ))) # (\cpu|Pmem|Decoder0~0_combout  & (\cpu|Mux60~0_combout )) ) ) ) # ( !\cpu|Selector26~2_combout  & ( 
// \cpu|Pmem|data[30]~2_combout  & ( (\cpu|Mux60~0_combout  & \cpu|Pmem|Decoder0~0_combout ) ) ) ) # ( \cpu|Selector26~2_combout  & ( !\cpu|Pmem|data[30]~2_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Add2~17_sumout ))) # 
// (\cpu|Pmem|Decoder0~0_combout  & (\cpu|Mux60~0_combout )) ) ) ) # ( !\cpu|Selector26~2_combout  & ( !\cpu|Pmem|data[30]~2_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Add2~17_sumout ))) # (\cpu|Pmem|Decoder0~0_combout  & (\cpu|Mux60~0_combout )) 
// ) ) )

	.dataa(!\cpu|Mux60~0_combout ),
	.datab(!\cpu|Mux35~0_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Add2~17_sumout ),
	.datae(!\cpu|Selector26~2_combout ),
	.dataf(!\cpu|Pmem|data[30]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~6 .extended_lut = "off";
defparam \cpu|cnum~6 .lut_mask = 64'h05F505F505053535;
defparam \cpu|cnum~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N6
cyclonev_lcell_comb \cpu|Reg[31][3]~17 (
// Equation(s):
// \cpu|Reg[31][3]~17_combout  = ( \cpu|Reg[31][3]~q  & ( \cpu|cnum~6_combout  & ( (!\cpu|Reg[31][3]~16_combout ) # ((!\cpu|Pmem|WideOr0~1_combout  & ((\cpu|Selector4~0_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|data[31]~6_combout ))) ) ) ) # ( 
// !\cpu|Reg[31][3]~q  & ( \cpu|cnum~6_combout  & ( (\cpu|Reg[31][3]~16_combout  & ((!\cpu|Pmem|WideOr0~1_combout  & ((\cpu|Selector4~0_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|data[31]~6_combout )))) ) ) ) # ( \cpu|Reg[31][3]~q  & ( 
// !\cpu|cnum~6_combout  & ( (!\cpu|Reg[31][3]~16_combout ) # ((!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector4~0_combout )) ) ) ) # ( !\cpu|Reg[31][3]~q  & ( !\cpu|cnum~6_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (\cpu|Reg[31][3]~16_combout  & 
// \cpu|Selector4~0_combout )) ) ) )

	.dataa(!\cpu|Pmem|data[31]~6_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Reg[31][3]~16_combout ),
	.datad(!\cpu|Selector4~0_combout ),
	.datae(!\cpu|Reg[31][3]~q ),
	.dataf(!\cpu|cnum~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][3]~17 .extended_lut = "off";
defparam \cpu|Reg[31][3]~17 .lut_mask = 64'h000CF0FC010DF1FD;
defparam \cpu|Reg[31][3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N7
dffeas \cpu|Reg[31][3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N44
dffeas \cpu|Reg[5][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][3] .is_wysiwyg = "true";
defparam \cpu|Reg[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N38
dffeas \cpu|Reg[4][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][3] .is_wysiwyg = "true";
defparam \cpu|Reg[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \cpu|Selector6~3 (
// Equation(s):
// \cpu|Selector6~3_combout  = ( \cpu|Reg[4][3]~q  & ( \cpu|Reg[30][3]~q  & ( (!\cpu|Pmem|WideOr3~1_combout ) # ((!\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[5][3]~q ))) # (\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[31][3]~DUPLICATE_q ))) ) ) ) # ( 
// !\cpu|Reg[4][3]~q  & ( \cpu|Reg[30][3]~q  & ( (!\cpu|Pmem|WideOr2~1_combout  & (((\cpu|Pmem|WideOr3~1_combout  & \cpu|Reg[5][3]~q )))) # (\cpu|Pmem|WideOr2~1_combout  & (((!\cpu|Pmem|WideOr3~1_combout )) # (\cpu|Reg[31][3]~DUPLICATE_q ))) ) ) ) # ( 
// \cpu|Reg[4][3]~q  & ( !\cpu|Reg[30][3]~q  & ( (!\cpu|Pmem|WideOr2~1_combout  & (((!\cpu|Pmem|WideOr3~1_combout ) # (\cpu|Reg[5][3]~q )))) # (\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[31][3]~DUPLICATE_q  & (\cpu|Pmem|WideOr3~1_combout ))) ) ) ) # ( 
// !\cpu|Reg[4][3]~q  & ( !\cpu|Reg[30][3]~q  & ( (\cpu|Pmem|WideOr3~1_combout  & ((!\cpu|Pmem|WideOr2~1_combout  & ((\cpu|Reg[5][3]~q ))) # (\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[31][3]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|Reg[31][3]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr2~1_combout ),
	.datac(!\cpu|Pmem|WideOr3~1_combout ),
	.datad(!\cpu|Reg[5][3]~q ),
	.datae(!\cpu|Reg[4][3]~q ),
	.dataf(!\cpu|Reg[30][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~3 .extended_lut = "off";
defparam \cpu|Selector6~3 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \cpu|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N48
cyclonev_lcell_comb \cpu|Mux43~0 (
// Equation(s):
// \cpu|Mux43~0_combout  = ( \cpu|Mux34~0_combout  & ( \cpu|Selector25~2_combout  ) ) # ( !\cpu|Mux34~0_combout  & ( (\cpu|Selector25~2_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # (\cpu|Pmem|Decoder0~0_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Selector25~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Mux34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux43~0 .extended_lut = "off";
defparam \cpu|Mux43~0 .lut_mask = 64'h0B0B0B0B0F0F0F0F;
defparam \cpu|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N47
dffeas \cpu|s_word[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[4] .is_wysiwyg = "true";
defparam \cpu|s_word[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N45
cyclonev_lcell_comb \cpu|Mux59~0 (
// Equation(s):
// \cpu|Mux59~0_combout  = ( \cpu|Mult1~12  & ( ((\cpu|Pmem|Decoder0~0_combout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|s_word [4]) ) ) # ( !\cpu|Mult1~12  & ( (\cpu|s_word [4] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|s_word [4]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux59~0 .extended_lut = "off";
defparam \cpu|Mux59~0 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \cpu|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \cpu|cnum~9 (
// Equation(s):
// \cpu|cnum~9_combout  = ( \cpu|Mux59~0_combout  & ( \cpu|Pmem|data[30]~2_combout  & ( \cpu|Mux43~0_combout  ) ) ) # ( !\cpu|Mux59~0_combout  & ( \cpu|Pmem|data[30]~2_combout  & ( \cpu|Mux43~0_combout  ) ) ) # ( \cpu|Mux59~0_combout  & ( 
// !\cpu|Pmem|data[30]~2_combout  & ( (\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Add2~21_sumout ) ) ) ) # ( !\cpu|Mux59~0_combout  & ( !\cpu|Pmem|data[30]~2_combout  & ( (\cpu|Add2~21_sumout  & !\cpu|Pmem|Decoder0~0_combout ) ) ) )

	.dataa(!\cpu|Add2~21_sumout ),
	.datab(!\cpu|Mux43~0_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Mux59~0_combout ),
	.dataf(!\cpu|Pmem|data[30]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~9 .extended_lut = "off";
defparam \cpu|cnum~9 .lut_mask = 64'h50505F5F33333333;
defparam \cpu|cnum~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N56
dffeas \cpu|Reg[5][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][4] .is_wysiwyg = "true";
defparam \cpu|Reg[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N20
dffeas \cpu|Reg[30][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][4]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][4] .is_wysiwyg = "true";
defparam \cpu|Reg[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N50
dffeas \cpu|Reg[4][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][4] .is_wysiwyg = "true";
defparam \cpu|Reg[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb \cpu|Selector6~4 (
// Equation(s):
// \cpu|Selector6~4_combout  = ( \cpu|Reg[4][4]~q  & ( \cpu|Reg[31][4]~q  & ( (!\cpu|Pmem|WideOr2~1_combout  & (((!\cpu|Pmem|WideOr3~1_combout )) # (\cpu|Reg[5][4]~q ))) # (\cpu|Pmem|WideOr2~1_combout  & (((\cpu|Reg[30][4]~q ) # (\cpu|Pmem|WideOr3~1_combout 
// )))) ) ) ) # ( !\cpu|Reg[4][4]~q  & ( \cpu|Reg[31][4]~q  & ( (!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][4]~q  & (\cpu|Pmem|WideOr3~1_combout ))) # (\cpu|Pmem|WideOr2~1_combout  & (((\cpu|Reg[30][4]~q ) # (\cpu|Pmem|WideOr3~1_combout )))) ) ) ) # ( 
// \cpu|Reg[4][4]~q  & ( !\cpu|Reg[31][4]~q  & ( (!\cpu|Pmem|WideOr2~1_combout  & (((!\cpu|Pmem|WideOr3~1_combout )) # (\cpu|Reg[5][4]~q ))) # (\cpu|Pmem|WideOr2~1_combout  & (((!\cpu|Pmem|WideOr3~1_combout  & \cpu|Reg[30][4]~q )))) ) ) ) # ( 
// !\cpu|Reg[4][4]~q  & ( !\cpu|Reg[31][4]~q  & ( (!\cpu|Pmem|WideOr2~1_combout  & (\cpu|Reg[5][4]~q  & (\cpu|Pmem|WideOr3~1_combout ))) # (\cpu|Pmem|WideOr2~1_combout  & (((!\cpu|Pmem|WideOr3~1_combout  & \cpu|Reg[30][4]~q )))) ) ) )

	.dataa(!\cpu|Reg[5][4]~q ),
	.datab(!\cpu|Pmem|WideOr2~1_combout ),
	.datac(!\cpu|Pmem|WideOr3~1_combout ),
	.datad(!\cpu|Reg[30][4]~q ),
	.datae(!\cpu|Reg[4][4]~q ),
	.dataf(!\cpu|Reg[31][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~4 .extended_lut = "off";
defparam \cpu|Selector6~4 .lut_mask = 64'h0434C4F40737C7F7;
defparam \cpu|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N30
cyclonev_lcell_comb \cpu|Selector3~0 (
// Equation(s):
// \cpu|Selector3~0_combout  = ( \cpu|Selector6~4_combout  & ( ((\cpu|Pmem|WideOr1~2_combout  & !\cpu|IP[7]~DUPLICATE_q )) # (\cpu|Pmem|WideOr2~1_combout ) ) ) # ( !\cpu|Selector6~4_combout  & ( (\cpu|Pmem|WideOr2~1_combout  & ((!\cpu|Pmem|WideOr1~2_combout 
// ) # (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~0 .extended_lut = "off";
defparam \cpu|Selector3~0 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \cpu|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N33
cyclonev_lcell_comb \cpu|Reg[31][4]~20 (
// Equation(s):
// \cpu|Reg[31][4]~20_combout  = ( \cpu|Reg[31][0]~12_combout  & ( \cpu|Selector3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Reg[31][0]~12_combout ),
	.dataf(!\cpu|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][4]~20 .extended_lut = "off";
defparam \cpu|Reg[31][4]~20 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|Reg[31][4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N48
cyclonev_lcell_comb \cpu|Reg[31][4]~18 (
// Equation(s):
// \cpu|Reg[31][4]~18_combout  = ( \cpu|Pmem|data[30]~2_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( ((\cpu|Pmem|WideOr4~1_combout  & \cpu|Pmem|WideOr5~2_combout )) # (\cpu|Pmem|WideOr0~1_combout ) ) ) ) # ( !\cpu|Pmem|data[30]~2_combout  & ( 
// \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Pmem|WideOr5~2_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Pmem|data[31]~6_combout )))) ) ) ) # ( \cpu|Pmem|data[30]~2_combout  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr0~1_combout  ) ) ) # ( !\cpu|Pmem|data[30]~2_combout  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Pmem|WideOr0~1_combout  & \cpu|Pmem|data[31]~6_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~2_combout ),
	.datad(!\cpu|Pmem|data[31]~6_combout ),
	.datae(!\cpu|Pmem|data[30]~2_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][4]~18 .extended_lut = "off";
defparam \cpu|Reg[31][4]~18 .lut_mask = 64'h0055555502575757;
defparam \cpu|Reg[31][4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N26
dffeas \cpu|s_word[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[12] .is_wysiwyg = "true";
defparam \cpu|s_word[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N24
cyclonev_lcell_comb \cpu|Mux51~0 (
// Equation(s):
// \cpu|Mux51~0_combout  = ( \cpu|Mult1~20  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [12]) ) ) # ( !\cpu|Mult1~20  & ( (\cpu|s_word [12] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|s_word [12]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux51~0 .extended_lut = "off";
defparam \cpu|Mux51~0 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \cpu|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N47
dffeas \cpu|s_word[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[11] .is_wysiwyg = "true";
defparam \cpu|s_word[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N45
cyclonev_lcell_comb \cpu|Mux52~0 (
// Equation(s):
// \cpu|Mux52~0_combout  = ( \cpu|s_word [11] & ( \cpu|Mult1~19  ) ) # ( !\cpu|s_word [11] & ( \cpu|Mult1~19  & ( (\cpu|IP [2] & (\cpu|Pmem|data[30]~1_combout  & (!\cpu|IP [4] & !\cpu|IP [3]))) ) ) ) # ( \cpu|s_word [11] & ( !\cpu|Mult1~19  & ( (!\cpu|IP 
// [2]) # ((!\cpu|Pmem|data[30]~1_combout ) # ((\cpu|IP [3]) # (\cpu|IP [4]))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [3]),
	.datae(!\cpu|s_word [11]),
	.dataf(!\cpu|Mult1~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux52~0 .extended_lut = "off";
defparam \cpu|Mux52~0 .lut_mask = 64'h0000EFFF1000FFFF;
defparam \cpu|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N44
dffeas \cpu|s_word[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[10] .is_wysiwyg = "true";
defparam \cpu|s_word[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N42
cyclonev_lcell_comb \cpu|Mux53~0 (
// Equation(s):
// \cpu|Mux53~0_combout  = ( \cpu|s_word [10] & ( \cpu|Mult1~18  ) ) # ( !\cpu|s_word [10] & ( \cpu|Mult1~18  & ( (\cpu|IP [2] & (\cpu|Pmem|data[30]~1_combout  & (!\cpu|IP [3] & !\cpu|IP [4]))) ) ) ) # ( \cpu|s_word [10] & ( !\cpu|Mult1~18  & ( (!\cpu|IP 
// [2]) # ((!\cpu|Pmem|data[30]~1_combout ) # ((\cpu|IP [4]) # (\cpu|IP [3]))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|s_word [10]),
	.dataf(!\cpu|Mult1~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux53~0 .extended_lut = "off";
defparam \cpu|Mux53~0 .lut_mask = 64'h0000EFFF1000FFFF;
defparam \cpu|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N24
cyclonev_lcell_comb \cpu|Add2~25 (
// Equation(s):
// \cpu|Add2~25_sumout  = SUM(( GND ) + ( GND ) + ( \cpu|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~25 .extended_lut = "off";
defparam \cpu|Add2~25 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N32
dffeas \cpu|s_word[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[14] .is_wysiwyg = "true";
defparam \cpu|s_word[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N30
cyclonev_lcell_comb \cpu|Mux49~0 (
// Equation(s):
// \cpu|Mux49~0_combout  = ( \cpu|Mult1~22  & ( ((\cpu|Pmem|Decoder0~0_combout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|s_word [14]) ) ) # ( !\cpu|Mult1~22  & ( (\cpu|s_word [14] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [14]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux49~0 .extended_lut = "off";
defparam \cpu|Mux49~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \cpu|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N54
cyclonev_lcell_comb \cpu|Reg~32 (
// Equation(s):
// \cpu|Reg~32_combout  = ( \cpu|Add2~25_sumout  & ( \cpu|Mux49~0_combout  & ( (\cpu|Mux51~0_combout  & (\cpu|Mux52~0_combout  & (\cpu|Pmem|Decoder0~0_combout  & \cpu|Mux53~0_combout ))) ) ) ) # ( !\cpu|Add2~25_sumout  & ( \cpu|Mux49~0_combout  & ( 
// (!\cpu|Pmem|Decoder0~0_combout ) # ((\cpu|Mux51~0_combout  & (\cpu|Mux52~0_combout  & \cpu|Mux53~0_combout ))) ) ) ) # ( \cpu|Add2~25_sumout  & ( !\cpu|Mux49~0_combout  & ( (\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Mux51~0_combout ) # 
// ((\cpu|Mux52~0_combout  & \cpu|Mux53~0_combout )))) ) ) ) # ( !\cpu|Add2~25_sumout  & ( !\cpu|Mux49~0_combout  & ( (!\cpu|Mux51~0_combout ) # ((!\cpu|Pmem|Decoder0~0_combout ) # ((\cpu|Mux52~0_combout  & \cpu|Mux53~0_combout ))) ) ) )

	.dataa(!\cpu|Mux51~0_combout ),
	.datab(!\cpu|Mux52~0_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Mux53~0_combout ),
	.datae(!\cpu|Add2~25_sumout ),
	.dataf(!\cpu|Mux49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~32 .extended_lut = "off";
defparam \cpu|Reg~32 .lut_mask = 64'hFAFB0A0BF0F10001;
defparam \cpu|Reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N0
cyclonev_lcell_comb \cpu|Reg~33 (
// Equation(s):
// \cpu|Reg~33_combout  = ( !\cpu|Pmem|Decoder0~0_combout  & ( (!\cpu|Decoder1~0_combout  & (\cpu|Reg[31][4]~q  & (((\cpu|Pmem|data[30]~2_combout ))))) # (\cpu|Decoder1~0_combout  & (((!\cpu|Pmem|data[30]~2_combout  & (\cpu|Add2~21_sumout )) # 
// (\cpu|Pmem|data[30]~2_combout  & ((\cpu|Mux43~0_combout )))))) ) ) # ( \cpu|Pmem|Decoder0~0_combout  & ( (!\cpu|Decoder1~0_combout  & ((((!\cpu|Pmem|data[30]~2_combout ))) # (\cpu|Reg[31][4]~q ))) # (\cpu|Decoder1~0_combout  & 
// (((!\cpu|Pmem|data[30]~2_combout  & (\cpu|Mult1~12 )) # (\cpu|Pmem|data[30]~2_combout  & ((\cpu|Mux43~0_combout )))))) ) )

	.dataa(!\cpu|Reg[31][4]~q ),
	.datab(!\cpu|Decoder1~0_combout ),
	.datac(!\cpu|Mult1~12 ),
	.datad(!\cpu|Mux43~0_combout ),
	.datae(!\cpu|Pmem|Decoder0~0_combout ),
	.dataf(!\cpu|Pmem|data[30]~2_combout ),
	.datag(!\cpu|Add2~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~33 .extended_lut = "on";
defparam \cpu|Reg~33 .lut_mask = 64'h0303CFCF44774477;
defparam \cpu|Reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N38
dffeas \cpu|s_word[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[9] .is_wysiwyg = "true";
defparam \cpu|s_word[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N36
cyclonev_lcell_comb \cpu|Mux54~0 (
// Equation(s):
// \cpu|Mux54~0_combout  = ( \cpu|s_word [9] & ( \cpu|Mult1~17  ) ) # ( !\cpu|s_word [9] & ( \cpu|Mult1~17  & ( (\cpu|IP [2] & (\cpu|Pmem|data[30]~1_combout  & (!\cpu|IP [3] & !\cpu|IP [4]))) ) ) ) # ( \cpu|s_word [9] & ( !\cpu|Mult1~17  & ( (!\cpu|IP [2]) # 
// ((!\cpu|Pmem|data[30]~1_combout ) # ((\cpu|IP [4]) # (\cpu|IP [3]))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|s_word [9]),
	.dataf(!\cpu|Mult1~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux54~0 .extended_lut = "off";
defparam \cpu|Mux54~0 .lut_mask = 64'h0000EFFF1000FFFF;
defparam \cpu|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N35
dffeas \cpu|s_word[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[13] .is_wysiwyg = "true";
defparam \cpu|s_word[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N33
cyclonev_lcell_comb \cpu|Mux50~0 (
// Equation(s):
// \cpu|Mux50~0_combout  = ( \cpu|Mult1~21  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [13]) ) ) # ( !\cpu|Mult1~21  & ( (\cpu|s_word [13] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|s_word [13]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux50~0 .extended_lut = "off";
defparam \cpu|Mux50~0 .lut_mask = 64'h00F300F30CFF0CFF;
defparam \cpu|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N27
cyclonev_lcell_comb \cpu|Reg~31 (
// Equation(s):
// \cpu|Reg~31_combout  = ( \cpu|Mux50~0_combout  & ( \cpu|Mux49~0_combout  ) ) # ( !\cpu|Mux50~0_combout  & ( (!\cpu|Mux54~0_combout  & (!\cpu|Mux49~0_combout  & !\cpu|Mux53~0_combout )) ) )

	.dataa(!\cpu|Mux54~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux49~0_combout ),
	.datad(!\cpu|Mux53~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~31 .extended_lut = "off";
defparam \cpu|Reg~31 .lut_mask = 64'hA000A0000F0F0F0F;
defparam \cpu|Reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N41
dffeas \cpu|s_word[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[8] .is_wysiwyg = "true";
defparam \cpu|s_word[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N39
cyclonev_lcell_comb \cpu|Mux55~0 (
// Equation(s):
// \cpu|Mux55~0_combout  = ( \cpu|s_word [8] & ( \cpu|Mult1~16  ) ) # ( !\cpu|s_word [8] & ( \cpu|Mult1~16  & ( (\cpu|IP [2] & (\cpu|Pmem|data[30]~1_combout  & (!\cpu|IP [4] & !\cpu|IP [3]))) ) ) ) # ( \cpu|s_word [8] & ( !\cpu|Mult1~16  & ( (!\cpu|IP [2]) # 
// ((!\cpu|Pmem|data[30]~1_combout ) # ((\cpu|IP [3]) # (\cpu|IP [4]))) ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [3]),
	.datae(!\cpu|s_word [8]),
	.dataf(!\cpu|Mult1~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux55~0 .extended_lut = "off";
defparam \cpu|Mux55~0 .lut_mask = 64'h0000EFFF1000FFFF;
defparam \cpu|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N20
dffeas \cpu|s_word[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[15] .is_wysiwyg = "true";
defparam \cpu|s_word[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N18
cyclonev_lcell_comb \cpu|Mux48~0 (
// Equation(s):
// \cpu|Mux48~0_combout  = ( \cpu|Mult1~23  & ( ((\cpu|Pmem|Decoder0~0_combout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|s_word [15]) ) ) # ( !\cpu|Mult1~23  & ( (\cpu|s_word [15] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [15]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux48~0 .extended_lut = "off";
defparam \cpu|Mux48~0 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \cpu|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N12
cyclonev_lcell_comb \cpu|Reg~30 (
// Equation(s):
// \cpu|Reg~30_combout  = ( \cpu|Mux56~0_combout  & ( (\cpu|Mux54~0_combout  & (\cpu|Mux55~0_combout  & \cpu|Mux48~0_combout )) ) ) # ( !\cpu|Mux56~0_combout  & ( (!\cpu|Mux54~0_combout  & (!\cpu|Mux55~0_combout  & (!\cpu|Mux48~0_combout  & 
// !\cpu|Mux52~0_combout ))) ) )

	.dataa(!\cpu|Mux54~0_combout ),
	.datab(!\cpu|Mux55~0_combout ),
	.datac(!\cpu|Mux48~0_combout ),
	.datad(!\cpu|Mux52~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~30 .extended_lut = "off";
defparam \cpu|Reg~30 .lut_mask = 64'h8000800001010101;
defparam \cpu|Reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N48
cyclonev_lcell_comb \cpu|Reg~19 (
// Equation(s):
// \cpu|Reg~19_combout  = ( \cpu|Reg~31_combout  & ( \cpu|Reg~30_combout  & ( (!\cpu|Pmem|data[30]~2_combout  & ((!\cpu|Decoder1~0_combout  & (\cpu|Reg~32_combout )) # (\cpu|Decoder1~0_combout  & ((!\cpu|Reg~33_combout ))))) # (\cpu|Pmem|data[30]~2_combout  
// & (((!\cpu|Reg~33_combout )))) ) ) ) # ( !\cpu|Reg~31_combout  & ( \cpu|Reg~30_combout  & ( (!\cpu|Reg~33_combout  & (((\cpu|Decoder1~0_combout ) # (\cpu|Pmem|data[30]~2_combout )) # (\cpu|Reg~32_combout ))) ) ) ) # ( \cpu|Reg~31_combout  & ( 
// !\cpu|Reg~30_combout  & ( (!\cpu|Reg~33_combout  & (((\cpu|Decoder1~0_combout ) # (\cpu|Pmem|data[30]~2_combout )) # (\cpu|Reg~32_combout ))) ) ) ) # ( !\cpu|Reg~31_combout  & ( !\cpu|Reg~30_combout  & ( (!\cpu|Reg~33_combout  & (((\cpu|Decoder1~0_combout 
// ) # (\cpu|Pmem|data[30]~2_combout )) # (\cpu|Reg~32_combout ))) ) ) )

	.dataa(!\cpu|Reg~32_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Reg~33_combout ),
	.datad(!\cpu|Decoder1~0_combout ),
	.datae(!\cpu|Reg~31_combout ),
	.dataf(!\cpu|Reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~19 .extended_lut = "off";
defparam \cpu|Reg~19 .lut_mask = 64'h70F070F070F074F0;
defparam \cpu|Reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N6
cyclonev_lcell_comb \cpu|Reg[31][4]~21 (
// Equation(s):
// \cpu|Reg[31][4]~21_combout  = ( \cpu|Reg[31][4]~q  & ( \cpu|Reg~19_combout  & ( ((!\cpu|Reg[31][0]~11_combout ) # (!\cpu|Reg[31][4]~18_combout )) # (\cpu|Reg[31][4]~20_combout ) ) ) ) # ( !\cpu|Reg[31][4]~q  & ( \cpu|Reg~19_combout  & ( 
// (\cpu|Reg[31][4]~20_combout  & \cpu|Reg[31][0]~11_combout ) ) ) ) # ( \cpu|Reg[31][4]~q  & ( !\cpu|Reg~19_combout  & ( ((!\cpu|Reg[31][0]~11_combout ) # ((!\cpu|Reg[31][4]~18_combout ) # (\cpu|s_word[0]~1_combout ))) # (\cpu|Reg[31][4]~20_combout ) ) ) ) 
// # ( !\cpu|Reg[31][4]~q  & ( !\cpu|Reg~19_combout  & ( (\cpu|Reg[31][0]~11_combout  & ((\cpu|s_word[0]~1_combout ) # (\cpu|Reg[31][4]~20_combout ))) ) ) )

	.dataa(!\cpu|Reg[31][4]~20_combout ),
	.datab(!\cpu|Reg[31][0]~11_combout ),
	.datac(!\cpu|s_word[0]~1_combout ),
	.datad(!\cpu|Reg[31][4]~18_combout ),
	.datae(!\cpu|Reg[31][4]~q ),
	.dataf(!\cpu|Reg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][4]~21 .extended_lut = "off";
defparam \cpu|Reg[31][4]~21 .lut_mask = 64'h1313FFDF1111FFDD;
defparam \cpu|Reg[31][4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N7
dffeas \cpu|Reg[31][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[31][4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4] .is_wysiwyg = "true";
defparam \cpu|Reg[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N12
cyclonev_lcell_comb \cpu|IP[6]~0 (
// Equation(s):
// \cpu|IP[6]~0_combout  = ( \cpu|Reg[31][4]~q  & ( (\cpu|Pmem|data[30]~1_combout  & (\cpu|IP [3] & \cpu|Pmem|WideOr0~0_combout )) ) ) # ( !\cpu|Reg[31][4]~q  & ( (\cpu|IP [2] & (\cpu|Pmem|data[30]~1_combout  & (\cpu|IP [3] & \cpu|Pmem|WideOr0~0_combout ))) 
// ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[31][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[6]~0 .extended_lut = "off";
defparam \cpu|IP[6]~0 .lut_mask = 64'h0001000100030003;
defparam \cpu|IP[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N31
dffeas \cpu|IP[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0] .is_wysiwyg = "true";
defparam \cpu|IP[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N33
cyclonev_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_sumout  = SUM(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~6  ))
// \cpu|Add1~22  = CARRY(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~21_sumout ),
	.cout(\cpu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~21 .extended_lut = "off";
defparam \cpu|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N34
dffeas \cpu|IP[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~21_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1] .is_wysiwyg = "true";
defparam \cpu|IP[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \cpu|Pmem|data[2]~5 (
// Equation(s):
// \cpu|Pmem|data[2]~5_combout  = ( \cpu|IP [3] & ( (\cpu|IP [2] & \cpu|Pmem|data[30]~1_combout ) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|Pmem|data[30]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[2]~5 .extended_lut = "off";
defparam \cpu|Pmem|data[2]~5 .lut_mask = 64'h0000000011111111;
defparam \cpu|Pmem|data[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N38
dffeas \cpu|IP[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~13_sumout ),
	.asdata(\cpu|Pmem|data[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(\cpu|IP[6]~0_combout ),
	.ena(\cpu|IP[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2] .is_wysiwyg = "true";
defparam \cpu|IP[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr1~1 (
// Equation(s):
// \cpu|Pmem|WideOr1~1_combout  = ( \cpu|IP [3] & ( (!\cpu|IP [0]) # ((\cpu|IP [2] & \cpu|IP [4])) ) ) # ( !\cpu|IP [3] & ( (!\cpu|IP [2] & !\cpu|IP [0]) ) )

	.dataa(!\cpu|IP [2]),
	.datab(!\cpu|IP [4]),
	.datac(!\cpu|IP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~1 .lut_mask = 64'hA0A0A0A0F1F1F1F1;
defparam \cpu|Pmem|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr1~2 (
// Equation(s):
// \cpu|Pmem|WideOr1~2_combout  = (!\cpu|Pmem|WideOr1~1_combout  & \cpu|Pmem|WideOr1~0_combout )

	.dataa(!\cpu|Pmem|WideOr1~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~2 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \cpu|Pmem|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N9
cyclonev_lcell_comb \cpu|Selector7~0 (
// Equation(s):
// \cpu|Selector7~0_combout  = ( \cpu|Pmem|WideOr3~1_combout  & ( (!\cpu|Pmem|WideOr1~2_combout ) # ((\cpu|IP[7]~DUPLICATE_q ) # (\cpu|Mux7~0_combout )) ) ) # ( !\cpu|Pmem|WideOr3~1_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & (\cpu|Mux7~0_combout  & 
// !\cpu|IP[7]~DUPLICATE_q )) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux7~0_combout ),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~0 .extended_lut = "off";
defparam \cpu|Selector7~0 .lut_mask = 64'h05000500AFFFAFFF;
defparam \cpu|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N53
dffeas \cpu|Reg[29][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][0] .is_wysiwyg = "true";
defparam \cpu|Reg[29][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N0
cyclonev_lcell_comb \dnum|Add0~1 (
// Equation(s):
// \dnum|Add0~1_sumout  = SUM(( !\cpu|Reg[30][0]~q  ) + ( VCC ) + ( !VCC ))
// \dnum|Add0~2  = CARRY(( !\cpu|Reg[30][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~1_sumout ),
	.cout(\dnum|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~1 .extended_lut = "off";
defparam \dnum|Add0~1 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N3
cyclonev_lcell_comb \dnum|Add0~5 (
// Equation(s):
// \dnum|Add0~5_sumout  = SUM(( !\cpu|Reg[30][1]~q  ) + ( GND ) + ( \dnum|Add0~2  ))
// \dnum|Add0~6  = CARRY(( !\cpu|Reg[30][1]~q  ) + ( GND ) + ( \dnum|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~5_sumout ),
	.cout(\dnum|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~5 .extended_lut = "off";
defparam \dnum|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N6
cyclonev_lcell_comb \dnum|Add0~9 (
// Equation(s):
// \dnum|Add0~9_sumout  = SUM(( !\cpu|Reg[30][2]~q  ) + ( GND ) + ( \dnum|Add0~6  ))
// \dnum|Add0~10  = CARRY(( !\cpu|Reg[30][2]~q  ) + ( GND ) + ( \dnum|Add0~6  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~9_sumout ),
	.cout(\dnum|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~9 .extended_lut = "off";
defparam \dnum|Add0~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N9
cyclonev_lcell_comb \dnum|Add0~13 (
// Equation(s):
// \dnum|Add0~13_sumout  = SUM(( !\cpu|Reg[30][3]~q  ) + ( GND ) + ( \dnum|Add0~10  ))
// \dnum|Add0~14  = CARRY(( !\cpu|Reg[30][3]~q  ) + ( GND ) + ( \dnum|Add0~10  ))

	.dataa(!\cpu|Reg[30][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~13_sumout ),
	.cout(\dnum|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~13 .extended_lut = "off";
defparam \dnum|Add0~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dnum|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N12
cyclonev_lcell_comb \dnum|Add0~29 (
// Equation(s):
// \dnum|Add0~29_sumout  = SUM(( !\cpu|Reg[30][4]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~14  ))
// \dnum|Add0~30  = CARRY(( !\cpu|Reg[30][4]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~29_sumout ),
	.cout(\dnum|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~29 .extended_lut = "off";
defparam \dnum|Add0~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N15
cyclonev_lcell_comb \dnum|Add0~25 (
// Equation(s):
// \dnum|Add0~25_sumout  = SUM(( !\cpu|Reg[30][5]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~30  ))
// \dnum|Add0~26  = CARRY(( !\cpu|Reg[30][5]~DUPLICATE_q  ) + ( GND ) + ( \dnum|Add0~30  ))

	.dataa(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~25_sumout ),
	.cout(\dnum|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~25 .extended_lut = "off";
defparam \dnum|Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dnum|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N18
cyclonev_lcell_comb \dnum|Add0~21 (
// Equation(s):
// \dnum|Add0~21_sumout  = SUM(( !\cpu|Reg[30][6]~q  ) + ( GND ) + ( \dnum|Add0~26  ))
// \dnum|Add0~22  = CARRY(( !\cpu|Reg[30][6]~q  ) + ( GND ) + ( \dnum|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~21_sumout ),
	.cout(\dnum|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~21 .extended_lut = "off";
defparam \dnum|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N21
cyclonev_lcell_comb \dnum|Add0~17 (
// Equation(s):
// \dnum|Add0~17_sumout  = SUM(( !\cpu|Reg[30][7]~q  ) + ( GND ) + ( \dnum|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~17 .extended_lut = "off";
defparam \dnum|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N27
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][4]~DUPLICATE_q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~29_sumout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][4]~DUPLICATE_q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~29_sumout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|Add0~29_sumout ),
	.datac(!\cpu|Reg[30][4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000001B1B;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000DD8800000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N33
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(!\dnum|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000000A5F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (\dnum|Add0~17_sumout  & \cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (\dnum|Add0~17_sumout  & \cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\dnum|Add0~17_sumout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000303;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N57
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \cpu|Reg[30][7]~q  & ( \dnum|Add0~21_sumout  ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ( !\cpu|Reg[30][7]~q  & ( \cpu|Reg[30][6]~q  ) ) )

	.dataa(gnd),
	.datab(!\dnum|Add0~21_sumout ),
	.datac(gnd),
	.datad(!\cpu|Reg[30][6]~q ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\cpu|Reg[30][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = 64'h000000FF00003333;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  = ( \dnum|Add0~25_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\cpu|Reg[30][5]~DUPLICATE_q ) # (\cpu|Reg[30][7]~q ))) ) ) # ( !\dnum|Add0~25_sumout  & 
// ( (!\cpu|Reg[30][7]~q  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \cpu|Reg[30][5]~DUPLICATE_q )) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = 64'h000A000A050F050F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N57
cyclonev_lcell_comb \dnum|ux[4]~3 (
// Equation(s):
// \dnum|ux[4]~3_combout  = ( \cpu|Reg[30][4]~DUPLICATE_q  & ( (!\cpu|Reg[30][7]~q ) # (\dnum|Add0~29_sumout ) ) ) # ( !\cpu|Reg[30][4]~DUPLICATE_q  & ( (\dnum|Add0~29_sumout  & \cpu|Reg[30][7]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|Add0~29_sumout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[4]~3 .extended_lut = "off";
defparam \dnum|ux[4]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \dnum|ux[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~13_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~13_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\cpu|Reg[30][3]~q ),
	.datab(!\dnum|Add0~13_sumout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005353;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\dnum|ux[4]~3_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000000000055FF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & (\dnum|Add0~17_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|Add0~17_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h00000000000001F1;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  = (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|ux[4]~3_combout  ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout  ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[4]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .lut_mask = 64'h555555550F0F0F0F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N42
cyclonev_lcell_comb \dnum|ux[3]~2 (
// Equation(s):
// \dnum|ux[3]~2_combout  = ( \dnum|Add0~13_sumout  & ( (\cpu|Reg[30][3]~q ) # (\cpu|Reg[30][7]~q ) ) ) # ( !\dnum|Add0~13_sumout  & ( (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][3]~q ) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[3]~2 .extended_lut = "off";
defparam \dnum|ux[3]~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dnum|ux[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][2]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~9_sumout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][2]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~9_sumout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|Add0~9_sumout ),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000001B1B;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h00000000000005AF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N21
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout )))) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000000000002777;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N30
cyclonev_lcell_comb \dnum|ux[2]~1 (
// Equation(s):
// \dnum|ux[2]~1_combout  = ( \dnum|Add0~9_sumout  & ( \cpu|Reg[30][2]~q  ) ) # ( !\dnum|Add0~9_sumout  & ( \cpu|Reg[30][2]~q  & ( !\cpu|Reg[30][7]~q  ) ) ) # ( \dnum|Add0~9_sumout  & ( !\cpu|Reg[30][2]~q  & ( \cpu|Reg[30][7]~q  ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|Add0~9_sumout ),
	.dataf(!\cpu|Reg[30][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[2]~1 .extended_lut = "off";
defparam \dnum|ux[2]~1 .lut_mask = 64'h00003333CCCCFFFF;
defparam \dnum|ux[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\cpu|Reg[30][1]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000505F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\dnum|ux[2]~1_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC0C00000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout  = ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h00000000FFFF0000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout )))) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000D8880000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h00F000F000F000F0;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N33
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h0F0F0F0F55555555;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|ux[2]~1_combout  ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|ux[2]~1_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N33
cyclonev_lcell_comb \dnum|ux[1]~0 (
// Equation(s):
// \dnum|ux[1]~0_combout  = ( \cpu|Reg[30][7]~q  & ( \cpu|Reg[30][1]~q  & ( \dnum|Add0~5_sumout  ) ) ) # ( !\cpu|Reg[30][7]~q  & ( \cpu|Reg[30][1]~q  ) ) # ( \cpu|Reg[30][7]~q  & ( !\cpu|Reg[30][1]~q  & ( \dnum|Add0~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|Add0~5_sumout ),
	.datad(gnd),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\cpu|Reg[30][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[1]~0 .extended_lut = "off";
defparam \dnum|ux[1]~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \dnum|ux[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\cpu|Reg[30][0]~q ),
	.datab(!\dnum|Add0~1_sumout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000005353;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|ux[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N21
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout )))) ) + ( VCC ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000004777;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \cpu|Reg[30][0]~q  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!\cpu|Reg[30][7]~q )) # (\dnum|Add0~1_sumout ))) ) ) # ( !\cpu|Reg[30][0]~q  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|Add0~1_sumout  & ((\cpu|Reg[30][7]~q )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|Add0~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h0A1B0A1B5F1B5F1B;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h01450145ABEFABEF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|ux[1]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|ux[1]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|ux[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N54
cyclonev_lcell_comb \dnum|dd0|n~0 (
// Equation(s):
// \dnum|dd0|n~0_combout  = ( !\dnum|Add0~13_sumout  & ( (!\dnum|Add0~5_sumout  & (!\dnum|Add0~9_sumout  & !\dnum|Add0~1_sumout )) ) )

	.dataa(!\dnum|Add0~5_sumout ),
	.datab(!\dnum|Add0~9_sumout ),
	.datac(!\dnum|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~0 .extended_lut = "off";
defparam \dnum|dd0|n~0 .lut_mask = 64'h8080808000000000;
defparam \dnum|dd0|n~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N30
cyclonev_lcell_comb \dnum|dd0|n~1 (
// Equation(s):
// \dnum|dd0|n~1_combout  = ( !\dnum|Add0~25_sumout  & ( (!\dnum|Add0~21_sumout  & (!\dnum|Add0~29_sumout  & (\dnum|dd0|n~0_combout  & !\dnum|Add0~17_sumout ))) ) )

	.dataa(!\dnum|Add0~21_sumout ),
	.datab(!\dnum|Add0~29_sumout ),
	.datac(!\dnum|dd0|n~0_combout ),
	.datad(!\dnum|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~1 .extended_lut = "off";
defparam \dnum|dd0|n~1 .lut_mask = 64'h0800080000000000;
defparam \dnum|dd0|n~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N51
cyclonev_lcell_comb \dnum|dd0|n~2 (
// Equation(s):
// \dnum|dd0|n~2_combout  = (\dnum|dd0|n~1_combout  & \cpu|Reg[30][7]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|n~1_combout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~2 .extended_lut = "off";
defparam \dnum|dd0|n~2 .lut_mask = 64'h000F000F000F000F;
defparam \dnum|dd0|n~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N57
cyclonev_lcell_comb \dnum|dd0|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr6~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|n~2_combout  ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|n~2_combout  ) ) # ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|n~2_combout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|n~2_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout 
//  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|n~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr6~0 .lut_mask = 64'h5A050050FFFFFFFF;
defparam \dnum|dd0|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N3
cyclonev_lcell_comb \dnum|dd0|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr5~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) # (\dnum|dd0|n~2_combout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout 
//  & ( ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) # (\dnum|dd0|n~2_combout ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd0|n~2_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr5~0 .lut_mask = 64'h333733377BF77BF7;
defparam \dnum|dd0|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N0
cyclonev_lcell_comb \dnum|dd0|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr4~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) # (\dnum|dd0|n~2_combout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout 
//  & ( ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) # (\dnum|dd0|n~2_combout ) ) 
// )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd0|n~2_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr4~0 .lut_mask = 64'h33B333B373777377;
defparam \dnum|dd0|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N36
cyclonev_lcell_comb \dnum|dd0|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr3~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) # (\dnum|dd0|n~2_combout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) # (\dnum|dd0|n~2_combout ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd0|n~2_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr3~0 .lut_mask = 64'h3F733F73B33FB33F;
defparam \dnum|dd0|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N39
cyclonev_lcell_comb \dnum|dd0|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr2~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) # (\dnum|dd0|n~2_combout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout 
//  & ( ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) # (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) # (\dnum|dd0|n~2_combout 
// ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd0|n~2_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr2~0 .lut_mask = 64'h3F3B3F3BBB3BBB3B;
defparam \dnum|dd0|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N15
cyclonev_lcell_comb \dnum|dd0|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr1~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) # (\dnum|dd0|n~2_combout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  
// & ( ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) # (\dnum|dd0|n~2_combout ) 
// ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd0|n~2_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr1~0 .lut_mask = 64'h3BBB3BBB337B337B;
defparam \dnum|dd0|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N12
cyclonev_lcell_comb \dnum|dd0|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr0~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) # (\dnum|dd0|n~2_combout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  
// & ( ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ) # (\dnum|dd0|n~2_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datab(!\dnum|dd0|n~2_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr0~0 .lut_mask = 64'h77FF77FFBFF7BFF7;
defparam \dnum|dd0|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\cpu|Reg[30][4]~DUPLICATE_q ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000000000004747;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( GND ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( GND ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~DUPLICATE_q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000F3C000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\cpu|Reg[30][6]~q ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000BB880000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (\dnum|Add0~17_sumout  & \cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (\dnum|Add0~17_sumout  & \cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\dnum|Add0~17_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00001111;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  = ( \cpu|Reg[30][6]~q  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((!\cpu|Reg[30][7]~q )) # (\dnum|Add0~21_sumout ))) ) ) # ( !\cpu|Reg[30][6]~q  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|Add0~21_sumout  & (\cpu|Reg[30][7]~q ))) ) )

	.dataa(!\dnum|Add0~21_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(!\cpu|Reg[30][6]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = 64'h01F10DFD01F10DFD;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .lut_mask = 64'h0000FFFF00000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \cpu|Reg[30][7]~q  & ( \cpu|Reg[30][5]~DUPLICATE_q  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|Add0~25_sumout ) ) ) ) # ( !\cpu|Reg[30][7]~q  & ( 
// \cpu|Reg[30][5]~DUPLICATE_q  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) ) ) # ( \cpu|Reg[30][7]~q  & ( !\cpu|Reg[30][5]~DUPLICATE_q  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|Add0~25_sumout ) ) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|Add0~25_sumout ),
	.datad(gnd),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h0000050555550505;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N0
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N3
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~13_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~13_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(!\dnum|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000000A5F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N6
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\dnum|ux[4]~3_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00001B1B;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000000FFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & (\dnum|Add0~17_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\dnum|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000FE320000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N0
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N9
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N48
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N51
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout  = (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h3030303030303030;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout  = ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h3333333300000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][6]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~21_sumout )) ) )

	.dataa(!\dnum|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\cpu|Reg[30][6]~q ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h0000000005F505F5;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N6
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \dnum|Add0~25_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\cpu|Reg[30][7]~q )) # (\cpu|Reg[30][5]~DUPLICATE_q ))) ) ) # ( !\dnum|Add0~25_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout )))) # (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][5]~DUPLICATE_q  & ((!\cpu|Reg[30][7]~q )))) ) )

	.dataa(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h35303530353F353F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\dnum|ux[4]~3_combout ) ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  & ( (\dnum|ux[4]~3_combout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|ux[4]~3_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][2]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~9_sumout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][2]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~9_sumout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|Add0~9_sumout ),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000001B1B;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout )))) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N24
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N27
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF00000CFC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( VCC ) + ( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( VCC ) + ( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000AA000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FF3300000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N39
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000FF330000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N42
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N21
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 64'h30FC30FC30FC30FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N18
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h3F0C3F0C3F0C3F0C;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N57
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 64'h000000000F0F0F0F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  = ( \dnum|ux[3]~2_combout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\dnum|ux[3]~2_combout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|ux[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N0
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N3
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\cpu|Reg[30][1]~q ),
	.datab(!\dnum|Add0~5_sumout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000005353;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N6
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\dnum|ux[2]~1_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00001D1D;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout )))) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000004777;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N39
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N42
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N45
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26  
// ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000EF230000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N48
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  = (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h1111111111111111;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\dnum|ux[2]~1_combout ) ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|ux[2]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|ux[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = 64'h03030303CFCFCFCF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][0]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~1_sumout )) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|Add0~1_sumout ),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000001B1B;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(!\dnum|ux[1]~0_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000FFFF000003F3;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout )))) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000002777;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N9
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000CF0300000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N57
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N54
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout  = (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .lut_mask = 64'h0303030303030303;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N0
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h33FF33FF00CC00CC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N15
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000011DD;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N18
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N21
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout )))) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000004777;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N24
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) ) ) ) # ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ) ) ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h53535F5F53535050;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N42
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ) ) ) ) # ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h03030033CFCFCCFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h33FF33FF00CC00CC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N3
cyclonev_lcell_comb \dnum|dd1|n~0 (
// Equation(s):
// \dnum|dd1|n~0_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|n~0 .extended_lut = "off";
defparam \dnum|dd1|n~0 .lut_mask = 64'h0000000000010001;
defparam \dnum|dd1|n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N51
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & ( 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ) ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout )) ) ) ) # ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout )) ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h3535303035353F3F;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N24
cyclonev_lcell_comb \dnum|dd1|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr6~0_combout  = ( \dnum|dd1|n~0_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  $ (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) ) ) # ( \dnum|dd1|n~0_combout  
// & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(gnd),
	.datae(!\dnum|dd1|n~0_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr6~0 .lut_mask = 64'h2828FFFF0606FFFF;
defparam \dnum|dd1|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N33
cyclonev_lcell_comb \dnum|dd1|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr5~0_combout  = ( \dnum|dd1|n~0_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) ) # ( \dnum|dd1|n~0_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(!\dnum|dd1|n~0_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr5~0 .lut_mask = 64'h050AFFFF0A5FFFFF;
defparam \dnum|dd1|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N9
cyclonev_lcell_comb \dnum|dd1|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr4~0_combout  = ( \dnum|dd1|n~0_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) ) # ( \dnum|dd1|n~0_combout  
// & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(!\dnum|dd1|n~0_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr4~0 .lut_mask = 64'h00A0FFFF0A0FFFFF;
defparam \dnum|dd1|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N12
cyclonev_lcell_comb \dnum|dd1|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr3~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  $ (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) # (\dnum|dd1|n~0_combout ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  $ (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) # (\dnum|dd1|n~0_combout ) ) )

	.dataa(!\dnum|dd1|n~0_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr3~0 .lut_mask = 64'h75D775D75DD75DD7;
defparam \dnum|dd1|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N15
cyclonev_lcell_comb \dnum|dd1|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr2~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) # (\dnum|dd1|n~0_combout ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ( (((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) # (\dnum|dd1|n~0_combout ) ) )

	.dataa(!\dnum|dd1|n~0_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr2~0 .lut_mask = 64'h7F5F7F5F5D555D55;
defparam \dnum|dd1|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N18
cyclonev_lcell_comb \dnum|dd1|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr1~0_combout  = ( \dnum|dd1|n~0_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) ) ) ) # ( \dnum|dd1|n~0_combout  & ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(gnd),
	.datae(!\dnum|dd1|n~0_combout ),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr1~0 .lut_mask = 64'h4D4DFFFF0202FFFF;
defparam \dnum|dd1|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N54
cyclonev_lcell_comb \dnum|dd1|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr0~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr0~0 .lut_mask = 64'hC0C3C0C330003000;
defparam \dnum|dd1|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N57
cyclonev_lcell_comb \dnum|dd1|converter|segs[6]~0 (
// Equation(s):
// \dnum|dd1|converter|segs[6]~0_combout  = ( \cpu|Reg[30][7]~q  & ( (!\dnum|dd1|n~0_combout  & (\dnum|dd1|converter|WideOr0~0_combout )) # (\dnum|dd1|n~0_combout  & ((\dnum|dd0|n~1_combout ))) ) ) # ( !\cpu|Reg[30][7]~q  & ( (\dnum|dd1|n~0_combout ) # 
// (\dnum|dd1|converter|WideOr0~0_combout ) ) )

	.dataa(!\dnum|dd1|converter|WideOr0~0_combout ),
	.datab(gnd),
	.datac(!\dnum|dd0|n~1_combout ),
	.datad(!\dnum|dd1|n~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|segs[6]~0 .extended_lut = "off";
defparam \dnum|dd1|converter|segs[6]~0 .lut_mask = 64'h55FF55FF550F550F;
defparam \dnum|dd1|converter|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N30
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N33
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N39
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6  = CARRY(( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N42
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = 64'h00000000AAAAAAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N30
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N33
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N36
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000CF0300000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N39
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h00000000000055FF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N42
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( GND ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( GND ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF000000CC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N45
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ) ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000FF330000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N30
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N33
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  = SHARE(GND)

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N36
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N39
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N42
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N18
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  = ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N57
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout  = ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h30303030FCFCFCFC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .lut_mask = 64'h00CC00CCFFCCFFCC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N9
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000DD1100000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N15
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N18
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N21
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10  
// ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000EF230000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N24
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N36
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N39
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N42
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00002E2E;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N45
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000000000000FFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N48
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( GND ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( GND ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF00000C0C;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N51
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ) ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FF330000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N54
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N0
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = 64'h30303030FCFCFCFC;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N3
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h3F0C3F0C3F0C3F0C;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N33
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N57
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h550F550F550F550F;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N3
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .lut_mask = 64'h0A0A0A0AFAFAFAFA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N3
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000FFFF000030FC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N9
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000EE220000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout )) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N15
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout )) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N0
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N3
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N6
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000AF0500000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N9
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000EE440000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N12
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N15
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ))) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18  
// ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000EF450000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N18
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N33
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N27
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h50FA50FA50FA50FA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N9
cyclonev_lcell_comb \dnum|dd2|Equal2~0 (
// Equation(s):
// \dnum|dd2|Equal2~0_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Equal2~0 .extended_lut = "off";
defparam \dnum|dd2|Equal2~0 .lut_mask = 64'h0000000003030303;
defparam \dnum|dd2|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N15
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~0_combout  = ( \dnum|dd0|n~1_combout  & ( (!\dnum|dd1|n~0_combout  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (!\dnum|dd2|Equal2~0_combout ))) ) ) # ( !\dnum|dd0|n~1_combout  & ( (!\cpu|Reg[30][7]~q  & 
// (!\dnum|dd1|n~0_combout  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (!\dnum|dd2|Equal2~0_combout )))) # (\cpu|Reg[30][7]~q  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # ((!\dnum|dd2|Equal2~0_combout )))) ) 
// )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd2|Equal2~0_combout ),
	.datad(!\dnum|dd1|n~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~0 .lut_mask = 64'hFC54FC54FC00FC00;
defparam \dnum|dd2|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N30
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N24
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ) # 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h2272227277727772;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N9
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~1_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~1 .lut_mask = 64'hF6F1F6F1F0F2F0F2;
defparam \dnum|dd2|converter|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \dnum|dd2|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr5~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ))) ) ) # ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  $ (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datab(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr5~0 .lut_mask = 64'hCDCECDCECFDDCFDD;
defparam \dnum|dd2|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N51
cyclonev_lcell_comb \dnum|dd2|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr4~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datab(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr4~0 .lut_mask = 64'hCCDCCCDCECDDECDD;
defparam \dnum|dd2|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N12
cyclonev_lcell_comb \dnum|dd2|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr3~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) ) ) # ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # 
// (!\dnum|dd2|converter|WideOr6~0_combout ) ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) ) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datac(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datad(gnd),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr3~0 .lut_mask = 64'hF4F4FAFAF2F2F5F5;
defparam \dnum|dd2|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N24
cyclonev_lcell_comb \dnum|dd2|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr2~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ) # (!\dnum|dd2|converter|WideOr6~0_combout ) ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd2|converter|WideOr6~0_combout  ) ) ) # ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ) # ((!\dnum|dd2|converter|WideOr6~0_combout ) # 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datab(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr2~0 .lut_mask = 64'hCECEFEFECCCCEEEE;
defparam \dnum|dd2|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N6
cyclonev_lcell_comb \dnum|dd2|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr1~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datac(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr1~0 .lut_mask = 64'hF2F1F2F1FBF0FBF0;
defparam \dnum|dd2|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N18
cyclonev_lcell_comb \dnum|dd2|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr0~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) ) # ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  $ 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) ) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(gnd),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr0~0 .lut_mask = 64'hA5A5A0A000000A0A;
defparam \dnum|dd2|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \dnum|dd2|converter|segs[6]~0 (
// Equation(s):
// \dnum|dd2|converter|segs[6]~0_combout  = ( \dnum|dd1|n~0_combout  & ( \dnum|dd0|n~1_combout  ) ) # ( !\dnum|dd1|n~0_combout  & ( \dnum|dd0|n~1_combout  & ( (!\dnum|dd2|Equal2~0_combout  & (((\dnum|dd2|converter|WideOr0~0_combout )))) # 
// (\dnum|dd2|Equal2~0_combout  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd2|converter|WideOr0~0_combout ))) # (\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (!\cpu|Reg[30][7]~q )))) ) ) ) # ( 
// \dnum|dd1|n~0_combout  & ( !\dnum|dd0|n~1_combout  & ( (!\cpu|Reg[30][7]~q ) # (((\dnum|dd2|Equal2~0_combout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout )) # (\dnum|dd2|converter|WideOr0~0_combout )) ) ) ) # ( !\dnum|dd1|n~0_combout  & 
// ( !\dnum|dd0|n~1_combout  & ( (!\dnum|dd2|Equal2~0_combout  & (((\dnum|dd2|converter|WideOr0~0_combout )))) # (\dnum|dd2|Equal2~0_combout  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd2|converter|WideOr0~0_combout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (!\cpu|Reg[30][7]~q )))) ) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|dd2|Equal2~0_combout ),
	.datac(!\dnum|dd2|converter|WideOr0~0_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(!\dnum|dd1|n~0_combout ),
	.dataf(!\dnum|dd0|n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|segs[6]~0 .extended_lut = "off";
defparam \dnum|dd2|converter|segs[6]~0 .lut_mask = 64'h0F2EAFBF0F2EFFFF;
defparam \dnum|dd2|converter|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N12
cyclonev_lcell_comb \dnum|dd2|eno~0 (
// Equation(s):
// \dnum|dd2|eno~0_combout  = ( \dnum|dd0|n~1_combout  & ( (\cpu|Reg[30][7]~q  & (!\dnum|dd1|n~0_combout  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (!\dnum|dd2|Equal2~0_combout )))) ) ) # ( !\dnum|dd0|n~1_combout  & ( 
// (\cpu|Reg[30][7]~q  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (!\dnum|dd2|Equal2~0_combout ))) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd1|n~0_combout ),
	.datad(!\dnum|dd2|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|eno~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|eno~0 .extended_lut = "off";
defparam \dnum|dd2|eno~0 .lut_mask = 64'h5544554450405040;
defparam \dnum|dd2|eno~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N35
dffeas \cpu|IP_OUT[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[3] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N32
dffeas \cpu|IP_OUT[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[2] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N56
dffeas \cpu|IP_OUT[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[1] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N50
dffeas \cpu|IP_OUT[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[0] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N9
cyclonev_lcell_comb \dh|disp0|WideOr6~0 (
// Equation(s):
// \dh|disp0|WideOr6~0_combout  = ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (!\cpu|IP_OUT [2] & !\cpu|IP_OUT [1])) # (\cpu|IP_OUT [3] & (!\cpu|IP_OUT [2] $ (!\cpu|IP_OUT [1]))) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (\cpu|IP_OUT [2] & !\cpu|IP_OUT 
// [1])) ) )

	.dataa(!\cpu|IP_OUT [3]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [1]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr6~0 .extended_lut = "off";
defparam \dh|disp0|WideOr6~0 .lut_mask = 64'h2200220099449944;
defparam \dh|disp0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N57
cyclonev_lcell_comb \dh|disp0|WideOr5~0 (
// Equation(s):
// \dh|disp0|WideOr5~0_combout  = ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (\cpu|IP_OUT [2] & !\cpu|IP_OUT [1])) # (\cpu|IP_OUT [3] & ((\cpu|IP_OUT [1]))) ) ) # ( !\cpu|IP_OUT [0] & ( (\cpu|IP_OUT [2] & ((\cpu|IP_OUT [1]) # (\cpu|IP_OUT [3]))) ) )

	.dataa(!\cpu|IP_OUT [3]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [1]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr5~0 .extended_lut = "off";
defparam \dh|disp0|WideOr5~0 .lut_mask = 64'h1133113322552255;
defparam \dh|disp0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N6
cyclonev_lcell_comb \dh|disp0|WideOr4~0 (
// Equation(s):
// \dh|disp0|WideOr4~0_combout  = ( \cpu|IP_OUT [0] & ( (\cpu|IP_OUT [3] & (\cpu|IP_OUT [2] & \cpu|IP_OUT [1])) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (!\cpu|IP_OUT [2] & \cpu|IP_OUT [1])) # (\cpu|IP_OUT [3] & (\cpu|IP_OUT [2])) ) )

	.dataa(!\cpu|IP_OUT [3]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr4~0 .extended_lut = "off";
defparam \dh|disp0|WideOr4~0 .lut_mask = 64'h1919191901010101;
defparam \dh|disp0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N48
cyclonev_lcell_comb \dh|disp0|WideOr3~0 (
// Equation(s):
// \dh|disp0|WideOr3~0_combout  = ( \cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [2] & (!\cpu|IP_OUT [1] $ (!\cpu|IP_OUT [0]))) # (\cpu|IP_OUT [2] & (\cpu|IP_OUT [1] & \cpu|IP_OUT [0])) ) ) # ( !\cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [2] & (!\cpu|IP_OUT [1] & \cpu|IP_OUT 
// [0])) # (\cpu|IP_OUT [2] & (!\cpu|IP_OUT [1] $ (\cpu|IP_OUT [0]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [1]),
	.datad(!\cpu|IP_OUT [0]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr3~0 .extended_lut = "off";
defparam \dh|disp0|WideOr3~0 .lut_mask = 64'h30C330C30CC30CC3;
defparam \dh|disp0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N54
cyclonev_lcell_comb \dh|disp0|WideOr2~0 (
// Equation(s):
// \dh|disp0|WideOr2~0_combout  = ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3]) # ((!\cpu|IP_OUT [2] & !\cpu|IP_OUT [1])) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (\cpu|IP_OUT [2] & !\cpu|IP_OUT [1])) ) )

	.dataa(!\cpu|IP_OUT [3]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [1]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr2~0 .extended_lut = "off";
defparam \dh|disp0|WideOr2~0 .lut_mask = 64'h22002200EEAAEEAA;
defparam \dh|disp0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N30
cyclonev_lcell_comb \dh|disp0|WideOr1~0 (
// Equation(s):
// \dh|disp0|WideOr1~0_combout  = ( \cpu|IP_OUT [0] & ( !\cpu|IP_OUT [3] $ (((!\cpu|IP_OUT [1] & \cpu|IP_OUT [2]))) ) ) # ( !\cpu|IP_OUT [0] & ( (\cpu|IP_OUT [1] & (!\cpu|IP_OUT [3] & !\cpu|IP_OUT [2])) ) )

	.dataa(!\cpu|IP_OUT [1]),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [3]),
	.datad(!\cpu|IP_OUT [2]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr1~0 .extended_lut = "off";
defparam \dh|disp0|WideOr1~0 .lut_mask = 64'h50005000F05AF05A;
defparam \dh|disp0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N33
cyclonev_lcell_comb \dh|disp0|WideOr0~0 (
// Equation(s):
// \dh|disp0|WideOr0~0_combout  = ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [1] $ (!\cpu|IP_OUT [2])) # (\cpu|IP_OUT [3]) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [2] $ (!\cpu|IP_OUT [3])) # (\cpu|IP_OUT [1]) ) )

	.dataa(!\cpu|IP_OUT [1]),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [2]),
	.datad(!\cpu|IP_OUT [3]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr0~0 .extended_lut = "off";
defparam \dh|disp0|WideOr0~0 .lut_mask = 64'h5FF55FF55AFF5AFF;
defparam \dh|disp0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y11_N23
dffeas \cpu|IP_OUT[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[6] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N44
dffeas \cpu|IP_OUT[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[5] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N47
dffeas \cpu|IP_OUT[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP[7]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[7] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N53
dffeas \cpu|IP_OUT[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[4] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N24
cyclonev_lcell_comb \dh|disp1|WideOr6~0 (
// Equation(s):
// \dh|disp1|WideOr6~0_combout  = ( \cpu|IP_OUT [4] & ( (!\cpu|IP_OUT [6] & (!\cpu|IP_OUT [5] $ (\cpu|IP_OUT [7]))) # (\cpu|IP_OUT [6] & (!\cpu|IP_OUT [5] & \cpu|IP_OUT [7])) ) ) # ( !\cpu|IP_OUT [4] & ( (\cpu|IP_OUT [6] & (!\cpu|IP_OUT [5] & !\cpu|IP_OUT 
// [7])) ) )

	.dataa(!\cpu|IP_OUT [6]),
	.datab(!\cpu|IP_OUT [5]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr6~0 .extended_lut = "off";
defparam \dh|disp1|WideOr6~0 .lut_mask = 64'h4400440088668866;
defparam \dh|disp1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N27
cyclonev_lcell_comb \dh|disp1|WideOr5~0 (
// Equation(s):
// \dh|disp1|WideOr5~0_combout  = ( \cpu|IP_OUT [4] & ( (!\cpu|IP_OUT [5] & (\cpu|IP_OUT [6] & !\cpu|IP_OUT [7])) # (\cpu|IP_OUT [5] & ((\cpu|IP_OUT [7]))) ) ) # ( !\cpu|IP_OUT [4] & ( (\cpu|IP_OUT [6] & ((\cpu|IP_OUT [7]) # (\cpu|IP_OUT [5]))) ) )

	.dataa(!\cpu|IP_OUT [6]),
	.datab(!\cpu|IP_OUT [5]),
	.datac(!\cpu|IP_OUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr5~0 .extended_lut = "off";
defparam \dh|disp1|WideOr5~0 .lut_mask = 64'h1515151543434343;
defparam \dh|disp1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N18
cyclonev_lcell_comb \dh|disp1|WideOr4~0 (
// Equation(s):
// \dh|disp1|WideOr4~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [7] & (!\cpu|IP_OUT [4] & !\cpu|IP_OUT [6])) # (\cpu|IP_OUT [7] & ((\cpu|IP_OUT [6]))) ) ) # ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [4] & (\cpu|IP_OUT [7] & \cpu|IP_OUT [6])) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(!\cpu|IP_OUT [7]),
	.datac(!\cpu|IP_OUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr4~0 .extended_lut = "off";
defparam \dh|disp1|WideOr4~0 .lut_mask = 64'h0202020283838383;
defparam \dh|disp1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N51
cyclonev_lcell_comb \dh|disp1|WideOr3~0 (
// Equation(s):
// \dh|disp1|WideOr3~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [6] & (\cpu|IP_OUT [7] & !\cpu|IP_OUT [4])) # (\cpu|IP_OUT [6] & ((\cpu|IP_OUT [4]))) ) ) # ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [6] & ((\cpu|IP_OUT [4]))) # (\cpu|IP_OUT [6] & 
// (!\cpu|IP_OUT [7] & !\cpu|IP_OUT [4])) ) )

	.dataa(!\cpu|IP_OUT [6]),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [7]),
	.datad(!\cpu|IP_OUT [4]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr3~0 .extended_lut = "off";
defparam \dh|disp1|WideOr3~0 .lut_mask = 64'h50AA50AA0A550A55;
defparam \dh|disp1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N42
cyclonev_lcell_comb \dh|disp1|WideOr2~0 (
// Equation(s):
// \dh|disp1|WideOr2~0_combout  = ( \cpu|IP_OUT [4] & ( (!\cpu|IP_OUT [7]) # ((!\cpu|IP_OUT [6] & !\cpu|IP_OUT [5])) ) ) # ( !\cpu|IP_OUT [4] & ( (\cpu|IP_OUT [6] & (!\cpu|IP_OUT [7] & !\cpu|IP_OUT [5])) ) )

	.dataa(!\cpu|IP_OUT [6]),
	.datab(!\cpu|IP_OUT [7]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [5]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr2~0 .extended_lut = "off";
defparam \dh|disp1|WideOr2~0 .lut_mask = 64'h44004400EECCEECC;
defparam \dh|disp1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N21
cyclonev_lcell_comb \dh|disp1|WideOr1~0 (
// Equation(s):
// \dh|disp1|WideOr1~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [7] & ((!\cpu|IP_OUT [6]) # (\cpu|IP_OUT [4]))) ) ) # ( !\cpu|IP_OUT [5] & ( (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [7] $ (\cpu|IP_OUT [6]))) ) )

	.dataa(!\cpu|IP_OUT [4]),
	.datab(!\cpu|IP_OUT [7]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [6]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr1~0 .extended_lut = "off";
defparam \dh|disp1|WideOr1~0 .lut_mask = 64'h44114411CC44CC44;
defparam \dh|disp1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y11_N45
cyclonev_lcell_comb \dh|disp1|WideOr0~0 (
// Equation(s):
// \dh|disp1|WideOr0~0_combout  = ( \cpu|IP_OUT [4] & ( (!\cpu|IP_OUT [6] $ (!\cpu|IP_OUT [5])) # (\cpu|IP_OUT [7]) ) ) # ( !\cpu|IP_OUT [4] & ( (!\cpu|IP_OUT [6] $ (!\cpu|IP_OUT [7])) # (\cpu|IP_OUT [5]) ) )

	.dataa(!\cpu|IP_OUT [6]),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [5]),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr0~0 .extended_lut = "off";
defparam \dh|disp1|WideOr0~0 .lut_mask = 64'h5FAF5FAF5AFF5AFF;
defparam \dh|disp1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
