#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x94aca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x94ae30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x955f10 .functor NOT 1, L_0x980790, C4<0>, C4<0>, C4<0>;
L_0x9804f0 .functor XOR 1, L_0x980390, L_0x980450, C4<0>, C4<0>;
L_0x980680 .functor XOR 1, L_0x9804f0, L_0x9805b0, C4<0>, C4<0>;
v0x97c880_0 .net *"_ivl_10", 0 0, L_0x9805b0;  1 drivers
v0x97c980_0 .net *"_ivl_12", 0 0, L_0x980680;  1 drivers
v0x97ca60_0 .net *"_ivl_2", 0 0, L_0x97e870;  1 drivers
v0x97cb20_0 .net *"_ivl_4", 0 0, L_0x980390;  1 drivers
v0x97cc00_0 .net *"_ivl_6", 0 0, L_0x980450;  1 drivers
v0x97cd30_0 .net *"_ivl_8", 0 0, L_0x9804f0;  1 drivers
v0x97ce10_0 .net "a", 0 0, v0x979740_0;  1 drivers
v0x97ceb0_0 .net "b", 0 0, v0x9797e0_0;  1 drivers
v0x97cf50_0 .net "c", 0 0, v0x979880_0;  1 drivers
v0x97cff0_0 .var "clk", 0 0;
v0x97d090_0 .net "d", 0 0, v0x9799c0_0;  1 drivers
v0x97d130_0 .net "q_dut", 0 0, L_0x980230;  1 drivers
v0x97d1d0_0 .net "q_ref", 0 0, L_0x955f80;  1 drivers
v0x97d270_0 .var/2u "stats1", 159 0;
v0x97d310_0 .var/2u "strobe", 0 0;
v0x97d3b0_0 .net "tb_match", 0 0, L_0x980790;  1 drivers
v0x97d470_0 .net "tb_mismatch", 0 0, L_0x955f10;  1 drivers
v0x97d530_0 .net "wavedrom_enable", 0 0, v0x979ab0_0;  1 drivers
v0x97d5d0_0 .net "wavedrom_title", 511 0, v0x979b50_0;  1 drivers
L_0x97e870 .concat [ 1 0 0 0], L_0x955f80;
L_0x980390 .concat [ 1 0 0 0], L_0x955f80;
L_0x980450 .concat [ 1 0 0 0], L_0x980230;
L_0x9805b0 .concat [ 1 0 0 0], L_0x955f80;
L_0x980790 .cmp/eeq 1, L_0x97e870, L_0x980680;
S_0x94afc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x94ae30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x936ea0 .functor OR 1, v0x979740_0, v0x9797e0_0, C4<0>, C4<0>;
L_0x94b720 .functor OR 1, v0x979880_0, v0x9799c0_0, C4<0>, C4<0>;
L_0x955f80 .functor AND 1, L_0x936ea0, L_0x94b720, C4<1>, C4<1>;
v0x956180_0 .net *"_ivl_0", 0 0, L_0x936ea0;  1 drivers
v0x956220_0 .net *"_ivl_2", 0 0, L_0x94b720;  1 drivers
v0x936ff0_0 .net "a", 0 0, v0x979740_0;  alias, 1 drivers
v0x937090_0 .net "b", 0 0, v0x9797e0_0;  alias, 1 drivers
v0x978bc0_0 .net "c", 0 0, v0x979880_0;  alias, 1 drivers
v0x978cd0_0 .net "d", 0 0, v0x9799c0_0;  alias, 1 drivers
v0x978d90_0 .net "q", 0 0, L_0x955f80;  alias, 1 drivers
S_0x978ef0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x94ae30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x979740_0 .var "a", 0 0;
v0x9797e0_0 .var "b", 0 0;
v0x979880_0 .var "c", 0 0;
v0x979920_0 .net "clk", 0 0, v0x97cff0_0;  1 drivers
v0x9799c0_0 .var "d", 0 0;
v0x979ab0_0 .var "wavedrom_enable", 0 0;
v0x979b50_0 .var "wavedrom_title", 511 0;
E_0x945c40/0 .event negedge, v0x979920_0;
E_0x945c40/1 .event posedge, v0x979920_0;
E_0x945c40 .event/or E_0x945c40/0, E_0x945c40/1;
E_0x945e90 .event posedge, v0x979920_0;
E_0x92f9f0 .event negedge, v0x979920_0;
S_0x979240 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x978ef0;
 .timescale -12 -12;
v0x979440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x979540 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x978ef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x979cb0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x94ae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x97d900 .functor NOT 1, v0x979740_0, C4<0>, C4<0>, C4<0>;
L_0x97d990 .functor NOT 1, v0x9797e0_0, C4<0>, C4<0>, C4<0>;
L_0x97da20 .functor AND 1, L_0x97d900, L_0x97d990, C4<1>, C4<1>;
L_0x97da90 .functor AND 1, L_0x97da20, v0x979880_0, C4<1>, C4<1>;
L_0x97db80 .functor NOT 1, v0x9799c0_0, C4<0>, C4<0>, C4<0>;
L_0x97dbf0 .functor AND 1, L_0x97da90, L_0x97db80, C4<1>, C4<1>;
L_0x97dd40 .functor NOT 1, v0x979740_0, C4<0>, C4<0>, C4<0>;
L_0x97ddb0 .functor AND 1, L_0x97dd40, v0x9797e0_0, C4<1>, C4<1>;
L_0x97dec0 .functor NOT 1, v0x979880_0, C4<0>, C4<0>, C4<0>;
L_0x97df30 .functor AND 1, L_0x97ddb0, L_0x97dec0, C4<1>, C4<1>;
L_0x97e0a0 .functor AND 1, L_0x97df30, v0x9799c0_0, C4<1>, C4<1>;
L_0x97e110 .functor OR 1, L_0x97dbf0, L_0x97e0a0, C4<0>, C4<0>;
L_0x97e290 .functor NOT 1, v0x979740_0, C4<0>, C4<0>, C4<0>;
L_0x97e300 .functor AND 1, L_0x97e290, v0x9797e0_0, C4<1>, C4<1>;
L_0x97e220 .functor AND 1, L_0x97e300, v0x979880_0, C4<1>, C4<1>;
L_0x97e490 .functor AND 1, L_0x97e220, v0x9799c0_0, C4<1>, C4<1>;
L_0x97e5e0 .functor OR 1, L_0x97e110, L_0x97e490, C4<0>, C4<0>;
L_0x97e6f0 .functor NOT 1, v0x9797e0_0, C4<0>, C4<0>, C4<0>;
L_0x97e910 .functor AND 1, v0x979740_0, L_0x97e6f0, C4<1>, C4<1>;
L_0x97eae0 .functor NOT 1, v0x979880_0, C4<0>, C4<0>, C4<0>;
L_0x97ed10 .functor AND 1, L_0x97e910, L_0x97eae0, C4<1>, C4<1>;
L_0x97ee20 .functor AND 1, L_0x97ed10, v0x9799c0_0, C4<1>, C4<1>;
L_0x97f0b0 .functor OR 1, L_0x97e5e0, L_0x97ee20, C4<0>, C4<0>;
L_0x97f1c0 .functor NOT 1, v0x9797e0_0, C4<0>, C4<0>, C4<0>;
L_0x97f300 .functor AND 1, v0x979740_0, L_0x97f1c0, C4<1>, C4<1>;
L_0x97f3c0 .functor AND 1, L_0x97f300, v0x979880_0, C4<1>, C4<1>;
L_0x97f560 .functor AND 1, L_0x97f3c0, v0x9799c0_0, C4<1>, C4<1>;
L_0x97f620 .functor OR 1, L_0x97f0b0, L_0x97f560, C4<0>, C4<0>;
L_0x97f820 .functor AND 1, v0x979740_0, v0x9797e0_0, C4<1>, C4<1>;
L_0x97f890 .functor NOT 1, v0x979880_0, C4<0>, C4<0>, C4<0>;
L_0x97fa00 .functor AND 1, L_0x97f820, L_0x97f890, C4<1>, C4<1>;
L_0x97fb10 .functor AND 1, L_0x97fa00, v0x9799c0_0, C4<1>, C4<1>;
L_0x97fce0 .functor OR 1, L_0x97f620, L_0x97fb10, C4<0>, C4<0>;
L_0x97fdf0 .functor AND 1, v0x979740_0, v0x9797e0_0, C4<1>, C4<1>;
L_0x97ff80 .functor AND 1, L_0x97fdf0, v0x979880_0, C4<1>, C4<1>;
L_0x980040 .functor AND 1, L_0x97ff80, v0x9799c0_0, C4<1>, C4<1>;
L_0x980230 .functor OR 1, L_0x97fce0, L_0x980040, C4<0>, C4<0>;
v0x979fa0_0 .net *"_ivl_0", 0 0, L_0x97d900;  1 drivers
v0x97a080_0 .net *"_ivl_10", 0 0, L_0x97dbf0;  1 drivers
v0x97a160_0 .net *"_ivl_12", 0 0, L_0x97dd40;  1 drivers
v0x97a250_0 .net *"_ivl_14", 0 0, L_0x97ddb0;  1 drivers
v0x97a330_0 .net *"_ivl_16", 0 0, L_0x97dec0;  1 drivers
v0x97a460_0 .net *"_ivl_18", 0 0, L_0x97df30;  1 drivers
v0x97a540_0 .net *"_ivl_2", 0 0, L_0x97d990;  1 drivers
v0x97a620_0 .net *"_ivl_20", 0 0, L_0x97e0a0;  1 drivers
v0x97a700_0 .net *"_ivl_22", 0 0, L_0x97e110;  1 drivers
v0x97a7e0_0 .net *"_ivl_24", 0 0, L_0x97e290;  1 drivers
v0x97a8c0_0 .net *"_ivl_26", 0 0, L_0x97e300;  1 drivers
v0x97a9a0_0 .net *"_ivl_28", 0 0, L_0x97e220;  1 drivers
v0x97aa80_0 .net *"_ivl_30", 0 0, L_0x97e490;  1 drivers
v0x97ab60_0 .net *"_ivl_32", 0 0, L_0x97e5e0;  1 drivers
v0x97ac40_0 .net *"_ivl_34", 0 0, L_0x97e6f0;  1 drivers
v0x97ad20_0 .net *"_ivl_36", 0 0, L_0x97e910;  1 drivers
v0x97ae00_0 .net *"_ivl_38", 0 0, L_0x97eae0;  1 drivers
v0x97aee0_0 .net *"_ivl_4", 0 0, L_0x97da20;  1 drivers
v0x97afc0_0 .net *"_ivl_40", 0 0, L_0x97ed10;  1 drivers
v0x97b0a0_0 .net *"_ivl_42", 0 0, L_0x97ee20;  1 drivers
v0x97b180_0 .net *"_ivl_44", 0 0, L_0x97f0b0;  1 drivers
v0x97b260_0 .net *"_ivl_46", 0 0, L_0x97f1c0;  1 drivers
v0x97b340_0 .net *"_ivl_48", 0 0, L_0x97f300;  1 drivers
v0x97b420_0 .net *"_ivl_50", 0 0, L_0x97f3c0;  1 drivers
v0x97b500_0 .net *"_ivl_52", 0 0, L_0x97f560;  1 drivers
v0x97b5e0_0 .net *"_ivl_54", 0 0, L_0x97f620;  1 drivers
v0x97b6c0_0 .net *"_ivl_56", 0 0, L_0x97f820;  1 drivers
v0x97b7a0_0 .net *"_ivl_58", 0 0, L_0x97f890;  1 drivers
v0x97b880_0 .net *"_ivl_6", 0 0, L_0x97da90;  1 drivers
v0x97b960_0 .net *"_ivl_60", 0 0, L_0x97fa00;  1 drivers
v0x97ba40_0 .net *"_ivl_62", 0 0, L_0x97fb10;  1 drivers
v0x97bb20_0 .net *"_ivl_64", 0 0, L_0x97fce0;  1 drivers
v0x97bc00_0 .net *"_ivl_66", 0 0, L_0x97fdf0;  1 drivers
v0x97bef0_0 .net *"_ivl_68", 0 0, L_0x97ff80;  1 drivers
v0x97bfd0_0 .net *"_ivl_70", 0 0, L_0x980040;  1 drivers
v0x97c0b0_0 .net *"_ivl_8", 0 0, L_0x97db80;  1 drivers
v0x97c190_0 .net "a", 0 0, v0x979740_0;  alias, 1 drivers
v0x97c230_0 .net "b", 0 0, v0x9797e0_0;  alias, 1 drivers
v0x97c320_0 .net "c", 0 0, v0x979880_0;  alias, 1 drivers
v0x97c410_0 .net "d", 0 0, v0x9799c0_0;  alias, 1 drivers
v0x97c500_0 .net "q", 0 0, L_0x980230;  alias, 1 drivers
S_0x97c660 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x94ae30;
 .timescale -12 -12;
E_0x9459e0 .event anyedge, v0x97d310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x97d310_0;
    %nor/r;
    %assign/vec4 v0x97d310_0, 0;
    %wait E_0x9459e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x978ef0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9799c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x979880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9797e0_0, 0;
    %assign/vec4 v0x979740_0, 0;
    %wait E_0x92f9f0;
    %wait E_0x945e90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9799c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x979880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9797e0_0, 0;
    %assign/vec4 v0x979740_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x945c40;
    %load/vec4 v0x979740_0;
    %load/vec4 v0x9797e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x979880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9799c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9799c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x979880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9797e0_0, 0;
    %assign/vec4 v0x979740_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x979540;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x945c40;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x9799c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x979880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9797e0_0, 0;
    %assign/vec4 v0x979740_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x94ae30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97cff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97d310_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x94ae30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x97cff0_0;
    %inv;
    %store/vec4 v0x97cff0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x94ae30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x979920_0, v0x97d470_0, v0x97ce10_0, v0x97ceb0_0, v0x97cf50_0, v0x97d090_0, v0x97d1d0_0, v0x97d130_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x94ae30;
T_7 ;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x97d270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x94ae30;
T_8 ;
    %wait E_0x945c40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97d270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97d270_0, 4, 32;
    %load/vec4 v0x97d3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97d270_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97d270_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97d270_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x97d1d0_0;
    %load/vec4 v0x97d1d0_0;
    %load/vec4 v0x97d130_0;
    %xor;
    %load/vec4 v0x97d1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97d270_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x97d270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97d270_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/circuit3/iter0/response22/top_module.sv";
