CAPI=2:
name: "u337mg136:ece337:edge_det:1.0.0"
description: "Parameterized edge detector"

filesets:
    rtl:
        files:
            - "source/edge_det.sv"
        file_type: systemVerilogSource
        depend:
            - "u337mg136:ece337:sync"

targets:
    default:
        filesets:
            - rtl
