{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575372892933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575372892947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 14:34:52 2019 " "Processing started: Tue Dec 03 14:34:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575372892947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372892947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_SMK_RTL -c DE10_NANO_SMK_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372892947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575372893689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575372893689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ui.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ui.v" { { "Info" "ISGN_ENTITY_NAME" "1 UI " "Found entity 1: UI" {  } { { "ip/UI.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/ip/UI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575372915064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372915064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pwm_geneator.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/pwm_geneator.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_Geneator " "Found entity 1: PWM_Geneator" {  } { { "ip/PWM_Geneator.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/ip/PWM_Geneator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575372915073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372915073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_smk_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_smk_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_SMK_RTL " "Found entity 1: DE10_NANO_SMK_RTL" {  } { { "DE10_NANO_SMK_RTL.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/DE10_NANO_SMK_RTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575372915086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372915086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_rs232_rx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575372915095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372915095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_rs232_tx.v(92) " "Verilog HDL information at UART_rs232_tx.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "UART_rs232_tx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_tx.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575372915108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_rs232_tx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575372915110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372915110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_BaudRate_generator.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_BaudRate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575372915119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372915119 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "RxData UART_rs232_rx.v(1) " "Verilog HDL Module Declaration error at UART_rs232_rx.v(1): port \"RxData\" is not declared as port" {  } { { "UART_rs232_rx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_rx.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1575372915122 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "LED UART_rs232_rx.v(8) " "Verilog HDL Module Declaration error at UART_rs232_rx.v(8): top module port \"LED\" is not found in the port list" {  } { { "UART_rs232_rx.v" "" { Text "D:/FPGA/project/DE10_NANO_SMK_RTL/UART_rs232_rx.v" 8 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1575372915122 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575372915485 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 03 14:35:15 2019 " "Processing ended: Tue Dec 03 14:35:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575372915485 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575372915485 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575372915485 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575372915485 ""}
