Version 3.2 HI-TECH Software Intermediate Code
"548 ../../picuno/picuno.h
[s S1180 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1180 . bit0 bit1 bit2 bit3 bit4 bit5 bit6 bit7 ]
"546
[u S1179 `S1180 1 `uc 1 ]
[n S1179 . Bit Byte ]
"564
[s S1182 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1182 . hold press idle stateChange reserved ]
"562
[u S1181 `S1182 1 ]
[n S1181 . s ]
[v F9289 `(v ~T0 @X0 0 tf ]
[v F9300 `(v ~T0 @X0 0 tf ]
[v F9311 `(v ~T0 @X0 0 tf ]
"17607 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[s S1110 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1110 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"17617
[s S1111 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1111 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"17627
[s S1112 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1112 . . GIEL GIEH ]
"17632
[s S1113 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1113 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"17642
[s S1114 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1114 . . GIEL GIEH ]
"17606
[u S1109 `S1110 1 `S1111 1 `S1112 1 `S1113 1 `S1114 1 ]
[n S1109 . . . . . . ]
"17648
[v _INTCONbits `VS1109 ~T0 @X0 0 e@4082 ]
"743 ../../picuno/picuno.h
[v _INT0_ISR `(v ~T0 @X0 0 ef ]
"17447 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[s S1103 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1103 . INT1IF INT2IF . INT1IE INT2IE . INT1IP INT2IP ]
"17457
[s S1104 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1104 . INT1F INT2F . INT1E INT2E . INT1P INT2P ]
"17446
[u S1102 `S1103 1 `S1104 1 ]
[n S1102 . . . ]
"17468
[v _INTCON3bits `VS1102 ~T0 @X0 0 e@4080 ]
"747 ../../picuno/picuno.h
[v _INT1_ISR `(v ~T0 @X0 0 ef ]
"751
[v _INT2_ISR `(v ~T0 @X0 0 ef ]
"16923 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"16904
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"19493
[v _RCIF `Vb ~T0 @X0 0 e@31989 ]
"11605
[v _RCREG1 `Vuc ~T0 @X0 0 e@4014 ]
"20269
[v _TXIE `Vb ~T0 @X0 0 e@31980 ]
"20271
[v _TXIF `Vb ~T0 @X0 0 e@31988 ]
"11533
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
"19467
[v _RC2IF `Vb ~T0 @X0 0 e@32037 ]
"4653
[s S282 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S282 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"4663
[s S283 :3 `uc 1 :1 `uc 1 ]
[n S283 . . ADEN ]
"4667
[s S284 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S284 . RX9D2 OERR2 FERR2 ADDEN2 CREN2 SREN2 RX92 SPEN2 ]
"4677
[s S285 :6 `uc 1 :1 `uc 1 ]
[n S285 . . RC8_92 ]
"4681
[s S286 :6 `uc 1 :1 `uc 1 ]
[n S286 . . RC92 ]
"4685
[s S287 :1 `uc 1 ]
[n S287 . RCD82 ]
"4652
[u S281 `S282 1 `S283 1 `S284 1 `S285 1 `S286 1 `S287 1 ]
[n S281 . . . . . . . ]
"4689
[v _RCSTA2bits `VS281 ~T0 @X0 0 e@3953 ]
"5225
[v _RCREG2 `Vuc ~T0 @X0 0 e@3956 ]
"20225
[v _TX2IE `Vb ~T0 @X0 0 e@32028 ]
"20227
[v _TX2IF `Vb ~T0 @X0 0 e@32036 ]
"5188
[v _TXREG2 `Vuc ~T0 @X0 0 e@3955 ]
"16747
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"16691
[v _OSCCON2 `Vuc ~T0 @X0 0 e@4050 ]
"9403
[v _OSCTUNE `Vuc ~T0 @X0 0 e@3995 ]
"19405
[v _PLLRDY `Vb ~T0 @X0 0 e@32407 ]
"47
[v _ANSELA `Vuc ~T0 @X0 0 e@3896 ]
"91
[v _ANSELB `Vuc ~T0 @X0 0 e@3897 ]
"140
[v _ANSELC `Vuc ~T0 @X0 0 e@3898 ]
"190
[v _ANSELD `Vuc ~T0 @X0 0 e@3899 ]
"251
[v _ANSELE `Vuc ~T0 @X0 0 e@3900 ]
"682
[v _VREFCON0 `Vuc ~T0 @X0 0 e@3906 ]
"13982
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"13912
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"7774
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"7906
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"8038
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"8170
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"8302
[v _LATE `Vuc ~T0 @X0 0 e@3981 ]
"16829
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"20021
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"20019
[v _TMR0IE `Vb ~T0 @X0 0 e@32661 ]
"20023
[v _TMR0IP `Vb ~T0 @X0 0 e@32650 ]
"9833
[s S565 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S565 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
"9842
[s S566 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S566 . . SSPIF TXIF RCIF ]
"9832
[u S564 `S565 1 `S566 1 ]
[n S564 . . . ]
"9849
[v _PIR1bits `VS564 ~T0 @X0 0 e@3998 ]
"16282
[v _T1GCON `Vuc ~T0 @X0 0 e@4044 ]
"16376
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"19391
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"16538
[s S1034 :1 `uc 1 ]
[n S1034 . NOT_BOR ]
"16541
[s S1035 :1 `uc 1 :1 `uc 1 ]
[n S1035 . . NOT_POR ]
"16545
[s S1036 :2 `uc 1 :1 `uc 1 ]
[n S1036 . . NOT_PD ]
"16549
[s S1037 :3 `uc 1 :1 `uc 1 ]
[n S1037 . . NOT_TO ]
"16553
[s S1038 :4 `uc 1 :1 `uc 1 ]
[n S1038 . . NOT_RI ]
"16557
[s S1039 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1039 . nBOR nPOR nPD nTO nRI . SBOREN IPEN ]
"16567
[s S1040 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1040 . BOR POR PD TO RI ]
"16537
[u S1033 `S1034 1 `S1035 1 `S1036 1 `S1037 1 `S1038 1 `S1039 1 `S1040 1 ]
[n S1033 . . . . . . . . ]
"16575
[v _RCONbits `VS1033 ~T0 @X0 0 e@4048 ]
"591 ../../picuno/picuno.h
[v _pinMode `(v ~T0 @X0 0 ef2`uc`uc ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.33\include\stdarg.h
[v ___va_start `(*v ~T0 @X0 0 ef ]
[p i ___va_start ]
"13
[v ___va_arg `(*v ~T0 @X0 0 ev`*v ]
[p i ___va_arg ]
"16513 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
"16494
[v _TMR1L `Vuc ~T0 @X0 0 e@4046 ]
"598 ../../picuno/picuno.h
[v _digitalRead `(uc ~T0 @X0 0 ef1`uc ]
"16382 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[s S1025 :2 `uc 1 :1 `uc 1 ]
[n S1025 . . NOT_T1SYNC ]
"16386
[s S1026 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S1026 . TMR1ON T1RD16 nT1SYNC T1SOSCEN T1CKPS TMR1CS ]
"16394
[s S1027 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1027 . . RD16 T1SYNC T1OSCEN T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
"16404
[s S1028 :3 `uc 1 :1 `uc 1 ]
[n S1028 . . SOSCEN ]
"16381
[u S1024 `S1025 1 `S1026 1 `S1027 1 `S1028 1 ]
[n S1024 . . . . . ]
"16409
[v _T1CONbits `VS1024 ~T0 @X0 0 e@4045 ]
[p mainexit ]
"588 ../../picuno/picuno.h
[v _setup `(v ~T0 @X0 0 ef ]
"589
[v _loop `(v ~T0 @X0 0 ef ]
"8415 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[s S519 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S519 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"8425
[s S520 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S520 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"8414
[u S518 `S519 1 `S520 1 ]
[n S518 . . . ]
"8436
[v _TRISAbits `VS518 ~T0 @X0 0 e@3986 ]
"7780
[s S469 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S469 . LATA0 LATA1 LATA2 LATA3 LATA4 LATA5 LATA6 LATA7 ]
"7790
[s S470 :1 `uc 1 ]
[n S470 . LA0 ]
"7793
[s S471 :1 `uc 1 :1 `uc 1 ]
[n S471 . . LA1 ]
"7797
[s S472 :2 `uc 1 :1 `uc 1 ]
[n S472 . . LA2 ]
"7801
[s S473 :3 `uc 1 :1 `uc 1 ]
[n S473 . . LA3 ]
"7805
[s S474 :4 `uc 1 :1 `uc 1 ]
[n S474 . . LA4 ]
"7809
[s S475 :5 `uc 1 :1 `uc 1 ]
[n S475 . . LA5 ]
"7813
[s S476 :6 `uc 1 :1 `uc 1 ]
[n S476 . . LA6 ]
"7817
[s S477 :7 `uc 1 :1 `uc 1 ]
[n S477 . . LA7 ]
"7779
[u S468 `S469 1 `S470 1 `S471 1 `S472 1 `S473 1 `S474 1 `S475 1 `S476 1 `S477 1 ]
[n S468 . . . . . . . . . . ]
"7822
[v _LATAbits `VS468 ~T0 @X0 0 e@3977 ]
"8636
[s S525 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S525 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"8646
[s S526 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S526 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"8635
[u S524 `S525 1 `S526 1 ]
[n S524 . . . ]
"8657
[v _TRISBbits `VS524 ~T0 @X0 0 e@3987 ]
"7912
[s S479 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S479 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"7922
[s S480 :1 `uc 1 ]
[n S480 . LB0 ]
"7925
[s S481 :1 `uc 1 :1 `uc 1 ]
[n S481 . . LB1 ]
"7929
[s S482 :2 `uc 1 :1 `uc 1 ]
[n S482 . . LB2 ]
"7933
[s S483 :3 `uc 1 :1 `uc 1 ]
[n S483 . . LB3 ]
"7937
[s S484 :4 `uc 1 :1 `uc 1 ]
[n S484 . . LB4 ]
"7941
[s S485 :5 `uc 1 :1 `uc 1 ]
[n S485 . . LB5 ]
"7945
[s S486 :6 `uc 1 :1 `uc 1 ]
[n S486 . . LB6 ]
"7949
[s S487 :7 `uc 1 :1 `uc 1 ]
[n S487 . . LB7 ]
"7911
[u S478 `S479 1 `S480 1 `S481 1 `S482 1 `S483 1 `S484 1 `S485 1 `S486 1 `S487 1 ]
[n S478 . . . . . . . . . . ]
"7954
[v _LATBbits `VS478 ~T0 @X0 0 e@3978 ]
"8857
[s S531 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S531 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"8867
[s S532 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S532 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"8856
[u S530 `S531 1 `S532 1 ]
[n S530 . . . ]
"8878
[v _TRISCbits `VS530 ~T0 @X0 0 e@3988 ]
"8044
[s S489 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S489 . LATC0 LATC1 LATC2 LATC3 LATC4 LATC5 LATC6 LATC7 ]
"8054
[s S490 :1 `uc 1 ]
[n S490 . LC0 ]
"8057
[s S491 :1 `uc 1 :1 `uc 1 ]
[n S491 . . LC1 ]
"8061
[s S492 :2 `uc 1 :1 `uc 1 ]
[n S492 . . LC2 ]
"8065
[s S493 :3 `uc 1 :1 `uc 1 ]
[n S493 . . LC3 ]
"8069
[s S494 :4 `uc 1 :1 `uc 1 ]
[n S494 . . LC4 ]
"8073
[s S495 :5 `uc 1 :1 `uc 1 ]
[n S495 . . LC5 ]
"8077
[s S496 :6 `uc 1 :1 `uc 1 ]
[n S496 . . LC6 ]
"8081
[s S497 :7 `uc 1 :1 `uc 1 ]
[n S497 . . LC7 ]
"8043
[u S488 `S489 1 `S490 1 `S491 1 `S492 1 `S493 1 `S494 1 `S495 1 `S496 1 `S497 1 ]
[n S488 . . . . . . . . . . ]
"8086
[v _LATCbits `VS488 ~T0 @X0 0 e@3979 ]
"9078
[s S537 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S537 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"9088
[s S538 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S538 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"9077
[u S536 `S537 1 `S538 1 ]
[n S536 . . . ]
"9099
[v _TRISDbits `VS536 ~T0 @X0 0 e@3989 ]
"8176
[s S499 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S499 . LATD0 LATD1 LATD2 LATD3 LATD4 LATD5 LATD6 LATD7 ]
"8186
[s S500 :1 `uc 1 ]
[n S500 . LD0 ]
"8189
[s S501 :1 `uc 1 :1 `uc 1 ]
[n S501 . . LD1 ]
"8193
[s S502 :2 `uc 1 :1 `uc 1 ]
[n S502 . . LD2 ]
"8197
[s S503 :3 `uc 1 :1 `uc 1 ]
[n S503 . . LD3 ]
"8201
[s S504 :4 `uc 1 :1 `uc 1 ]
[n S504 . . LD4 ]
"8205
[s S505 :5 `uc 1 :1 `uc 1 ]
[n S505 . . LD5 ]
"8209
[s S506 :6 `uc 1 :1 `uc 1 ]
[n S506 . . LD6 ]
"8213
[s S507 :7 `uc 1 :1 `uc 1 ]
[n S507 . . LD7 ]
"8175
[u S498 `S499 1 `S500 1 `S501 1 `S502 1 `S503 1 `S504 1 `S505 1 `S506 1 `S507 1 ]
[n S498 . . . . . . . . . . ]
"8218
[v _LATDbits `VS498 ~T0 @X0 0 e@3980 ]
"9299
[s S543 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S543 . TRISE0 TRISE1 TRISE2 . WPUE3 ]
"9306
[s S544 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S544 . RE0 RE1 RE2 ]
"9298
[u S542 `S543 1 `S544 1 ]
[n S542 . . . ]
"9312
[v _TRISEbits `VS542 ~T0 @X0 0 e@3990 ]
"8308
[s S509 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S509 . LATE0 LATE1 LATE2 ]
"8313
[s S510 :1 `uc 1 ]
[n S510 . LE0 ]
"8316
[s S511 :1 `uc 1 :1 `uc 1 ]
[n S511 . . LE1 ]
"8320
[s S512 :2 `uc 1 :1 `uc 1 ]
[n S512 . . LE2 ]
"8324
[s S513 :3 `uc 1 :1 `uc 1 ]
[n S513 . . LE3 ]
"8328
[s S514 :4 `uc 1 :1 `uc 1 ]
[n S514 . . LE4 ]
"8332
[s S515 :5 `uc 1 :1 `uc 1 ]
[n S515 . . LE5 ]
"8336
[s S516 :6 `uc 1 :1 `uc 1 ]
[n S516 . . LE6 ]
"8340
[s S517 :7 `uc 1 :1 `uc 1 ]
[n S517 . . LE7 ]
"8307
[u S508 `S509 1 `S510 1 `S511 1 `S512 1 `S513 1 `S514 1 `S515 1 `S516 1 `S517 1 ]
[n S508 . . . . . . . . . . ]
"8345
[v _LATEbits `VS508 ~T0 @X0 0 e@3981 ]
"6374
[s S401 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S401 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"6384
[s S402 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S402 . AN0 AN1 AN2 AN3 . AN4 ]
"6392
[s S403 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S403 . C12IN0M C12IN1M C2INP C1INP C1OUT C2OUT ]
"6400
[s S404 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S404 . C12IN0N C12IN1N VREFM VREFP T0CKI SS ]
"6408
[s S405 :5 `uc 1 :1 `uc 1 ]
[n S405 . . NOT_SS ]
"6412
[s S406 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S406 . . VREFN . SRQ nSS ]
"6419
[s S407 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S407 . . CVREF . LVDIN ]
"6425
[s S408 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S408 . . DACOUT . HLVDIN ]
"6431
[s S409 :5 `uc 1 :1 `uc 1 ]
[n S409 . . SS1 ]
"6435
[s S410 :5 `uc 1 :1 `uc 1 ]
[n S410 . . NOT_SS1 ]
"6439
[s S411 :5 `uc 1 :1 `uc 1 ]
[n S411 . . nSS1 ]
"6443
[s S412 :5 `uc 1 :1 `uc 1 ]
[n S412 . . SRNQ ]
"6447
[s S413 :7 `uc 1 :1 `uc 1 ]
[n S413 . . RJPU ]
"6451
[s S414 :1 `uc 1 ]
[n S414 . ULPWUIN ]
"6373
[u S400 `S401 1 `S402 1 `S403 1 `S404 1 `S405 1 `S406 1 `S407 1 `S408 1 `S409 1 `S410 1 `S411 1 `S412 1 `S413 1 `S414 1 ]
[n S400 . . . . . . . . . . . . . . . ]
"6455
[v _PORTAbits `VS400 ~T0 @X0 0 e@3968 ]
"6660
[s S416 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S416 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"6670
[s S417 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S417 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"6680
[s S418 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S418 . AN12 AN10 AN8 AN9 AN11 AN13 PGC PGD ]
"6690
[s S419 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S419 . FLT0 C12IN3M . C12IN2M T5G T1G ]
"6698
[s S420 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S420 . SRI C12IN3N . C12IN2N . CCP3 ]
"6706
[s S421 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S421 . . CTED1 CTED2 . T3CKI ]
"6713
[s S422 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S422 . . P2A . P3A ]
"6719
[s S423 :3 `uc 1 :1 `uc 1 ]
[n S423 . . CCP2_PA2 ]
"6659
[u S415 `S416 1 `S417 1 `S418 1 `S419 1 `S420 1 `S421 1 `S422 1 `S423 1 ]
[n S415 . . . . . . . . . ]
"6724
[v _PORTBbits `VS415 ~T0 @X0 0 e@3969 ]
"6929
[s S425 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S425 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"6939
[s S426 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S426 . T1OSO T1OSI T5CKI SCK SDI SDO TX RX ]
"6949
[s S427 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S427 . P2B P2A P1A SCL SDA . CK DT ]
"6959
[s S428 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S428 . T1CKI CCP2 CCP1 SCK1 SDI1 SDO1 TX1 RX1 ]
"6969
[s S429 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S429 . T3CKI . CTPLS SCL1 SDA1 . CK1 DT1 ]
"6979
[s S430 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S430 . T3G . AN14 AN15 AN16 AN17 AN18 AN19 ]
"6989
[s S431 :2 `uc 1 :1 `uc 1 ]
[n S431 . . PA1 ]
"6993
[s S432 :1 `uc 1 :1 `uc 1 ]
[n S432 . . PA2 ]
"6928
[u S424 `S425 1 `S426 1 `S427 1 `S428 1 `S429 1 `S430 1 `S431 1 `S432 1 ]
[n S424 . . . . . . . . . ]
"6998
[v _PORTCbits `VS424 ~T0 @X0 0 e@3970 ]
"7238
[s S434 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S434 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"7248
[s S435 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S435 . . P2B P2C P2D P1B P1C P1D ]
"7257
[s S436 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S436 . . CCP4 . TX2 RX2 ]
"7264
[s S437 :3 `uc 1 :1 `uc 1 ]
[n S437 . . NOT_SS2 ]
"7268
[s S438 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S438 . SCK2 SDI2 . nSS2 SDO2 . CK2 DT2 ]
"7278
[s S439 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S439 . SCL2 SDA2 . SS2 ]
"7284
[s S440 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S440 . AN20 AN21 AN22 AN23 AN24 AN25 AN26 AN27 ]
"7237
[u S433 `S434 1 `S435 1 `S436 1 `S437 1 `S438 1 `S439 1 `S440 1 ]
[n S433 . . . . . . . . ]
"7295
[v _PORTDbits `VS433 ~T0 @X0 0 e@3971 ]
"7480
[s S442 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S442 . RE0 RE1 RE2 RE3 ]
"7486
[s S443 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S443 . AN5 AN6 AN7 MCLR ]
"7492
[s S444 :3 `uc 1 :1 `uc 1 ]
[n S444 . . NOT_MCLR ]
"7496
[s S445 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S445 . P3A P3B CCP5 nMCLR ]
"7502
[s S446 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S446 . CCP3 . VPP ]
"7507
[s S447 :2 `uc 1 :1 `uc 1 ]
[n S447 . . CCP10 ]
"7511
[s S448 :7 `uc 1 :1 `uc 1 ]
[n S448 . . CCP2E ]
"7515
[s S449 :6 `uc 1 :1 `uc 1 ]
[n S449 . . CCP6E ]
"7519
[s S450 :5 `uc 1 :1 `uc 1 ]
[n S450 . . CCP7E ]
"7523
[s S451 :4 `uc 1 :1 `uc 1 ]
[n S451 . . CCP8E ]
"7527
[s S452 :3 `uc 1 :1 `uc 1 ]
[n S452 . . CCP9E ]
"7531
[s S453 :2 `uc 1 :1 `uc 1 ]
[n S453 . . CS ]
"7535
[s S454 :7 `uc 1 :1 `uc 1 ]
[n S454 . . PA2E ]
"7539
[s S455 :6 `uc 1 :1 `uc 1 ]
[n S455 . . PB1E ]
"7543
[s S456 :2 `uc 1 :1 `uc 1 ]
[n S456 . . PB2 ]
"7547
[s S457 :4 `uc 1 :1 `uc 1 ]
[n S457 . . PB3E ]
"7551
[s S458 :5 `uc 1 :1 `uc 1 ]
[n S458 . . PC1E ]
"7555
[s S459 :1 `uc 1 :1 `uc 1 ]
[n S459 . . PC2 ]
"7559
[s S460 :3 `uc 1 :1 `uc 1 ]
[n S460 . . PC3E ]
"7563
[s S461 :1 `uc 1 ]
[n S461 . PD2 ]
"7566
[s S462 :1 `uc 1 ]
[n S462 . RDE ]
"7569
[s S463 :4 `uc 1 :1 `uc 1 ]
[n S463 . . RE4 ]
"7573
[s S464 :5 `uc 1 :1 `uc 1 ]
[n S464 . . RE5 ]
"7577
[s S465 :6 `uc 1 :1 `uc 1 ]
[n S465 . . RE6 ]
"7581
[s S466 :7 `uc 1 :1 `uc 1 ]
[n S466 . . RE7 ]
"7585
[s S467 :1 `uc 1 :1 `uc 1 ]
[n S467 . . WRE ]
"7479
[u S441 `S442 1 `S443 1 `S444 1 `S445 1 `S446 1 `S447 1 `S448 1 `S449 1 `S450 1 `S451 1 `S452 1 `S453 1 `S454 1 `S455 1 `S456 1 `S457 1 `S458 1 `S459 1 `S460 1 `S461 1 `S462 1 `S463 1 `S464 1 `S465 1 `S466 1 `S467 1 ]
[n S441 . . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"7590
[v _PORTEbits `VS441 ~T0 @X0 0 e@3972 ]
"14049
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"42 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
"14055 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[s S831 :1 `uc 1 :1 `uc 1 ]
[n S831 . . GO_NOT_DONE ]
"14059
[s S832 :1 `uc 1 :1 `uc 1 :5 `uc 1 ]
[n S832 . ADON GO_nDONE CHS ]
"14064
[s S833 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S833 . . GO CHS0 CHS1 CHS2 CHS3 CHS4 ]
"14073
[s S834 :1 `uc 1 :1 `uc 1 ]
[n S834 . . DONE ]
"14077
[s S835 :1 `uc 1 :1 `uc 1 ]
[n S835 . . NOT_DONE ]
"14081
[s S836 :1 `uc 1 :1 `uc 1 ]
[n S836 . . nDONE ]
"14085
[s S837 :1 `uc 1 :1 `uc 1 ]
[n S837 . . GO_DONE ]
"14089
[s S838 :1 `uc 1 :1 `uc 1 ]
[n S838 . . GODONE ]
"14054
[u S830 `S831 1 `S832 1 `S833 1 `S834 1 `S835 1 `S836 1 `S837 1 `S838 1 ]
[n S830 . . . . . . . . . ]
"14094
[v _ADCON0bits `VS830 ~T0 @X0 0 e@4034 ]
"14198
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"14179
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
"37 C:\Program Files (x86)\Microchip\xc8\v1.33\include\plib\EEP.h
[v _Read_b_eep `(uc ~T0 @X0 0 ef1`ui ]
"36
[v _Busy_eep `(v ~T0 @X0 0 ef ]
"38
[v _Write_b_eep `(v ~T0 @X0 0 ef2`ui`uc ]
"719 ../../picuno/picuno.h
[v _i2c_out `(v ~T0 @X0 0 ef2`uc`uc ]
"717
[v _i2c_init `(v ~T0 @X0 0 ef1`ul ]
"660
[v _lcd_begin `(v ~T0 @X0 0 ef2`uc`uc ]
"11764 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[v _SPBRGH `Vuc ~T0 @X0 0 e@4016 ]
"11682
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4015 ]
"5299
[v _SPBRGH2 `Vuc ~T0 @X0 0 e@3958 ]
"5262
[v _SPBRG2 `Vuc ~T0 @X0 0 e@3957 ]
"12736
[s S724 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S724 . ABDEN WUE . BRG16 CKTXP DTRXP RCIDL ABDOVF ]
"12746
[s S725 :4 `uc 1 :1 `uc 1 ]
[n S725 . . SCKP ]
"12750
[s S726 :1 `uc 1 ]
[n S726 . ABDEN1 ]
"12753
[s S727 :7 `uc 1 :1 `uc 1 ]
[n S727 . . ABDOVF1 ]
"12757
[s S728 :3 `uc 1 :1 `uc 1 ]
[n S728 . . BRG161 ]
"12761
[s S729 :5 `uc 1 :1 `uc 1 ]
[n S729 . . DTRXP1 ]
"12765
[s S730 :6 `uc 1 :1 `uc 1 ]
[n S730 . . RCIDL1 ]
"12769
[s S731 :6 `uc 1 :1 `uc 1 ]
[n S731 . . RCMT ]
"12773
[s S732 :6 `uc 1 :1 `uc 1 ]
[n S732 . . RCMT1 ]
"12777
[s S733 :5 `uc 1 :1 `uc 1 ]
[n S733 . . RXDTP ]
"12781
[s S734 :5 `uc 1 :1 `uc 1 ]
[n S734 . . RXDTP1 ]
"12785
[s S735 :4 `uc 1 :1 `uc 1 ]
[n S735 . . SCKP1 ]
"12789
[s S736 :4 `uc 1 :1 `uc 1 ]
[n S736 . . TXCKP ]
"12793
[s S737 :4 `uc 1 :1 `uc 1 ]
[n S737 . . TXCKP1 ]
"12797
[s S738 :1 `uc 1 :1 `uc 1 ]
[n S738 . . WUE1 ]
"12801
[s S739 :5 `uc 1 :1 `uc 1 ]
[n S739 . . RXCKP ]
"12805
[s S740 :1 `uc 1 :1 `uc 1 ]
[n S740 . . W4E ]
"12735
[u S723 `S724 1 `S725 1 `S726 1 `S727 1 `S728 1 `S729 1 `S730 1 `S731 1 `S732 1 `S733 1 `S734 1 `S735 1 `S736 1 `S737 1 `S738 1 `S739 1 `S740 1 ]
[n S723 . . . . . . . . . . . . . . . . . . ]
"12810
[v _BAUDCON1bits `VS723 ~T0 @X0 0 e@4024 ]
"11153
[v _TXSTA `Vuc ~T0 @X0 0 e@4012 ]
"10692
[v _RCSTA `Vuc ~T0 @X0 0 e@4011 ]
"19491
[v _RCIE `Vb ~T0 @X0 0 e@31981 ]
"20273
[v _TXIP `Vb ~T0 @X0 0 e@31996 ]
"19495
[v _RCIP `Vb ~T0 @X0 0 e@31997 ]
"4346
[s S256 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S256 . ABDEN WUE . BRG16 CKTXP DTRXP RCIDL ABDOVF ]
"4356
[s S257 :4 `uc 1 :1 `uc 1 ]
[n S257 . . SCKP ]
"4360
[s S258 :1 `uc 1 ]
[n S258 . ABDEN2 ]
"4363
[s S259 :7 `uc 1 :1 `uc 1 ]
[n S259 . . ABDOVF2 ]
"4367
[s S260 :3 `uc 1 :1 `uc 1 ]
[n S260 . . BRG162 ]
"4371
[s S261 :5 `uc 1 :1 `uc 1 ]
[n S261 . . DTRXP2 ]
"4375
[s S262 :6 `uc 1 :1 `uc 1 ]
[n S262 . . RCIDL2 ]
"4379
[s S263 :6 `uc 1 :1 `uc 1 ]
[n S263 . . RCMT2 ]
"4383
[s S264 :5 `uc 1 :1 `uc 1 ]
[n S264 . . RXDTP2 ]
"4387
[s S265 :4 `uc 1 :1 `uc 1 ]
[n S265 . . SCKP2 ]
"4391
[s S266 :4 `uc 1 :1 `uc 1 ]
[n S266 . . TXCKP2 ]
"4395
[s S267 :1 `uc 1 :1 `uc 1 ]
[n S267 . . WUE2 ]
"4345
[u S255 `S256 1 `S257 1 `S258 1 `S259 1 `S260 1 `S261 1 `S262 1 `S263 1 `S264 1 `S265 1 `S266 1 `S267 1 ]
[n S255 . . . . . . . . . . . . . ]
"4400
[v _BAUDCON2bits `VS255 ~T0 @X0 0 e@3952 ]
"4933
[v _TXSTA2 `Vuc ~T0 @X0 0 e@3954 ]
"4642
[v _RCSTA2 `Vuc ~T0 @X0 0 e@3953 ]
"19465
[v _RC2IE `Vb ~T0 @X0 0 e@32029 ]
"10240
[s S583 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S583 . TMR1GIE TMR3GIE TMR5GIE CTMUIE TX2IE RC2IE BCL2IE SSP2IE ]
"10250
[s S584 :1 `uc 1 ]
[n S584 . RXB0IE ]
"10253
[s S585 :1 `uc 1 :1 `uc 1 ]
[n S585 . . RXB1IE ]
"10257
[s S586 :1 `uc 1 :1 `uc 1 ]
[n S586 . . RXBNIE ]
"10261
[s S587 :2 `uc 1 :1 `uc 1 ]
[n S587 . . TXB0IE ]
"10265
[s S588 :3 `uc 1 :1 `uc 1 ]
[n S588 . . TXB1IE ]
"10269
[s S589 :4 `uc 1 :1 `uc 1 ]
[n S589 . . TXB2IE ]
"10273
[s S590 :4 `uc 1 :1 `uc 1 ]
[n S590 . . TXBNIE ]
"10239
[u S582 `S583 1 `S584 1 `S585 1 `S586 1 `S587 1 `S588 1 `S589 1 `S590 1 ]
[n S582 . . . . . . . . . ]
"10278
[v _PIE3bits `VS582 ~T0 @X0 0 e@4003 ]
"20229
[v _TX2IP `Vb ~T0 @X0 0 e@32044 ]
"19469
[v _RC2IP `Vb ~T0 @X0 0 e@32045 ]
"14805
[s S895 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S895 . SSPM CKP SSPEN SSPOV WCOL ]
"14812
[s S896 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S896 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"14818
[s S897 :4 `uc 1 :1 `uc 1 ]
[n S897 . . CKP1 ]
"14822
[s S898 :5 `uc 1 :1 `uc 1 ]
[n S898 . . SSPEN1 ]
"14826
[s S899 :1 `uc 1 ]
[n S899 . SSPM01 ]
"14829
[s S900 :1 `uc 1 :1 `uc 1 ]
[n S900 . . SSPM11 ]
"14833
[s S901 :2 `uc 1 :1 `uc 1 ]
[n S901 . . SSPM21 ]
"14837
[s S902 :3 `uc 1 :1 `uc 1 ]
[n S902 . . SSPM31 ]
"14841
[s S903 :6 `uc 1 :1 `uc 1 ]
[n S903 . . SSPOV1 ]
"14845
[s S904 :7 `uc 1 :1 `uc 1 ]
[n S904 . . WCOL1 ]
"14804
[u S894 `S895 1 `S896 1 `S897 1 `S898 1 `S899 1 `S900 1 `S901 1 `S902 1 `S903 1 `S904 1 ]
[n S894 . . . . . . . . . . . ]
"14850
[v _SSPCON1bits `VS894 ~T0 @X0 0 e@4038 ]
"15300
[s S937 :2 `uc 1 :1 `uc 1 ]
[n S937 . . R_NOT_W ]
"15304
[s S938 :5 `uc 1 :1 `uc 1 ]
[n S938 . . D_NOT_A ]
"15308
[s S939 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S939 . BF UA R_nW S P D_nA CKE SMP ]
"15318
[s S940 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S940 . . R . D ]
"15324
[s S941 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S941 . . W . A ]
"15330
[s S942 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S942 . . nW . nA ]
"15336
[s S943 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S943 . . R_W . D_A ]
"15342
[s S944 :2 `uc 1 :1 `uc 1 ]
[n S944 . . NOT_WRITE ]
"15346
[s S945 :5 `uc 1 :1 `uc 1 ]
[n S945 . . NOT_ADDRESS ]
"15350
[s S946 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S946 . . nWRITE . nADDRESS ]
"15356
[s S947 :1 `uc 1 ]
[n S947 . BF1 ]
"15359
[s S948 :6 `uc 1 :1 `uc 1 ]
[n S948 . . CKE1 ]
"15363
[s S949 :5 `uc 1 :1 `uc 1 ]
[n S949 . . DA ]
"15367
[s S950 :5 `uc 1 :1 `uc 1 ]
[n S950 . . DA1 ]
"15371
[s S951 :5 `uc 1 :1 `uc 1 ]
[n S951 . . DATA_ADDRESS ]
"15375
[s S952 :5 `uc 1 :1 `uc 1 ]
[n S952 . . I2C_DAT ]
"15379
[s S953 :2 `uc 1 :1 `uc 1 ]
[n S953 . . I2C_READ ]
"15383
[s S954 :3 `uc 1 :1 `uc 1 ]
[n S954 . . I2C_START ]
"15387
[s S955 :4 `uc 1 :1 `uc 1 ]
[n S955 . . I2C_STOP ]
"15391
[s S956 :2 `uc 1 :1 `uc 1 ]
[n S956 . . READ_WRITE ]
"15395
[s S957 :2 `uc 1 :1 `uc 1 ]
[n S957 . . RW ]
"15399
[s S958 :2 `uc 1 :1 `uc 1 ]
[n S958 . . RW1 ]
"15403
[s S959 :7 `uc 1 :1 `uc 1 ]
[n S959 . . SMP1 ]
"15407
[s S960 :3 `uc 1 :1 `uc 1 ]
[n S960 . . START ]
"15411
[s S961 :3 `uc 1 :1 `uc 1 ]
[n S961 . . START1 ]
"15415
[s S962 :4 `uc 1 :1 `uc 1 ]
[n S962 . . STOP ]
"15419
[s S963 :4 `uc 1 :1 `uc 1 ]
[n S963 . . STOP1 ]
"15423
[s S964 :1 `uc 1 :1 `uc 1 ]
[n S964 . . UA1 ]
"15427
[s S965 :2 `uc 1 :1 `uc 1 ]
[n S965 . . NOT_W ]
"15431
[s S966 :5 `uc 1 :1 `uc 1 ]
[n S966 . . NOT_A ]
"15299
[u S936 `S937 1 `S938 1 `S939 1 `S940 1 `S941 1 `S942 1 `S943 1 `S944 1 `S945 1 `S946 1 `S947 1 `S948 1 `S949 1 `S950 1 `S951 1 `S952 1 `S953 1 `S954 1 `S955 1 `S956 1 `S957 1 `S958 1 `S959 1 `S960 1 `S961 1 `S962 1 `S963 1 `S964 1 `S965 1 `S966 1 ]
[n S936 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"15436
[v _SSPSTATbits `VS936 ~T0 @X0 0 e@4039 ]
"15987
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"15655
[v _SSPADD `Vuc ~T0 @X0 0 e@4040 ]
"14444
[s S864 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S864 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"14454
[s S865 :5 `uc 1 :1 `uc 1 ]
[n S865 . . ACKDT1 ]
"14458
[s S866 :4 `uc 1 :1 `uc 1 ]
[n S866 . . ACKEN1 ]
"14462
[s S867 :6 `uc 1 :1 `uc 1 ]
[n S867 . . ACKSTAT1 ]
"14466
[s S868 :1 `uc 1 :1 `uc 1 ]
[n S868 . . ADMSK1 ]
"14470
[s S869 :1 `uc 1 :1 `uc 1 ]
[n S869 . . ADMSK11 ]
"14474
[s S870 :2 `uc 1 :1 `uc 1 ]
[n S870 . . ADMSK2 ]
"14478
[s S871 :2 `uc 1 :1 `uc 1 ]
[n S871 . . ADMSK21 ]
"14482
[s S872 :3 `uc 1 :1 `uc 1 ]
[n S872 . . ADMSK3 ]
"14486
[s S873 :3 `uc 1 :1 `uc 1 ]
[n S873 . . ADMSK31 ]
"14490
[s S874 :4 `uc 1 :1 `uc 1 ]
[n S874 . . ADMSK4 ]
"14494
[s S875 :4 `uc 1 :1 `uc 1 ]
[n S875 . . ADMSK41 ]
"14498
[s S876 :5 `uc 1 :1 `uc 1 ]
[n S876 . . ADMSK5 ]
"14502
[s S877 :5 `uc 1 :1 `uc 1 ]
[n S877 . . ADMSK51 ]
"14506
[s S878 :7 `uc 1 :1 `uc 1 ]
[n S878 . . GCEN1 ]
"14510
[s S879 :2 `uc 1 :1 `uc 1 ]
[n S879 . . PEN1 ]
"14514
[s S880 :3 `uc 1 :1 `uc 1 ]
[n S880 . . RCEN1 ]
"14518
[s S881 :1 `uc 1 :1 `uc 1 ]
[n S881 . . RSEN1 ]
"14522
[s S882 :1 `uc 1 ]
[n S882 . SEN1 ]
"14443
[u S863 `S864 1 `S865 1 `S866 1 `S867 1 `S868 1 `S869 1 `S870 1 `S871 1 `S872 1 `S873 1 `S874 1 `S875 1 `S876 1 `S877 1 `S878 1 `S879 1 `S880 1 `S881 1 `S882 1 ]
[n S863 . . . . . . . . . . . . . . . . . . . . ]
"14526
[v _SSPCON2bits `VS863 ~T0 @X0 0 e@4037 ]
"14222
[v _SSPCON2 `Vuc ~T0 @X0 0 e@4037 ]
"13749
[v _PR2 `Vuc ~T0 @X0 0 e@4027 ]
"13768
[v _TMR2 `Vuc ~T0 @X0 0 e@4028 ]
"13679
[v _T2CON `Vuc ~T0 @X0 0 e@4026 ]
"13787
[v _CCP1CON `Vuc ~T0 @X0 0 e@4029 ]
"12083
[v _ECCP1AS `Vuc ~T0 @X0 0 e@4022 ]
"12464
[v _PWM1CON `Vuc ~T0 @X0 0 e@4023 ]
"13506
[v _PSTR1CON `Vuc ~T0 @X0 0 e@4025 ]
"13893
[v _CCPR1H `Vuc ~T0 @X0 0 e@4031 ]
"13874
[v _CCPR1L `Vuc ~T0 @X0 0 e@4030 ]
"1376
[s S63 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S63 . C1TSEL . C2TSEL . C3TSEL ]
"1383
[s S64 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S64 . C1TSEL0 C1TSEL1 . C2TSEL0 C2TSEL1 . C3TSEL0 C3TSEL1 ]
"1375
[u S62 `S63 1 `S64 1 ]
[n S62 . . . ]
"1394
[v _CCPTMRS0bits `VS62 ~T0 @X0 0 e@3913 ]
"3270
[v _CCP2CON `Vuc ~T0 @X0 0 e@3942 ]
"2960
[v _ECCP2AS `Vuc ~T0 @X0 0 e@3940 ]
"3201
[v _PWM2CON `Vuc ~T0 @X0 0 e@3941 ]
"2785
[v _PSTR2CON `Vuc ~T0 @X0 0 e@3939 ]
"3357
[v _CCPR2L `Vuc ~T0 @X0 0 e@3943 ]
"3376
[v _CCPR2H `Vuc ~T0 @X0 0 e@3944 ]
"2518
[v _CCP3CON `Vuc ~T0 @X0 0 e@3933 ]
"2208
[v _ECCP3AS `Vuc ~T0 @X0 0 e@3931 ]
"2449
[v _PWM3CON `Vuc ~T0 @X0 0 e@3932 ]
"2121
[v _PSTR3CON `Vuc ~T0 @X0 0 e@3930 ]
"2624
[v _CCPR3H `Vuc ~T0 @X0 0 e@3935 ]
"2605
[v _CCPR3L `Vuc ~T0 @X0 0 e@3934 ]
"2014
[v _CCP4CON `Vuc ~T0 @X0 0 e@3927 ]
"2083
[v _CCPR4L `Vuc ~T0 @X0 0 e@3928 ]
"2102
[v _CCPR4H `Vuc ~T0 @X0 0 e@3929 ]
"1325
[s S60 :2 `uc 1 :2 `uc 1 ]
[n S60 . C4TSEL C5TSEL ]
"1329
[s S61 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S61 . C4TSEL0 C4TSEL1 C5TSEL0 C5TSEL1 ]
"1324
[u S59 `S60 1 `S61 1 ]
[n S59 . . . ]
"1336
[v _CCPTMRS1bits `VS59 ~T0 @X0 0 e@3912 ]
"13685
[s S810 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S810 . T2CKPS TMR2ON T2OUTPS ]
"13690
[s S811 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S811 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
"13684
[u S809 `S810 1 `S811 1 ]
[n S809 . . . ]
"13700
[v _T2CONbits `VS809 ~T0 @X0 0 e@4026 ]
"744 ../../picuno/picuno.h
[v _INT0_CallBack `(v ~T0 @X0 0 ef ]
[v F9286 `(v ~T0 @X0 0 tf ]
"748
[v _INT1_CallBack `(v ~T0 @X0 0 ef ]
[v F9297 `(v ~T0 @X0 0 tf ]
"752
[v _INT2_CallBack `(v ~T0 @X0 0 ef ]
[v F9308 `(v ~T0 @X0 0 tf ]
[v F9275 `(v ~T0 @X0 0 tf ]
"17538 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[s S1106 :7 `uc 1 :1 `uc 1 ]
[n S1106 . . NOT_RBPU ]
"17542
[s S1107 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1107 . RBIP . TMR0IP . INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"17552
[s S1108 :7 `uc 1 :1 `uc 1 ]
[n S1108 . . RBPU ]
"17537
[u S1105 `S1106 1 `S1107 1 `S1108 1 ]
[n S1105 . . . . ]
"17557
[v _INTCON2bits `VS1105 ~T0 @X0 0 e@4081 ]
[; ;htc.h: 21: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 24: extern void __builtin_software_breakpoint(void);
[; ;pic18f45k22.h: 47: extern volatile unsigned char ANSELA @ 0xF38;
"49 C:\Program Files (x86)\Microchip\xc8\v1.33\include\pic18f45k22.h
[; ;pic18f45k22.h: 49: asm("ANSELA equ 0F38h");
[; <" ANSELA equ 0F38h ;# ">
[; ;pic18f45k22.h: 52: typedef union {
[; ;pic18f45k22.h: 53: struct {
[; ;pic18f45k22.h: 54: unsigned ANSA0 :1;
[; ;pic18f45k22.h: 55: unsigned ANSA1 :1;
[; ;pic18f45k22.h: 56: unsigned ANSA2 :1;
[; ;pic18f45k22.h: 57: unsigned ANSA3 :1;
[; ;pic18f45k22.h: 58: unsigned :1;
[; ;pic18f45k22.h: 59: unsigned ANSA5 :1;
[; ;pic18f45k22.h: 60: };
[; ;pic18f45k22.h: 61: } ANSELAbits_t;
[; ;pic18f45k22.h: 62: extern volatile ANSELAbits_t ANSELAbits @ 0xF38;
[; ;pic18f45k22.h: 91: extern volatile unsigned char ANSELB @ 0xF39;
"93
[; ;pic18f45k22.h: 93: asm("ANSELB equ 0F39h");
[; <" ANSELB equ 0F39h ;# ">
[; ;pic18f45k22.h: 96: typedef union {
[; ;pic18f45k22.h: 97: struct {
[; ;pic18f45k22.h: 98: unsigned ANSB0 :1;
[; ;pic18f45k22.h: 99: unsigned ANSB1 :1;
[; ;pic18f45k22.h: 100: unsigned ANSB2 :1;
[; ;pic18f45k22.h: 101: unsigned ANSB3 :1;
[; ;pic18f45k22.h: 102: unsigned ANSB4 :1;
[; ;pic18f45k22.h: 103: unsigned ANSB5 :1;
[; ;pic18f45k22.h: 104: };
[; ;pic18f45k22.h: 105: } ANSELBbits_t;
[; ;pic18f45k22.h: 106: extern volatile ANSELBbits_t ANSELBbits @ 0xF39;
[; ;pic18f45k22.h: 140: extern volatile unsigned char ANSELC @ 0xF3A;
"142
[; ;pic18f45k22.h: 142: asm("ANSELC equ 0F3Ah");
[; <" ANSELC equ 0F3Ah ;# ">
[; ;pic18f45k22.h: 145: typedef union {
[; ;pic18f45k22.h: 146: struct {
[; ;pic18f45k22.h: 147: unsigned :2;
[; ;pic18f45k22.h: 148: unsigned ANSC2 :1;
[; ;pic18f45k22.h: 149: unsigned ANSC3 :1;
[; ;pic18f45k22.h: 150: unsigned ANSC4 :1;
[; ;pic18f45k22.h: 151: unsigned ANSC5 :1;
[; ;pic18f45k22.h: 152: unsigned ANSC6 :1;
[; ;pic18f45k22.h: 153: unsigned ANSC7 :1;
[; ;pic18f45k22.h: 154: };
[; ;pic18f45k22.h: 155: } ANSELCbits_t;
[; ;pic18f45k22.h: 156: extern volatile ANSELCbits_t ANSELCbits @ 0xF3A;
[; ;pic18f45k22.h: 190: extern volatile unsigned char ANSELD @ 0xF3B;
"192
[; ;pic18f45k22.h: 192: asm("ANSELD equ 0F3Bh");
[; <" ANSELD equ 0F3Bh ;# ">
[; ;pic18f45k22.h: 195: typedef union {
[; ;pic18f45k22.h: 196: struct {
[; ;pic18f45k22.h: 197: unsigned ANSD0 :1;
[; ;pic18f45k22.h: 198: unsigned ANSD1 :1;
[; ;pic18f45k22.h: 199: unsigned ANSD2 :1;
[; ;pic18f45k22.h: 200: unsigned ANSD3 :1;
[; ;pic18f45k22.h: 201: unsigned ANSD4 :1;
[; ;pic18f45k22.h: 202: unsigned ANSD5 :1;
[; ;pic18f45k22.h: 203: unsigned ANSD6 :1;
[; ;pic18f45k22.h: 204: unsigned ANSD7 :1;
[; ;pic18f45k22.h: 205: };
[; ;pic18f45k22.h: 206: } ANSELDbits_t;
[; ;pic18f45k22.h: 207: extern volatile ANSELDbits_t ANSELDbits @ 0xF3B;
[; ;pic18f45k22.h: 251: extern volatile unsigned char ANSELE @ 0xF3C;
"253
[; ;pic18f45k22.h: 253: asm("ANSELE equ 0F3Ch");
[; <" ANSELE equ 0F3Ch ;# ">
[; ;pic18f45k22.h: 256: typedef union {
[; ;pic18f45k22.h: 257: struct {
[; ;pic18f45k22.h: 258: unsigned ANSE0 :1;
[; ;pic18f45k22.h: 259: unsigned ANSE1 :1;
[; ;pic18f45k22.h: 260: unsigned ANSE2 :1;
[; ;pic18f45k22.h: 261: };
[; ;pic18f45k22.h: 262: } ANSELEbits_t;
[; ;pic18f45k22.h: 263: extern volatile ANSELEbits_t ANSELEbits @ 0xF3C;
[; ;pic18f45k22.h: 282: extern volatile unsigned char PMD2 @ 0xF3D;
"284
[; ;pic18f45k22.h: 284: asm("PMD2 equ 0F3Dh");
[; <" PMD2 equ 0F3Dh ;# ">
[; ;pic18f45k22.h: 287: typedef union {
[; ;pic18f45k22.h: 288: struct {
[; ;pic18f45k22.h: 289: unsigned ADCMD :1;
[; ;pic18f45k22.h: 290: unsigned CMP1MD :1;
[; ;pic18f45k22.h: 291: unsigned CMP2MD :1;
[; ;pic18f45k22.h: 292: unsigned CTMUMD :1;
[; ;pic18f45k22.h: 293: };
[; ;pic18f45k22.h: 294: } PMD2bits_t;
[; ;pic18f45k22.h: 295: extern volatile PMD2bits_t PMD2bits @ 0xF3D;
[; ;pic18f45k22.h: 319: extern volatile unsigned char PMD1 @ 0xF3E;
"321
[; ;pic18f45k22.h: 321: asm("PMD1 equ 0F3Eh");
[; <" PMD1 equ 0F3Eh ;# ">
[; ;pic18f45k22.h: 324: typedef union {
[; ;pic18f45k22.h: 325: struct {
[; ;pic18f45k22.h: 326: unsigned CCP1MD :1;
[; ;pic18f45k22.h: 327: unsigned CCP2MD :1;
[; ;pic18f45k22.h: 328: unsigned CCP3MD :1;
[; ;pic18f45k22.h: 329: unsigned CCP4MD :1;
[; ;pic18f45k22.h: 330: unsigned CCP5MD :1;
[; ;pic18f45k22.h: 331: unsigned :1;
[; ;pic18f45k22.h: 332: unsigned MSSP1MD :1;
[; ;pic18f45k22.h: 333: unsigned MSSP2MD :1;
[; ;pic18f45k22.h: 334: };
[; ;pic18f45k22.h: 335: struct {
[; ;pic18f45k22.h: 336: unsigned EMBMD :1;
[; ;pic18f45k22.h: 337: };
[; ;pic18f45k22.h: 338: } PMD1bits_t;
[; ;pic18f45k22.h: 339: extern volatile PMD1bits_t PMD1bits @ 0xF3E;
[; ;pic18f45k22.h: 383: extern volatile unsigned char PMD0 @ 0xF3F;
"385
[; ;pic18f45k22.h: 385: asm("PMD0 equ 0F3Fh");
[; <" PMD0 equ 0F3Fh ;# ">
[; ;pic18f45k22.h: 388: typedef union {
[; ;pic18f45k22.h: 389: struct {
[; ;pic18f45k22.h: 390: unsigned TMR1MD :1;
[; ;pic18f45k22.h: 391: unsigned TMR2MD :1;
[; ;pic18f45k22.h: 392: unsigned TMR3MD :1;
[; ;pic18f45k22.h: 393: unsigned TMR4MD :1;
[; ;pic18f45k22.h: 394: unsigned TMR5MD :1;
[; ;pic18f45k22.h: 395: unsigned TMR6MD :1;
[; ;pic18f45k22.h: 396: unsigned UART1MD :1;
[; ;pic18f45k22.h: 397: unsigned UART2MD :1;
[; ;pic18f45k22.h: 398: };
[; ;pic18f45k22.h: 399: struct {
[; ;pic18f45k22.h: 400: unsigned :1;
[; ;pic18f45k22.h: 401: unsigned SPI1MD :1;
[; ;pic18f45k22.h: 402: };
[; ;pic18f45k22.h: 403: struct {
[; ;pic18f45k22.h: 404: unsigned :2;
[; ;pic18f45k22.h: 405: unsigned SPI2MD :1;
[; ;pic18f45k22.h: 406: };
[; ;pic18f45k22.h: 407: } PMD0bits_t;
[; ;pic18f45k22.h: 408: extern volatile PMD0bits_t PMD0bits @ 0xF3F;
[; ;pic18f45k22.h: 462: extern volatile unsigned char VREFCON2 @ 0xF40;
"464
[; ;pic18f45k22.h: 464: asm("VREFCON2 equ 0F40h");
[; <" VREFCON2 equ 0F40h ;# ">
[; ;pic18f45k22.h: 467: extern volatile unsigned char DACCON1 @ 0xF40;
"469
[; ;pic18f45k22.h: 469: asm("DACCON1 equ 0F40h");
[; <" DACCON1 equ 0F40h ;# ">
[; ;pic18f45k22.h: 472: typedef union {
[; ;pic18f45k22.h: 473: struct {
[; ;pic18f45k22.h: 474: unsigned DACR :5;
[; ;pic18f45k22.h: 475: };
[; ;pic18f45k22.h: 476: struct {
[; ;pic18f45k22.h: 477: unsigned DACR0 :1;
[; ;pic18f45k22.h: 478: unsigned DACR1 :1;
[; ;pic18f45k22.h: 479: unsigned DACR2 :1;
[; ;pic18f45k22.h: 480: unsigned DACR3 :1;
[; ;pic18f45k22.h: 481: unsigned DACR4 :1;
[; ;pic18f45k22.h: 482: };
[; ;pic18f45k22.h: 483: } VREFCON2bits_t;
[; ;pic18f45k22.h: 484: extern volatile VREFCON2bits_t VREFCON2bits @ 0xF40;
[; ;pic18f45k22.h: 517: typedef union {
[; ;pic18f45k22.h: 518: struct {
[; ;pic18f45k22.h: 519: unsigned DACR :5;
[; ;pic18f45k22.h: 520: };
[; ;pic18f45k22.h: 521: struct {
[; ;pic18f45k22.h: 522: unsigned DACR0 :1;
[; ;pic18f45k22.h: 523: unsigned DACR1 :1;
[; ;pic18f45k22.h: 524: unsigned DACR2 :1;
[; ;pic18f45k22.h: 525: unsigned DACR3 :1;
[; ;pic18f45k22.h: 526: unsigned DACR4 :1;
[; ;pic18f45k22.h: 527: };
[; ;pic18f45k22.h: 528: } DACCON1bits_t;
[; ;pic18f45k22.h: 529: extern volatile DACCON1bits_t DACCON1bits @ 0xF40;
[; ;pic18f45k22.h: 563: extern volatile unsigned char VREFCON1 @ 0xF41;
"565
[; ;pic18f45k22.h: 565: asm("VREFCON1 equ 0F41h");
[; <" VREFCON1 equ 0F41h ;# ">
[; ;pic18f45k22.h: 568: extern volatile unsigned char DACCON0 @ 0xF41;
"570
[; ;pic18f45k22.h: 570: asm("DACCON0 equ 0F41h");
[; <" DACCON0 equ 0F41h ;# ">
[; ;pic18f45k22.h: 573: typedef union {
[; ;pic18f45k22.h: 574: struct {
[; ;pic18f45k22.h: 575: unsigned DACNSS :1;
[; ;pic18f45k22.h: 576: unsigned :1;
[; ;pic18f45k22.h: 577: unsigned DACPSS :2;
[; ;pic18f45k22.h: 578: unsigned :1;
[; ;pic18f45k22.h: 579: unsigned DACOE :1;
[; ;pic18f45k22.h: 580: unsigned DACLPS :1;
[; ;pic18f45k22.h: 581: unsigned DACEN :1;
[; ;pic18f45k22.h: 582: };
[; ;pic18f45k22.h: 583: struct {
[; ;pic18f45k22.h: 584: unsigned :2;
[; ;pic18f45k22.h: 585: unsigned DACPSS0 :1;
[; ;pic18f45k22.h: 586: unsigned DACPSS1 :1;
[; ;pic18f45k22.h: 587: };
[; ;pic18f45k22.h: 588: } VREFCON1bits_t;
[; ;pic18f45k22.h: 589: extern volatile VREFCON1bits_t VREFCON1bits @ 0xF41;
[; ;pic18f45k22.h: 627: typedef union {
[; ;pic18f45k22.h: 628: struct {
[; ;pic18f45k22.h: 629: unsigned DACNSS :1;
[; ;pic18f45k22.h: 630: unsigned :1;
[; ;pic18f45k22.h: 631: unsigned DACPSS :2;
[; ;pic18f45k22.h: 632: unsigned :1;
[; ;pic18f45k22.h: 633: unsigned DACOE :1;
[; ;pic18f45k22.h: 634: unsigned DACLPS :1;
[; ;pic18f45k22.h: 635: unsigned DACEN :1;
[; ;pic18f45k22.h: 636: };
[; ;pic18f45k22.h: 637: struct {
[; ;pic18f45k22.h: 638: unsigned :2;
[; ;pic18f45k22.h: 639: unsigned DACPSS0 :1;
[; ;pic18f45k22.h: 640: unsigned DACPSS1 :1;
[; ;pic18f45k22.h: 641: };
[; ;pic18f45k22.h: 642: } DACCON0bits_t;
[; ;pic18f45k22.h: 643: extern volatile DACCON0bits_t DACCON0bits @ 0xF41;
[; ;pic18f45k22.h: 682: extern volatile unsigned char VREFCON0 @ 0xF42;
"684
[; ;pic18f45k22.h: 684: asm("VREFCON0 equ 0F42h");
[; <" VREFCON0 equ 0F42h ;# ">
[; ;pic18f45k22.h: 687: extern volatile unsigned char FVRCON @ 0xF42;
"689
[; ;pic18f45k22.h: 689: asm("FVRCON equ 0F42h");
[; <" FVRCON equ 0F42h ;# ">
[; ;pic18f45k22.h: 692: typedef union {
[; ;pic18f45k22.h: 693: struct {
[; ;pic18f45k22.h: 694: unsigned :4;
[; ;pic18f45k22.h: 695: unsigned FVRS :2;
[; ;pic18f45k22.h: 696: unsigned FVRST :1;
[; ;pic18f45k22.h: 697: unsigned FVREN :1;
[; ;pic18f45k22.h: 698: };
[; ;pic18f45k22.h: 699: struct {
[; ;pic18f45k22.h: 700: unsigned :4;
[; ;pic18f45k22.h: 701: unsigned FVRS0 :1;
[; ;pic18f45k22.h: 702: unsigned FVRS1 :1;
[; ;pic18f45k22.h: 703: };
[; ;pic18f45k22.h: 704: } VREFCON0bits_t;
[; ;pic18f45k22.h: 705: extern volatile VREFCON0bits_t VREFCON0bits @ 0xF42;
[; ;pic18f45k22.h: 733: typedef union {
[; ;pic18f45k22.h: 734: struct {
[; ;pic18f45k22.h: 735: unsigned :4;
[; ;pic18f45k22.h: 736: unsigned FVRS :2;
[; ;pic18f45k22.h: 737: unsigned FVRST :1;
[; ;pic18f45k22.h: 738: unsigned FVREN :1;
[; ;pic18f45k22.h: 739: };
[; ;pic18f45k22.h: 740: struct {
[; ;pic18f45k22.h: 741: unsigned :4;
[; ;pic18f45k22.h: 742: unsigned FVRS0 :1;
[; ;pic18f45k22.h: 743: unsigned FVRS1 :1;
[; ;pic18f45k22.h: 744: };
[; ;pic18f45k22.h: 745: } FVRCONbits_t;
[; ;pic18f45k22.h: 746: extern volatile FVRCONbits_t FVRCONbits @ 0xF42;
[; ;pic18f45k22.h: 775: extern volatile unsigned char CTMUICON @ 0xF43;
"777
[; ;pic18f45k22.h: 777: asm("CTMUICON equ 0F43h");
[; <" CTMUICON equ 0F43h ;# ">
[; ;pic18f45k22.h: 780: extern volatile unsigned char CTMUICONH @ 0xF43;
"782
[; ;pic18f45k22.h: 782: asm("CTMUICONH equ 0F43h");
[; <" CTMUICONH equ 0F43h ;# ">
[; ;pic18f45k22.h: 785: typedef union {
[; ;pic18f45k22.h: 786: struct {
[; ;pic18f45k22.h: 787: unsigned IRNG :2;
[; ;pic18f45k22.h: 788: unsigned ITRIM :6;
[; ;pic18f45k22.h: 789: };
[; ;pic18f45k22.h: 790: struct {
[; ;pic18f45k22.h: 791: unsigned IRNG0 :1;
[; ;pic18f45k22.h: 792: unsigned IRNG1 :1;
[; ;pic18f45k22.h: 793: unsigned ITRIM0 :1;
[; ;pic18f45k22.h: 794: unsigned ITRIM1 :1;
[; ;pic18f45k22.h: 795: unsigned ITRIM2 :1;
[; ;pic18f45k22.h: 796: unsigned ITRIM3 :1;
[; ;pic18f45k22.h: 797: unsigned ITRIM4 :1;
[; ;pic18f45k22.h: 798: unsigned ITRIM5 :1;
[; ;pic18f45k22.h: 799: };
[; ;pic18f45k22.h: 800: } CTMUICONbits_t;
[; ;pic18f45k22.h: 801: extern volatile CTMUICONbits_t CTMUICONbits @ 0xF43;
[; ;pic18f45k22.h: 854: typedef union {
[; ;pic18f45k22.h: 855: struct {
[; ;pic18f45k22.h: 856: unsigned IRNG :2;
[; ;pic18f45k22.h: 857: unsigned ITRIM :6;
[; ;pic18f45k22.h: 858: };
[; ;pic18f45k22.h: 859: struct {
[; ;pic18f45k22.h: 860: unsigned IRNG0 :1;
[; ;pic18f45k22.h: 861: unsigned IRNG1 :1;
[; ;pic18f45k22.h: 862: unsigned ITRIM0 :1;
[; ;pic18f45k22.h: 863: unsigned ITRIM1 :1;
[; ;pic18f45k22.h: 864: unsigned ITRIM2 :1;
[; ;pic18f45k22.h: 865: unsigned ITRIM3 :1;
[; ;pic18f45k22.h: 866: unsigned ITRIM4 :1;
[; ;pic18f45k22.h: 867: unsigned ITRIM5 :1;
[; ;pic18f45k22.h: 868: };
[; ;pic18f45k22.h: 869: } CTMUICONHbits_t;
[; ;pic18f45k22.h: 870: extern volatile CTMUICONHbits_t CTMUICONHbits @ 0xF43;
[; ;pic18f45k22.h: 924: extern volatile unsigned char CTMUCONL @ 0xF44;
"926
[; ;pic18f45k22.h: 926: asm("CTMUCONL equ 0F44h");
[; <" CTMUCONL equ 0F44h ;# ">
[; ;pic18f45k22.h: 929: extern volatile unsigned char CTMUCON1 @ 0xF44;
"931
[; ;pic18f45k22.h: 931: asm("CTMUCON1 equ 0F44h");
[; <" CTMUCON1 equ 0F44h ;# ">
[; ;pic18f45k22.h: 934: typedef union {
[; ;pic18f45k22.h: 935: struct {
[; ;pic18f45k22.h: 936: unsigned EDG1STAT :1;
[; ;pic18f45k22.h: 937: unsigned EDG2STAT :1;
[; ;pic18f45k22.h: 938: unsigned EDG1SEL :2;
[; ;pic18f45k22.h: 939: unsigned EDG1POL :1;
[; ;pic18f45k22.h: 940: unsigned EDG2SEL :2;
[; ;pic18f45k22.h: 941: unsigned EDG2POL :1;
[; ;pic18f45k22.h: 942: };
[; ;pic18f45k22.h: 943: struct {
[; ;pic18f45k22.h: 944: unsigned :2;
[; ;pic18f45k22.h: 945: unsigned EDG1SEL0 :1;
[; ;pic18f45k22.h: 946: unsigned EDG1SEL1 :1;
[; ;pic18f45k22.h: 947: unsigned :1;
[; ;pic18f45k22.h: 948: unsigned EDG2SEL0 :1;
[; ;pic18f45k22.h: 949: unsigned EDG2SEL1 :1;
[; ;pic18f45k22.h: 950: };
[; ;pic18f45k22.h: 951: } CTMUCONLbits_t;
[; ;pic18f45k22.h: 952: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF44;
[; ;pic18f45k22.h: 1005: typedef union {
[; ;pic18f45k22.h: 1006: struct {
[; ;pic18f45k22.h: 1007: unsigned EDG1STAT :1;
[; ;pic18f45k22.h: 1008: unsigned EDG2STAT :1;
[; ;pic18f45k22.h: 1009: unsigned EDG1SEL :2;
[; ;pic18f45k22.h: 1010: unsigned EDG1POL :1;
[; ;pic18f45k22.h: 1011: unsigned EDG2SEL :2;
[; ;pic18f45k22.h: 1012: unsigned EDG2POL :1;
[; ;pic18f45k22.h: 1013: };
[; ;pic18f45k22.h: 1014: struct {
[; ;pic18f45k22.h: 1015: unsigned :2;
[; ;pic18f45k22.h: 1016: unsigned EDG1SEL0 :1;
[; ;pic18f45k22.h: 1017: unsigned EDG1SEL1 :1;
[; ;pic18f45k22.h: 1018: unsigned :1;
[; ;pic18f45k22.h: 1019: unsigned EDG2SEL0 :1;
[; ;pic18f45k22.h: 1020: unsigned EDG2SEL1 :1;
[; ;pic18f45k22.h: 1021: };
[; ;pic18f45k22.h: 1022: } CTMUCON1bits_t;
[; ;pic18f45k22.h: 1023: extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF44;
[; ;pic18f45k22.h: 1077: extern volatile unsigned char CTMUCONH @ 0xF45;
"1079
[; ;pic18f45k22.h: 1079: asm("CTMUCONH equ 0F45h");
[; <" CTMUCONH equ 0F45h ;# ">
[; ;pic18f45k22.h: 1082: extern volatile unsigned char CTMUCON0 @ 0xF45;
"1084
[; ;pic18f45k22.h: 1084: asm("CTMUCON0 equ 0F45h");
[; <" CTMUCON0 equ 0F45h ;# ">
[; ;pic18f45k22.h: 1087: typedef union {
[; ;pic18f45k22.h: 1088: struct {
[; ;pic18f45k22.h: 1089: unsigned CTTRIG :1;
[; ;pic18f45k22.h: 1090: unsigned IDISSEN :1;
[; ;pic18f45k22.h: 1091: unsigned EDGSEQEN :1;
[; ;pic18f45k22.h: 1092: unsigned EDGEN :1;
[; ;pic18f45k22.h: 1093: unsigned TGEN :1;
[; ;pic18f45k22.h: 1094: unsigned CTMUSIDL :1;
[; ;pic18f45k22.h: 1095: unsigned :1;
[; ;pic18f45k22.h: 1096: unsigned CTMUEN :1;
[; ;pic18f45k22.h: 1097: };
[; ;pic18f45k22.h: 1098: } CTMUCONHbits_t;
[; ;pic18f45k22.h: 1099: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF45;
[; ;pic18f45k22.h: 1137: typedef union {
[; ;pic18f45k22.h: 1138: struct {
[; ;pic18f45k22.h: 1139: unsigned CTTRIG :1;
[; ;pic18f45k22.h: 1140: unsigned IDISSEN :1;
[; ;pic18f45k22.h: 1141: unsigned EDGSEQEN :1;
[; ;pic18f45k22.h: 1142: unsigned EDGEN :1;
[; ;pic18f45k22.h: 1143: unsigned TGEN :1;
[; ;pic18f45k22.h: 1144: unsigned CTMUSIDL :1;
[; ;pic18f45k22.h: 1145: unsigned :1;
[; ;pic18f45k22.h: 1146: unsigned CTMUEN :1;
[; ;pic18f45k22.h: 1147: };
[; ;pic18f45k22.h: 1148: } CTMUCON0bits_t;
[; ;pic18f45k22.h: 1149: extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF45;
[; ;pic18f45k22.h: 1188: extern volatile unsigned char SRCON1 @ 0xF46;
"1190
[; ;pic18f45k22.h: 1190: asm("SRCON1 equ 0F46h");
[; <" SRCON1 equ 0F46h ;# ">
[; ;pic18f45k22.h: 1193: typedef union {
[; ;pic18f45k22.h: 1194: struct {
[; ;pic18f45k22.h: 1195: unsigned SRRC1E :1;
[; ;pic18f45k22.h: 1196: unsigned SRRC2E :1;
[; ;pic18f45k22.h: 1197: unsigned SRRCKE :1;
[; ;pic18f45k22.h: 1198: unsigned SRRPE :1;
[; ;pic18f45k22.h: 1199: unsigned SRSC1E :1;
[; ;pic18f45k22.h: 1200: unsigned SRSC2E :1;
[; ;pic18f45k22.h: 1201: unsigned SRSCKE :1;
[; ;pic18f45k22.h: 1202: unsigned SRSPE :1;
[; ;pic18f45k22.h: 1203: };
[; ;pic18f45k22.h: 1204: } SRCON1bits_t;
[; ;pic18f45k22.h: 1205: extern volatile SRCON1bits_t SRCON1bits @ 0xF46;
[; ;pic18f45k22.h: 1249: extern volatile unsigned char SRCON0 @ 0xF47;
"1251
[; ;pic18f45k22.h: 1251: asm("SRCON0 equ 0F47h");
[; <" SRCON0 equ 0F47h ;# ">
[; ;pic18f45k22.h: 1254: typedef union {
[; ;pic18f45k22.h: 1255: struct {
[; ;pic18f45k22.h: 1256: unsigned SRPR :1;
[; ;pic18f45k22.h: 1257: unsigned SRPS :1;
[; ;pic18f45k22.h: 1258: unsigned SRNQEN :1;
[; ;pic18f45k22.h: 1259: unsigned SRQEN :1;
[; ;pic18f45k22.h: 1260: unsigned SRCLK :3;
[; ;pic18f45k22.h: 1261: unsigned SRLEN :1;
[; ;pic18f45k22.h: 1262: };
[; ;pic18f45k22.h: 1263: struct {
[; ;pic18f45k22.h: 1264: unsigned :4;
[; ;pic18f45k22.h: 1265: unsigned SRCLK0 :1;
[; ;pic18f45k22.h: 1266: unsigned SRCLK1 :1;
[; ;pic18f45k22.h: 1267: unsigned SRCLK2 :1;
[; ;pic18f45k22.h: 1268: };
[; ;pic18f45k22.h: 1269: } SRCON0bits_t;
[; ;pic18f45k22.h: 1270: extern volatile SRCON0bits_t SRCON0bits @ 0xF47;
[; ;pic18f45k22.h: 1319: extern volatile unsigned char CCPTMRS1 @ 0xF48;
"1321
[; ;pic18f45k22.h: 1321: asm("CCPTMRS1 equ 0F48h");
[; <" CCPTMRS1 equ 0F48h ;# ">
[; ;pic18f45k22.h: 1324: typedef union {
[; ;pic18f45k22.h: 1325: struct {
[; ;pic18f45k22.h: 1326: unsigned C4TSEL :2;
[; ;pic18f45k22.h: 1327: unsigned C5TSEL :2;
[; ;pic18f45k22.h: 1328: };
[; ;pic18f45k22.h: 1329: struct {
[; ;pic18f45k22.h: 1330: unsigned C4TSEL0 :1;
[; ;pic18f45k22.h: 1331: unsigned C4TSEL1 :1;
[; ;pic18f45k22.h: 1332: unsigned C5TSEL0 :1;
[; ;pic18f45k22.h: 1333: unsigned C5TSEL1 :1;
[; ;pic18f45k22.h: 1334: };
[; ;pic18f45k22.h: 1335: } CCPTMRS1bits_t;
[; ;pic18f45k22.h: 1336: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF48;
[; ;pic18f45k22.h: 1370: extern volatile unsigned char CCPTMRS0 @ 0xF49;
"1372
[; ;pic18f45k22.h: 1372: asm("CCPTMRS0 equ 0F49h");
[; <" CCPTMRS0 equ 0F49h ;# ">
[; ;pic18f45k22.h: 1375: typedef union {
[; ;pic18f45k22.h: 1376: struct {
[; ;pic18f45k22.h: 1377: unsigned C1TSEL :2;
[; ;pic18f45k22.h: 1378: unsigned :1;
[; ;pic18f45k22.h: 1379: unsigned C2TSEL :2;
[; ;pic18f45k22.h: 1380: unsigned :1;
[; ;pic18f45k22.h: 1381: unsigned C3TSEL :2;
[; ;pic18f45k22.h: 1382: };
[; ;pic18f45k22.h: 1383: struct {
[; ;pic18f45k22.h: 1384: unsigned C1TSEL0 :1;
[; ;pic18f45k22.h: 1385: unsigned C1TSEL1 :1;
[; ;pic18f45k22.h: 1386: unsigned :1;
[; ;pic18f45k22.h: 1387: unsigned C2TSEL0 :1;
[; ;pic18f45k22.h: 1388: unsigned C2TSEL1 :1;
[; ;pic18f45k22.h: 1389: unsigned :1;
[; ;pic18f45k22.h: 1390: unsigned C3TSEL0 :1;
[; ;pic18f45k22.h: 1391: unsigned C3TSEL1 :1;
[; ;pic18f45k22.h: 1392: };
[; ;pic18f45k22.h: 1393: } CCPTMRS0bits_t;
[; ;pic18f45k22.h: 1394: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF49;
[; ;pic18f45k22.h: 1443: extern volatile unsigned char T6CON @ 0xF4A;
"1445
[; ;pic18f45k22.h: 1445: asm("T6CON equ 0F4Ah");
[; <" T6CON equ 0F4Ah ;# ">
[; ;pic18f45k22.h: 1448: typedef union {
[; ;pic18f45k22.h: 1449: struct {
[; ;pic18f45k22.h: 1450: unsigned T6CKPS :2;
[; ;pic18f45k22.h: 1451: unsigned TMR6ON :1;
[; ;pic18f45k22.h: 1452: unsigned T6OUTPS :4;
[; ;pic18f45k22.h: 1453: };
[; ;pic18f45k22.h: 1454: struct {
[; ;pic18f45k22.h: 1455: unsigned T6CKPS0 :1;
[; ;pic18f45k22.h: 1456: unsigned T6CKPS1 :1;
[; ;pic18f45k22.h: 1457: unsigned :1;
[; ;pic18f45k22.h: 1458: unsigned T6OUTPS0 :1;
[; ;pic18f45k22.h: 1459: unsigned T6OUTPS1 :1;
[; ;pic18f45k22.h: 1460: unsigned T6OUTPS2 :1;
[; ;pic18f45k22.h: 1461: unsigned T6OUTPS3 :1;
[; ;pic18f45k22.h: 1462: };
[; ;pic18f45k22.h: 1463: } T6CONbits_t;
[; ;pic18f45k22.h: 1464: extern volatile T6CONbits_t T6CONbits @ 0xF4A;
[; ;pic18f45k22.h: 1513: extern volatile unsigned char PR6 @ 0xF4B;
"1515
[; ;pic18f45k22.h: 1515: asm("PR6 equ 0F4Bh");
[; <" PR6 equ 0F4Bh ;# ">
[; ;pic18f45k22.h: 1518: typedef union {
[; ;pic18f45k22.h: 1519: struct {
[; ;pic18f45k22.h: 1520: unsigned PR6 :8;
[; ;pic18f45k22.h: 1521: };
[; ;pic18f45k22.h: 1522: } PR6bits_t;
[; ;pic18f45k22.h: 1523: extern volatile PR6bits_t PR6bits @ 0xF4B;
[; ;pic18f45k22.h: 1532: extern volatile unsigned char TMR6 @ 0xF4C;
"1534
[; ;pic18f45k22.h: 1534: asm("TMR6 equ 0F4Ch");
[; <" TMR6 equ 0F4Ch ;# ">
[; ;pic18f45k22.h: 1537: typedef union {
[; ;pic18f45k22.h: 1538: struct {
[; ;pic18f45k22.h: 1539: unsigned TMR6 :8;
[; ;pic18f45k22.h: 1540: };
[; ;pic18f45k22.h: 1541: } TMR6bits_t;
[; ;pic18f45k22.h: 1542: extern volatile TMR6bits_t TMR6bits @ 0xF4C;
[; ;pic18f45k22.h: 1551: extern volatile unsigned char T5GCON @ 0xF4D;
"1553
[; ;pic18f45k22.h: 1553: asm("T5GCON equ 0F4Dh");
[; <" T5GCON equ 0F4Dh ;# ">
[; ;pic18f45k22.h: 1556: typedef union {
[; ;pic18f45k22.h: 1557: struct {
[; ;pic18f45k22.h: 1558: unsigned :3;
[; ;pic18f45k22.h: 1559: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 1560: };
[; ;pic18f45k22.h: 1561: struct {
[; ;pic18f45k22.h: 1562: unsigned T5GSS :2;
[; ;pic18f45k22.h: 1563: unsigned T5GVAL :1;
[; ;pic18f45k22.h: 1564: unsigned T5GGO_nDONE :1;
[; ;pic18f45k22.h: 1565: unsigned T5GSPM :1;
[; ;pic18f45k22.h: 1566: unsigned T5GTM :1;
[; ;pic18f45k22.h: 1567: unsigned T5GPOL :1;
[; ;pic18f45k22.h: 1568: unsigned TMR5GE :1;
[; ;pic18f45k22.h: 1569: };
[; ;pic18f45k22.h: 1570: struct {
[; ;pic18f45k22.h: 1571: unsigned T5GSS0 :1;
[; ;pic18f45k22.h: 1572: unsigned T5GSS1 :1;
[; ;pic18f45k22.h: 1573: unsigned :1;
[; ;pic18f45k22.h: 1574: unsigned T5GGO :1;
[; ;pic18f45k22.h: 1575: };
[; ;pic18f45k22.h: 1576: struct {
[; ;pic18f45k22.h: 1577: unsigned :3;
[; ;pic18f45k22.h: 1578: unsigned T5G_DONE :1;
[; ;pic18f45k22.h: 1579: };
[; ;pic18f45k22.h: 1580: } T5GCONbits_t;
[; ;pic18f45k22.h: 1581: extern volatile T5GCONbits_t T5GCONbits @ 0xF4D;
[; ;pic18f45k22.h: 1645: extern volatile unsigned char T5CON @ 0xF4E;
"1647
[; ;pic18f45k22.h: 1647: asm("T5CON equ 0F4Eh");
[; <" T5CON equ 0F4Eh ;# ">
[; ;pic18f45k22.h: 1650: typedef union {
[; ;pic18f45k22.h: 1651: struct {
[; ;pic18f45k22.h: 1652: unsigned :2;
[; ;pic18f45k22.h: 1653: unsigned NOT_T5SYNC :1;
[; ;pic18f45k22.h: 1654: };
[; ;pic18f45k22.h: 1655: struct {
[; ;pic18f45k22.h: 1656: unsigned TMR5ON :1;
[; ;pic18f45k22.h: 1657: unsigned T5RD16 :1;
[; ;pic18f45k22.h: 1658: unsigned nT5SYNC :1;
[; ;pic18f45k22.h: 1659: unsigned T5SOSCEN :1;
[; ;pic18f45k22.h: 1660: unsigned T5CKPS :2;
[; ;pic18f45k22.h: 1661: unsigned TMR5CS :2;
[; ;pic18f45k22.h: 1662: };
[; ;pic18f45k22.h: 1663: struct {
[; ;pic18f45k22.h: 1664: unsigned :2;
[; ;pic18f45k22.h: 1665: unsigned T5SYNC :1;
[; ;pic18f45k22.h: 1666: unsigned :1;
[; ;pic18f45k22.h: 1667: unsigned T5CKPS0 :1;
[; ;pic18f45k22.h: 1668: unsigned T5CKPS1 :1;
[; ;pic18f45k22.h: 1669: unsigned TMR5CS0 :1;
[; ;pic18f45k22.h: 1670: unsigned TMR5CS1 :1;
[; ;pic18f45k22.h: 1671: };
[; ;pic18f45k22.h: 1672: struct {
[; ;pic18f45k22.h: 1673: unsigned :1;
[; ;pic18f45k22.h: 1674: unsigned RD165 :1;
[; ;pic18f45k22.h: 1675: };
[; ;pic18f45k22.h: 1676: struct {
[; ;pic18f45k22.h: 1677: unsigned :3;
[; ;pic18f45k22.h: 1678: unsigned SOSCEN5 :1;
[; ;pic18f45k22.h: 1679: };
[; ;pic18f45k22.h: 1680: } T5CONbits_t;
[; ;pic18f45k22.h: 1681: extern volatile T5CONbits_t T5CONbits @ 0xF4E;
[; ;pic18f45k22.h: 1755: extern volatile unsigned short TMR5 @ 0xF4F;
"1757
[; ;pic18f45k22.h: 1757: asm("TMR5 equ 0F4Fh");
[; <" TMR5 equ 0F4Fh ;# ">
[; ;pic18f45k22.h: 1761: extern volatile unsigned char TMR5L @ 0xF4F;
"1763
[; ;pic18f45k22.h: 1763: asm("TMR5L equ 0F4Fh");
[; <" TMR5L equ 0F4Fh ;# ">
[; ;pic18f45k22.h: 1766: typedef union {
[; ;pic18f45k22.h: 1767: struct {
[; ;pic18f45k22.h: 1768: unsigned TMR5L :8;
[; ;pic18f45k22.h: 1769: };
[; ;pic18f45k22.h: 1770: } TMR5Lbits_t;
[; ;pic18f45k22.h: 1771: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF4F;
[; ;pic18f45k22.h: 1780: extern volatile unsigned char TMR5H @ 0xF50;
"1782
[; ;pic18f45k22.h: 1782: asm("TMR5H equ 0F50h");
[; <" TMR5H equ 0F50h ;# ">
[; ;pic18f45k22.h: 1785: typedef union {
[; ;pic18f45k22.h: 1786: struct {
[; ;pic18f45k22.h: 1787: unsigned TMR5H :8;
[; ;pic18f45k22.h: 1788: };
[; ;pic18f45k22.h: 1789: } TMR5Hbits_t;
[; ;pic18f45k22.h: 1790: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF50;
[; ;pic18f45k22.h: 1799: extern volatile unsigned char T4CON @ 0xF51;
"1801
[; ;pic18f45k22.h: 1801: asm("T4CON equ 0F51h");
[; <" T4CON equ 0F51h ;# ">
[; ;pic18f45k22.h: 1804: typedef union {
[; ;pic18f45k22.h: 1805: struct {
[; ;pic18f45k22.h: 1806: unsigned T4CKPS :2;
[; ;pic18f45k22.h: 1807: unsigned TMR4ON :1;
[; ;pic18f45k22.h: 1808: unsigned T4OUTPS :4;
[; ;pic18f45k22.h: 1809: };
[; ;pic18f45k22.h: 1810: struct {
[; ;pic18f45k22.h: 1811: unsigned T4CKPS0 :1;
[; ;pic18f45k22.h: 1812: unsigned T4CKPS1 :1;
[; ;pic18f45k22.h: 1813: unsigned :1;
[; ;pic18f45k22.h: 1814: unsigned T4OUTPS0 :1;
[; ;pic18f45k22.h: 1815: unsigned T4OUTPS1 :1;
[; ;pic18f45k22.h: 1816: unsigned T4OUTPS2 :1;
[; ;pic18f45k22.h: 1817: unsigned T4OUTPS3 :1;
[; ;pic18f45k22.h: 1818: };
[; ;pic18f45k22.h: 1819: } T4CONbits_t;
[; ;pic18f45k22.h: 1820: extern volatile T4CONbits_t T4CONbits @ 0xF51;
[; ;pic18f45k22.h: 1869: extern volatile unsigned char PR4 @ 0xF52;
"1871
[; ;pic18f45k22.h: 1871: asm("PR4 equ 0F52h");
[; <" PR4 equ 0F52h ;# ">
[; ;pic18f45k22.h: 1874: typedef union {
[; ;pic18f45k22.h: 1875: struct {
[; ;pic18f45k22.h: 1876: unsigned PR4 :8;
[; ;pic18f45k22.h: 1877: };
[; ;pic18f45k22.h: 1878: } PR4bits_t;
[; ;pic18f45k22.h: 1879: extern volatile PR4bits_t PR4bits @ 0xF52;
[; ;pic18f45k22.h: 1888: extern volatile unsigned char TMR4 @ 0xF53;
"1890
[; ;pic18f45k22.h: 1890: asm("TMR4 equ 0F53h");
[; <" TMR4 equ 0F53h ;# ">
[; ;pic18f45k22.h: 1893: typedef union {
[; ;pic18f45k22.h: 1894: struct {
[; ;pic18f45k22.h: 1895: unsigned TMR4 :8;
[; ;pic18f45k22.h: 1896: };
[; ;pic18f45k22.h: 1897: } TMR4bits_t;
[; ;pic18f45k22.h: 1898: extern volatile TMR4bits_t TMR4bits @ 0xF53;
[; ;pic18f45k22.h: 1907: extern volatile unsigned char CCP5CON @ 0xF54;
"1909
[; ;pic18f45k22.h: 1909: asm("CCP5CON equ 0F54h");
[; <" CCP5CON equ 0F54h ;# ">
[; ;pic18f45k22.h: 1912: typedef union {
[; ;pic18f45k22.h: 1913: struct {
[; ;pic18f45k22.h: 1914: unsigned CCP5M :4;
[; ;pic18f45k22.h: 1915: unsigned DC5B :2;
[; ;pic18f45k22.h: 1916: };
[; ;pic18f45k22.h: 1917: struct {
[; ;pic18f45k22.h: 1918: unsigned CCP5M0 :1;
[; ;pic18f45k22.h: 1919: unsigned CCP5M1 :1;
[; ;pic18f45k22.h: 1920: unsigned CCP5M2 :1;
[; ;pic18f45k22.h: 1921: unsigned CCP5M3 :1;
[; ;pic18f45k22.h: 1922: unsigned DC5B0 :1;
[; ;pic18f45k22.h: 1923: unsigned DC5B1 :1;
[; ;pic18f45k22.h: 1924: };
[; ;pic18f45k22.h: 1925: } CCP5CONbits_t;
[; ;pic18f45k22.h: 1926: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF54;
[; ;pic18f45k22.h: 1970: extern volatile unsigned short CCPR5 @ 0xF55;
"1972
[; ;pic18f45k22.h: 1972: asm("CCPR5 equ 0F55h");
[; <" CCPR5 equ 0F55h ;# ">
[; ;pic18f45k22.h: 1976: extern volatile unsigned char CCPR5L @ 0xF55;
"1978
[; ;pic18f45k22.h: 1978: asm("CCPR5L equ 0F55h");
[; <" CCPR5L equ 0F55h ;# ">
[; ;pic18f45k22.h: 1981: typedef union {
[; ;pic18f45k22.h: 1982: struct {
[; ;pic18f45k22.h: 1983: unsigned CCPR5L :8;
[; ;pic18f45k22.h: 1984: };
[; ;pic18f45k22.h: 1985: } CCPR5Lbits_t;
[; ;pic18f45k22.h: 1986: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF55;
[; ;pic18f45k22.h: 1995: extern volatile unsigned char CCPR5H @ 0xF56;
"1997
[; ;pic18f45k22.h: 1997: asm("CCPR5H equ 0F56h");
[; <" CCPR5H equ 0F56h ;# ">
[; ;pic18f45k22.h: 2000: typedef union {
[; ;pic18f45k22.h: 2001: struct {
[; ;pic18f45k22.h: 2002: unsigned CCPR5H :8;
[; ;pic18f45k22.h: 2003: };
[; ;pic18f45k22.h: 2004: } CCPR5Hbits_t;
[; ;pic18f45k22.h: 2005: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF56;
[; ;pic18f45k22.h: 2014: extern volatile unsigned char CCP4CON @ 0xF57;
"2016
[; ;pic18f45k22.h: 2016: asm("CCP4CON equ 0F57h");
[; <" CCP4CON equ 0F57h ;# ">
[; ;pic18f45k22.h: 2019: typedef union {
[; ;pic18f45k22.h: 2020: struct {
[; ;pic18f45k22.h: 2021: unsigned CCP4M :4;
[; ;pic18f45k22.h: 2022: unsigned DC4B :2;
[; ;pic18f45k22.h: 2023: };
[; ;pic18f45k22.h: 2024: struct {
[; ;pic18f45k22.h: 2025: unsigned CCP4M0 :1;
[; ;pic18f45k22.h: 2026: unsigned CCP4M1 :1;
[; ;pic18f45k22.h: 2027: unsigned CCP4M2 :1;
[; ;pic18f45k22.h: 2028: unsigned CCP4M3 :1;
[; ;pic18f45k22.h: 2029: unsigned DC4B0 :1;
[; ;pic18f45k22.h: 2030: unsigned DC4B1 :1;
[; ;pic18f45k22.h: 2031: };
[; ;pic18f45k22.h: 2032: } CCP4CONbits_t;
[; ;pic18f45k22.h: 2033: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF57;
[; ;pic18f45k22.h: 2077: extern volatile unsigned short CCPR4 @ 0xF58;
"2079
[; ;pic18f45k22.h: 2079: asm("CCPR4 equ 0F58h");
[; <" CCPR4 equ 0F58h ;# ">
[; ;pic18f45k22.h: 2083: extern volatile unsigned char CCPR4L @ 0xF58;
"2085
[; ;pic18f45k22.h: 2085: asm("CCPR4L equ 0F58h");
[; <" CCPR4L equ 0F58h ;# ">
[; ;pic18f45k22.h: 2088: typedef union {
[; ;pic18f45k22.h: 2089: struct {
[; ;pic18f45k22.h: 2090: unsigned CCPR4L :8;
[; ;pic18f45k22.h: 2091: };
[; ;pic18f45k22.h: 2092: } CCPR4Lbits_t;
[; ;pic18f45k22.h: 2093: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF58;
[; ;pic18f45k22.h: 2102: extern volatile unsigned char CCPR4H @ 0xF59;
"2104
[; ;pic18f45k22.h: 2104: asm("CCPR4H equ 0F59h");
[; <" CCPR4H equ 0F59h ;# ">
[; ;pic18f45k22.h: 2107: typedef union {
[; ;pic18f45k22.h: 2108: struct {
[; ;pic18f45k22.h: 2109: unsigned CCPR4H :8;
[; ;pic18f45k22.h: 2110: };
[; ;pic18f45k22.h: 2111: } CCPR4Hbits_t;
[; ;pic18f45k22.h: 2112: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF59;
[; ;pic18f45k22.h: 2121: extern volatile unsigned char PSTR3CON @ 0xF5A;
"2123
[; ;pic18f45k22.h: 2123: asm("PSTR3CON equ 0F5Ah");
[; <" PSTR3CON equ 0F5Ah ;# ">
[; ;pic18f45k22.h: 2126: typedef union {
[; ;pic18f45k22.h: 2127: struct {
[; ;pic18f45k22.h: 2128: unsigned STR3A :1;
[; ;pic18f45k22.h: 2129: unsigned STR3B :1;
[; ;pic18f45k22.h: 2130: unsigned STR3C :1;
[; ;pic18f45k22.h: 2131: unsigned STR3D :1;
[; ;pic18f45k22.h: 2132: unsigned STR3SYNC :1;
[; ;pic18f45k22.h: 2133: };
[; ;pic18f45k22.h: 2134: struct {
[; ;pic18f45k22.h: 2135: unsigned STRA3 :1;
[; ;pic18f45k22.h: 2136: };
[; ;pic18f45k22.h: 2137: struct {
[; ;pic18f45k22.h: 2138: unsigned :1;
[; ;pic18f45k22.h: 2139: unsigned STRB3 :1;
[; ;pic18f45k22.h: 2140: };
[; ;pic18f45k22.h: 2141: struct {
[; ;pic18f45k22.h: 2142: unsigned :2;
[; ;pic18f45k22.h: 2143: unsigned STRC3 :1;
[; ;pic18f45k22.h: 2144: };
[; ;pic18f45k22.h: 2145: struct {
[; ;pic18f45k22.h: 2146: unsigned :3;
[; ;pic18f45k22.h: 2147: unsigned STRD3 :1;
[; ;pic18f45k22.h: 2148: };
[; ;pic18f45k22.h: 2149: struct {
[; ;pic18f45k22.h: 2150: unsigned :4;
[; ;pic18f45k22.h: 2151: unsigned STRSYNC3 :1;
[; ;pic18f45k22.h: 2152: };
[; ;pic18f45k22.h: 2153: } PSTR3CONbits_t;
[; ;pic18f45k22.h: 2154: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF5A;
[; ;pic18f45k22.h: 2208: extern volatile unsigned char ECCP3AS @ 0xF5B;
"2210
[; ;pic18f45k22.h: 2210: asm("ECCP3AS equ 0F5Bh");
[; <" ECCP3AS equ 0F5Bh ;# ">
[; ;pic18f45k22.h: 2213: extern volatile unsigned char CCP3AS @ 0xF5B;
"2215
[; ;pic18f45k22.h: 2215: asm("CCP3AS equ 0F5Bh");
[; <" CCP3AS equ 0F5Bh ;# ">
[; ;pic18f45k22.h: 2218: typedef union {
[; ;pic18f45k22.h: 2219: struct {
[; ;pic18f45k22.h: 2220: unsigned P3SSBD :2;
[; ;pic18f45k22.h: 2221: unsigned P3SSAC :2;
[; ;pic18f45k22.h: 2222: unsigned CCP3AS :3;
[; ;pic18f45k22.h: 2223: unsigned CCP3ASE :1;
[; ;pic18f45k22.h: 2224: };
[; ;pic18f45k22.h: 2225: struct {
[; ;pic18f45k22.h: 2226: unsigned P3SSBD0 :1;
[; ;pic18f45k22.h: 2227: unsigned P3SSBD1 :1;
[; ;pic18f45k22.h: 2228: unsigned P3SSAC0 :1;
[; ;pic18f45k22.h: 2229: unsigned P3SSAC1 :1;
[; ;pic18f45k22.h: 2230: unsigned CCP3AS0 :1;
[; ;pic18f45k22.h: 2231: unsigned CCP3AS1 :1;
[; ;pic18f45k22.h: 2232: unsigned CCP3AS2 :1;
[; ;pic18f45k22.h: 2233: };
[; ;pic18f45k22.h: 2234: struct {
[; ;pic18f45k22.h: 2235: unsigned PSS3BD :2;
[; ;pic18f45k22.h: 2236: unsigned PSS3AC :2;
[; ;pic18f45k22.h: 2237: };
[; ;pic18f45k22.h: 2238: struct {
[; ;pic18f45k22.h: 2239: unsigned PSS3BD0 :1;
[; ;pic18f45k22.h: 2240: unsigned PSS3BD1 :1;
[; ;pic18f45k22.h: 2241: unsigned PSS3AC0 :1;
[; ;pic18f45k22.h: 2242: unsigned PSS3AC1 :1;
[; ;pic18f45k22.h: 2243: };
[; ;pic18f45k22.h: 2244: } ECCP3ASbits_t;
[; ;pic18f45k22.h: 2245: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF5B;
[; ;pic18f45k22.h: 2333: typedef union {
[; ;pic18f45k22.h: 2334: struct {
[; ;pic18f45k22.h: 2335: unsigned P3SSBD :2;
[; ;pic18f45k22.h: 2336: unsigned P3SSAC :2;
[; ;pic18f45k22.h: 2337: unsigned CCP3AS :3;
[; ;pic18f45k22.h: 2338: unsigned CCP3ASE :1;
[; ;pic18f45k22.h: 2339: };
[; ;pic18f45k22.h: 2340: struct {
[; ;pic18f45k22.h: 2341: unsigned P3SSBD0 :1;
[; ;pic18f45k22.h: 2342: unsigned P3SSBD1 :1;
[; ;pic18f45k22.h: 2343: unsigned P3SSAC0 :1;
[; ;pic18f45k22.h: 2344: unsigned P3SSAC1 :1;
[; ;pic18f45k22.h: 2345: unsigned CCP3AS0 :1;
[; ;pic18f45k22.h: 2346: unsigned CCP3AS1 :1;
[; ;pic18f45k22.h: 2347: unsigned CCP3AS2 :1;
[; ;pic18f45k22.h: 2348: };
[; ;pic18f45k22.h: 2349: struct {
[; ;pic18f45k22.h: 2350: unsigned PSS3BD :2;
[; ;pic18f45k22.h: 2351: unsigned PSS3AC :2;
[; ;pic18f45k22.h: 2352: };
[; ;pic18f45k22.h: 2353: struct {
[; ;pic18f45k22.h: 2354: unsigned PSS3BD0 :1;
[; ;pic18f45k22.h: 2355: unsigned PSS3BD1 :1;
[; ;pic18f45k22.h: 2356: unsigned PSS3AC0 :1;
[; ;pic18f45k22.h: 2357: unsigned PSS3AC1 :1;
[; ;pic18f45k22.h: 2358: };
[; ;pic18f45k22.h: 2359: } CCP3ASbits_t;
[; ;pic18f45k22.h: 2360: extern volatile CCP3ASbits_t CCP3ASbits @ 0xF5B;
[; ;pic18f45k22.h: 2449: extern volatile unsigned char PWM3CON @ 0xF5C;
"2451
[; ;pic18f45k22.h: 2451: asm("PWM3CON equ 0F5Ch");
[; <" PWM3CON equ 0F5Ch ;# ">
[; ;pic18f45k22.h: 2454: typedef union {
[; ;pic18f45k22.h: 2455: struct {
[; ;pic18f45k22.h: 2456: unsigned P3DC :7;
[; ;pic18f45k22.h: 2457: unsigned P3RSEN :1;
[; ;pic18f45k22.h: 2458: };
[; ;pic18f45k22.h: 2459: struct {
[; ;pic18f45k22.h: 2460: unsigned P3DC0 :1;
[; ;pic18f45k22.h: 2461: unsigned P3DC1 :1;
[; ;pic18f45k22.h: 2462: unsigned P3DC2 :1;
[; ;pic18f45k22.h: 2463: unsigned P3DC3 :1;
[; ;pic18f45k22.h: 2464: unsigned P3DC4 :1;
[; ;pic18f45k22.h: 2465: unsigned P3DC5 :1;
[; ;pic18f45k22.h: 2466: unsigned P3DC6 :1;
[; ;pic18f45k22.h: 2467: };
[; ;pic18f45k22.h: 2468: } PWM3CONbits_t;
[; ;pic18f45k22.h: 2469: extern volatile PWM3CONbits_t PWM3CONbits @ 0xF5C;
[; ;pic18f45k22.h: 2518: extern volatile unsigned char CCP3CON @ 0xF5D;
"2520
[; ;pic18f45k22.h: 2520: asm("CCP3CON equ 0F5Dh");
[; <" CCP3CON equ 0F5Dh ;# ">
[; ;pic18f45k22.h: 2523: typedef union {
[; ;pic18f45k22.h: 2524: struct {
[; ;pic18f45k22.h: 2525: unsigned CCP3M :4;
[; ;pic18f45k22.h: 2526: unsigned DC3B :2;
[; ;pic18f45k22.h: 2527: unsigned P3M :2;
[; ;pic18f45k22.h: 2528: };
[; ;pic18f45k22.h: 2529: struct {
[; ;pic18f45k22.h: 2530: unsigned CCP3M0 :1;
[; ;pic18f45k22.h: 2531: unsigned CCP3M1 :1;
[; ;pic18f45k22.h: 2532: unsigned CCP3M2 :1;
[; ;pic18f45k22.h: 2533: unsigned CCP3M3 :1;
[; ;pic18f45k22.h: 2534: unsigned DC3B0 :1;
[; ;pic18f45k22.h: 2535: unsigned DC3B1 :1;
[; ;pic18f45k22.h: 2536: unsigned P3M0 :1;
[; ;pic18f45k22.h: 2537: unsigned P3M1 :1;
[; ;pic18f45k22.h: 2538: };
[; ;pic18f45k22.h: 2539: } CCP3CONbits_t;
[; ;pic18f45k22.h: 2540: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF5D;
[; ;pic18f45k22.h: 2599: extern volatile unsigned short CCPR3 @ 0xF5E;
"2601
[; ;pic18f45k22.h: 2601: asm("CCPR3 equ 0F5Eh");
[; <" CCPR3 equ 0F5Eh ;# ">
[; ;pic18f45k22.h: 2605: extern volatile unsigned char CCPR3L @ 0xF5E;
"2607
[; ;pic18f45k22.h: 2607: asm("CCPR3L equ 0F5Eh");
[; <" CCPR3L equ 0F5Eh ;# ">
[; ;pic18f45k22.h: 2610: typedef union {
[; ;pic18f45k22.h: 2611: struct {
[; ;pic18f45k22.h: 2612: unsigned CCPR3L :8;
[; ;pic18f45k22.h: 2613: };
[; ;pic18f45k22.h: 2614: } CCPR3Lbits_t;
[; ;pic18f45k22.h: 2615: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF5E;
[; ;pic18f45k22.h: 2624: extern volatile unsigned char CCPR3H @ 0xF5F;
"2626
[; ;pic18f45k22.h: 2626: asm("CCPR3H equ 0F5Fh");
[; <" CCPR3H equ 0F5Fh ;# ">
[; ;pic18f45k22.h: 2629: typedef union {
[; ;pic18f45k22.h: 2630: struct {
[; ;pic18f45k22.h: 2631: unsigned CCPR3H :8;
[; ;pic18f45k22.h: 2632: };
[; ;pic18f45k22.h: 2633: } CCPR3Hbits_t;
[; ;pic18f45k22.h: 2634: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF5F;
[; ;pic18f45k22.h: 2643: extern volatile unsigned char SLRCON @ 0xF60;
"2645
[; ;pic18f45k22.h: 2645: asm("SLRCON equ 0F60h");
[; <" SLRCON equ 0F60h ;# ">
[; ;pic18f45k22.h: 2648: typedef union {
[; ;pic18f45k22.h: 2649: struct {
[; ;pic18f45k22.h: 2650: unsigned SLRA :1;
[; ;pic18f45k22.h: 2651: unsigned SLRB :1;
[; ;pic18f45k22.h: 2652: unsigned SLRC :1;
[; ;pic18f45k22.h: 2653: unsigned SLRD :1;
[; ;pic18f45k22.h: 2654: unsigned SLRE :1;
[; ;pic18f45k22.h: 2655: };
[; ;pic18f45k22.h: 2656: } SLRCONbits_t;
[; ;pic18f45k22.h: 2657: extern volatile SLRCONbits_t SLRCONbits @ 0xF60;
[; ;pic18f45k22.h: 2686: extern volatile unsigned char WPUB @ 0xF61;
"2688
[; ;pic18f45k22.h: 2688: asm("WPUB equ 0F61h");
[; <" WPUB equ 0F61h ;# ">
[; ;pic18f45k22.h: 2691: typedef union {
[; ;pic18f45k22.h: 2692: struct {
[; ;pic18f45k22.h: 2693: unsigned WPUB0 :1;
[; ;pic18f45k22.h: 2694: unsigned WPUB1 :1;
[; ;pic18f45k22.h: 2695: unsigned WPUB2 :1;
[; ;pic18f45k22.h: 2696: unsigned WPUB3 :1;
[; ;pic18f45k22.h: 2697: unsigned WPUB4 :1;
[; ;pic18f45k22.h: 2698: unsigned WPUB5 :1;
[; ;pic18f45k22.h: 2699: unsigned WPUB6 :1;
[; ;pic18f45k22.h: 2700: unsigned WPUB7 :1;
[; ;pic18f45k22.h: 2701: };
[; ;pic18f45k22.h: 2702: } WPUBbits_t;
[; ;pic18f45k22.h: 2703: extern volatile WPUBbits_t WPUBbits @ 0xF61;
[; ;pic18f45k22.h: 2747: extern volatile unsigned char IOCB @ 0xF62;
"2749
[; ;pic18f45k22.h: 2749: asm("IOCB equ 0F62h");
[; <" IOCB equ 0F62h ;# ">
[; ;pic18f45k22.h: 2752: typedef union {
[; ;pic18f45k22.h: 2753: struct {
[; ;pic18f45k22.h: 2754: unsigned :4;
[; ;pic18f45k22.h: 2755: unsigned IOCB4 :1;
[; ;pic18f45k22.h: 2756: unsigned IOCB5 :1;
[; ;pic18f45k22.h: 2757: unsigned IOCB6 :1;
[; ;pic18f45k22.h: 2758: unsigned IOCB7 :1;
[; ;pic18f45k22.h: 2759: };
[; ;pic18f45k22.h: 2760: } IOCBbits_t;
[; ;pic18f45k22.h: 2761: extern volatile IOCBbits_t IOCBbits @ 0xF62;
[; ;pic18f45k22.h: 2785: extern volatile unsigned char PSTR2CON @ 0xF63;
"2787
[; ;pic18f45k22.h: 2787: asm("PSTR2CON equ 0F63h");
[; <" PSTR2CON equ 0F63h ;# ">
[; ;pic18f45k22.h: 2790: typedef union {
[; ;pic18f45k22.h: 2791: struct {
[; ;pic18f45k22.h: 2792: unsigned STR2A :1;
[; ;pic18f45k22.h: 2793: unsigned STR2B :1;
[; ;pic18f45k22.h: 2794: unsigned STR2C :1;
[; ;pic18f45k22.h: 2795: unsigned STR2D :1;
[; ;pic18f45k22.h: 2796: unsigned STR2SYNC :1;
[; ;pic18f45k22.h: 2797: };
[; ;pic18f45k22.h: 2798: struct {
[; ;pic18f45k22.h: 2799: unsigned P2DC02 :1;
[; ;pic18f45k22.h: 2800: };
[; ;pic18f45k22.h: 2801: struct {
[; ;pic18f45k22.h: 2802: unsigned P2DC0CON :1;
[; ;pic18f45k22.h: 2803: };
[; ;pic18f45k22.h: 2804: struct {
[; ;pic18f45k22.h: 2805: unsigned :1;
[; ;pic18f45k22.h: 2806: unsigned P2DC12 :1;
[; ;pic18f45k22.h: 2807: };
[; ;pic18f45k22.h: 2808: struct {
[; ;pic18f45k22.h: 2809: unsigned :1;
[; ;pic18f45k22.h: 2810: unsigned P2DC1CON :1;
[; ;pic18f45k22.h: 2811: };
[; ;pic18f45k22.h: 2812: struct {
[; ;pic18f45k22.h: 2813: unsigned :2;
[; ;pic18f45k22.h: 2814: unsigned P2DC22 :1;
[; ;pic18f45k22.h: 2815: };
[; ;pic18f45k22.h: 2816: struct {
[; ;pic18f45k22.h: 2817: unsigned :2;
[; ;pic18f45k22.h: 2818: unsigned P2DC2CON :1;
[; ;pic18f45k22.h: 2819: };
[; ;pic18f45k22.h: 2820: struct {
[; ;pic18f45k22.h: 2821: unsigned :3;
[; ;pic18f45k22.h: 2822: unsigned P2DC32 :1;
[; ;pic18f45k22.h: 2823: };
[; ;pic18f45k22.h: 2824: struct {
[; ;pic18f45k22.h: 2825: unsigned :3;
[; ;pic18f45k22.h: 2826: unsigned P2DC3CON :1;
[; ;pic18f45k22.h: 2827: };
[; ;pic18f45k22.h: 2828: struct {
[; ;pic18f45k22.h: 2829: unsigned :4;
[; ;pic18f45k22.h: 2830: unsigned P2DC42 :1;
[; ;pic18f45k22.h: 2831: };
[; ;pic18f45k22.h: 2832: struct {
[; ;pic18f45k22.h: 2833: unsigned :4;
[; ;pic18f45k22.h: 2834: unsigned P2DC4CON :1;
[; ;pic18f45k22.h: 2835: };
[; ;pic18f45k22.h: 2836: struct {
[; ;pic18f45k22.h: 2837: unsigned STRA2 :1;
[; ;pic18f45k22.h: 2838: };
[; ;pic18f45k22.h: 2839: struct {
[; ;pic18f45k22.h: 2840: unsigned :1;
[; ;pic18f45k22.h: 2841: unsigned STRB2 :1;
[; ;pic18f45k22.h: 2842: };
[; ;pic18f45k22.h: 2843: struct {
[; ;pic18f45k22.h: 2844: unsigned :2;
[; ;pic18f45k22.h: 2845: unsigned STRC2 :1;
[; ;pic18f45k22.h: 2846: };
[; ;pic18f45k22.h: 2847: struct {
[; ;pic18f45k22.h: 2848: unsigned :3;
[; ;pic18f45k22.h: 2849: unsigned STRD2 :1;
[; ;pic18f45k22.h: 2850: };
[; ;pic18f45k22.h: 2851: struct {
[; ;pic18f45k22.h: 2852: unsigned :4;
[; ;pic18f45k22.h: 2853: unsigned STRSYNC2 :1;
[; ;pic18f45k22.h: 2854: };
[; ;pic18f45k22.h: 2855: } PSTR2CONbits_t;
[; ;pic18f45k22.h: 2856: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF63;
[; ;pic18f45k22.h: 2960: extern volatile unsigned char ECCP2AS @ 0xF64;
"2962
[; ;pic18f45k22.h: 2962: asm("ECCP2AS equ 0F64h");
[; <" ECCP2AS equ 0F64h ;# ">
[; ;pic18f45k22.h: 2965: extern volatile unsigned char CCP2AS @ 0xF64;
"2967
[; ;pic18f45k22.h: 2967: asm("CCP2AS equ 0F64h");
[; <" CCP2AS equ 0F64h ;# ">
[; ;pic18f45k22.h: 2970: typedef union {
[; ;pic18f45k22.h: 2971: struct {
[; ;pic18f45k22.h: 2972: unsigned P2SSBD :2;
[; ;pic18f45k22.h: 2973: unsigned P2SSAC :2;
[; ;pic18f45k22.h: 2974: unsigned CCP2AS :3;
[; ;pic18f45k22.h: 2975: unsigned CCP2ASE :1;
[; ;pic18f45k22.h: 2976: };
[; ;pic18f45k22.h: 2977: struct {
[; ;pic18f45k22.h: 2978: unsigned P2SSBD0 :1;
[; ;pic18f45k22.h: 2979: unsigned P2SSBD1 :1;
[; ;pic18f45k22.h: 2980: unsigned P2SSAC0 :1;
[; ;pic18f45k22.h: 2981: unsigned P2SSAC1 :1;
[; ;pic18f45k22.h: 2982: unsigned CCP2AS0 :1;
[; ;pic18f45k22.h: 2983: unsigned CCP2AS1 :1;
[; ;pic18f45k22.h: 2984: unsigned CCP2AS2 :1;
[; ;pic18f45k22.h: 2985: };
[; ;pic18f45k22.h: 2986: struct {
[; ;pic18f45k22.h: 2987: unsigned PSS2BD :2;
[; ;pic18f45k22.h: 2988: unsigned PSS2AC :2;
[; ;pic18f45k22.h: 2989: };
[; ;pic18f45k22.h: 2990: struct {
[; ;pic18f45k22.h: 2991: unsigned PSS2BD0 :1;
[; ;pic18f45k22.h: 2992: unsigned PSS2BD1 :1;
[; ;pic18f45k22.h: 2993: unsigned PSS2AC0 :1;
[; ;pic18f45k22.h: 2994: unsigned PSS2AC1 :1;
[; ;pic18f45k22.h: 2995: };
[; ;pic18f45k22.h: 2996: } ECCP2ASbits_t;
[; ;pic18f45k22.h: 2997: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF64;
[; ;pic18f45k22.h: 3085: typedef union {
[; ;pic18f45k22.h: 3086: struct {
[; ;pic18f45k22.h: 3087: unsigned P2SSBD :2;
[; ;pic18f45k22.h: 3088: unsigned P2SSAC :2;
[; ;pic18f45k22.h: 3089: unsigned CCP2AS :3;
[; ;pic18f45k22.h: 3090: unsigned CCP2ASE :1;
[; ;pic18f45k22.h: 3091: };
[; ;pic18f45k22.h: 3092: struct {
[; ;pic18f45k22.h: 3093: unsigned P2SSBD0 :1;
[; ;pic18f45k22.h: 3094: unsigned P2SSBD1 :1;
[; ;pic18f45k22.h: 3095: unsigned P2SSAC0 :1;
[; ;pic18f45k22.h: 3096: unsigned P2SSAC1 :1;
[; ;pic18f45k22.h: 3097: unsigned CCP2AS0 :1;
[; ;pic18f45k22.h: 3098: unsigned CCP2AS1 :1;
[; ;pic18f45k22.h: 3099: unsigned CCP2AS2 :1;
[; ;pic18f45k22.h: 3100: };
[; ;pic18f45k22.h: 3101: struct {
[; ;pic18f45k22.h: 3102: unsigned PSS2BD :2;
[; ;pic18f45k22.h: 3103: unsigned PSS2AC :2;
[; ;pic18f45k22.h: 3104: };
[; ;pic18f45k22.h: 3105: struct {
[; ;pic18f45k22.h: 3106: unsigned PSS2BD0 :1;
[; ;pic18f45k22.h: 3107: unsigned PSS2BD1 :1;
[; ;pic18f45k22.h: 3108: unsigned PSS2AC0 :1;
[; ;pic18f45k22.h: 3109: unsigned PSS2AC1 :1;
[; ;pic18f45k22.h: 3110: };
[; ;pic18f45k22.h: 3111: } CCP2ASbits_t;
[; ;pic18f45k22.h: 3112: extern volatile CCP2ASbits_t CCP2ASbits @ 0xF64;
[; ;pic18f45k22.h: 3201: extern volatile unsigned char PWM2CON @ 0xF65;
"3203
[; ;pic18f45k22.h: 3203: asm("PWM2CON equ 0F65h");
[; <" PWM2CON equ 0F65h ;# ">
[; ;pic18f45k22.h: 3206: typedef union {
[; ;pic18f45k22.h: 3207: struct {
[; ;pic18f45k22.h: 3208: unsigned P2DC :7;
[; ;pic18f45k22.h: 3209: unsigned P2RSEN :1;
[; ;pic18f45k22.h: 3210: };
[; ;pic18f45k22.h: 3211: struct {
[; ;pic18f45k22.h: 3212: unsigned P2DC0 :1;
[; ;pic18f45k22.h: 3213: unsigned P2DC1 :1;
[; ;pic18f45k22.h: 3214: unsigned P2DC2 :1;
[; ;pic18f45k22.h: 3215: unsigned P2DC3 :1;
[; ;pic18f45k22.h: 3216: unsigned P2DC4 :1;
[; ;pic18f45k22.h: 3217: unsigned P2DC5 :1;
[; ;pic18f45k22.h: 3218: unsigned P2DC6 :1;
[; ;pic18f45k22.h: 3219: };
[; ;pic18f45k22.h: 3220: } PWM2CONbits_t;
[; ;pic18f45k22.h: 3221: extern volatile PWM2CONbits_t PWM2CONbits @ 0xF65;
[; ;pic18f45k22.h: 3270: extern volatile unsigned char CCP2CON @ 0xF66;
"3272
[; ;pic18f45k22.h: 3272: asm("CCP2CON equ 0F66h");
[; <" CCP2CON equ 0F66h ;# ">
[; ;pic18f45k22.h: 3275: typedef union {
[; ;pic18f45k22.h: 3276: struct {
[; ;pic18f45k22.h: 3277: unsigned CCP2M :4;
[; ;pic18f45k22.h: 3278: unsigned DC2B :2;
[; ;pic18f45k22.h: 3279: unsigned P2M :2;
[; ;pic18f45k22.h: 3280: };
[; ;pic18f45k22.h: 3281: struct {
[; ;pic18f45k22.h: 3282: unsigned CCP2M0 :1;
[; ;pic18f45k22.h: 3283: unsigned CCP2M1 :1;
[; ;pic18f45k22.h: 3284: unsigned CCP2M2 :1;
[; ;pic18f45k22.h: 3285: unsigned CCP2M3 :1;
[; ;pic18f45k22.h: 3286: unsigned DC2B0 :1;
[; ;pic18f45k22.h: 3287: unsigned DC2B1 :1;
[; ;pic18f45k22.h: 3288: unsigned P2M0 :1;
[; ;pic18f45k22.h: 3289: unsigned P2M1 :1;
[; ;pic18f45k22.h: 3290: };
[; ;pic18f45k22.h: 3291: } CCP2CONbits_t;
[; ;pic18f45k22.h: 3292: extern volatile CCP2CONbits_t CCP2CONbits @ 0xF66;
[; ;pic18f45k22.h: 3351: extern volatile unsigned short CCPR2 @ 0xF67;
"3353
[; ;pic18f45k22.h: 3353: asm("CCPR2 equ 0F67h");
[; <" CCPR2 equ 0F67h ;# ">
[; ;pic18f45k22.h: 3357: extern volatile unsigned char CCPR2L @ 0xF67;
"3359
[; ;pic18f45k22.h: 3359: asm("CCPR2L equ 0F67h");
[; <" CCPR2L equ 0F67h ;# ">
[; ;pic18f45k22.h: 3362: typedef union {
[; ;pic18f45k22.h: 3363: struct {
[; ;pic18f45k22.h: 3364: unsigned CCPR2L :8;
[; ;pic18f45k22.h: 3365: };
[; ;pic18f45k22.h: 3366: } CCPR2Lbits_t;
[; ;pic18f45k22.h: 3367: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF67;
[; ;pic18f45k22.h: 3376: extern volatile unsigned char CCPR2H @ 0xF68;
"3378
[; ;pic18f45k22.h: 3378: asm("CCPR2H equ 0F68h");
[; <" CCPR2H equ 0F68h ;# ">
[; ;pic18f45k22.h: 3381: typedef union {
[; ;pic18f45k22.h: 3382: struct {
[; ;pic18f45k22.h: 3383: unsigned CCPR2H :8;
[; ;pic18f45k22.h: 3384: };
[; ;pic18f45k22.h: 3385: } CCPR2Hbits_t;
[; ;pic18f45k22.h: 3386: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF68;
[; ;pic18f45k22.h: 3395: extern volatile unsigned char SSP2CON3 @ 0xF69;
"3397
[; ;pic18f45k22.h: 3397: asm("SSP2CON3 equ 0F69h");
[; <" SSP2CON3 equ 0F69h ;# ">
[; ;pic18f45k22.h: 3400: typedef union {
[; ;pic18f45k22.h: 3401: struct {
[; ;pic18f45k22.h: 3402: unsigned DHEN :1;
[; ;pic18f45k22.h: 3403: unsigned AHEN :1;
[; ;pic18f45k22.h: 3404: unsigned SBCDE :1;
[; ;pic18f45k22.h: 3405: unsigned SDAHT :1;
[; ;pic18f45k22.h: 3406: unsigned BOEN :1;
[; ;pic18f45k22.h: 3407: unsigned SCIE :1;
[; ;pic18f45k22.h: 3408: unsigned PCIE :1;
[; ;pic18f45k22.h: 3409: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 3410: };
[; ;pic18f45k22.h: 3411: } SSP2CON3bits_t;
[; ;pic18f45k22.h: 3412: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF69;
[; ;pic18f45k22.h: 3456: extern volatile unsigned char SSP2MSK @ 0xF6A;
"3458
[; ;pic18f45k22.h: 3458: asm("SSP2MSK equ 0F6Ah");
[; <" SSP2MSK equ 0F6Ah ;# ">
[; ;pic18f45k22.h: 3461: typedef union {
[; ;pic18f45k22.h: 3462: struct {
[; ;pic18f45k22.h: 3463: unsigned MSK0 :1;
[; ;pic18f45k22.h: 3464: unsigned MSK1 :1;
[; ;pic18f45k22.h: 3465: unsigned MSK2 :1;
[; ;pic18f45k22.h: 3466: unsigned MSK3 :1;
[; ;pic18f45k22.h: 3467: unsigned MSK4 :1;
[; ;pic18f45k22.h: 3468: unsigned MSK5 :1;
[; ;pic18f45k22.h: 3469: unsigned MSK6 :1;
[; ;pic18f45k22.h: 3470: unsigned MSK7 :1;
[; ;pic18f45k22.h: 3471: };
[; ;pic18f45k22.h: 3472: } SSP2MSKbits_t;
[; ;pic18f45k22.h: 3473: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6A;
[; ;pic18f45k22.h: 3517: extern volatile unsigned char SSP2CON2 @ 0xF6B;
"3519
[; ;pic18f45k22.h: 3519: asm("SSP2CON2 equ 0F6Bh");
[; <" SSP2CON2 equ 0F6Bh ;# ">
[; ;pic18f45k22.h: 3522: typedef union {
[; ;pic18f45k22.h: 3523: struct {
[; ;pic18f45k22.h: 3524: unsigned SEN :1;
[; ;pic18f45k22.h: 3525: unsigned RSEN :1;
[; ;pic18f45k22.h: 3526: unsigned PEN :1;
[; ;pic18f45k22.h: 3527: unsigned RCEN :1;
[; ;pic18f45k22.h: 3528: unsigned ACKEN :1;
[; ;pic18f45k22.h: 3529: unsigned ACKDT :1;
[; ;pic18f45k22.h: 3530: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 3531: unsigned GCEN :1;
[; ;pic18f45k22.h: 3532: };
[; ;pic18f45k22.h: 3533: struct {
[; ;pic18f45k22.h: 3534: unsigned :5;
[; ;pic18f45k22.h: 3535: unsigned ACKDT2 :1;
[; ;pic18f45k22.h: 3536: };
[; ;pic18f45k22.h: 3537: struct {
[; ;pic18f45k22.h: 3538: unsigned :4;
[; ;pic18f45k22.h: 3539: unsigned ACKEN2 :1;
[; ;pic18f45k22.h: 3540: };
[; ;pic18f45k22.h: 3541: struct {
[; ;pic18f45k22.h: 3542: unsigned :6;
[; ;pic18f45k22.h: 3543: unsigned ACKSTAT2 :1;
[; ;pic18f45k22.h: 3544: };
[; ;pic18f45k22.h: 3545: struct {
[; ;pic18f45k22.h: 3546: unsigned :1;
[; ;pic18f45k22.h: 3547: unsigned ADMSK12 :1;
[; ;pic18f45k22.h: 3548: };
[; ;pic18f45k22.h: 3549: struct {
[; ;pic18f45k22.h: 3550: unsigned :2;
[; ;pic18f45k22.h: 3551: unsigned ADMSK22 :1;
[; ;pic18f45k22.h: 3552: };
[; ;pic18f45k22.h: 3553: struct {
[; ;pic18f45k22.h: 3554: unsigned :3;
[; ;pic18f45k22.h: 3555: unsigned ADMSK32 :1;
[; ;pic18f45k22.h: 3556: };
[; ;pic18f45k22.h: 3557: struct {
[; ;pic18f45k22.h: 3558: unsigned :4;
[; ;pic18f45k22.h: 3559: unsigned ADMSK42 :1;
[; ;pic18f45k22.h: 3560: };
[; ;pic18f45k22.h: 3561: struct {
[; ;pic18f45k22.h: 3562: unsigned :5;
[; ;pic18f45k22.h: 3563: unsigned ADMSK52 :1;
[; ;pic18f45k22.h: 3564: };
[; ;pic18f45k22.h: 3565: struct {
[; ;pic18f45k22.h: 3566: unsigned :7;
[; ;pic18f45k22.h: 3567: unsigned GCEN2 :1;
[; ;pic18f45k22.h: 3568: };
[; ;pic18f45k22.h: 3569: struct {
[; ;pic18f45k22.h: 3570: unsigned :2;
[; ;pic18f45k22.h: 3571: unsigned PEN2 :1;
[; ;pic18f45k22.h: 3572: };
[; ;pic18f45k22.h: 3573: struct {
[; ;pic18f45k22.h: 3574: unsigned :3;
[; ;pic18f45k22.h: 3575: unsigned RCEN2 :1;
[; ;pic18f45k22.h: 3576: };
[; ;pic18f45k22.h: 3577: struct {
[; ;pic18f45k22.h: 3578: unsigned :1;
[; ;pic18f45k22.h: 3579: unsigned RSEN2 :1;
[; ;pic18f45k22.h: 3580: };
[; ;pic18f45k22.h: 3581: struct {
[; ;pic18f45k22.h: 3582: unsigned SEN2 :1;
[; ;pic18f45k22.h: 3583: };
[; ;pic18f45k22.h: 3584: } SSP2CON2bits_t;
[; ;pic18f45k22.h: 3585: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
[; ;pic18f45k22.h: 3694: extern volatile unsigned char SSP2CON1 @ 0xF6C;
"3696
[; ;pic18f45k22.h: 3696: asm("SSP2CON1 equ 0F6Ch");
[; <" SSP2CON1 equ 0F6Ch ;# ">
[; ;pic18f45k22.h: 3699: typedef union {
[; ;pic18f45k22.h: 3700: struct {
[; ;pic18f45k22.h: 3701: unsigned SSPM :4;
[; ;pic18f45k22.h: 3702: unsigned CKP :1;
[; ;pic18f45k22.h: 3703: unsigned SSPEN :1;
[; ;pic18f45k22.h: 3704: unsigned SSPOV :1;
[; ;pic18f45k22.h: 3705: unsigned WCOL :1;
[; ;pic18f45k22.h: 3706: };
[; ;pic18f45k22.h: 3707: struct {
[; ;pic18f45k22.h: 3708: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 3709: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 3710: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 3711: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 3712: };
[; ;pic18f45k22.h: 3713: struct {
[; ;pic18f45k22.h: 3714: unsigned :4;
[; ;pic18f45k22.h: 3715: unsigned CKP2 :1;
[; ;pic18f45k22.h: 3716: };
[; ;pic18f45k22.h: 3717: struct {
[; ;pic18f45k22.h: 3718: unsigned :5;
[; ;pic18f45k22.h: 3719: unsigned SSPEN2 :1;
[; ;pic18f45k22.h: 3720: };
[; ;pic18f45k22.h: 3721: struct {
[; ;pic18f45k22.h: 3722: unsigned SSPM02 :1;
[; ;pic18f45k22.h: 3723: };
[; ;pic18f45k22.h: 3724: struct {
[; ;pic18f45k22.h: 3725: unsigned :1;
[; ;pic18f45k22.h: 3726: unsigned SSPM12 :1;
[; ;pic18f45k22.h: 3727: };
[; ;pic18f45k22.h: 3728: struct {
[; ;pic18f45k22.h: 3729: unsigned :2;
[; ;pic18f45k22.h: 3730: unsigned SSPM22 :1;
[; ;pic18f45k22.h: 3731: };
[; ;pic18f45k22.h: 3732: struct {
[; ;pic18f45k22.h: 3733: unsigned :3;
[; ;pic18f45k22.h: 3734: unsigned SSPM32 :1;
[; ;pic18f45k22.h: 3735: };
[; ;pic18f45k22.h: 3736: struct {
[; ;pic18f45k22.h: 3737: unsigned :6;
[; ;pic18f45k22.h: 3738: unsigned SSPOV2 :1;
[; ;pic18f45k22.h: 3739: };
[; ;pic18f45k22.h: 3740: struct {
[; ;pic18f45k22.h: 3741: unsigned :7;
[; ;pic18f45k22.h: 3742: unsigned WCOL2 :1;
[; ;pic18f45k22.h: 3743: };
[; ;pic18f45k22.h: 3744: } SSP2CON1bits_t;
[; ;pic18f45k22.h: 3745: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
[; ;pic18f45k22.h: 3834: extern volatile unsigned char SSP2STAT @ 0xF6D;
"3836
[; ;pic18f45k22.h: 3836: asm("SSP2STAT equ 0F6Dh");
[; <" SSP2STAT equ 0F6Dh ;# ">
[; ;pic18f45k22.h: 3839: typedef union {
[; ;pic18f45k22.h: 3840: struct {
[; ;pic18f45k22.h: 3841: unsigned :2;
[; ;pic18f45k22.h: 3842: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 3843: };
[; ;pic18f45k22.h: 3844: struct {
[; ;pic18f45k22.h: 3845: unsigned :5;
[; ;pic18f45k22.h: 3846: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 3847: };
[; ;pic18f45k22.h: 3848: struct {
[; ;pic18f45k22.h: 3849: unsigned BF :1;
[; ;pic18f45k22.h: 3850: unsigned UA :1;
[; ;pic18f45k22.h: 3851: unsigned R_nW :1;
[; ;pic18f45k22.h: 3852: unsigned S :1;
[; ;pic18f45k22.h: 3853: unsigned P :1;
[; ;pic18f45k22.h: 3854: unsigned D_nA :1;
[; ;pic18f45k22.h: 3855: unsigned CKE :1;
[; ;pic18f45k22.h: 3856: unsigned SMP :1;
[; ;pic18f45k22.h: 3857: };
[; ;pic18f45k22.h: 3858: struct {
[; ;pic18f45k22.h: 3859: unsigned :2;
[; ;pic18f45k22.h: 3860: unsigned R :1;
[; ;pic18f45k22.h: 3861: unsigned :2;
[; ;pic18f45k22.h: 3862: unsigned D :1;
[; ;pic18f45k22.h: 3863: };
[; ;pic18f45k22.h: 3864: struct {
[; ;pic18f45k22.h: 3865: unsigned :2;
[; ;pic18f45k22.h: 3866: unsigned W :1;
[; ;pic18f45k22.h: 3867: unsigned :2;
[; ;pic18f45k22.h: 3868: unsigned A :1;
[; ;pic18f45k22.h: 3869: };
[; ;pic18f45k22.h: 3870: struct {
[; ;pic18f45k22.h: 3871: unsigned :2;
[; ;pic18f45k22.h: 3872: unsigned nW :1;
[; ;pic18f45k22.h: 3873: unsigned :2;
[; ;pic18f45k22.h: 3874: unsigned nA :1;
[; ;pic18f45k22.h: 3875: };
[; ;pic18f45k22.h: 3876: struct {
[; ;pic18f45k22.h: 3877: unsigned :2;
[; ;pic18f45k22.h: 3878: unsigned R_W :1;
[; ;pic18f45k22.h: 3879: unsigned :2;
[; ;pic18f45k22.h: 3880: unsigned D_A :1;
[; ;pic18f45k22.h: 3881: };
[; ;pic18f45k22.h: 3882: struct {
[; ;pic18f45k22.h: 3883: unsigned :2;
[; ;pic18f45k22.h: 3884: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 3885: };
[; ;pic18f45k22.h: 3886: struct {
[; ;pic18f45k22.h: 3887: unsigned :5;
[; ;pic18f45k22.h: 3888: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 3889: };
[; ;pic18f45k22.h: 3890: struct {
[; ;pic18f45k22.h: 3891: unsigned :2;
[; ;pic18f45k22.h: 3892: unsigned nWRITE :1;
[; ;pic18f45k22.h: 3893: unsigned :2;
[; ;pic18f45k22.h: 3894: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 3895: };
[; ;pic18f45k22.h: 3896: struct {
[; ;pic18f45k22.h: 3897: unsigned BF2 :1;
[; ;pic18f45k22.h: 3898: };
[; ;pic18f45k22.h: 3899: struct {
[; ;pic18f45k22.h: 3900: unsigned :6;
[; ;pic18f45k22.h: 3901: unsigned CKE2 :1;
[; ;pic18f45k22.h: 3902: };
[; ;pic18f45k22.h: 3903: struct {
[; ;pic18f45k22.h: 3904: unsigned :5;
[; ;pic18f45k22.h: 3905: unsigned DA2 :1;
[; ;pic18f45k22.h: 3906: };
[; ;pic18f45k22.h: 3907: struct {
[; ;pic18f45k22.h: 3908: unsigned :5;
[; ;pic18f45k22.h: 3909: unsigned DATA_ADDRESS2 :1;
[; ;pic18f45k22.h: 3910: };
[; ;pic18f45k22.h: 3911: struct {
[; ;pic18f45k22.h: 3912: unsigned :5;
[; ;pic18f45k22.h: 3913: unsigned D_A2 :1;
[; ;pic18f45k22.h: 3914: };
[; ;pic18f45k22.h: 3915: struct {
[; ;pic18f45k22.h: 3916: unsigned :5;
[; ;pic18f45k22.h: 3917: unsigned D_nA2 :1;
[; ;pic18f45k22.h: 3918: };
[; ;pic18f45k22.h: 3919: struct {
[; ;pic18f45k22.h: 3920: unsigned :5;
[; ;pic18f45k22.h: 3921: unsigned I2C_DAT2 :1;
[; ;pic18f45k22.h: 3922: };
[; ;pic18f45k22.h: 3923: struct {
[; ;pic18f45k22.h: 3924: unsigned :2;
[; ;pic18f45k22.h: 3925: unsigned I2C_READ2 :1;
[; ;pic18f45k22.h: 3926: };
[; ;pic18f45k22.h: 3927: struct {
[; ;pic18f45k22.h: 3928: unsigned :3;
[; ;pic18f45k22.h: 3929: unsigned I2C_START2 :1;
[; ;pic18f45k22.h: 3930: };
[; ;pic18f45k22.h: 3931: struct {
[; ;pic18f45k22.h: 3932: unsigned :4;
[; ;pic18f45k22.h: 3933: unsigned I2C_STOP2 :1;
[; ;pic18f45k22.h: 3934: };
[; ;pic18f45k22.h: 3935: struct {
[; ;pic18f45k22.h: 3936: unsigned :4;
[; ;pic18f45k22.h: 3937: unsigned P2 :1;
[; ;pic18f45k22.h: 3938: };
[; ;pic18f45k22.h: 3939: struct {
[; ;pic18f45k22.h: 3940: unsigned :2;
[; ;pic18f45k22.h: 3941: unsigned READ_WRITE2 :1;
[; ;pic18f45k22.h: 3942: };
[; ;pic18f45k22.h: 3943: struct {
[; ;pic18f45k22.h: 3944: unsigned :2;
[; ;pic18f45k22.h: 3945: unsigned RW2 :1;
[; ;pic18f45k22.h: 3946: };
[; ;pic18f45k22.h: 3947: struct {
[; ;pic18f45k22.h: 3948: unsigned :2;
[; ;pic18f45k22.h: 3949: unsigned R_W2 :1;
[; ;pic18f45k22.h: 3950: };
[; ;pic18f45k22.h: 3951: struct {
[; ;pic18f45k22.h: 3952: unsigned :2;
[; ;pic18f45k22.h: 3953: unsigned R_nW2 :1;
[; ;pic18f45k22.h: 3954: };
[; ;pic18f45k22.h: 3955: struct {
[; ;pic18f45k22.h: 3956: unsigned :3;
[; ;pic18f45k22.h: 3957: unsigned S2 :1;
[; ;pic18f45k22.h: 3958: };
[; ;pic18f45k22.h: 3959: struct {
[; ;pic18f45k22.h: 3960: unsigned :7;
[; ;pic18f45k22.h: 3961: unsigned SMP2 :1;
[; ;pic18f45k22.h: 3962: };
[; ;pic18f45k22.h: 3963: struct {
[; ;pic18f45k22.h: 3964: unsigned :3;
[; ;pic18f45k22.h: 3965: unsigned START2 :1;
[; ;pic18f45k22.h: 3966: };
[; ;pic18f45k22.h: 3967: struct {
[; ;pic18f45k22.h: 3968: unsigned :4;
[; ;pic18f45k22.h: 3969: unsigned STOP2 :1;
[; ;pic18f45k22.h: 3970: };
[; ;pic18f45k22.h: 3971: struct {
[; ;pic18f45k22.h: 3972: unsigned :1;
[; ;pic18f45k22.h: 3973: unsigned UA2 :1;
[; ;pic18f45k22.h: 3974: };
[; ;pic18f45k22.h: 3975: struct {
[; ;pic18f45k22.h: 3976: unsigned :5;
[; ;pic18f45k22.h: 3977: unsigned nA2 :1;
[; ;pic18f45k22.h: 3978: };
[; ;pic18f45k22.h: 3979: struct {
[; ;pic18f45k22.h: 3980: unsigned :5;
[; ;pic18f45k22.h: 3981: unsigned nADDRESS2 :1;
[; ;pic18f45k22.h: 3982: };
[; ;pic18f45k22.h: 3983: struct {
[; ;pic18f45k22.h: 3984: unsigned :2;
[; ;pic18f45k22.h: 3985: unsigned nW2 :1;
[; ;pic18f45k22.h: 3986: };
[; ;pic18f45k22.h: 3987: struct {
[; ;pic18f45k22.h: 3988: unsigned :2;
[; ;pic18f45k22.h: 3989: unsigned nWRITE2 :1;
[; ;pic18f45k22.h: 3990: };
[; ;pic18f45k22.h: 3991: } SSP2STATbits_t;
[; ;pic18f45k22.h: 3992: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
[; ;pic18f45k22.h: 4226: extern volatile unsigned char SSP2ADD @ 0xF6E;
"4228
[; ;pic18f45k22.h: 4228: asm("SSP2ADD equ 0F6Eh");
[; <" SSP2ADD equ 0F6Eh ;# ">
[; ;pic18f45k22.h: 4231: typedef union {
[; ;pic18f45k22.h: 4232: struct {
[; ;pic18f45k22.h: 4233: unsigned SSPADD :8;
[; ;pic18f45k22.h: 4234: };
[; ;pic18f45k22.h: 4235: struct {
[; ;pic18f45k22.h: 4236: unsigned MSK02 :1;
[; ;pic18f45k22.h: 4237: };
[; ;pic18f45k22.h: 4238: struct {
[; ;pic18f45k22.h: 4239: unsigned :1;
[; ;pic18f45k22.h: 4240: unsigned MSK12 :1;
[; ;pic18f45k22.h: 4241: };
[; ;pic18f45k22.h: 4242: struct {
[; ;pic18f45k22.h: 4243: unsigned :2;
[; ;pic18f45k22.h: 4244: unsigned MSK22 :1;
[; ;pic18f45k22.h: 4245: };
[; ;pic18f45k22.h: 4246: struct {
[; ;pic18f45k22.h: 4247: unsigned :3;
[; ;pic18f45k22.h: 4248: unsigned MSK32 :1;
[; ;pic18f45k22.h: 4249: };
[; ;pic18f45k22.h: 4250: struct {
[; ;pic18f45k22.h: 4251: unsigned :4;
[; ;pic18f45k22.h: 4252: unsigned MSK42 :1;
[; ;pic18f45k22.h: 4253: };
[; ;pic18f45k22.h: 4254: struct {
[; ;pic18f45k22.h: 4255: unsigned :5;
[; ;pic18f45k22.h: 4256: unsigned MSK52 :1;
[; ;pic18f45k22.h: 4257: };
[; ;pic18f45k22.h: 4258: struct {
[; ;pic18f45k22.h: 4259: unsigned :6;
[; ;pic18f45k22.h: 4260: unsigned MSK62 :1;
[; ;pic18f45k22.h: 4261: };
[; ;pic18f45k22.h: 4262: struct {
[; ;pic18f45k22.h: 4263: unsigned :7;
[; ;pic18f45k22.h: 4264: unsigned MSK72 :1;
[; ;pic18f45k22.h: 4265: };
[; ;pic18f45k22.h: 4266: } SSP2ADDbits_t;
[; ;pic18f45k22.h: 4267: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
[; ;pic18f45k22.h: 4316: extern volatile unsigned char SSP2BUF @ 0xF6F;
"4318
[; ;pic18f45k22.h: 4318: asm("SSP2BUF equ 0F6Fh");
[; <" SSP2BUF equ 0F6Fh ;# ">
[; ;pic18f45k22.h: 4321: typedef union {
[; ;pic18f45k22.h: 4322: struct {
[; ;pic18f45k22.h: 4323: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 4324: };
[; ;pic18f45k22.h: 4325: } SSP2BUFbits_t;
[; ;pic18f45k22.h: 4326: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF6F;
[; ;pic18f45k22.h: 4335: extern volatile unsigned char BAUDCON2 @ 0xF70;
"4337
[; ;pic18f45k22.h: 4337: asm("BAUDCON2 equ 0F70h");
[; <" BAUDCON2 equ 0F70h ;# ">
[; ;pic18f45k22.h: 4340: extern volatile unsigned char BAUD2CON @ 0xF70;
"4342
[; ;pic18f45k22.h: 4342: asm("BAUD2CON equ 0F70h");
[; <" BAUD2CON equ 0F70h ;# ">
[; ;pic18f45k22.h: 4345: typedef union {
[; ;pic18f45k22.h: 4346: struct {
[; ;pic18f45k22.h: 4347: unsigned ABDEN :1;
[; ;pic18f45k22.h: 4348: unsigned WUE :1;
[; ;pic18f45k22.h: 4349: unsigned :1;
[; ;pic18f45k22.h: 4350: unsigned BRG16 :1;
[; ;pic18f45k22.h: 4351: unsigned CKTXP :1;
[; ;pic18f45k22.h: 4352: unsigned DTRXP :1;
[; ;pic18f45k22.h: 4353: unsigned RCIDL :1;
[; ;pic18f45k22.h: 4354: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 4355: };
[; ;pic18f45k22.h: 4356: struct {
[; ;pic18f45k22.h: 4357: unsigned :4;
[; ;pic18f45k22.h: 4358: unsigned SCKP :1;
[; ;pic18f45k22.h: 4359: };
[; ;pic18f45k22.h: 4360: struct {
[; ;pic18f45k22.h: 4361: unsigned ABDEN2 :1;
[; ;pic18f45k22.h: 4362: };
[; ;pic18f45k22.h: 4363: struct {
[; ;pic18f45k22.h: 4364: unsigned :7;
[; ;pic18f45k22.h: 4365: unsigned ABDOVF2 :1;
[; ;pic18f45k22.h: 4366: };
[; ;pic18f45k22.h: 4367: struct {
[; ;pic18f45k22.h: 4368: unsigned :3;
[; ;pic18f45k22.h: 4369: unsigned BRG162 :1;
[; ;pic18f45k22.h: 4370: };
[; ;pic18f45k22.h: 4371: struct {
[; ;pic18f45k22.h: 4372: unsigned :5;
[; ;pic18f45k22.h: 4373: unsigned DTRXP2 :1;
[; ;pic18f45k22.h: 4374: };
[; ;pic18f45k22.h: 4375: struct {
[; ;pic18f45k22.h: 4376: unsigned :6;
[; ;pic18f45k22.h: 4377: unsigned RCIDL2 :1;
[; ;pic18f45k22.h: 4378: };
[; ;pic18f45k22.h: 4379: struct {
[; ;pic18f45k22.h: 4380: unsigned :6;
[; ;pic18f45k22.h: 4381: unsigned RCMT2 :1;
[; ;pic18f45k22.h: 4382: };
[; ;pic18f45k22.h: 4383: struct {
[; ;pic18f45k22.h: 4384: unsigned :5;
[; ;pic18f45k22.h: 4385: unsigned RXDTP2 :1;
[; ;pic18f45k22.h: 4386: };
[; ;pic18f45k22.h: 4387: struct {
[; ;pic18f45k22.h: 4388: unsigned :4;
[; ;pic18f45k22.h: 4389: unsigned SCKP2 :1;
[; ;pic18f45k22.h: 4390: };
[; ;pic18f45k22.h: 4391: struct {
[; ;pic18f45k22.h: 4392: unsigned :4;
[; ;pic18f45k22.h: 4393: unsigned TXCKP2 :1;
[; ;pic18f45k22.h: 4394: };
[; ;pic18f45k22.h: 4395: struct {
[; ;pic18f45k22.h: 4396: unsigned :1;
[; ;pic18f45k22.h: 4397: unsigned WUE2 :1;
[; ;pic18f45k22.h: 4398: };
[; ;pic18f45k22.h: 4399: } BAUDCON2bits_t;
[; ;pic18f45k22.h: 4400: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF70;
[; ;pic18f45k22.h: 4493: typedef union {
[; ;pic18f45k22.h: 4494: struct {
[; ;pic18f45k22.h: 4495: unsigned ABDEN :1;
[; ;pic18f45k22.h: 4496: unsigned WUE :1;
[; ;pic18f45k22.h: 4497: unsigned :1;
[; ;pic18f45k22.h: 4498: unsigned BRG16 :1;
[; ;pic18f45k22.h: 4499: unsigned CKTXP :1;
[; ;pic18f45k22.h: 4500: unsigned DTRXP :1;
[; ;pic18f45k22.h: 4501: unsigned RCIDL :1;
[; ;pic18f45k22.h: 4502: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 4503: };
[; ;pic18f45k22.h: 4504: struct {
[; ;pic18f45k22.h: 4505: unsigned :4;
[; ;pic18f45k22.h: 4506: unsigned SCKP :1;
[; ;pic18f45k22.h: 4507: };
[; ;pic18f45k22.h: 4508: struct {
[; ;pic18f45k22.h: 4509: unsigned ABDEN2 :1;
[; ;pic18f45k22.h: 4510: };
[; ;pic18f45k22.h: 4511: struct {
[; ;pic18f45k22.h: 4512: unsigned :7;
[; ;pic18f45k22.h: 4513: unsigned ABDOVF2 :1;
[; ;pic18f45k22.h: 4514: };
[; ;pic18f45k22.h: 4515: struct {
[; ;pic18f45k22.h: 4516: unsigned :3;
[; ;pic18f45k22.h: 4517: unsigned BRG162 :1;
[; ;pic18f45k22.h: 4518: };
[; ;pic18f45k22.h: 4519: struct {
[; ;pic18f45k22.h: 4520: unsigned :5;
[; ;pic18f45k22.h: 4521: unsigned DTRXP2 :1;
[; ;pic18f45k22.h: 4522: };
[; ;pic18f45k22.h: 4523: struct {
[; ;pic18f45k22.h: 4524: unsigned :6;
[; ;pic18f45k22.h: 4525: unsigned RCIDL2 :1;
[; ;pic18f45k22.h: 4526: };
[; ;pic18f45k22.h: 4527: struct {
[; ;pic18f45k22.h: 4528: unsigned :6;
[; ;pic18f45k22.h: 4529: unsigned RCMT2 :1;
[; ;pic18f45k22.h: 4530: };
[; ;pic18f45k22.h: 4531: struct {
[; ;pic18f45k22.h: 4532: unsigned :5;
[; ;pic18f45k22.h: 4533: unsigned RXDTP2 :1;
[; ;pic18f45k22.h: 4534: };
[; ;pic18f45k22.h: 4535: struct {
[; ;pic18f45k22.h: 4536: unsigned :4;
[; ;pic18f45k22.h: 4537: unsigned SCKP2 :1;
[; ;pic18f45k22.h: 4538: };
[; ;pic18f45k22.h: 4539: struct {
[; ;pic18f45k22.h: 4540: unsigned :4;
[; ;pic18f45k22.h: 4541: unsigned TXCKP2 :1;
[; ;pic18f45k22.h: 4542: };
[; ;pic18f45k22.h: 4543: struct {
[; ;pic18f45k22.h: 4544: unsigned :1;
[; ;pic18f45k22.h: 4545: unsigned WUE2 :1;
[; ;pic18f45k22.h: 4546: };
[; ;pic18f45k22.h: 4547: } BAUD2CONbits_t;
[; ;pic18f45k22.h: 4548: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xF70;
[; ;pic18f45k22.h: 4642: extern volatile unsigned char RCSTA2 @ 0xF71;
"4644
[; ;pic18f45k22.h: 4644: asm("RCSTA2 equ 0F71h");
[; <" RCSTA2 equ 0F71h ;# ">
[; ;pic18f45k22.h: 4647: extern volatile unsigned char RC2STA @ 0xF71;
"4649
[; ;pic18f45k22.h: 4649: asm("RC2STA equ 0F71h");
[; <" RC2STA equ 0F71h ;# ">
[; ;pic18f45k22.h: 4652: typedef union {
[; ;pic18f45k22.h: 4653: struct {
[; ;pic18f45k22.h: 4654: unsigned RX9D :1;
[; ;pic18f45k22.h: 4655: unsigned OERR :1;
[; ;pic18f45k22.h: 4656: unsigned FERR :1;
[; ;pic18f45k22.h: 4657: unsigned ADDEN :1;
[; ;pic18f45k22.h: 4658: unsigned CREN :1;
[; ;pic18f45k22.h: 4659: unsigned SREN :1;
[; ;pic18f45k22.h: 4660: unsigned RX9 :1;
[; ;pic18f45k22.h: 4661: unsigned SPEN :1;
[; ;pic18f45k22.h: 4662: };
[; ;pic18f45k22.h: 4663: struct {
[; ;pic18f45k22.h: 4664: unsigned :3;
[; ;pic18f45k22.h: 4665: unsigned ADEN :1;
[; ;pic18f45k22.h: 4666: };
[; ;pic18f45k22.h: 4667: struct {
[; ;pic18f45k22.h: 4668: unsigned RX9D2 :1;
[; ;pic18f45k22.h: 4669: unsigned OERR2 :1;
[; ;pic18f45k22.h: 4670: unsigned FERR2 :1;
[; ;pic18f45k22.h: 4671: unsigned ADDEN2 :1;
[; ;pic18f45k22.h: 4672: unsigned CREN2 :1;
[; ;pic18f45k22.h: 4673: unsigned SREN2 :1;
[; ;pic18f45k22.h: 4674: unsigned RX92 :1;
[; ;pic18f45k22.h: 4675: unsigned SPEN2 :1;
[; ;pic18f45k22.h: 4676: };
[; ;pic18f45k22.h: 4677: struct {
[; ;pic18f45k22.h: 4678: unsigned :6;
[; ;pic18f45k22.h: 4679: unsigned RC8_92 :1;
[; ;pic18f45k22.h: 4680: };
[; ;pic18f45k22.h: 4681: struct {
[; ;pic18f45k22.h: 4682: unsigned :6;
[; ;pic18f45k22.h: 4683: unsigned RC92 :1;
[; ;pic18f45k22.h: 4684: };
[; ;pic18f45k22.h: 4685: struct {
[; ;pic18f45k22.h: 4686: unsigned RCD82 :1;
[; ;pic18f45k22.h: 4687: };
[; ;pic18f45k22.h: 4688: } RCSTA2bits_t;
[; ;pic18f45k22.h: 4689: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF71;
[; ;pic18f45k22.h: 4792: typedef union {
[; ;pic18f45k22.h: 4793: struct {
[; ;pic18f45k22.h: 4794: unsigned RX9D :1;
[; ;pic18f45k22.h: 4795: unsigned OERR :1;
[; ;pic18f45k22.h: 4796: unsigned FERR :1;
[; ;pic18f45k22.h: 4797: unsigned ADDEN :1;
[; ;pic18f45k22.h: 4798: unsigned CREN :1;
[; ;pic18f45k22.h: 4799: unsigned SREN :1;
[; ;pic18f45k22.h: 4800: unsigned RX9 :1;
[; ;pic18f45k22.h: 4801: unsigned SPEN :1;
[; ;pic18f45k22.h: 4802: };
[; ;pic18f45k22.h: 4803: struct {
[; ;pic18f45k22.h: 4804: unsigned :3;
[; ;pic18f45k22.h: 4805: unsigned ADEN :1;
[; ;pic18f45k22.h: 4806: };
[; ;pic18f45k22.h: 4807: struct {
[; ;pic18f45k22.h: 4808: unsigned RX9D2 :1;
[; ;pic18f45k22.h: 4809: unsigned OERR2 :1;
[; ;pic18f45k22.h: 4810: unsigned FERR2 :1;
[; ;pic18f45k22.h: 4811: unsigned ADDEN2 :1;
[; ;pic18f45k22.h: 4812: unsigned CREN2 :1;
[; ;pic18f45k22.h: 4813: unsigned SREN2 :1;
[; ;pic18f45k22.h: 4814: unsigned RX92 :1;
[; ;pic18f45k22.h: 4815: unsigned SPEN2 :1;
[; ;pic18f45k22.h: 4816: };
[; ;pic18f45k22.h: 4817: struct {
[; ;pic18f45k22.h: 4818: unsigned :6;
[; ;pic18f45k22.h: 4819: unsigned RC8_92 :1;
[; ;pic18f45k22.h: 4820: };
[; ;pic18f45k22.h: 4821: struct {
[; ;pic18f45k22.h: 4822: unsigned :6;
[; ;pic18f45k22.h: 4823: unsigned RC92 :1;
[; ;pic18f45k22.h: 4824: };
[; ;pic18f45k22.h: 4825: struct {
[; ;pic18f45k22.h: 4826: unsigned RCD82 :1;
[; ;pic18f45k22.h: 4827: };
[; ;pic18f45k22.h: 4828: } RC2STAbits_t;
[; ;pic18f45k22.h: 4829: extern volatile RC2STAbits_t RC2STAbits @ 0xF71;
[; ;pic18f45k22.h: 4933: extern volatile unsigned char TXSTA2 @ 0xF72;
"4935
[; ;pic18f45k22.h: 4935: asm("TXSTA2 equ 0F72h");
[; <" TXSTA2 equ 0F72h ;# ">
[; ;pic18f45k22.h: 4938: extern volatile unsigned char TX2STA @ 0xF72;
"4940
[; ;pic18f45k22.h: 4940: asm("TX2STA equ 0F72h");
[; <" TX2STA equ 0F72h ;# ">
[; ;pic18f45k22.h: 4943: typedef union {
[; ;pic18f45k22.h: 4944: struct {
[; ;pic18f45k22.h: 4945: unsigned TX9D :1;
[; ;pic18f45k22.h: 4946: unsigned TRMT :1;
[; ;pic18f45k22.h: 4947: unsigned BRGH :1;
[; ;pic18f45k22.h: 4948: unsigned SENDB :1;
[; ;pic18f45k22.h: 4949: unsigned SYNC :1;
[; ;pic18f45k22.h: 4950: unsigned TXEN :1;
[; ;pic18f45k22.h: 4951: unsigned TX9 :1;
[; ;pic18f45k22.h: 4952: unsigned CSRC :1;
[; ;pic18f45k22.h: 4953: };
[; ;pic18f45k22.h: 4954: struct {
[; ;pic18f45k22.h: 4955: unsigned TX9D2 :1;
[; ;pic18f45k22.h: 4956: unsigned TRMT2 :1;
[; ;pic18f45k22.h: 4957: unsigned BRGH2 :1;
[; ;pic18f45k22.h: 4958: unsigned SENDB2 :1;
[; ;pic18f45k22.h: 4959: unsigned SYNC2 :1;
[; ;pic18f45k22.h: 4960: unsigned TXEN2 :1;
[; ;pic18f45k22.h: 4961: unsigned TX92 :1;
[; ;pic18f45k22.h: 4962: unsigned CSRC2 :1;
[; ;pic18f45k22.h: 4963: };
[; ;pic18f45k22.h: 4964: struct {
[; ;pic18f45k22.h: 4965: unsigned :6;
[; ;pic18f45k22.h: 4966: unsigned TX8_92 :1;
[; ;pic18f45k22.h: 4967: };
[; ;pic18f45k22.h: 4968: struct {
[; ;pic18f45k22.h: 4969: unsigned TXD82 :1;
[; ;pic18f45k22.h: 4970: };
[; ;pic18f45k22.h: 4971: } TXSTA2bits_t;
[; ;pic18f45k22.h: 4972: extern volatile TXSTA2bits_t TXSTA2bits @ 0xF72;
[; ;pic18f45k22.h: 5065: typedef union {
[; ;pic18f45k22.h: 5066: struct {
[; ;pic18f45k22.h: 5067: unsigned TX9D :1;
[; ;pic18f45k22.h: 5068: unsigned TRMT :1;
[; ;pic18f45k22.h: 5069: unsigned BRGH :1;
[; ;pic18f45k22.h: 5070: unsigned SENDB :1;
[; ;pic18f45k22.h: 5071: unsigned SYNC :1;
[; ;pic18f45k22.h: 5072: unsigned TXEN :1;
[; ;pic18f45k22.h: 5073: unsigned TX9 :1;
[; ;pic18f45k22.h: 5074: unsigned CSRC :1;
[; ;pic18f45k22.h: 5075: };
[; ;pic18f45k22.h: 5076: struct {
[; ;pic18f45k22.h: 5077: unsigned TX9D2 :1;
[; ;pic18f45k22.h: 5078: unsigned TRMT2 :1;
[; ;pic18f45k22.h: 5079: unsigned BRGH2 :1;
[; ;pic18f45k22.h: 5080: unsigned SENDB2 :1;
[; ;pic18f45k22.h: 5081: unsigned SYNC2 :1;
[; ;pic18f45k22.h: 5082: unsigned TXEN2 :1;
[; ;pic18f45k22.h: 5083: unsigned TX92 :1;
[; ;pic18f45k22.h: 5084: unsigned CSRC2 :1;
[; ;pic18f45k22.h: 5085: };
[; ;pic18f45k22.h: 5086: struct {
[; ;pic18f45k22.h: 5087: unsigned :6;
[; ;pic18f45k22.h: 5088: unsigned TX8_92 :1;
[; ;pic18f45k22.h: 5089: };
[; ;pic18f45k22.h: 5090: struct {
[; ;pic18f45k22.h: 5091: unsigned TXD82 :1;
[; ;pic18f45k22.h: 5092: };
[; ;pic18f45k22.h: 5093: } TX2STAbits_t;
[; ;pic18f45k22.h: 5094: extern volatile TX2STAbits_t TX2STAbits @ 0xF72;
[; ;pic18f45k22.h: 5188: extern volatile unsigned char TXREG2 @ 0xF73;
"5190
[; ;pic18f45k22.h: 5190: asm("TXREG2 equ 0F73h");
[; <" TXREG2 equ 0F73h ;# ">
[; ;pic18f45k22.h: 5193: extern volatile unsigned char TX2REG @ 0xF73;
"5195
[; ;pic18f45k22.h: 5195: asm("TX2REG equ 0F73h");
[; <" TX2REG equ 0F73h ;# ">
[; ;pic18f45k22.h: 5198: typedef union {
[; ;pic18f45k22.h: 5199: struct {
[; ;pic18f45k22.h: 5200: unsigned TX2REG :8;
[; ;pic18f45k22.h: 5201: };
[; ;pic18f45k22.h: 5202: } TXREG2bits_t;
[; ;pic18f45k22.h: 5203: extern volatile TXREG2bits_t TXREG2bits @ 0xF73;
[; ;pic18f45k22.h: 5211: typedef union {
[; ;pic18f45k22.h: 5212: struct {
[; ;pic18f45k22.h: 5213: unsigned TX2REG :8;
[; ;pic18f45k22.h: 5214: };
[; ;pic18f45k22.h: 5215: } TX2REGbits_t;
[; ;pic18f45k22.h: 5216: extern volatile TX2REGbits_t TX2REGbits @ 0xF73;
[; ;pic18f45k22.h: 5225: extern volatile unsigned char RCREG2 @ 0xF74;
"5227
[; ;pic18f45k22.h: 5227: asm("RCREG2 equ 0F74h");
[; <" RCREG2 equ 0F74h ;# ">
[; ;pic18f45k22.h: 5230: extern volatile unsigned char RC2REG @ 0xF74;
"5232
[; ;pic18f45k22.h: 5232: asm("RC2REG equ 0F74h");
[; <" RC2REG equ 0F74h ;# ">
[; ;pic18f45k22.h: 5235: typedef union {
[; ;pic18f45k22.h: 5236: struct {
[; ;pic18f45k22.h: 5237: unsigned RC2REG :8;
[; ;pic18f45k22.h: 5238: };
[; ;pic18f45k22.h: 5239: } RCREG2bits_t;
[; ;pic18f45k22.h: 5240: extern volatile RCREG2bits_t RCREG2bits @ 0xF74;
[; ;pic18f45k22.h: 5248: typedef union {
[; ;pic18f45k22.h: 5249: struct {
[; ;pic18f45k22.h: 5250: unsigned RC2REG :8;
[; ;pic18f45k22.h: 5251: };
[; ;pic18f45k22.h: 5252: } RC2REGbits_t;
[; ;pic18f45k22.h: 5253: extern volatile RC2REGbits_t RC2REGbits @ 0xF74;
[; ;pic18f45k22.h: 5262: extern volatile unsigned char SPBRG2 @ 0xF75;
"5264
[; ;pic18f45k22.h: 5264: asm("SPBRG2 equ 0F75h");
[; <" SPBRG2 equ 0F75h ;# ">
[; ;pic18f45k22.h: 5267: extern volatile unsigned char SP2BRG @ 0xF75;
"5269
[; ;pic18f45k22.h: 5269: asm("SP2BRG equ 0F75h");
[; <" SP2BRG equ 0F75h ;# ">
[; ;pic18f45k22.h: 5272: typedef union {
[; ;pic18f45k22.h: 5273: struct {
[; ;pic18f45k22.h: 5274: unsigned SP2BRG :8;
[; ;pic18f45k22.h: 5275: };
[; ;pic18f45k22.h: 5276: } SPBRG2bits_t;
[; ;pic18f45k22.h: 5277: extern volatile SPBRG2bits_t SPBRG2bits @ 0xF75;
[; ;pic18f45k22.h: 5285: typedef union {
[; ;pic18f45k22.h: 5286: struct {
[; ;pic18f45k22.h: 5287: unsigned SP2BRG :8;
[; ;pic18f45k22.h: 5288: };
[; ;pic18f45k22.h: 5289: } SP2BRGbits_t;
[; ;pic18f45k22.h: 5290: extern volatile SP2BRGbits_t SP2BRGbits @ 0xF75;
[; ;pic18f45k22.h: 5299: extern volatile unsigned char SPBRGH2 @ 0xF76;
"5301
[; ;pic18f45k22.h: 5301: asm("SPBRGH2 equ 0F76h");
[; <" SPBRGH2 equ 0F76h ;# ">
[; ;pic18f45k22.h: 5304: extern volatile unsigned char SP2BRGH @ 0xF76;
"5306
[; ;pic18f45k22.h: 5306: asm("SP2BRGH equ 0F76h");
[; <" SP2BRGH equ 0F76h ;# ">
[; ;pic18f45k22.h: 5309: typedef union {
[; ;pic18f45k22.h: 5310: struct {
[; ;pic18f45k22.h: 5311: unsigned SP2BRGH :8;
[; ;pic18f45k22.h: 5312: };
[; ;pic18f45k22.h: 5313: } SPBRGH2bits_t;
[; ;pic18f45k22.h: 5314: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF76;
[; ;pic18f45k22.h: 5322: typedef union {
[; ;pic18f45k22.h: 5323: struct {
[; ;pic18f45k22.h: 5324: unsigned SP2BRGH :8;
[; ;pic18f45k22.h: 5325: };
[; ;pic18f45k22.h: 5326: } SP2BRGHbits_t;
[; ;pic18f45k22.h: 5327: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xF76;
[; ;pic18f45k22.h: 5336: extern volatile unsigned char CM2CON1 @ 0xF77;
"5338
[; ;pic18f45k22.h: 5338: asm("CM2CON1 equ 0F77h");
[; <" CM2CON1 equ 0F77h ;# ">
[; ;pic18f45k22.h: 5341: extern volatile unsigned char CM12CON @ 0xF77;
"5343
[; ;pic18f45k22.h: 5343: asm("CM12CON equ 0F77h");
[; <" CM12CON equ 0F77h ;# ">
[; ;pic18f45k22.h: 5346: typedef union {
[; ;pic18f45k22.h: 5347: struct {
[; ;pic18f45k22.h: 5348: unsigned C2SYNC :1;
[; ;pic18f45k22.h: 5349: unsigned C1SYNC :1;
[; ;pic18f45k22.h: 5350: unsigned C2HYS :1;
[; ;pic18f45k22.h: 5351: unsigned C1HYS :1;
[; ;pic18f45k22.h: 5352: unsigned C2RSEL :1;
[; ;pic18f45k22.h: 5353: unsigned C1RSEL :1;
[; ;pic18f45k22.h: 5354: unsigned MC2OUT :1;
[; ;pic18f45k22.h: 5355: unsigned MC1OUT :1;
[; ;pic18f45k22.h: 5356: };
[; ;pic18f45k22.h: 5357: } CM2CON1bits_t;
[; ;pic18f45k22.h: 5358: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF77;
[; ;pic18f45k22.h: 5401: typedef union {
[; ;pic18f45k22.h: 5402: struct {
[; ;pic18f45k22.h: 5403: unsigned C2SYNC :1;
[; ;pic18f45k22.h: 5404: unsigned C1SYNC :1;
[; ;pic18f45k22.h: 5405: unsigned C2HYS :1;
[; ;pic18f45k22.h: 5406: unsigned C1HYS :1;
[; ;pic18f45k22.h: 5407: unsigned C2RSEL :1;
[; ;pic18f45k22.h: 5408: unsigned C1RSEL :1;
[; ;pic18f45k22.h: 5409: unsigned MC2OUT :1;
[; ;pic18f45k22.h: 5410: unsigned MC1OUT :1;
[; ;pic18f45k22.h: 5411: };
[; ;pic18f45k22.h: 5412: } CM12CONbits_t;
[; ;pic18f45k22.h: 5413: extern volatile CM12CONbits_t CM12CONbits @ 0xF77;
[; ;pic18f45k22.h: 5457: extern volatile unsigned char CM2CON0 @ 0xF78;
"5459
[; ;pic18f45k22.h: 5459: asm("CM2CON0 equ 0F78h");
[; <" CM2CON0 equ 0F78h ;# ">
[; ;pic18f45k22.h: 5462: extern volatile unsigned char CM2CON @ 0xF78;
"5464
[; ;pic18f45k22.h: 5464: asm("CM2CON equ 0F78h");
[; <" CM2CON equ 0F78h ;# ">
[; ;pic18f45k22.h: 5467: typedef union {
[; ;pic18f45k22.h: 5468: struct {
[; ;pic18f45k22.h: 5469: unsigned C2CH :2;
[; ;pic18f45k22.h: 5470: unsigned C2R :1;
[; ;pic18f45k22.h: 5471: unsigned C2SP :1;
[; ;pic18f45k22.h: 5472: unsigned C2POL :1;
[; ;pic18f45k22.h: 5473: unsigned C2OE :1;
[; ;pic18f45k22.h: 5474: unsigned C2OUT :1;
[; ;pic18f45k22.h: 5475: unsigned C2ON :1;
[; ;pic18f45k22.h: 5476: };
[; ;pic18f45k22.h: 5477: struct {
[; ;pic18f45k22.h: 5478: unsigned C2CH0 :1;
[; ;pic18f45k22.h: 5479: unsigned C2CH1 :1;
[; ;pic18f45k22.h: 5480: };
[; ;pic18f45k22.h: 5481: struct {
[; ;pic18f45k22.h: 5482: unsigned CCH02 :1;
[; ;pic18f45k22.h: 5483: };
[; ;pic18f45k22.h: 5484: struct {
[; ;pic18f45k22.h: 5485: unsigned :1;
[; ;pic18f45k22.h: 5486: unsigned CCH12 :1;
[; ;pic18f45k22.h: 5487: };
[; ;pic18f45k22.h: 5488: struct {
[; ;pic18f45k22.h: 5489: unsigned :6;
[; ;pic18f45k22.h: 5490: unsigned COE2 :1;
[; ;pic18f45k22.h: 5491: };
[; ;pic18f45k22.h: 5492: struct {
[; ;pic18f45k22.h: 5493: unsigned :7;
[; ;pic18f45k22.h: 5494: unsigned CON2 :1;
[; ;pic18f45k22.h: 5495: };
[; ;pic18f45k22.h: 5496: struct {
[; ;pic18f45k22.h: 5497: unsigned :5;
[; ;pic18f45k22.h: 5498: unsigned CPOL2 :1;
[; ;pic18f45k22.h: 5499: };
[; ;pic18f45k22.h: 5500: struct {
[; ;pic18f45k22.h: 5501: unsigned :2;
[; ;pic18f45k22.h: 5502: unsigned CREF2 :1;
[; ;pic18f45k22.h: 5503: };
[; ;pic18f45k22.h: 5504: struct {
[; ;pic18f45k22.h: 5505: unsigned :3;
[; ;pic18f45k22.h: 5506: unsigned EVPOL02 :1;
[; ;pic18f45k22.h: 5507: };
[; ;pic18f45k22.h: 5508: struct {
[; ;pic18f45k22.h: 5509: unsigned :4;
[; ;pic18f45k22.h: 5510: unsigned EVPOL12 :1;
[; ;pic18f45k22.h: 5511: };
[; ;pic18f45k22.h: 5512: } CM2CON0bits_t;
[; ;pic18f45k22.h: 5513: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF78;
[; ;pic18f45k22.h: 5601: typedef union {
[; ;pic18f45k22.h: 5602: struct {
[; ;pic18f45k22.h: 5603: unsigned C2CH :2;
[; ;pic18f45k22.h: 5604: unsigned C2R :1;
[; ;pic18f45k22.h: 5605: unsigned C2SP :1;
[; ;pic18f45k22.h: 5606: unsigned C2POL :1;
[; ;pic18f45k22.h: 5607: unsigned C2OE :1;
[; ;pic18f45k22.h: 5608: unsigned C2OUT :1;
[; ;pic18f45k22.h: 5609: unsigned C2ON :1;
[; ;pic18f45k22.h: 5610: };
[; ;pic18f45k22.h: 5611: struct {
[; ;pic18f45k22.h: 5612: unsigned C2CH0 :1;
[; ;pic18f45k22.h: 5613: unsigned C2CH1 :1;
[; ;pic18f45k22.h: 5614: };
[; ;pic18f45k22.h: 5615: struct {
[; ;pic18f45k22.h: 5616: unsigned CCH02 :1;
[; ;pic18f45k22.h: 5617: };
[; ;pic18f45k22.h: 5618: struct {
[; ;pic18f45k22.h: 5619: unsigned :1;
[; ;pic18f45k22.h: 5620: unsigned CCH12 :1;
[; ;pic18f45k22.h: 5621: };
[; ;pic18f45k22.h: 5622: struct {
[; ;pic18f45k22.h: 5623: unsigned :6;
[; ;pic18f45k22.h: 5624: unsigned COE2 :1;
[; ;pic18f45k22.h: 5625: };
[; ;pic18f45k22.h: 5626: struct {
[; ;pic18f45k22.h: 5627: unsigned :7;
[; ;pic18f45k22.h: 5628: unsigned CON2 :1;
[; ;pic18f45k22.h: 5629: };
[; ;pic18f45k22.h: 5630: struct {
[; ;pic18f45k22.h: 5631: unsigned :5;
[; ;pic18f45k22.h: 5632: unsigned CPOL2 :1;
[; ;pic18f45k22.h: 5633: };
[; ;pic18f45k22.h: 5634: struct {
[; ;pic18f45k22.h: 5635: unsigned :2;
[; ;pic18f45k22.h: 5636: unsigned CREF2 :1;
[; ;pic18f45k22.h: 5637: };
[; ;pic18f45k22.h: 5638: struct {
[; ;pic18f45k22.h: 5639: unsigned :3;
[; ;pic18f45k22.h: 5640: unsigned EVPOL02 :1;
[; ;pic18f45k22.h: 5641: };
[; ;pic18f45k22.h: 5642: struct {
[; ;pic18f45k22.h: 5643: unsigned :4;
[; ;pic18f45k22.h: 5644: unsigned EVPOL12 :1;
[; ;pic18f45k22.h: 5645: };
[; ;pic18f45k22.h: 5646: } CM2CONbits_t;
[; ;pic18f45k22.h: 5647: extern volatile CM2CONbits_t CM2CONbits @ 0xF78;
[; ;pic18f45k22.h: 5736: extern volatile unsigned char CM1CON0 @ 0xF79;
"5738
[; ;pic18f45k22.h: 5738: asm("CM1CON0 equ 0F79h");
[; <" CM1CON0 equ 0F79h ;# ">
[; ;pic18f45k22.h: 5741: extern volatile unsigned char CM1CON @ 0xF79;
"5743
[; ;pic18f45k22.h: 5743: asm("CM1CON equ 0F79h");
[; <" CM1CON equ 0F79h ;# ">
[; ;pic18f45k22.h: 5746: typedef union {
[; ;pic18f45k22.h: 5747: struct {
[; ;pic18f45k22.h: 5748: unsigned C1CH :2;
[; ;pic18f45k22.h: 5749: unsigned C1R :1;
[; ;pic18f45k22.h: 5750: unsigned C1SP :1;
[; ;pic18f45k22.h: 5751: unsigned C1POL :1;
[; ;pic18f45k22.h: 5752: unsigned C1OE :1;
[; ;pic18f45k22.h: 5753: unsigned C1OUT :1;
[; ;pic18f45k22.h: 5754: unsigned C1ON :1;
[; ;pic18f45k22.h: 5755: };
[; ;pic18f45k22.h: 5756: struct {
[; ;pic18f45k22.h: 5757: unsigned C1CH0 :1;
[; ;pic18f45k22.h: 5758: unsigned C1CH1 :1;
[; ;pic18f45k22.h: 5759: };
[; ;pic18f45k22.h: 5760: struct {
[; ;pic18f45k22.h: 5761: unsigned CCH0 :1;
[; ;pic18f45k22.h: 5762: };
[; ;pic18f45k22.h: 5763: struct {
[; ;pic18f45k22.h: 5764: unsigned CCH01 :1;
[; ;pic18f45k22.h: 5765: };
[; ;pic18f45k22.h: 5766: struct {
[; ;pic18f45k22.h: 5767: unsigned :1;
[; ;pic18f45k22.h: 5768: unsigned CCH1 :1;
[; ;pic18f45k22.h: 5769: };
[; ;pic18f45k22.h: 5770: struct {
[; ;pic18f45k22.h: 5771: unsigned :1;
[; ;pic18f45k22.h: 5772: unsigned CCH11 :1;
[; ;pic18f45k22.h: 5773: };
[; ;pic18f45k22.h: 5774: struct {
[; ;pic18f45k22.h: 5775: unsigned :6;
[; ;pic18f45k22.h: 5776: unsigned COE :1;
[; ;pic18f45k22.h: 5777: };
[; ;pic18f45k22.h: 5778: struct {
[; ;pic18f45k22.h: 5779: unsigned :6;
[; ;pic18f45k22.h: 5780: unsigned COE1 :1;
[; ;pic18f45k22.h: 5781: };
[; ;pic18f45k22.h: 5782: struct {
[; ;pic18f45k22.h: 5783: unsigned :7;
[; ;pic18f45k22.h: 5784: unsigned CON :1;
[; ;pic18f45k22.h: 5785: };
[; ;pic18f45k22.h: 5786: struct {
[; ;pic18f45k22.h: 5787: unsigned :7;
[; ;pic18f45k22.h: 5788: unsigned CON1 :1;
[; ;pic18f45k22.h: 5789: };
[; ;pic18f45k22.h: 5790: struct {
[; ;pic18f45k22.h: 5791: unsigned :5;
[; ;pic18f45k22.h: 5792: unsigned CPOL :1;
[; ;pic18f45k22.h: 5793: };
[; ;pic18f45k22.h: 5794: struct {
[; ;pic18f45k22.h: 5795: unsigned :5;
[; ;pic18f45k22.h: 5796: unsigned CPOL1 :1;
[; ;pic18f45k22.h: 5797: };
[; ;pic18f45k22.h: 5798: struct {
[; ;pic18f45k22.h: 5799: unsigned :2;
[; ;pic18f45k22.h: 5800: unsigned CREF :1;
[; ;pic18f45k22.h: 5801: };
[; ;pic18f45k22.h: 5802: struct {
[; ;pic18f45k22.h: 5803: unsigned :2;
[; ;pic18f45k22.h: 5804: unsigned CREF1 :1;
[; ;pic18f45k22.h: 5805: };
[; ;pic18f45k22.h: 5806: struct {
[; ;pic18f45k22.h: 5807: unsigned :3;
[; ;pic18f45k22.h: 5808: unsigned EVPOL0 :1;
[; ;pic18f45k22.h: 5809: };
[; ;pic18f45k22.h: 5810: struct {
[; ;pic18f45k22.h: 5811: unsigned :3;
[; ;pic18f45k22.h: 5812: unsigned EVPOL01 :1;
[; ;pic18f45k22.h: 5813: };
[; ;pic18f45k22.h: 5814: struct {
[; ;pic18f45k22.h: 5815: unsigned :4;
[; ;pic18f45k22.h: 5816: unsigned EVPOL1 :1;
[; ;pic18f45k22.h: 5817: };
[; ;pic18f45k22.h: 5818: struct {
[; ;pic18f45k22.h: 5819: unsigned :4;
[; ;pic18f45k22.h: 5820: unsigned EVPOL11 :1;
[; ;pic18f45k22.h: 5821: };
[; ;pic18f45k22.h: 5822: } CM1CON0bits_t;
[; ;pic18f45k22.h: 5823: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF79;
[; ;pic18f45k22.h: 5951: typedef union {
[; ;pic18f45k22.h: 5952: struct {
[; ;pic18f45k22.h: 5953: unsigned C1CH :2;
[; ;pic18f45k22.h: 5954: unsigned C1R :1;
[; ;pic18f45k22.h: 5955: unsigned C1SP :1;
[; ;pic18f45k22.h: 5956: unsigned C1POL :1;
[; ;pic18f45k22.h: 5957: unsigned C1OE :1;
[; ;pic18f45k22.h: 5958: unsigned C1OUT :1;
[; ;pic18f45k22.h: 5959: unsigned C1ON :1;
[; ;pic18f45k22.h: 5960: };
[; ;pic18f45k22.h: 5961: struct {
[; ;pic18f45k22.h: 5962: unsigned C1CH0 :1;
[; ;pic18f45k22.h: 5963: unsigned C1CH1 :1;
[; ;pic18f45k22.h: 5964: };
[; ;pic18f45k22.h: 5965: struct {
[; ;pic18f45k22.h: 5966: unsigned CCH0 :1;
[; ;pic18f45k22.h: 5967: };
[; ;pic18f45k22.h: 5968: struct {
[; ;pic18f45k22.h: 5969: unsigned CCH01 :1;
[; ;pic18f45k22.h: 5970: };
[; ;pic18f45k22.h: 5971: struct {
[; ;pic18f45k22.h: 5972: unsigned :1;
[; ;pic18f45k22.h: 5973: unsigned CCH1 :1;
[; ;pic18f45k22.h: 5974: };
[; ;pic18f45k22.h: 5975: struct {
[; ;pic18f45k22.h: 5976: unsigned :1;
[; ;pic18f45k22.h: 5977: unsigned CCH11 :1;
[; ;pic18f45k22.h: 5978: };
[; ;pic18f45k22.h: 5979: struct {
[; ;pic18f45k22.h: 5980: unsigned :6;
[; ;pic18f45k22.h: 5981: unsigned COE :1;
[; ;pic18f45k22.h: 5982: };
[; ;pic18f45k22.h: 5983: struct {
[; ;pic18f45k22.h: 5984: unsigned :6;
[; ;pic18f45k22.h: 5985: unsigned COE1 :1;
[; ;pic18f45k22.h: 5986: };
[; ;pic18f45k22.h: 5987: struct {
[; ;pic18f45k22.h: 5988: unsigned :7;
[; ;pic18f45k22.h: 5989: unsigned CON :1;
[; ;pic18f45k22.h: 5990: };
[; ;pic18f45k22.h: 5991: struct {
[; ;pic18f45k22.h: 5992: unsigned :7;
[; ;pic18f45k22.h: 5993: unsigned CON1 :1;
[; ;pic18f45k22.h: 5994: };
[; ;pic18f45k22.h: 5995: struct {
[; ;pic18f45k22.h: 5996: unsigned :5;
[; ;pic18f45k22.h: 5997: unsigned CPOL :1;
[; ;pic18f45k22.h: 5998: };
[; ;pic18f45k22.h: 5999: struct {
[; ;pic18f45k22.h: 6000: unsigned :5;
[; ;pic18f45k22.h: 6001: unsigned CPOL1 :1;
[; ;pic18f45k22.h: 6002: };
[; ;pic18f45k22.h: 6003: struct {
[; ;pic18f45k22.h: 6004: unsigned :2;
[; ;pic18f45k22.h: 6005: unsigned CREF :1;
[; ;pic18f45k22.h: 6006: };
[; ;pic18f45k22.h: 6007: struct {
[; ;pic18f45k22.h: 6008: unsigned :2;
[; ;pic18f45k22.h: 6009: unsigned CREF1 :1;
[; ;pic18f45k22.h: 6010: };
[; ;pic18f45k22.h: 6011: struct {
[; ;pic18f45k22.h: 6012: unsigned :3;
[; ;pic18f45k22.h: 6013: unsigned EVPOL0 :1;
[; ;pic18f45k22.h: 6014: };
[; ;pic18f45k22.h: 6015: struct {
[; ;pic18f45k22.h: 6016: unsigned :3;
[; ;pic18f45k22.h: 6017: unsigned EVPOL01 :1;
[; ;pic18f45k22.h: 6018: };
[; ;pic18f45k22.h: 6019: struct {
[; ;pic18f45k22.h: 6020: unsigned :4;
[; ;pic18f45k22.h: 6021: unsigned EVPOL1 :1;
[; ;pic18f45k22.h: 6022: };
[; ;pic18f45k22.h: 6023: struct {
[; ;pic18f45k22.h: 6024: unsigned :4;
[; ;pic18f45k22.h: 6025: unsigned EVPOL11 :1;
[; ;pic18f45k22.h: 6026: };
[; ;pic18f45k22.h: 6027: } CM1CONbits_t;
[; ;pic18f45k22.h: 6028: extern volatile CM1CONbits_t CM1CONbits @ 0xF79;
[; ;pic18f45k22.h: 6157: extern volatile unsigned char PIE4 @ 0xF7A;
"6159
[; ;pic18f45k22.h: 6159: asm("PIE4 equ 0F7Ah");
[; <" PIE4 equ 0F7Ah ;# ">
[; ;pic18f45k22.h: 6162: typedef union {
[; ;pic18f45k22.h: 6163: struct {
[; ;pic18f45k22.h: 6164: unsigned CCP3IE :1;
[; ;pic18f45k22.h: 6165: unsigned CCP4IE :1;
[; ;pic18f45k22.h: 6166: unsigned CCP5IE :1;
[; ;pic18f45k22.h: 6167: };
[; ;pic18f45k22.h: 6168: } PIE4bits_t;
[; ;pic18f45k22.h: 6169: extern volatile PIE4bits_t PIE4bits @ 0xF7A;
[; ;pic18f45k22.h: 6188: extern volatile unsigned char PIR4 @ 0xF7B;
"6190
[; ;pic18f45k22.h: 6190: asm("PIR4 equ 0F7Bh");
[; <" PIR4 equ 0F7Bh ;# ">
[; ;pic18f45k22.h: 6193: typedef union {
[; ;pic18f45k22.h: 6194: struct {
[; ;pic18f45k22.h: 6195: unsigned CCP3IF :1;
[; ;pic18f45k22.h: 6196: unsigned CCP4IF :1;
[; ;pic18f45k22.h: 6197: unsigned CCP5IF :1;
[; ;pic18f45k22.h: 6198: };
[; ;pic18f45k22.h: 6199: } PIR4bits_t;
[; ;pic18f45k22.h: 6200: extern volatile PIR4bits_t PIR4bits @ 0xF7B;
[; ;pic18f45k22.h: 6219: extern volatile unsigned char IPR4 @ 0xF7C;
"6221
[; ;pic18f45k22.h: 6221: asm("IPR4 equ 0F7Ch");
[; <" IPR4 equ 0F7Ch ;# ">
[; ;pic18f45k22.h: 6224: typedef union {
[; ;pic18f45k22.h: 6225: struct {
[; ;pic18f45k22.h: 6226: unsigned CCP3IP :1;
[; ;pic18f45k22.h: 6227: unsigned CCP4IP :1;
[; ;pic18f45k22.h: 6228: unsigned CCP5IP :1;
[; ;pic18f45k22.h: 6229: };
[; ;pic18f45k22.h: 6230: struct {
[; ;pic18f45k22.h: 6231: unsigned CCIP3IP :1;
[; ;pic18f45k22.h: 6232: };
[; ;pic18f45k22.h: 6233: } IPR4bits_t;
[; ;pic18f45k22.h: 6234: extern volatile IPR4bits_t IPR4bits @ 0xF7C;
[; ;pic18f45k22.h: 6258: extern volatile unsigned char PIE5 @ 0xF7D;
"6260
[; ;pic18f45k22.h: 6260: asm("PIE5 equ 0F7Dh");
[; <" PIE5 equ 0F7Dh ;# ">
[; ;pic18f45k22.h: 6263: typedef union {
[; ;pic18f45k22.h: 6264: struct {
[; ;pic18f45k22.h: 6265: unsigned TMR4IE :1;
[; ;pic18f45k22.h: 6266: unsigned TMR5IE :1;
[; ;pic18f45k22.h: 6267: unsigned TMR6IE :1;
[; ;pic18f45k22.h: 6268: };
[; ;pic18f45k22.h: 6269: } PIE5bits_t;
[; ;pic18f45k22.h: 6270: extern volatile PIE5bits_t PIE5bits @ 0xF7D;
[; ;pic18f45k22.h: 6289: extern volatile unsigned char PIR5 @ 0xF7E;
"6291
[; ;pic18f45k22.h: 6291: asm("PIR5 equ 0F7Eh");
[; <" PIR5 equ 0F7Eh ;# ">
[; ;pic18f45k22.h: 6294: typedef union {
[; ;pic18f45k22.h: 6295: struct {
[; ;pic18f45k22.h: 6296: unsigned TMR4IF :1;
[; ;pic18f45k22.h: 6297: unsigned TMR5IF :1;
[; ;pic18f45k22.h: 6298: unsigned TMR6IF :1;
[; ;pic18f45k22.h: 6299: };
[; ;pic18f45k22.h: 6300: } PIR5bits_t;
[; ;pic18f45k22.h: 6301: extern volatile PIR5bits_t PIR5bits @ 0xF7E;
[; ;pic18f45k22.h: 6320: extern volatile unsigned char IPR5 @ 0xF7F;
"6322
[; ;pic18f45k22.h: 6322: asm("IPR5 equ 0F7Fh");
[; <" IPR5 equ 0F7Fh ;# ">
[; ;pic18f45k22.h: 6325: typedef union {
[; ;pic18f45k22.h: 6326: struct {
[; ;pic18f45k22.h: 6327: unsigned TMR4IP :1;
[; ;pic18f45k22.h: 6328: unsigned TMR5IP :1;
[; ;pic18f45k22.h: 6329: unsigned TMR6IP :1;
[; ;pic18f45k22.h: 6330: };
[; ;pic18f45k22.h: 6331: struct {
[; ;pic18f45k22.h: 6332: unsigned CCH05 :1;
[; ;pic18f45k22.h: 6333: };
[; ;pic18f45k22.h: 6334: struct {
[; ;pic18f45k22.h: 6335: unsigned :1;
[; ;pic18f45k22.h: 6336: unsigned CCH15 :1;
[; ;pic18f45k22.h: 6337: };
[; ;pic18f45k22.h: 6338: } IPR5bits_t;
[; ;pic18f45k22.h: 6339: extern volatile IPR5bits_t IPR5bits @ 0xF7F;
[; ;pic18f45k22.h: 6368: extern volatile unsigned char PORTA @ 0xF80;
"6370
[; ;pic18f45k22.h: 6370: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f45k22.h: 6373: typedef union {
[; ;pic18f45k22.h: 6374: struct {
[; ;pic18f45k22.h: 6375: unsigned RA0 :1;
[; ;pic18f45k22.h: 6376: unsigned RA1 :1;
[; ;pic18f45k22.h: 6377: unsigned RA2 :1;
[; ;pic18f45k22.h: 6378: unsigned RA3 :1;
[; ;pic18f45k22.h: 6379: unsigned RA4 :1;
[; ;pic18f45k22.h: 6380: unsigned RA5 :1;
[; ;pic18f45k22.h: 6381: unsigned RA6 :1;
[; ;pic18f45k22.h: 6382: unsigned RA7 :1;
[; ;pic18f45k22.h: 6383: };
[; ;pic18f45k22.h: 6384: struct {
[; ;pic18f45k22.h: 6385: unsigned AN0 :1;
[; ;pic18f45k22.h: 6386: unsigned AN1 :1;
[; ;pic18f45k22.h: 6387: unsigned AN2 :1;
[; ;pic18f45k22.h: 6388: unsigned AN3 :1;
[; ;pic18f45k22.h: 6389: unsigned :1;
[; ;pic18f45k22.h: 6390: unsigned AN4 :1;
[; ;pic18f45k22.h: 6391: };
[; ;pic18f45k22.h: 6392: struct {
[; ;pic18f45k22.h: 6393: unsigned C12IN0M :1;
[; ;pic18f45k22.h: 6394: unsigned C12IN1M :1;
[; ;pic18f45k22.h: 6395: unsigned C2INP :1;
[; ;pic18f45k22.h: 6396: unsigned C1INP :1;
[; ;pic18f45k22.h: 6397: unsigned C1OUT :1;
[; ;pic18f45k22.h: 6398: unsigned C2OUT :1;
[; ;pic18f45k22.h: 6399: };
[; ;pic18f45k22.h: 6400: struct {
[; ;pic18f45k22.h: 6401: unsigned C12IN0N :1;
[; ;pic18f45k22.h: 6402: unsigned C12IN1N :1;
[; ;pic18f45k22.h: 6403: unsigned VREFM :1;
[; ;pic18f45k22.h: 6404: unsigned VREFP :1;
[; ;pic18f45k22.h: 6405: unsigned T0CKI :1;
[; ;pic18f45k22.h: 6406: unsigned SS :1;
[; ;pic18f45k22.h: 6407: };
[; ;pic18f45k22.h: 6408: struct {
[; ;pic18f45k22.h: 6409: unsigned :5;
[; ;pic18f45k22.h: 6410: unsigned NOT_SS :1;
[; ;pic18f45k22.h: 6411: };
[; ;pic18f45k22.h: 6412: struct {
[; ;pic18f45k22.h: 6413: unsigned :2;
[; ;pic18f45k22.h: 6414: unsigned VREFN :1;
[; ;pic18f45k22.h: 6415: unsigned :1;
[; ;pic18f45k22.h: 6416: unsigned SRQ :1;
[; ;pic18f45k22.h: 6417: unsigned nSS :1;
[; ;pic18f45k22.h: 6418: };
[; ;pic18f45k22.h: 6419: struct {
[; ;pic18f45k22.h: 6420: unsigned :2;
[; ;pic18f45k22.h: 6421: unsigned CVREF :1;
[; ;pic18f45k22.h: 6422: unsigned :2;
[; ;pic18f45k22.h: 6423: unsigned LVDIN :1;
[; ;pic18f45k22.h: 6424: };
[; ;pic18f45k22.h: 6425: struct {
[; ;pic18f45k22.h: 6426: unsigned :2;
[; ;pic18f45k22.h: 6427: unsigned DACOUT :1;
[; ;pic18f45k22.h: 6428: unsigned :2;
[; ;pic18f45k22.h: 6429: unsigned HLVDIN :1;
[; ;pic18f45k22.h: 6430: };
[; ;pic18f45k22.h: 6431: struct {
[; ;pic18f45k22.h: 6432: unsigned :5;
[; ;pic18f45k22.h: 6433: unsigned SS1 :1;
[; ;pic18f45k22.h: 6434: };
[; ;pic18f45k22.h: 6435: struct {
[; ;pic18f45k22.h: 6436: unsigned :5;
[; ;pic18f45k22.h: 6437: unsigned NOT_SS1 :1;
[; ;pic18f45k22.h: 6438: };
[; ;pic18f45k22.h: 6439: struct {
[; ;pic18f45k22.h: 6440: unsigned :5;
[; ;pic18f45k22.h: 6441: unsigned nSS1 :1;
[; ;pic18f45k22.h: 6442: };
[; ;pic18f45k22.h: 6443: struct {
[; ;pic18f45k22.h: 6444: unsigned :5;
[; ;pic18f45k22.h: 6445: unsigned SRNQ :1;
[; ;pic18f45k22.h: 6446: };
[; ;pic18f45k22.h: 6447: struct {
[; ;pic18f45k22.h: 6448: unsigned :7;
[; ;pic18f45k22.h: 6449: unsigned RJPU :1;
[; ;pic18f45k22.h: 6450: };
[; ;pic18f45k22.h: 6451: struct {
[; ;pic18f45k22.h: 6452: unsigned ULPWUIN :1;
[; ;pic18f45k22.h: 6453: };
[; ;pic18f45k22.h: 6454: } PORTAbits_t;
[; ;pic18f45k22.h: 6455: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f45k22.h: 6654: extern volatile unsigned char PORTB @ 0xF81;
"6656
[; ;pic18f45k22.h: 6656: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f45k22.h: 6659: typedef union {
[; ;pic18f45k22.h: 6660: struct {
[; ;pic18f45k22.h: 6661: unsigned RB0 :1;
[; ;pic18f45k22.h: 6662: unsigned RB1 :1;
[; ;pic18f45k22.h: 6663: unsigned RB2 :1;
[; ;pic18f45k22.h: 6664: unsigned RB3 :1;
[; ;pic18f45k22.h: 6665: unsigned RB4 :1;
[; ;pic18f45k22.h: 6666: unsigned RB5 :1;
[; ;pic18f45k22.h: 6667: unsigned RB6 :1;
[; ;pic18f45k22.h: 6668: unsigned RB7 :1;
[; ;pic18f45k22.h: 6669: };
[; ;pic18f45k22.h: 6670: struct {
[; ;pic18f45k22.h: 6671: unsigned INT0 :1;
[; ;pic18f45k22.h: 6672: unsigned INT1 :1;
[; ;pic18f45k22.h: 6673: unsigned INT2 :1;
[; ;pic18f45k22.h: 6674: unsigned CCP2 :1;
[; ;pic18f45k22.h: 6675: unsigned KBI0 :1;
[; ;pic18f45k22.h: 6676: unsigned KBI1 :1;
[; ;pic18f45k22.h: 6677: unsigned KBI2 :1;
[; ;pic18f45k22.h: 6678: unsigned KBI3 :1;
[; ;pic18f45k22.h: 6679: };
[; ;pic18f45k22.h: 6680: struct {
[; ;pic18f45k22.h: 6681: unsigned AN12 :1;
[; ;pic18f45k22.h: 6682: unsigned AN10 :1;
[; ;pic18f45k22.h: 6683: unsigned AN8 :1;
[; ;pic18f45k22.h: 6684: unsigned AN9 :1;
[; ;pic18f45k22.h: 6685: unsigned AN11 :1;
[; ;pic18f45k22.h: 6686: unsigned AN13 :1;
[; ;pic18f45k22.h: 6687: unsigned PGC :1;
[; ;pic18f45k22.h: 6688: unsigned PGD :1;
[; ;pic18f45k22.h: 6689: };
[; ;pic18f45k22.h: 6690: struct {
[; ;pic18f45k22.h: 6691: unsigned FLT0 :1;
[; ;pic18f45k22.h: 6692: unsigned C12IN3M :1;
[; ;pic18f45k22.h: 6693: unsigned :1;
[; ;pic18f45k22.h: 6694: unsigned C12IN2M :1;
[; ;pic18f45k22.h: 6695: unsigned T5G :1;
[; ;pic18f45k22.h: 6696: unsigned T1G :1;
[; ;pic18f45k22.h: 6697: };
[; ;pic18f45k22.h: 6698: struct {
[; ;pic18f45k22.h: 6699: unsigned SRI :1;
[; ;pic18f45k22.h: 6700: unsigned C12IN3N :1;
[; ;pic18f45k22.h: 6701: unsigned :1;
[; ;pic18f45k22.h: 6702: unsigned C12IN2N :1;
[; ;pic18f45k22.h: 6703: unsigned :1;
[; ;pic18f45k22.h: 6704: unsigned CCP3 :1;
[; ;pic18f45k22.h: 6705: };
[; ;pic18f45k22.h: 6706: struct {
[; ;pic18f45k22.h: 6707: unsigned :2;
[; ;pic18f45k22.h: 6708: unsigned CTED1 :1;
[; ;pic18f45k22.h: 6709: unsigned CTED2 :1;
[; ;pic18f45k22.h: 6710: unsigned :1;
[; ;pic18f45k22.h: 6711: unsigned T3CKI :1;
[; ;pic18f45k22.h: 6712: };
[; ;pic18f45k22.h: 6713: struct {
[; ;pic18f45k22.h: 6714: unsigned :3;
[; ;pic18f45k22.h: 6715: unsigned P2A :1;
[; ;pic18f45k22.h: 6716: unsigned :1;
[; ;pic18f45k22.h: 6717: unsigned P3A :1;
[; ;pic18f45k22.h: 6718: };
[; ;pic18f45k22.h: 6719: struct {
[; ;pic18f45k22.h: 6720: unsigned :3;
[; ;pic18f45k22.h: 6721: unsigned CCP2_PA2 :1;
[; ;pic18f45k22.h: 6722: };
[; ;pic18f45k22.h: 6723: } PORTBbits_t;
[; ;pic18f45k22.h: 6724: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f45k22.h: 6923: extern volatile unsigned char PORTC @ 0xF82;
"6925
[; ;pic18f45k22.h: 6925: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f45k22.h: 6928: typedef union {
[; ;pic18f45k22.h: 6929: struct {
[; ;pic18f45k22.h: 6930: unsigned RC0 :1;
[; ;pic18f45k22.h: 6931: unsigned RC1 :1;
[; ;pic18f45k22.h: 6932: unsigned RC2 :1;
[; ;pic18f45k22.h: 6933: unsigned RC3 :1;
[; ;pic18f45k22.h: 6934: unsigned RC4 :1;
[; ;pic18f45k22.h: 6935: unsigned RC5 :1;
[; ;pic18f45k22.h: 6936: unsigned RC6 :1;
[; ;pic18f45k22.h: 6937: unsigned RC7 :1;
[; ;pic18f45k22.h: 6938: };
[; ;pic18f45k22.h: 6939: struct {
[; ;pic18f45k22.h: 6940: unsigned T1OSO :1;
[; ;pic18f45k22.h: 6941: unsigned T1OSI :1;
[; ;pic18f45k22.h: 6942: unsigned T5CKI :1;
[; ;pic18f45k22.h: 6943: unsigned SCK :1;
[; ;pic18f45k22.h: 6944: unsigned SDI :1;
[; ;pic18f45k22.h: 6945: unsigned SDO :1;
[; ;pic18f45k22.h: 6946: unsigned TX :1;
[; ;pic18f45k22.h: 6947: unsigned RX :1;
[; ;pic18f45k22.h: 6948: };
[; ;pic18f45k22.h: 6949: struct {
[; ;pic18f45k22.h: 6950: unsigned P2B :1;
[; ;pic18f45k22.h: 6951: unsigned P2A :1;
[; ;pic18f45k22.h: 6952: unsigned P1A :1;
[; ;pic18f45k22.h: 6953: unsigned SCL :1;
[; ;pic18f45k22.h: 6954: unsigned SDA :1;
[; ;pic18f45k22.h: 6955: unsigned :1;
[; ;pic18f45k22.h: 6956: unsigned CK :1;
[; ;pic18f45k22.h: 6957: unsigned DT :1;
[; ;pic18f45k22.h: 6958: };
[; ;pic18f45k22.h: 6959: struct {
[; ;pic18f45k22.h: 6960: unsigned T1CKI :1;
[; ;pic18f45k22.h: 6961: unsigned CCP2 :1;
[; ;pic18f45k22.h: 6962: unsigned CCP1 :1;
[; ;pic18f45k22.h: 6963: unsigned SCK1 :1;
[; ;pic18f45k22.h: 6964: unsigned SDI1 :1;
[; ;pic18f45k22.h: 6965: unsigned SDO1 :1;
[; ;pic18f45k22.h: 6966: unsigned TX1 :1;
[; ;pic18f45k22.h: 6967: unsigned RX1 :1;
[; ;pic18f45k22.h: 6968: };
[; ;pic18f45k22.h: 6969: struct {
[; ;pic18f45k22.h: 6970: unsigned T3CKI :1;
[; ;pic18f45k22.h: 6971: unsigned :1;
[; ;pic18f45k22.h: 6972: unsigned CTPLS :1;
[; ;pic18f45k22.h: 6973: unsigned SCL1 :1;
[; ;pic18f45k22.h: 6974: unsigned SDA1 :1;
[; ;pic18f45k22.h: 6975: unsigned :1;
[; ;pic18f45k22.h: 6976: unsigned CK1 :1;
[; ;pic18f45k22.h: 6977: unsigned DT1 :1;
[; ;pic18f45k22.h: 6978: };
[; ;pic18f45k22.h: 6979: struct {
[; ;pic18f45k22.h: 6980: unsigned T3G :1;
[; ;pic18f45k22.h: 6981: unsigned :1;
[; ;pic18f45k22.h: 6982: unsigned AN14 :1;
[; ;pic18f45k22.h: 6983: unsigned AN15 :1;
[; ;pic18f45k22.h: 6984: unsigned AN16 :1;
[; ;pic18f45k22.h: 6985: unsigned AN17 :1;
[; ;pic18f45k22.h: 6986: unsigned AN18 :1;
[; ;pic18f45k22.h: 6987: unsigned AN19 :1;
[; ;pic18f45k22.h: 6988: };
[; ;pic18f45k22.h: 6989: struct {
[; ;pic18f45k22.h: 6990: unsigned :2;
[; ;pic18f45k22.h: 6991: unsigned PA1 :1;
[; ;pic18f45k22.h: 6992: };
[; ;pic18f45k22.h: 6993: struct {
[; ;pic18f45k22.h: 6994: unsigned :1;
[; ;pic18f45k22.h: 6995: unsigned PA2 :1;
[; ;pic18f45k22.h: 6996: };
[; ;pic18f45k22.h: 6997: } PORTCbits_t;
[; ;pic18f45k22.h: 6998: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f45k22.h: 7232: extern volatile unsigned char PORTD @ 0xF83;
"7234
[; ;pic18f45k22.h: 7234: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f45k22.h: 7237: typedef union {
[; ;pic18f45k22.h: 7238: struct {
[; ;pic18f45k22.h: 7239: unsigned RD0 :1;
[; ;pic18f45k22.h: 7240: unsigned RD1 :1;
[; ;pic18f45k22.h: 7241: unsigned RD2 :1;
[; ;pic18f45k22.h: 7242: unsigned RD3 :1;
[; ;pic18f45k22.h: 7243: unsigned RD4 :1;
[; ;pic18f45k22.h: 7244: unsigned RD5 :1;
[; ;pic18f45k22.h: 7245: unsigned RD6 :1;
[; ;pic18f45k22.h: 7246: unsigned RD7 :1;
[; ;pic18f45k22.h: 7247: };
[; ;pic18f45k22.h: 7248: struct {
[; ;pic18f45k22.h: 7249: unsigned :2;
[; ;pic18f45k22.h: 7250: unsigned P2B :1;
[; ;pic18f45k22.h: 7251: unsigned P2C :1;
[; ;pic18f45k22.h: 7252: unsigned P2D :1;
[; ;pic18f45k22.h: 7253: unsigned P1B :1;
[; ;pic18f45k22.h: 7254: unsigned P1C :1;
[; ;pic18f45k22.h: 7255: unsigned P1D :1;
[; ;pic18f45k22.h: 7256: };
[; ;pic18f45k22.h: 7257: struct {
[; ;pic18f45k22.h: 7258: unsigned :1;
[; ;pic18f45k22.h: 7259: unsigned CCP4 :1;
[; ;pic18f45k22.h: 7260: unsigned :4;
[; ;pic18f45k22.h: 7261: unsigned TX2 :1;
[; ;pic18f45k22.h: 7262: unsigned RX2 :1;
[; ;pic18f45k22.h: 7263: };
[; ;pic18f45k22.h: 7264: struct {
[; ;pic18f45k22.h: 7265: unsigned :3;
[; ;pic18f45k22.h: 7266: unsigned NOT_SS2 :1;
[; ;pic18f45k22.h: 7267: };
[; ;pic18f45k22.h: 7268: struct {
[; ;pic18f45k22.h: 7269: unsigned SCK2 :1;
[; ;pic18f45k22.h: 7270: unsigned SDI2 :1;
[; ;pic18f45k22.h: 7271: unsigned :1;
[; ;pic18f45k22.h: 7272: unsigned nSS2 :1;
[; ;pic18f45k22.h: 7273: unsigned SDO2 :1;
[; ;pic18f45k22.h: 7274: unsigned :1;
[; ;pic18f45k22.h: 7275: unsigned CK2 :1;
[; ;pic18f45k22.h: 7276: unsigned DT2 :1;
[; ;pic18f45k22.h: 7277: };
[; ;pic18f45k22.h: 7278: struct {
[; ;pic18f45k22.h: 7279: unsigned SCL2 :1;
[; ;pic18f45k22.h: 7280: unsigned SDA2 :1;
[; ;pic18f45k22.h: 7281: unsigned :1;
[; ;pic18f45k22.h: 7282: unsigned SS2 :1;
[; ;pic18f45k22.h: 7283: };
[; ;pic18f45k22.h: 7284: struct {
[; ;pic18f45k22.h: 7285: unsigned AN20 :1;
[; ;pic18f45k22.h: 7286: unsigned AN21 :1;
[; ;pic18f45k22.h: 7287: unsigned AN22 :1;
[; ;pic18f45k22.h: 7288: unsigned AN23 :1;
[; ;pic18f45k22.h: 7289: unsigned AN24 :1;
[; ;pic18f45k22.h: 7290: unsigned AN25 :1;
[; ;pic18f45k22.h: 7291: unsigned AN26 :1;
[; ;pic18f45k22.h: 7292: unsigned AN27 :1;
[; ;pic18f45k22.h: 7293: };
[; ;pic18f45k22.h: 7294: } PORTDbits_t;
[; ;pic18f45k22.h: 7295: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f45k22.h: 7474: extern volatile unsigned char PORTE @ 0xF84;
"7476
[; ;pic18f45k22.h: 7476: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f45k22.h: 7479: typedef union {
[; ;pic18f45k22.h: 7480: struct {
[; ;pic18f45k22.h: 7481: unsigned RE0 :1;
[; ;pic18f45k22.h: 7482: unsigned RE1 :1;
[; ;pic18f45k22.h: 7483: unsigned RE2 :1;
[; ;pic18f45k22.h: 7484: unsigned RE3 :1;
[; ;pic18f45k22.h: 7485: };
[; ;pic18f45k22.h: 7486: struct {
[; ;pic18f45k22.h: 7487: unsigned AN5 :1;
[; ;pic18f45k22.h: 7488: unsigned AN6 :1;
[; ;pic18f45k22.h: 7489: unsigned AN7 :1;
[; ;pic18f45k22.h: 7490: unsigned MCLR :1;
[; ;pic18f45k22.h: 7491: };
[; ;pic18f45k22.h: 7492: struct {
[; ;pic18f45k22.h: 7493: unsigned :3;
[; ;pic18f45k22.h: 7494: unsigned NOT_MCLR :1;
[; ;pic18f45k22.h: 7495: };
[; ;pic18f45k22.h: 7496: struct {
[; ;pic18f45k22.h: 7497: unsigned P3A :1;
[; ;pic18f45k22.h: 7498: unsigned P3B :1;
[; ;pic18f45k22.h: 7499: unsigned CCP5 :1;
[; ;pic18f45k22.h: 7500: unsigned nMCLR :1;
[; ;pic18f45k22.h: 7501: };
[; ;pic18f45k22.h: 7502: struct {
[; ;pic18f45k22.h: 7503: unsigned CCP3 :1;
[; ;pic18f45k22.h: 7504: unsigned :2;
[; ;pic18f45k22.h: 7505: unsigned VPP :1;
[; ;pic18f45k22.h: 7506: };
[; ;pic18f45k22.h: 7507: struct {
[; ;pic18f45k22.h: 7508: unsigned :2;
[; ;pic18f45k22.h: 7509: unsigned CCP10 :1;
[; ;pic18f45k22.h: 7510: };
[; ;pic18f45k22.h: 7511: struct {
[; ;pic18f45k22.h: 7512: unsigned :7;
[; ;pic18f45k22.h: 7513: unsigned CCP2E :1;
[; ;pic18f45k22.h: 7514: };
[; ;pic18f45k22.h: 7515: struct {
[; ;pic18f45k22.h: 7516: unsigned :6;
[; ;pic18f45k22.h: 7517: unsigned CCP6E :1;
[; ;pic18f45k22.h: 7518: };
[; ;pic18f45k22.h: 7519: struct {
[; ;pic18f45k22.h: 7520: unsigned :5;
[; ;pic18f45k22.h: 7521: unsigned CCP7E :1;
[; ;pic18f45k22.h: 7522: };
[; ;pic18f45k22.h: 7523: struct {
[; ;pic18f45k22.h: 7524: unsigned :4;
[; ;pic18f45k22.h: 7525: unsigned CCP8E :1;
[; ;pic18f45k22.h: 7526: };
[; ;pic18f45k22.h: 7527: struct {
[; ;pic18f45k22.h: 7528: unsigned :3;
[; ;pic18f45k22.h: 7529: unsigned CCP9E :1;
[; ;pic18f45k22.h: 7530: };
[; ;pic18f45k22.h: 7531: struct {
[; ;pic18f45k22.h: 7532: unsigned :2;
[; ;pic18f45k22.h: 7533: unsigned CS :1;
[; ;pic18f45k22.h: 7534: };
[; ;pic18f45k22.h: 7535: struct {
[; ;pic18f45k22.h: 7536: unsigned :7;
[; ;pic18f45k22.h: 7537: unsigned PA2E :1;
[; ;pic18f45k22.h: 7538: };
[; ;pic18f45k22.h: 7539: struct {
[; ;pic18f45k22.h: 7540: unsigned :6;
[; ;pic18f45k22.h: 7541: unsigned PB1E :1;
[; ;pic18f45k22.h: 7542: };
[; ;pic18f45k22.h: 7543: struct {
[; ;pic18f45k22.h: 7544: unsigned :2;
[; ;pic18f45k22.h: 7545: unsigned PB2 :1;
[; ;pic18f45k22.h: 7546: };
[; ;pic18f45k22.h: 7547: struct {
[; ;pic18f45k22.h: 7548: unsigned :4;
[; ;pic18f45k22.h: 7549: unsigned PB3E :1;
[; ;pic18f45k22.h: 7550: };
[; ;pic18f45k22.h: 7551: struct {
[; ;pic18f45k22.h: 7552: unsigned :5;
[; ;pic18f45k22.h: 7553: unsigned PC1E :1;
[; ;pic18f45k22.h: 7554: };
[; ;pic18f45k22.h: 7555: struct {
[; ;pic18f45k22.h: 7556: unsigned :1;
[; ;pic18f45k22.h: 7557: unsigned PC2 :1;
[; ;pic18f45k22.h: 7558: };
[; ;pic18f45k22.h: 7559: struct {
[; ;pic18f45k22.h: 7560: unsigned :3;
[; ;pic18f45k22.h: 7561: unsigned PC3E :1;
[; ;pic18f45k22.h: 7562: };
[; ;pic18f45k22.h: 7563: struct {
[; ;pic18f45k22.h: 7564: unsigned PD2 :1;
[; ;pic18f45k22.h: 7565: };
[; ;pic18f45k22.h: 7566: struct {
[; ;pic18f45k22.h: 7567: unsigned RDE :1;
[; ;pic18f45k22.h: 7568: };
[; ;pic18f45k22.h: 7569: struct {
[; ;pic18f45k22.h: 7570: unsigned :4;
[; ;pic18f45k22.h: 7571: unsigned RE4 :1;
[; ;pic18f45k22.h: 7572: };
[; ;pic18f45k22.h: 7573: struct {
[; ;pic18f45k22.h: 7574: unsigned :5;
[; ;pic18f45k22.h: 7575: unsigned RE5 :1;
[; ;pic18f45k22.h: 7576: };
[; ;pic18f45k22.h: 7577: struct {
[; ;pic18f45k22.h: 7578: unsigned :6;
[; ;pic18f45k22.h: 7579: unsigned RE6 :1;
[; ;pic18f45k22.h: 7580: };
[; ;pic18f45k22.h: 7581: struct {
[; ;pic18f45k22.h: 7582: unsigned :7;
[; ;pic18f45k22.h: 7583: unsigned RE7 :1;
[; ;pic18f45k22.h: 7584: };
[; ;pic18f45k22.h: 7585: struct {
[; ;pic18f45k22.h: 7586: unsigned :1;
[; ;pic18f45k22.h: 7587: unsigned WRE :1;
[; ;pic18f45k22.h: 7588: };
[; ;pic18f45k22.h: 7589: } PORTEbits_t;
[; ;pic18f45k22.h: 7590: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f45k22.h: 7774: extern volatile unsigned char LATA @ 0xF89;
"7776
[; ;pic18f45k22.h: 7776: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f45k22.h: 7779: typedef union {
[; ;pic18f45k22.h: 7780: struct {
[; ;pic18f45k22.h: 7781: unsigned LATA0 :1;
[; ;pic18f45k22.h: 7782: unsigned LATA1 :1;
[; ;pic18f45k22.h: 7783: unsigned LATA2 :1;
[; ;pic18f45k22.h: 7784: unsigned LATA3 :1;
[; ;pic18f45k22.h: 7785: unsigned LATA4 :1;
[; ;pic18f45k22.h: 7786: unsigned LATA5 :1;
[; ;pic18f45k22.h: 7787: unsigned LATA6 :1;
[; ;pic18f45k22.h: 7788: unsigned LATA7 :1;
[; ;pic18f45k22.h: 7789: };
[; ;pic18f45k22.h: 7790: struct {
[; ;pic18f45k22.h: 7791: unsigned LA0 :1;
[; ;pic18f45k22.h: 7792: };
[; ;pic18f45k22.h: 7793: struct {
[; ;pic18f45k22.h: 7794: unsigned :1;
[; ;pic18f45k22.h: 7795: unsigned LA1 :1;
[; ;pic18f45k22.h: 7796: };
[; ;pic18f45k22.h: 7797: struct {
[; ;pic18f45k22.h: 7798: unsigned :2;
[; ;pic18f45k22.h: 7799: unsigned LA2 :1;
[; ;pic18f45k22.h: 7800: };
[; ;pic18f45k22.h: 7801: struct {
[; ;pic18f45k22.h: 7802: unsigned :3;
[; ;pic18f45k22.h: 7803: unsigned LA3 :1;
[; ;pic18f45k22.h: 7804: };
[; ;pic18f45k22.h: 7805: struct {
[; ;pic18f45k22.h: 7806: unsigned :4;
[; ;pic18f45k22.h: 7807: unsigned LA4 :1;
[; ;pic18f45k22.h: 7808: };
[; ;pic18f45k22.h: 7809: struct {
[; ;pic18f45k22.h: 7810: unsigned :5;
[; ;pic18f45k22.h: 7811: unsigned LA5 :1;
[; ;pic18f45k22.h: 7812: };
[; ;pic18f45k22.h: 7813: struct {
[; ;pic18f45k22.h: 7814: unsigned :6;
[; ;pic18f45k22.h: 7815: unsigned LA6 :1;
[; ;pic18f45k22.h: 7816: };
[; ;pic18f45k22.h: 7817: struct {
[; ;pic18f45k22.h: 7818: unsigned :7;
[; ;pic18f45k22.h: 7819: unsigned LA7 :1;
[; ;pic18f45k22.h: 7820: };
[; ;pic18f45k22.h: 7821: } LATAbits_t;
[; ;pic18f45k22.h: 7822: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f45k22.h: 7906: extern volatile unsigned char LATB @ 0xF8A;
"7908
[; ;pic18f45k22.h: 7908: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f45k22.h: 7911: typedef union {
[; ;pic18f45k22.h: 7912: struct {
[; ;pic18f45k22.h: 7913: unsigned LATB0 :1;
[; ;pic18f45k22.h: 7914: unsigned LATB1 :1;
[; ;pic18f45k22.h: 7915: unsigned LATB2 :1;
[; ;pic18f45k22.h: 7916: unsigned LATB3 :1;
[; ;pic18f45k22.h: 7917: unsigned LATB4 :1;
[; ;pic18f45k22.h: 7918: unsigned LATB5 :1;
[; ;pic18f45k22.h: 7919: unsigned LATB6 :1;
[; ;pic18f45k22.h: 7920: unsigned LATB7 :1;
[; ;pic18f45k22.h: 7921: };
[; ;pic18f45k22.h: 7922: struct {
[; ;pic18f45k22.h: 7923: unsigned LB0 :1;
[; ;pic18f45k22.h: 7924: };
[; ;pic18f45k22.h: 7925: struct {
[; ;pic18f45k22.h: 7926: unsigned :1;
[; ;pic18f45k22.h: 7927: unsigned LB1 :1;
[; ;pic18f45k22.h: 7928: };
[; ;pic18f45k22.h: 7929: struct {
[; ;pic18f45k22.h: 7930: unsigned :2;
[; ;pic18f45k22.h: 7931: unsigned LB2 :1;
[; ;pic18f45k22.h: 7932: };
[; ;pic18f45k22.h: 7933: struct {
[; ;pic18f45k22.h: 7934: unsigned :3;
[; ;pic18f45k22.h: 7935: unsigned LB3 :1;
[; ;pic18f45k22.h: 7936: };
[; ;pic18f45k22.h: 7937: struct {
[; ;pic18f45k22.h: 7938: unsigned :4;
[; ;pic18f45k22.h: 7939: unsigned LB4 :1;
[; ;pic18f45k22.h: 7940: };
[; ;pic18f45k22.h: 7941: struct {
[; ;pic18f45k22.h: 7942: unsigned :5;
[; ;pic18f45k22.h: 7943: unsigned LB5 :1;
[; ;pic18f45k22.h: 7944: };
[; ;pic18f45k22.h: 7945: struct {
[; ;pic18f45k22.h: 7946: unsigned :6;
[; ;pic18f45k22.h: 7947: unsigned LB6 :1;
[; ;pic18f45k22.h: 7948: };
[; ;pic18f45k22.h: 7949: struct {
[; ;pic18f45k22.h: 7950: unsigned :7;
[; ;pic18f45k22.h: 7951: unsigned LB7 :1;
[; ;pic18f45k22.h: 7952: };
[; ;pic18f45k22.h: 7953: } LATBbits_t;
[; ;pic18f45k22.h: 7954: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f45k22.h: 8038: extern volatile unsigned char LATC @ 0xF8B;
"8040
[; ;pic18f45k22.h: 8040: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f45k22.h: 8043: typedef union {
[; ;pic18f45k22.h: 8044: struct {
[; ;pic18f45k22.h: 8045: unsigned LATC0 :1;
[; ;pic18f45k22.h: 8046: unsigned LATC1 :1;
[; ;pic18f45k22.h: 8047: unsigned LATC2 :1;
[; ;pic18f45k22.h: 8048: unsigned LATC3 :1;
[; ;pic18f45k22.h: 8049: unsigned LATC4 :1;
[; ;pic18f45k22.h: 8050: unsigned LATC5 :1;
[; ;pic18f45k22.h: 8051: unsigned LATC6 :1;
[; ;pic18f45k22.h: 8052: unsigned LATC7 :1;
[; ;pic18f45k22.h: 8053: };
[; ;pic18f45k22.h: 8054: struct {
[; ;pic18f45k22.h: 8055: unsigned LC0 :1;
[; ;pic18f45k22.h: 8056: };
[; ;pic18f45k22.h: 8057: struct {
[; ;pic18f45k22.h: 8058: unsigned :1;
[; ;pic18f45k22.h: 8059: unsigned LC1 :1;
[; ;pic18f45k22.h: 8060: };
[; ;pic18f45k22.h: 8061: struct {
[; ;pic18f45k22.h: 8062: unsigned :2;
[; ;pic18f45k22.h: 8063: unsigned LC2 :1;
[; ;pic18f45k22.h: 8064: };
[; ;pic18f45k22.h: 8065: struct {
[; ;pic18f45k22.h: 8066: unsigned :3;
[; ;pic18f45k22.h: 8067: unsigned LC3 :1;
[; ;pic18f45k22.h: 8068: };
[; ;pic18f45k22.h: 8069: struct {
[; ;pic18f45k22.h: 8070: unsigned :4;
[; ;pic18f45k22.h: 8071: unsigned LC4 :1;
[; ;pic18f45k22.h: 8072: };
[; ;pic18f45k22.h: 8073: struct {
[; ;pic18f45k22.h: 8074: unsigned :5;
[; ;pic18f45k22.h: 8075: unsigned LC5 :1;
[; ;pic18f45k22.h: 8076: };
[; ;pic18f45k22.h: 8077: struct {
[; ;pic18f45k22.h: 8078: unsigned :6;
[; ;pic18f45k22.h: 8079: unsigned LC6 :1;
[; ;pic18f45k22.h: 8080: };
[; ;pic18f45k22.h: 8081: struct {
[; ;pic18f45k22.h: 8082: unsigned :7;
[; ;pic18f45k22.h: 8083: unsigned LC7 :1;
[; ;pic18f45k22.h: 8084: };
[; ;pic18f45k22.h: 8085: } LATCbits_t;
[; ;pic18f45k22.h: 8086: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f45k22.h: 8170: extern volatile unsigned char LATD @ 0xF8C;
"8172
[; ;pic18f45k22.h: 8172: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f45k22.h: 8175: typedef union {
[; ;pic18f45k22.h: 8176: struct {
[; ;pic18f45k22.h: 8177: unsigned LATD0 :1;
[; ;pic18f45k22.h: 8178: unsigned LATD1 :1;
[; ;pic18f45k22.h: 8179: unsigned LATD2 :1;
[; ;pic18f45k22.h: 8180: unsigned LATD3 :1;
[; ;pic18f45k22.h: 8181: unsigned LATD4 :1;
[; ;pic18f45k22.h: 8182: unsigned LATD5 :1;
[; ;pic18f45k22.h: 8183: unsigned LATD6 :1;
[; ;pic18f45k22.h: 8184: unsigned LATD7 :1;
[; ;pic18f45k22.h: 8185: };
[; ;pic18f45k22.h: 8186: struct {
[; ;pic18f45k22.h: 8187: unsigned LD0 :1;
[; ;pic18f45k22.h: 8188: };
[; ;pic18f45k22.h: 8189: struct {
[; ;pic18f45k22.h: 8190: unsigned :1;
[; ;pic18f45k22.h: 8191: unsigned LD1 :1;
[; ;pic18f45k22.h: 8192: };
[; ;pic18f45k22.h: 8193: struct {
[; ;pic18f45k22.h: 8194: unsigned :2;
[; ;pic18f45k22.h: 8195: unsigned LD2 :1;
[; ;pic18f45k22.h: 8196: };
[; ;pic18f45k22.h: 8197: struct {
[; ;pic18f45k22.h: 8198: unsigned :3;
[; ;pic18f45k22.h: 8199: unsigned LD3 :1;
[; ;pic18f45k22.h: 8200: };
[; ;pic18f45k22.h: 8201: struct {
[; ;pic18f45k22.h: 8202: unsigned :4;
[; ;pic18f45k22.h: 8203: unsigned LD4 :1;
[; ;pic18f45k22.h: 8204: };
[; ;pic18f45k22.h: 8205: struct {
[; ;pic18f45k22.h: 8206: unsigned :5;
[; ;pic18f45k22.h: 8207: unsigned LD5 :1;
[; ;pic18f45k22.h: 8208: };
[; ;pic18f45k22.h: 8209: struct {
[; ;pic18f45k22.h: 8210: unsigned :6;
[; ;pic18f45k22.h: 8211: unsigned LD6 :1;
[; ;pic18f45k22.h: 8212: };
[; ;pic18f45k22.h: 8213: struct {
[; ;pic18f45k22.h: 8214: unsigned :7;
[; ;pic18f45k22.h: 8215: unsigned LD7 :1;
[; ;pic18f45k22.h: 8216: };
[; ;pic18f45k22.h: 8217: } LATDbits_t;
[; ;pic18f45k22.h: 8218: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f45k22.h: 8302: extern volatile unsigned char LATE @ 0xF8D;
"8304
[; ;pic18f45k22.h: 8304: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f45k22.h: 8307: typedef union {
[; ;pic18f45k22.h: 8308: struct {
[; ;pic18f45k22.h: 8309: unsigned LATE0 :1;
[; ;pic18f45k22.h: 8310: unsigned LATE1 :1;
[; ;pic18f45k22.h: 8311: unsigned LATE2 :1;
[; ;pic18f45k22.h: 8312: };
[; ;pic18f45k22.h: 8313: struct {
[; ;pic18f45k22.h: 8314: unsigned LE0 :1;
[; ;pic18f45k22.h: 8315: };
[; ;pic18f45k22.h: 8316: struct {
[; ;pic18f45k22.h: 8317: unsigned :1;
[; ;pic18f45k22.h: 8318: unsigned LE1 :1;
[; ;pic18f45k22.h: 8319: };
[; ;pic18f45k22.h: 8320: struct {
[; ;pic18f45k22.h: 8321: unsigned :2;
[; ;pic18f45k22.h: 8322: unsigned LE2 :1;
[; ;pic18f45k22.h: 8323: };
[; ;pic18f45k22.h: 8324: struct {
[; ;pic18f45k22.h: 8325: unsigned :3;
[; ;pic18f45k22.h: 8326: unsigned LE3 :1;
[; ;pic18f45k22.h: 8327: };
[; ;pic18f45k22.h: 8328: struct {
[; ;pic18f45k22.h: 8329: unsigned :4;
[; ;pic18f45k22.h: 8330: unsigned LE4 :1;
[; ;pic18f45k22.h: 8331: };
[; ;pic18f45k22.h: 8332: struct {
[; ;pic18f45k22.h: 8333: unsigned :5;
[; ;pic18f45k22.h: 8334: unsigned LE5 :1;
[; ;pic18f45k22.h: 8335: };
[; ;pic18f45k22.h: 8336: struct {
[; ;pic18f45k22.h: 8337: unsigned :6;
[; ;pic18f45k22.h: 8338: unsigned LE6 :1;
[; ;pic18f45k22.h: 8339: };
[; ;pic18f45k22.h: 8340: struct {
[; ;pic18f45k22.h: 8341: unsigned :7;
[; ;pic18f45k22.h: 8342: unsigned LE7 :1;
[; ;pic18f45k22.h: 8343: };
[; ;pic18f45k22.h: 8344: } LATEbits_t;
[; ;pic18f45k22.h: 8345: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f45k22.h: 8404: extern volatile unsigned char TRISA @ 0xF92;
"8406
[; ;pic18f45k22.h: 8406: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f45k22.h: 8409: extern volatile unsigned char DDRA @ 0xF92;
"8411
[; ;pic18f45k22.h: 8411: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f45k22.h: 8414: typedef union {
[; ;pic18f45k22.h: 8415: struct {
[; ;pic18f45k22.h: 8416: unsigned TRISA0 :1;
[; ;pic18f45k22.h: 8417: unsigned TRISA1 :1;
[; ;pic18f45k22.h: 8418: unsigned TRISA2 :1;
[; ;pic18f45k22.h: 8419: unsigned TRISA3 :1;
[; ;pic18f45k22.h: 8420: unsigned TRISA4 :1;
[; ;pic18f45k22.h: 8421: unsigned TRISA5 :1;
[; ;pic18f45k22.h: 8422: unsigned TRISA6 :1;
[; ;pic18f45k22.h: 8423: unsigned TRISA7 :1;
[; ;pic18f45k22.h: 8424: };
[; ;pic18f45k22.h: 8425: struct {
[; ;pic18f45k22.h: 8426: unsigned RA0 :1;
[; ;pic18f45k22.h: 8427: unsigned RA1 :1;
[; ;pic18f45k22.h: 8428: unsigned RA2 :1;
[; ;pic18f45k22.h: 8429: unsigned RA3 :1;
[; ;pic18f45k22.h: 8430: unsigned RA4 :1;
[; ;pic18f45k22.h: 8431: unsigned RA5 :1;
[; ;pic18f45k22.h: 8432: unsigned RA6 :1;
[; ;pic18f45k22.h: 8433: unsigned RA7 :1;
[; ;pic18f45k22.h: 8434: };
[; ;pic18f45k22.h: 8435: } TRISAbits_t;
[; ;pic18f45k22.h: 8436: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f45k22.h: 8519: typedef union {
[; ;pic18f45k22.h: 8520: struct {
[; ;pic18f45k22.h: 8521: unsigned TRISA0 :1;
[; ;pic18f45k22.h: 8522: unsigned TRISA1 :1;
[; ;pic18f45k22.h: 8523: unsigned TRISA2 :1;
[; ;pic18f45k22.h: 8524: unsigned TRISA3 :1;
[; ;pic18f45k22.h: 8525: unsigned TRISA4 :1;
[; ;pic18f45k22.h: 8526: unsigned TRISA5 :1;
[; ;pic18f45k22.h: 8527: unsigned TRISA6 :1;
[; ;pic18f45k22.h: 8528: unsigned TRISA7 :1;
[; ;pic18f45k22.h: 8529: };
[; ;pic18f45k22.h: 8530: struct {
[; ;pic18f45k22.h: 8531: unsigned RA0 :1;
[; ;pic18f45k22.h: 8532: unsigned RA1 :1;
[; ;pic18f45k22.h: 8533: unsigned RA2 :1;
[; ;pic18f45k22.h: 8534: unsigned RA3 :1;
[; ;pic18f45k22.h: 8535: unsigned RA4 :1;
[; ;pic18f45k22.h: 8536: unsigned RA5 :1;
[; ;pic18f45k22.h: 8537: unsigned RA6 :1;
[; ;pic18f45k22.h: 8538: unsigned RA7 :1;
[; ;pic18f45k22.h: 8539: };
[; ;pic18f45k22.h: 8540: } DDRAbits_t;
[; ;pic18f45k22.h: 8541: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f45k22.h: 8625: extern volatile unsigned char TRISB @ 0xF93;
"8627
[; ;pic18f45k22.h: 8627: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f45k22.h: 8630: extern volatile unsigned char DDRB @ 0xF93;
"8632
[; ;pic18f45k22.h: 8632: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f45k22.h: 8635: typedef union {
[; ;pic18f45k22.h: 8636: struct {
[; ;pic18f45k22.h: 8637: unsigned TRISB0 :1;
[; ;pic18f45k22.h: 8638: unsigned TRISB1 :1;
[; ;pic18f45k22.h: 8639: unsigned TRISB2 :1;
[; ;pic18f45k22.h: 8640: unsigned TRISB3 :1;
[; ;pic18f45k22.h: 8641: unsigned TRISB4 :1;
[; ;pic18f45k22.h: 8642: unsigned TRISB5 :1;
[; ;pic18f45k22.h: 8643: unsigned TRISB6 :1;
[; ;pic18f45k22.h: 8644: unsigned TRISB7 :1;
[; ;pic18f45k22.h: 8645: };
[; ;pic18f45k22.h: 8646: struct {
[; ;pic18f45k22.h: 8647: unsigned RB0 :1;
[; ;pic18f45k22.h: 8648: unsigned RB1 :1;
[; ;pic18f45k22.h: 8649: unsigned RB2 :1;
[; ;pic18f45k22.h: 8650: unsigned RB3 :1;
[; ;pic18f45k22.h: 8651: unsigned RB4 :1;
[; ;pic18f45k22.h: 8652: unsigned RB5 :1;
[; ;pic18f45k22.h: 8653: unsigned RB6 :1;
[; ;pic18f45k22.h: 8654: unsigned RB7 :1;
[; ;pic18f45k22.h: 8655: };
[; ;pic18f45k22.h: 8656: } TRISBbits_t;
[; ;pic18f45k22.h: 8657: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f45k22.h: 8740: typedef union {
[; ;pic18f45k22.h: 8741: struct {
[; ;pic18f45k22.h: 8742: unsigned TRISB0 :1;
[; ;pic18f45k22.h: 8743: unsigned TRISB1 :1;
[; ;pic18f45k22.h: 8744: unsigned TRISB2 :1;
[; ;pic18f45k22.h: 8745: unsigned TRISB3 :1;
[; ;pic18f45k22.h: 8746: unsigned TRISB4 :1;
[; ;pic18f45k22.h: 8747: unsigned TRISB5 :1;
[; ;pic18f45k22.h: 8748: unsigned TRISB6 :1;
[; ;pic18f45k22.h: 8749: unsigned TRISB7 :1;
[; ;pic18f45k22.h: 8750: };
[; ;pic18f45k22.h: 8751: struct {
[; ;pic18f45k22.h: 8752: unsigned RB0 :1;
[; ;pic18f45k22.h: 8753: unsigned RB1 :1;
[; ;pic18f45k22.h: 8754: unsigned RB2 :1;
[; ;pic18f45k22.h: 8755: unsigned RB3 :1;
[; ;pic18f45k22.h: 8756: unsigned RB4 :1;
[; ;pic18f45k22.h: 8757: unsigned RB5 :1;
[; ;pic18f45k22.h: 8758: unsigned RB6 :1;
[; ;pic18f45k22.h: 8759: unsigned RB7 :1;
[; ;pic18f45k22.h: 8760: };
[; ;pic18f45k22.h: 8761: } DDRBbits_t;
[; ;pic18f45k22.h: 8762: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f45k22.h: 8846: extern volatile unsigned char TRISC @ 0xF94;
"8848
[; ;pic18f45k22.h: 8848: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f45k22.h: 8851: extern volatile unsigned char DDRC @ 0xF94;
"8853
[; ;pic18f45k22.h: 8853: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f45k22.h: 8856: typedef union {
[; ;pic18f45k22.h: 8857: struct {
[; ;pic18f45k22.h: 8858: unsigned TRISC0 :1;
[; ;pic18f45k22.h: 8859: unsigned TRISC1 :1;
[; ;pic18f45k22.h: 8860: unsigned TRISC2 :1;
[; ;pic18f45k22.h: 8861: unsigned TRISC3 :1;
[; ;pic18f45k22.h: 8862: unsigned TRISC4 :1;
[; ;pic18f45k22.h: 8863: unsigned TRISC5 :1;
[; ;pic18f45k22.h: 8864: unsigned TRISC6 :1;
[; ;pic18f45k22.h: 8865: unsigned TRISC7 :1;
[; ;pic18f45k22.h: 8866: };
[; ;pic18f45k22.h: 8867: struct {
[; ;pic18f45k22.h: 8868: unsigned RC0 :1;
[; ;pic18f45k22.h: 8869: unsigned RC1 :1;
[; ;pic18f45k22.h: 8870: unsigned RC2 :1;
[; ;pic18f45k22.h: 8871: unsigned RC3 :1;
[; ;pic18f45k22.h: 8872: unsigned RC4 :1;
[; ;pic18f45k22.h: 8873: unsigned RC5 :1;
[; ;pic18f45k22.h: 8874: unsigned RC6 :1;
[; ;pic18f45k22.h: 8875: unsigned RC7 :1;
[; ;pic18f45k22.h: 8876: };
[; ;pic18f45k22.h: 8877: } TRISCbits_t;
[; ;pic18f45k22.h: 8878: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f45k22.h: 8961: typedef union {
[; ;pic18f45k22.h: 8962: struct {
[; ;pic18f45k22.h: 8963: unsigned TRISC0 :1;
[; ;pic18f45k22.h: 8964: unsigned TRISC1 :1;
[; ;pic18f45k22.h: 8965: unsigned TRISC2 :1;
[; ;pic18f45k22.h: 8966: unsigned TRISC3 :1;
[; ;pic18f45k22.h: 8967: unsigned TRISC4 :1;
[; ;pic18f45k22.h: 8968: unsigned TRISC5 :1;
[; ;pic18f45k22.h: 8969: unsigned TRISC6 :1;
[; ;pic18f45k22.h: 8970: unsigned TRISC7 :1;
[; ;pic18f45k22.h: 8971: };
[; ;pic18f45k22.h: 8972: struct {
[; ;pic18f45k22.h: 8973: unsigned RC0 :1;
[; ;pic18f45k22.h: 8974: unsigned RC1 :1;
[; ;pic18f45k22.h: 8975: unsigned RC2 :1;
[; ;pic18f45k22.h: 8976: unsigned RC3 :1;
[; ;pic18f45k22.h: 8977: unsigned RC4 :1;
[; ;pic18f45k22.h: 8978: unsigned RC5 :1;
[; ;pic18f45k22.h: 8979: unsigned RC6 :1;
[; ;pic18f45k22.h: 8980: unsigned RC7 :1;
[; ;pic18f45k22.h: 8981: };
[; ;pic18f45k22.h: 8982: } DDRCbits_t;
[; ;pic18f45k22.h: 8983: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f45k22.h: 9067: extern volatile unsigned char TRISD @ 0xF95;
"9069
[; ;pic18f45k22.h: 9069: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f45k22.h: 9072: extern volatile unsigned char DDRD @ 0xF95;
"9074
[; ;pic18f45k22.h: 9074: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f45k22.h: 9077: typedef union {
[; ;pic18f45k22.h: 9078: struct {
[; ;pic18f45k22.h: 9079: unsigned TRISD0 :1;
[; ;pic18f45k22.h: 9080: unsigned TRISD1 :1;
[; ;pic18f45k22.h: 9081: unsigned TRISD2 :1;
[; ;pic18f45k22.h: 9082: unsigned TRISD3 :1;
[; ;pic18f45k22.h: 9083: unsigned TRISD4 :1;
[; ;pic18f45k22.h: 9084: unsigned TRISD5 :1;
[; ;pic18f45k22.h: 9085: unsigned TRISD6 :1;
[; ;pic18f45k22.h: 9086: unsigned TRISD7 :1;
[; ;pic18f45k22.h: 9087: };
[; ;pic18f45k22.h: 9088: struct {
[; ;pic18f45k22.h: 9089: unsigned RD0 :1;
[; ;pic18f45k22.h: 9090: unsigned RD1 :1;
[; ;pic18f45k22.h: 9091: unsigned RD2 :1;
[; ;pic18f45k22.h: 9092: unsigned RD3 :1;
[; ;pic18f45k22.h: 9093: unsigned RD4 :1;
[; ;pic18f45k22.h: 9094: unsigned RD5 :1;
[; ;pic18f45k22.h: 9095: unsigned RD6 :1;
[; ;pic18f45k22.h: 9096: unsigned RD7 :1;
[; ;pic18f45k22.h: 9097: };
[; ;pic18f45k22.h: 9098: } TRISDbits_t;
[; ;pic18f45k22.h: 9099: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f45k22.h: 9182: typedef union {
[; ;pic18f45k22.h: 9183: struct {
[; ;pic18f45k22.h: 9184: unsigned TRISD0 :1;
[; ;pic18f45k22.h: 9185: unsigned TRISD1 :1;
[; ;pic18f45k22.h: 9186: unsigned TRISD2 :1;
[; ;pic18f45k22.h: 9187: unsigned TRISD3 :1;
[; ;pic18f45k22.h: 9188: unsigned TRISD4 :1;
[; ;pic18f45k22.h: 9189: unsigned TRISD5 :1;
[; ;pic18f45k22.h: 9190: unsigned TRISD6 :1;
[; ;pic18f45k22.h: 9191: unsigned TRISD7 :1;
[; ;pic18f45k22.h: 9192: };
[; ;pic18f45k22.h: 9193: struct {
[; ;pic18f45k22.h: 9194: unsigned RD0 :1;
[; ;pic18f45k22.h: 9195: unsigned RD1 :1;
[; ;pic18f45k22.h: 9196: unsigned RD2 :1;
[; ;pic18f45k22.h: 9197: unsigned RD3 :1;
[; ;pic18f45k22.h: 9198: unsigned RD4 :1;
[; ;pic18f45k22.h: 9199: unsigned RD5 :1;
[; ;pic18f45k22.h: 9200: unsigned RD6 :1;
[; ;pic18f45k22.h: 9201: unsigned RD7 :1;
[; ;pic18f45k22.h: 9202: };
[; ;pic18f45k22.h: 9203: } DDRDbits_t;
[; ;pic18f45k22.h: 9204: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f45k22.h: 9288: extern volatile unsigned char TRISE @ 0xF96;
"9290
[; ;pic18f45k22.h: 9290: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f45k22.h: 9293: extern volatile unsigned char DDRE @ 0xF96;
"9295
[; ;pic18f45k22.h: 9295: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f45k22.h: 9298: typedef union {
[; ;pic18f45k22.h: 9299: struct {
[; ;pic18f45k22.h: 9300: unsigned TRISE0 :1;
[; ;pic18f45k22.h: 9301: unsigned TRISE1 :1;
[; ;pic18f45k22.h: 9302: unsigned TRISE2 :1;
[; ;pic18f45k22.h: 9303: unsigned :4;
[; ;pic18f45k22.h: 9304: unsigned WPUE3 :1;
[; ;pic18f45k22.h: 9305: };
[; ;pic18f45k22.h: 9306: struct {
[; ;pic18f45k22.h: 9307: unsigned RE0 :1;
[; ;pic18f45k22.h: 9308: unsigned RE1 :1;
[; ;pic18f45k22.h: 9309: unsigned RE2 :1;
[; ;pic18f45k22.h: 9310: };
[; ;pic18f45k22.h: 9311: } TRISEbits_t;
[; ;pic18f45k22.h: 9312: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f45k22.h: 9350: typedef union {
[; ;pic18f45k22.h: 9351: struct {
[; ;pic18f45k22.h: 9352: unsigned TRISE0 :1;
[; ;pic18f45k22.h: 9353: unsigned TRISE1 :1;
[; ;pic18f45k22.h: 9354: unsigned TRISE2 :1;
[; ;pic18f45k22.h: 9355: unsigned :4;
[; ;pic18f45k22.h: 9356: unsigned WPUE3 :1;
[; ;pic18f45k22.h: 9357: };
[; ;pic18f45k22.h: 9358: struct {
[; ;pic18f45k22.h: 9359: unsigned RE0 :1;
[; ;pic18f45k22.h: 9360: unsigned RE1 :1;
[; ;pic18f45k22.h: 9361: unsigned RE2 :1;
[; ;pic18f45k22.h: 9362: };
[; ;pic18f45k22.h: 9363: } DDREbits_t;
[; ;pic18f45k22.h: 9364: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f45k22.h: 9403: extern volatile unsigned char OSCTUNE @ 0xF9B;
"9405
[; ;pic18f45k22.h: 9405: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f45k22.h: 9408: typedef union {
[; ;pic18f45k22.h: 9409: struct {
[; ;pic18f45k22.h: 9410: unsigned TUN :6;
[; ;pic18f45k22.h: 9411: unsigned PLLEN :1;
[; ;pic18f45k22.h: 9412: unsigned INTSRC :1;
[; ;pic18f45k22.h: 9413: };
[; ;pic18f45k22.h: 9414: struct {
[; ;pic18f45k22.h: 9415: unsigned TUN0 :1;
[; ;pic18f45k22.h: 9416: unsigned TUN1 :1;
[; ;pic18f45k22.h: 9417: unsigned TUN2 :1;
[; ;pic18f45k22.h: 9418: unsigned TUN3 :1;
[; ;pic18f45k22.h: 9419: unsigned TUN4 :1;
[; ;pic18f45k22.h: 9420: unsigned TUN5 :1;
[; ;pic18f45k22.h: 9421: };
[; ;pic18f45k22.h: 9422: } OSCTUNEbits_t;
[; ;pic18f45k22.h: 9423: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f45k22.h: 9472: extern volatile unsigned char HLVDCON @ 0xF9C;
"9474
[; ;pic18f45k22.h: 9474: asm("HLVDCON equ 0F9Ch");
[; <" HLVDCON equ 0F9Ch ;# ">
[; ;pic18f45k22.h: 9477: extern volatile unsigned char LVDCON @ 0xF9C;
"9479
[; ;pic18f45k22.h: 9479: asm("LVDCON equ 0F9Ch");
[; <" LVDCON equ 0F9Ch ;# ">
[; ;pic18f45k22.h: 9482: typedef union {
[; ;pic18f45k22.h: 9483: struct {
[; ;pic18f45k22.h: 9484: unsigned HLVDL :4;
[; ;pic18f45k22.h: 9485: unsigned HLVDEN :1;
[; ;pic18f45k22.h: 9486: unsigned IRVST :1;
[; ;pic18f45k22.h: 9487: unsigned BGVST :1;
[; ;pic18f45k22.h: 9488: unsigned VDIRMAG :1;
[; ;pic18f45k22.h: 9489: };
[; ;pic18f45k22.h: 9490: struct {
[; ;pic18f45k22.h: 9491: unsigned HLVDL0 :1;
[; ;pic18f45k22.h: 9492: unsigned HLVDL1 :1;
[; ;pic18f45k22.h: 9493: unsigned HLVDL2 :1;
[; ;pic18f45k22.h: 9494: unsigned HLVDL3 :1;
[; ;pic18f45k22.h: 9495: };
[; ;pic18f45k22.h: 9496: struct {
[; ;pic18f45k22.h: 9497: unsigned LVDL0 :1;
[; ;pic18f45k22.h: 9498: unsigned LVDL1 :1;
[; ;pic18f45k22.h: 9499: unsigned LVDL2 :1;
[; ;pic18f45k22.h: 9500: unsigned LVDL3 :1;
[; ;pic18f45k22.h: 9501: unsigned LVDEN :1;
[; ;pic18f45k22.h: 9502: unsigned IVRST :1;
[; ;pic18f45k22.h: 9503: };
[; ;pic18f45k22.h: 9504: struct {
[; ;pic18f45k22.h: 9505: unsigned LVV0 :1;
[; ;pic18f45k22.h: 9506: unsigned LVV1 :1;
[; ;pic18f45k22.h: 9507: unsigned LVV2 :1;
[; ;pic18f45k22.h: 9508: unsigned LVV3 :1;
[; ;pic18f45k22.h: 9509: unsigned :1;
[; ;pic18f45k22.h: 9510: unsigned BGST :1;
[; ;pic18f45k22.h: 9511: };
[; ;pic18f45k22.h: 9512: } HLVDCONbits_t;
[; ;pic18f45k22.h: 9513: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
[; ;pic18f45k22.h: 9616: typedef union {
[; ;pic18f45k22.h: 9617: struct {
[; ;pic18f45k22.h: 9618: unsigned HLVDL :4;
[; ;pic18f45k22.h: 9619: unsigned HLVDEN :1;
[; ;pic18f45k22.h: 9620: unsigned IRVST :1;
[; ;pic18f45k22.h: 9621: unsigned BGVST :1;
[; ;pic18f45k22.h: 9622: unsigned VDIRMAG :1;
[; ;pic18f45k22.h: 9623: };
[; ;pic18f45k22.h: 9624: struct {
[; ;pic18f45k22.h: 9625: unsigned HLVDL0 :1;
[; ;pic18f45k22.h: 9626: unsigned HLVDL1 :1;
[; ;pic18f45k22.h: 9627: unsigned HLVDL2 :1;
[; ;pic18f45k22.h: 9628: unsigned HLVDL3 :1;
[; ;pic18f45k22.h: 9629: };
[; ;pic18f45k22.h: 9630: struct {
[; ;pic18f45k22.h: 9631: unsigned LVDL0 :1;
[; ;pic18f45k22.h: 9632: unsigned LVDL1 :1;
[; ;pic18f45k22.h: 9633: unsigned LVDL2 :1;
[; ;pic18f45k22.h: 9634: unsigned LVDL3 :1;
[; ;pic18f45k22.h: 9635: unsigned LVDEN :1;
[; ;pic18f45k22.h: 9636: unsigned IVRST :1;
[; ;pic18f45k22.h: 9637: };
[; ;pic18f45k22.h: 9638: struct {
[; ;pic18f45k22.h: 9639: unsigned LVV0 :1;
[; ;pic18f45k22.h: 9640: unsigned LVV1 :1;
[; ;pic18f45k22.h: 9641: unsigned LVV2 :1;
[; ;pic18f45k22.h: 9642: unsigned LVV3 :1;
[; ;pic18f45k22.h: 9643: unsigned :1;
[; ;pic18f45k22.h: 9644: unsigned BGST :1;
[; ;pic18f45k22.h: 9645: };
[; ;pic18f45k22.h: 9646: } LVDCONbits_t;
[; ;pic18f45k22.h: 9647: extern volatile LVDCONbits_t LVDCONbits @ 0xF9C;
[; ;pic18f45k22.h: 9751: extern volatile unsigned char PIE1 @ 0xF9D;
"9753
[; ;pic18f45k22.h: 9753: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f45k22.h: 9756: typedef union {
[; ;pic18f45k22.h: 9757: struct {
[; ;pic18f45k22.h: 9758: unsigned TMR1IE :1;
[; ;pic18f45k22.h: 9759: unsigned TMR2IE :1;
[; ;pic18f45k22.h: 9760: unsigned CCP1IE :1;
[; ;pic18f45k22.h: 9761: unsigned SSP1IE :1;
[; ;pic18f45k22.h: 9762: unsigned TX1IE :1;
[; ;pic18f45k22.h: 9763: unsigned RC1IE :1;
[; ;pic18f45k22.h: 9764: unsigned ADIE :1;
[; ;pic18f45k22.h: 9765: };
[; ;pic18f45k22.h: 9766: struct {
[; ;pic18f45k22.h: 9767: unsigned :3;
[; ;pic18f45k22.h: 9768: unsigned SSPIE :1;
[; ;pic18f45k22.h: 9769: unsigned TXIE :1;
[; ;pic18f45k22.h: 9770: unsigned RCIE :1;
[; ;pic18f45k22.h: 9771: };
[; ;pic18f45k22.h: 9772: } PIE1bits_t;
[; ;pic18f45k22.h: 9773: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f45k22.h: 9827: extern volatile unsigned char PIR1 @ 0xF9E;
"9829
[; ;pic18f45k22.h: 9829: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f45k22.h: 9832: typedef union {
[; ;pic18f45k22.h: 9833: struct {
[; ;pic18f45k22.h: 9834: unsigned TMR1IF :1;
[; ;pic18f45k22.h: 9835: unsigned TMR2IF :1;
[; ;pic18f45k22.h: 9836: unsigned CCP1IF :1;
[; ;pic18f45k22.h: 9837: unsigned SSP1IF :1;
[; ;pic18f45k22.h: 9838: unsigned TX1IF :1;
[; ;pic18f45k22.h: 9839: unsigned RC1IF :1;
[; ;pic18f45k22.h: 9840: unsigned ADIF :1;
[; ;pic18f45k22.h: 9841: };
[; ;pic18f45k22.h: 9842: struct {
[; ;pic18f45k22.h: 9843: unsigned :3;
[; ;pic18f45k22.h: 9844: unsigned SSPIF :1;
[; ;pic18f45k22.h: 9845: unsigned TXIF :1;
[; ;pic18f45k22.h: 9846: unsigned RCIF :1;
[; ;pic18f45k22.h: 9847: };
[; ;pic18f45k22.h: 9848: } PIR1bits_t;
[; ;pic18f45k22.h: 9849: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f45k22.h: 9903: extern volatile unsigned char IPR1 @ 0xF9F;
"9905
[; ;pic18f45k22.h: 9905: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f45k22.h: 9908: typedef union {
[; ;pic18f45k22.h: 9909: struct {
[; ;pic18f45k22.h: 9910: unsigned TMR1IP :1;
[; ;pic18f45k22.h: 9911: unsigned TMR2IP :1;
[; ;pic18f45k22.h: 9912: unsigned CCP1IP :1;
[; ;pic18f45k22.h: 9913: unsigned SSP1IP :1;
[; ;pic18f45k22.h: 9914: unsigned TX1IP :1;
[; ;pic18f45k22.h: 9915: unsigned RC1IP :1;
[; ;pic18f45k22.h: 9916: unsigned ADIP :1;
[; ;pic18f45k22.h: 9917: };
[; ;pic18f45k22.h: 9918: struct {
[; ;pic18f45k22.h: 9919: unsigned :3;
[; ;pic18f45k22.h: 9920: unsigned SSPIP :1;
[; ;pic18f45k22.h: 9921: unsigned TXIP :1;
[; ;pic18f45k22.h: 9922: unsigned RCIP :1;
[; ;pic18f45k22.h: 9923: };
[; ;pic18f45k22.h: 9924: } IPR1bits_t;
[; ;pic18f45k22.h: 9925: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f45k22.h: 9979: extern volatile unsigned char PIE2 @ 0xFA0;
"9981
[; ;pic18f45k22.h: 9981: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f45k22.h: 9984: typedef union {
[; ;pic18f45k22.h: 9985: struct {
[; ;pic18f45k22.h: 9986: unsigned CCP2IE :1;
[; ;pic18f45k22.h: 9987: unsigned TMR3IE :1;
[; ;pic18f45k22.h: 9988: unsigned HLVDIE :1;
[; ;pic18f45k22.h: 9989: unsigned BCL1IE :1;
[; ;pic18f45k22.h: 9990: unsigned EEIE :1;
[; ;pic18f45k22.h: 9991: unsigned C2IE :1;
[; ;pic18f45k22.h: 9992: unsigned C1IE :1;
[; ;pic18f45k22.h: 9993: unsigned OSCFIE :1;
[; ;pic18f45k22.h: 9994: };
[; ;pic18f45k22.h: 9995: struct {
[; ;pic18f45k22.h: 9996: unsigned :2;
[; ;pic18f45k22.h: 9997: unsigned LVDIE :1;
[; ;pic18f45k22.h: 9998: unsigned BCLIE :1;
[; ;pic18f45k22.h: 9999: };
[; ;pic18f45k22.h: 10000: struct {
[; ;pic18f45k22.h: 10001: unsigned :6;
[; ;pic18f45k22.h: 10002: unsigned CMIE :1;
[; ;pic18f45k22.h: 10003: };
[; ;pic18f45k22.h: 10004: } PIE2bits_t;
[; ;pic18f45k22.h: 10005: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f45k22.h: 10064: extern volatile unsigned char PIR2 @ 0xFA1;
"10066
[; ;pic18f45k22.h: 10066: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f45k22.h: 10069: typedef union {
[; ;pic18f45k22.h: 10070: struct {
[; ;pic18f45k22.h: 10071: unsigned CCP2IF :1;
[; ;pic18f45k22.h: 10072: unsigned TMR3IF :1;
[; ;pic18f45k22.h: 10073: unsigned HLVDIF :1;
[; ;pic18f45k22.h: 10074: unsigned BCL1IF :1;
[; ;pic18f45k22.h: 10075: unsigned EEIF :1;
[; ;pic18f45k22.h: 10076: unsigned C2IF :1;
[; ;pic18f45k22.h: 10077: unsigned C1IF :1;
[; ;pic18f45k22.h: 10078: unsigned OSCFIF :1;
[; ;pic18f45k22.h: 10079: };
[; ;pic18f45k22.h: 10080: struct {
[; ;pic18f45k22.h: 10081: unsigned :2;
[; ;pic18f45k22.h: 10082: unsigned LVDIF :1;
[; ;pic18f45k22.h: 10083: unsigned BCLIF :1;
[; ;pic18f45k22.h: 10084: };
[; ;pic18f45k22.h: 10085: struct {
[; ;pic18f45k22.h: 10086: unsigned :6;
[; ;pic18f45k22.h: 10087: unsigned CMIF :1;
[; ;pic18f45k22.h: 10088: };
[; ;pic18f45k22.h: 10089: } PIR2bits_t;
[; ;pic18f45k22.h: 10090: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f45k22.h: 10149: extern volatile unsigned char IPR2 @ 0xFA2;
"10151
[; ;pic18f45k22.h: 10151: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f45k22.h: 10154: typedef union {
[; ;pic18f45k22.h: 10155: struct {
[; ;pic18f45k22.h: 10156: unsigned CCP2IP :1;
[; ;pic18f45k22.h: 10157: unsigned TMR3IP :1;
[; ;pic18f45k22.h: 10158: unsigned HLVDIP :1;
[; ;pic18f45k22.h: 10159: unsigned BCL1IP :1;
[; ;pic18f45k22.h: 10160: unsigned EEIP :1;
[; ;pic18f45k22.h: 10161: unsigned C2IP :1;
[; ;pic18f45k22.h: 10162: unsigned C1IP :1;
[; ;pic18f45k22.h: 10163: unsigned OSCFIP :1;
[; ;pic18f45k22.h: 10164: };
[; ;pic18f45k22.h: 10165: struct {
[; ;pic18f45k22.h: 10166: unsigned :2;
[; ;pic18f45k22.h: 10167: unsigned LVDIP :1;
[; ;pic18f45k22.h: 10168: unsigned BCLIP :1;
[; ;pic18f45k22.h: 10169: };
[; ;pic18f45k22.h: 10170: struct {
[; ;pic18f45k22.h: 10171: unsigned :6;
[; ;pic18f45k22.h: 10172: unsigned CMIP :1;
[; ;pic18f45k22.h: 10173: };
[; ;pic18f45k22.h: 10174: } IPR2bits_t;
[; ;pic18f45k22.h: 10175: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f45k22.h: 10234: extern volatile unsigned char PIE3 @ 0xFA3;
"10236
[; ;pic18f45k22.h: 10236: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f45k22.h: 10239: typedef union {
[; ;pic18f45k22.h: 10240: struct {
[; ;pic18f45k22.h: 10241: unsigned TMR1GIE :1;
[; ;pic18f45k22.h: 10242: unsigned TMR3GIE :1;
[; ;pic18f45k22.h: 10243: unsigned TMR5GIE :1;
[; ;pic18f45k22.h: 10244: unsigned CTMUIE :1;
[; ;pic18f45k22.h: 10245: unsigned TX2IE :1;
[; ;pic18f45k22.h: 10246: unsigned RC2IE :1;
[; ;pic18f45k22.h: 10247: unsigned BCL2IE :1;
[; ;pic18f45k22.h: 10248: unsigned SSP2IE :1;
[; ;pic18f45k22.h: 10249: };
[; ;pic18f45k22.h: 10250: struct {
[; ;pic18f45k22.h: 10251: unsigned RXB0IE :1;
[; ;pic18f45k22.h: 10252: };
[; ;pic18f45k22.h: 10253: struct {
[; ;pic18f45k22.h: 10254: unsigned :1;
[; ;pic18f45k22.h: 10255: unsigned RXB1IE :1;
[; ;pic18f45k22.h: 10256: };
[; ;pic18f45k22.h: 10257: struct {
[; ;pic18f45k22.h: 10258: unsigned :1;
[; ;pic18f45k22.h: 10259: unsigned RXBNIE :1;
[; ;pic18f45k22.h: 10260: };
[; ;pic18f45k22.h: 10261: struct {
[; ;pic18f45k22.h: 10262: unsigned :2;
[; ;pic18f45k22.h: 10263: unsigned TXB0IE :1;
[; ;pic18f45k22.h: 10264: };
[; ;pic18f45k22.h: 10265: struct {
[; ;pic18f45k22.h: 10266: unsigned :3;
[; ;pic18f45k22.h: 10267: unsigned TXB1IE :1;
[; ;pic18f45k22.h: 10268: };
[; ;pic18f45k22.h: 10269: struct {
[; ;pic18f45k22.h: 10270: unsigned :4;
[; ;pic18f45k22.h: 10271: unsigned TXB2IE :1;
[; ;pic18f45k22.h: 10272: };
[; ;pic18f45k22.h: 10273: struct {
[; ;pic18f45k22.h: 10274: unsigned :4;
[; ;pic18f45k22.h: 10275: unsigned TXBNIE :1;
[; ;pic18f45k22.h: 10276: };
[; ;pic18f45k22.h: 10277: } PIE3bits_t;
[; ;pic18f45k22.h: 10278: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f45k22.h: 10357: extern volatile unsigned char PIR3 @ 0xFA4;
"10359
[; ;pic18f45k22.h: 10359: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f45k22.h: 10362: typedef union {
[; ;pic18f45k22.h: 10363: struct {
[; ;pic18f45k22.h: 10364: unsigned TMR1GIF :1;
[; ;pic18f45k22.h: 10365: unsigned TMR3GIF :1;
[; ;pic18f45k22.h: 10366: unsigned TMR5GIF :1;
[; ;pic18f45k22.h: 10367: unsigned CTMUIF :1;
[; ;pic18f45k22.h: 10368: unsigned TX2IF :1;
[; ;pic18f45k22.h: 10369: unsigned RC2IF :1;
[; ;pic18f45k22.h: 10370: unsigned BCL2IF :1;
[; ;pic18f45k22.h: 10371: unsigned SSP2IF :1;
[; ;pic18f45k22.h: 10372: };
[; ;pic18f45k22.h: 10373: struct {
[; ;pic18f45k22.h: 10374: unsigned :1;
[; ;pic18f45k22.h: 10375: unsigned RXBNIF :1;
[; ;pic18f45k22.h: 10376: };
[; ;pic18f45k22.h: 10377: struct {
[; ;pic18f45k22.h: 10378: unsigned :4;
[; ;pic18f45k22.h: 10379: unsigned TXBNIF :1;
[; ;pic18f45k22.h: 10380: };
[; ;pic18f45k22.h: 10381: } PIR3bits_t;
[; ;pic18f45k22.h: 10382: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f45k22.h: 10436: extern volatile unsigned char IPR3 @ 0xFA5;
"10438
[; ;pic18f45k22.h: 10438: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f45k22.h: 10441: typedef union {
[; ;pic18f45k22.h: 10442: struct {
[; ;pic18f45k22.h: 10443: unsigned TMR1GIP :1;
[; ;pic18f45k22.h: 10444: unsigned TMR3GIP :1;
[; ;pic18f45k22.h: 10445: unsigned TMR5GIP :1;
[; ;pic18f45k22.h: 10446: unsigned CTMUIP :1;
[; ;pic18f45k22.h: 10447: unsigned TX2IP :1;
[; ;pic18f45k22.h: 10448: unsigned RC2IP :1;
[; ;pic18f45k22.h: 10449: unsigned BCL2IP :1;
[; ;pic18f45k22.h: 10450: unsigned SSP2IP :1;
[; ;pic18f45k22.h: 10451: };
[; ;pic18f45k22.h: 10452: struct {
[; ;pic18f45k22.h: 10453: unsigned :1;
[; ;pic18f45k22.h: 10454: unsigned RXBNIP :1;
[; ;pic18f45k22.h: 10455: };
[; ;pic18f45k22.h: 10456: struct {
[; ;pic18f45k22.h: 10457: unsigned :4;
[; ;pic18f45k22.h: 10458: unsigned TXBNIP :1;
[; ;pic18f45k22.h: 10459: };
[; ;pic18f45k22.h: 10460: } IPR3bits_t;
[; ;pic18f45k22.h: 10461: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f45k22.h: 10515: extern volatile unsigned char EECON1 @ 0xFA6;
"10517
[; ;pic18f45k22.h: 10517: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f45k22.h: 10520: typedef union {
[; ;pic18f45k22.h: 10521: struct {
[; ;pic18f45k22.h: 10522: unsigned RD :1;
[; ;pic18f45k22.h: 10523: unsigned WR :1;
[; ;pic18f45k22.h: 10524: unsigned WREN :1;
[; ;pic18f45k22.h: 10525: unsigned WRERR :1;
[; ;pic18f45k22.h: 10526: unsigned FREE :1;
[; ;pic18f45k22.h: 10527: unsigned :1;
[; ;pic18f45k22.h: 10528: unsigned CFGS :1;
[; ;pic18f45k22.h: 10529: unsigned EEPGD :1;
[; ;pic18f45k22.h: 10530: };
[; ;pic18f45k22.h: 10531: struct {
[; ;pic18f45k22.h: 10532: unsigned :6;
[; ;pic18f45k22.h: 10533: unsigned EEFS :1;
[; ;pic18f45k22.h: 10534: };
[; ;pic18f45k22.h: 10535: } EECON1bits_t;
[; ;pic18f45k22.h: 10536: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f45k22.h: 10580: extern volatile unsigned char EECON2 @ 0xFA7;
"10582
[; ;pic18f45k22.h: 10582: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f45k22.h: 10585: typedef union {
[; ;pic18f45k22.h: 10586: struct {
[; ;pic18f45k22.h: 10587: unsigned EECON2 :8;
[; ;pic18f45k22.h: 10588: };
[; ;pic18f45k22.h: 10589: } EECON2bits_t;
[; ;pic18f45k22.h: 10590: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f45k22.h: 10599: extern volatile unsigned char EEDATA @ 0xFA8;
"10601
[; ;pic18f45k22.h: 10601: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f45k22.h: 10604: typedef union {
[; ;pic18f45k22.h: 10605: struct {
[; ;pic18f45k22.h: 10606: unsigned EEDATA :8;
[; ;pic18f45k22.h: 10607: };
[; ;pic18f45k22.h: 10608: } EEDATAbits_t;
[; ;pic18f45k22.h: 10609: extern volatile EEDATAbits_t EEDATAbits @ 0xFA8;
[; ;pic18f45k22.h: 10618: extern volatile unsigned char EEADR @ 0xFA9;
"10620
[; ;pic18f45k22.h: 10620: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f45k22.h: 10623: typedef union {
[; ;pic18f45k22.h: 10624: struct {
[; ;pic18f45k22.h: 10625: unsigned EEADR :8;
[; ;pic18f45k22.h: 10626: };
[; ;pic18f45k22.h: 10627: struct {
[; ;pic18f45k22.h: 10628: unsigned EEADR0 :1;
[; ;pic18f45k22.h: 10629: unsigned EEADR1 :1;
[; ;pic18f45k22.h: 10630: unsigned EEADR2 :1;
[; ;pic18f45k22.h: 10631: unsigned EEADR3 :1;
[; ;pic18f45k22.h: 10632: unsigned EEADR4 :1;
[; ;pic18f45k22.h: 10633: unsigned EEADR5 :1;
[; ;pic18f45k22.h: 10634: unsigned EEADR6 :1;
[; ;pic18f45k22.h: 10635: unsigned EEADR7 :1;
[; ;pic18f45k22.h: 10636: };
[; ;pic18f45k22.h: 10637: } EEADRbits_t;
[; ;pic18f45k22.h: 10638: extern volatile EEADRbits_t EEADRbits @ 0xFA9;
[; ;pic18f45k22.h: 10687: extern volatile unsigned char RCSTA1 @ 0xFAB;
"10689
[; ;pic18f45k22.h: 10689: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f45k22.h: 10692: extern volatile unsigned char RCSTA @ 0xFAB;
"10694
[; ;pic18f45k22.h: 10694: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f45k22.h: 10696: extern volatile unsigned char RC1STA @ 0xFAB;
"10698
[; ;pic18f45k22.h: 10698: asm("RC1STA equ 0FABh");
[; <" RC1STA equ 0FABh ;# ">
[; ;pic18f45k22.h: 10701: typedef union {
[; ;pic18f45k22.h: 10702: struct {
[; ;pic18f45k22.h: 10703: unsigned RX9D :1;
[; ;pic18f45k22.h: 10704: unsigned OERR :1;
[; ;pic18f45k22.h: 10705: unsigned FERR :1;
[; ;pic18f45k22.h: 10706: unsigned ADDEN :1;
[; ;pic18f45k22.h: 10707: unsigned CREN :1;
[; ;pic18f45k22.h: 10708: unsigned SREN :1;
[; ;pic18f45k22.h: 10709: unsigned RX9 :1;
[; ;pic18f45k22.h: 10710: unsigned SPEN :1;
[; ;pic18f45k22.h: 10711: };
[; ;pic18f45k22.h: 10712: struct {
[; ;pic18f45k22.h: 10713: unsigned :3;
[; ;pic18f45k22.h: 10714: unsigned ADEN :1;
[; ;pic18f45k22.h: 10715: };
[; ;pic18f45k22.h: 10716: struct {
[; ;pic18f45k22.h: 10717: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 10718: unsigned OERR1 :1;
[; ;pic18f45k22.h: 10719: unsigned FERR1 :1;
[; ;pic18f45k22.h: 10720: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 10721: unsigned CREN1 :1;
[; ;pic18f45k22.h: 10722: unsigned SREN1 :1;
[; ;pic18f45k22.h: 10723: unsigned RX91 :1;
[; ;pic18f45k22.h: 10724: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 10725: };
[; ;pic18f45k22.h: 10726: struct {
[; ;pic18f45k22.h: 10727: unsigned :6;
[; ;pic18f45k22.h: 10728: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 10729: };
[; ;pic18f45k22.h: 10730: struct {
[; ;pic18f45k22.h: 10731: unsigned :6;
[; ;pic18f45k22.h: 10732: unsigned RC9 :1;
[; ;pic18f45k22.h: 10733: };
[; ;pic18f45k22.h: 10734: struct {
[; ;pic18f45k22.h: 10735: unsigned RCD8 :1;
[; ;pic18f45k22.h: 10736: };
[; ;pic18f45k22.h: 10737: struct {
[; ;pic18f45k22.h: 10738: unsigned :5;
[; ;pic18f45k22.h: 10739: unsigned SRENA :1;
[; ;pic18f45k22.h: 10740: };
[; ;pic18f45k22.h: 10741: } RCSTA1bits_t;
[; ;pic18f45k22.h: 10742: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f45k22.h: 10850: typedef union {
[; ;pic18f45k22.h: 10851: struct {
[; ;pic18f45k22.h: 10852: unsigned RX9D :1;
[; ;pic18f45k22.h: 10853: unsigned OERR :1;
[; ;pic18f45k22.h: 10854: unsigned FERR :1;
[; ;pic18f45k22.h: 10855: unsigned ADDEN :1;
[; ;pic18f45k22.h: 10856: unsigned CREN :1;
[; ;pic18f45k22.h: 10857: unsigned SREN :1;
[; ;pic18f45k22.h: 10858: unsigned RX9 :1;
[; ;pic18f45k22.h: 10859: unsigned SPEN :1;
[; ;pic18f45k22.h: 10860: };
[; ;pic18f45k22.h: 10861: struct {
[; ;pic18f45k22.h: 10862: unsigned :3;
[; ;pic18f45k22.h: 10863: unsigned ADEN :1;
[; ;pic18f45k22.h: 10864: };
[; ;pic18f45k22.h: 10865: struct {
[; ;pic18f45k22.h: 10866: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 10867: unsigned OERR1 :1;
[; ;pic18f45k22.h: 10868: unsigned FERR1 :1;
[; ;pic18f45k22.h: 10869: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 10870: unsigned CREN1 :1;
[; ;pic18f45k22.h: 10871: unsigned SREN1 :1;
[; ;pic18f45k22.h: 10872: unsigned RX91 :1;
[; ;pic18f45k22.h: 10873: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 10874: };
[; ;pic18f45k22.h: 10875: struct {
[; ;pic18f45k22.h: 10876: unsigned :6;
[; ;pic18f45k22.h: 10877: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 10878: };
[; ;pic18f45k22.h: 10879: struct {
[; ;pic18f45k22.h: 10880: unsigned :6;
[; ;pic18f45k22.h: 10881: unsigned RC9 :1;
[; ;pic18f45k22.h: 10882: };
[; ;pic18f45k22.h: 10883: struct {
[; ;pic18f45k22.h: 10884: unsigned RCD8 :1;
[; ;pic18f45k22.h: 10885: };
[; ;pic18f45k22.h: 10886: struct {
[; ;pic18f45k22.h: 10887: unsigned :5;
[; ;pic18f45k22.h: 10888: unsigned SRENA :1;
[; ;pic18f45k22.h: 10889: };
[; ;pic18f45k22.h: 10890: } RCSTAbits_t;
[; ;pic18f45k22.h: 10891: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f45k22.h: 10998: typedef union {
[; ;pic18f45k22.h: 10999: struct {
[; ;pic18f45k22.h: 11000: unsigned RX9D :1;
[; ;pic18f45k22.h: 11001: unsigned OERR :1;
[; ;pic18f45k22.h: 11002: unsigned FERR :1;
[; ;pic18f45k22.h: 11003: unsigned ADDEN :1;
[; ;pic18f45k22.h: 11004: unsigned CREN :1;
[; ;pic18f45k22.h: 11005: unsigned SREN :1;
[; ;pic18f45k22.h: 11006: unsigned RX9 :1;
[; ;pic18f45k22.h: 11007: unsigned SPEN :1;
[; ;pic18f45k22.h: 11008: };
[; ;pic18f45k22.h: 11009: struct {
[; ;pic18f45k22.h: 11010: unsigned :3;
[; ;pic18f45k22.h: 11011: unsigned ADEN :1;
[; ;pic18f45k22.h: 11012: };
[; ;pic18f45k22.h: 11013: struct {
[; ;pic18f45k22.h: 11014: unsigned RX9D1 :1;
[; ;pic18f45k22.h: 11015: unsigned OERR1 :1;
[; ;pic18f45k22.h: 11016: unsigned FERR1 :1;
[; ;pic18f45k22.h: 11017: unsigned ADDEN1 :1;
[; ;pic18f45k22.h: 11018: unsigned CREN1 :1;
[; ;pic18f45k22.h: 11019: unsigned SREN1 :1;
[; ;pic18f45k22.h: 11020: unsigned RX91 :1;
[; ;pic18f45k22.h: 11021: unsigned SPEN1 :1;
[; ;pic18f45k22.h: 11022: };
[; ;pic18f45k22.h: 11023: struct {
[; ;pic18f45k22.h: 11024: unsigned :6;
[; ;pic18f45k22.h: 11025: unsigned RC8_9 :1;
[; ;pic18f45k22.h: 11026: };
[; ;pic18f45k22.h: 11027: struct {
[; ;pic18f45k22.h: 11028: unsigned :6;
[; ;pic18f45k22.h: 11029: unsigned RC9 :1;
[; ;pic18f45k22.h: 11030: };
[; ;pic18f45k22.h: 11031: struct {
[; ;pic18f45k22.h: 11032: unsigned RCD8 :1;
[; ;pic18f45k22.h: 11033: };
[; ;pic18f45k22.h: 11034: struct {
[; ;pic18f45k22.h: 11035: unsigned :5;
[; ;pic18f45k22.h: 11036: unsigned SRENA :1;
[; ;pic18f45k22.h: 11037: };
[; ;pic18f45k22.h: 11038: } RC1STAbits_t;
[; ;pic18f45k22.h: 11039: extern volatile RC1STAbits_t RC1STAbits @ 0xFAB;
[; ;pic18f45k22.h: 11148: extern volatile unsigned char TXSTA1 @ 0xFAC;
"11150
[; ;pic18f45k22.h: 11150: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f45k22.h: 11153: extern volatile unsigned char TXSTA @ 0xFAC;
"11155
[; ;pic18f45k22.h: 11155: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f45k22.h: 11157: extern volatile unsigned char TX1STA @ 0xFAC;
"11159
[; ;pic18f45k22.h: 11159: asm("TX1STA equ 0FACh");
[; <" TX1STA equ 0FACh ;# ">
[; ;pic18f45k22.h: 11162: typedef union {
[; ;pic18f45k22.h: 11163: struct {
[; ;pic18f45k22.h: 11164: unsigned TX9D :1;
[; ;pic18f45k22.h: 11165: unsigned TRMT :1;
[; ;pic18f45k22.h: 11166: unsigned BRGH :1;
[; ;pic18f45k22.h: 11167: unsigned SENDB :1;
[; ;pic18f45k22.h: 11168: unsigned SYNC :1;
[; ;pic18f45k22.h: 11169: unsigned TXEN :1;
[; ;pic18f45k22.h: 11170: unsigned TX9 :1;
[; ;pic18f45k22.h: 11171: unsigned CSRC :1;
[; ;pic18f45k22.h: 11172: };
[; ;pic18f45k22.h: 11173: struct {
[; ;pic18f45k22.h: 11174: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 11175: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 11176: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 11177: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 11178: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 11179: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 11180: unsigned TX91 :1;
[; ;pic18f45k22.h: 11181: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 11182: };
[; ;pic18f45k22.h: 11183: struct {
[; ;pic18f45k22.h: 11184: unsigned :6;
[; ;pic18f45k22.h: 11185: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 11186: };
[; ;pic18f45k22.h: 11187: struct {
[; ;pic18f45k22.h: 11188: unsigned TXD8 :1;
[; ;pic18f45k22.h: 11189: };
[; ;pic18f45k22.h: 11190: } TXSTA1bits_t;
[; ;pic18f45k22.h: 11191: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f45k22.h: 11284: typedef union {
[; ;pic18f45k22.h: 11285: struct {
[; ;pic18f45k22.h: 11286: unsigned TX9D :1;
[; ;pic18f45k22.h: 11287: unsigned TRMT :1;
[; ;pic18f45k22.h: 11288: unsigned BRGH :1;
[; ;pic18f45k22.h: 11289: unsigned SENDB :1;
[; ;pic18f45k22.h: 11290: unsigned SYNC :1;
[; ;pic18f45k22.h: 11291: unsigned TXEN :1;
[; ;pic18f45k22.h: 11292: unsigned TX9 :1;
[; ;pic18f45k22.h: 11293: unsigned CSRC :1;
[; ;pic18f45k22.h: 11294: };
[; ;pic18f45k22.h: 11295: struct {
[; ;pic18f45k22.h: 11296: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 11297: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 11298: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 11299: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 11300: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 11301: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 11302: unsigned TX91 :1;
[; ;pic18f45k22.h: 11303: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 11304: };
[; ;pic18f45k22.h: 11305: struct {
[; ;pic18f45k22.h: 11306: unsigned :6;
[; ;pic18f45k22.h: 11307: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 11308: };
[; ;pic18f45k22.h: 11309: struct {
[; ;pic18f45k22.h: 11310: unsigned TXD8 :1;
[; ;pic18f45k22.h: 11311: };
[; ;pic18f45k22.h: 11312: } TXSTAbits_t;
[; ;pic18f45k22.h: 11313: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f45k22.h: 11405: typedef union {
[; ;pic18f45k22.h: 11406: struct {
[; ;pic18f45k22.h: 11407: unsigned TX9D :1;
[; ;pic18f45k22.h: 11408: unsigned TRMT :1;
[; ;pic18f45k22.h: 11409: unsigned BRGH :1;
[; ;pic18f45k22.h: 11410: unsigned SENDB :1;
[; ;pic18f45k22.h: 11411: unsigned SYNC :1;
[; ;pic18f45k22.h: 11412: unsigned TXEN :1;
[; ;pic18f45k22.h: 11413: unsigned TX9 :1;
[; ;pic18f45k22.h: 11414: unsigned CSRC :1;
[; ;pic18f45k22.h: 11415: };
[; ;pic18f45k22.h: 11416: struct {
[; ;pic18f45k22.h: 11417: unsigned TX9D1 :1;
[; ;pic18f45k22.h: 11418: unsigned TRMT1 :1;
[; ;pic18f45k22.h: 11419: unsigned BRGH1 :1;
[; ;pic18f45k22.h: 11420: unsigned SENDB1 :1;
[; ;pic18f45k22.h: 11421: unsigned SYNC1 :1;
[; ;pic18f45k22.h: 11422: unsigned TXEN1 :1;
[; ;pic18f45k22.h: 11423: unsigned TX91 :1;
[; ;pic18f45k22.h: 11424: unsigned CSRC1 :1;
[; ;pic18f45k22.h: 11425: };
[; ;pic18f45k22.h: 11426: struct {
[; ;pic18f45k22.h: 11427: unsigned :6;
[; ;pic18f45k22.h: 11428: unsigned TX8_9 :1;
[; ;pic18f45k22.h: 11429: };
[; ;pic18f45k22.h: 11430: struct {
[; ;pic18f45k22.h: 11431: unsigned TXD8 :1;
[; ;pic18f45k22.h: 11432: };
[; ;pic18f45k22.h: 11433: } TX1STAbits_t;
[; ;pic18f45k22.h: 11434: extern volatile TX1STAbits_t TX1STAbits @ 0xFAC;
[; ;pic18f45k22.h: 11528: extern volatile unsigned char TXREG1 @ 0xFAD;
"11530
[; ;pic18f45k22.h: 11530: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f45k22.h: 11533: extern volatile unsigned char TXREG @ 0xFAD;
"11535
[; ;pic18f45k22.h: 11535: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f45k22.h: 11537: extern volatile unsigned char TX1REG @ 0xFAD;
"11539
[; ;pic18f45k22.h: 11539: asm("TX1REG equ 0FADh");
[; <" TX1REG equ 0FADh ;# ">
[; ;pic18f45k22.h: 11542: typedef union {
[; ;pic18f45k22.h: 11543: struct {
[; ;pic18f45k22.h: 11544: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11545: };
[; ;pic18f45k22.h: 11546: struct {
[; ;pic18f45k22.h: 11547: unsigned TXREG :8;
[; ;pic18f45k22.h: 11548: };
[; ;pic18f45k22.h: 11549: } TXREG1bits_t;
[; ;pic18f45k22.h: 11550: extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
[; ;pic18f45k22.h: 11563: typedef union {
[; ;pic18f45k22.h: 11564: struct {
[; ;pic18f45k22.h: 11565: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11566: };
[; ;pic18f45k22.h: 11567: struct {
[; ;pic18f45k22.h: 11568: unsigned TXREG :8;
[; ;pic18f45k22.h: 11569: };
[; ;pic18f45k22.h: 11570: } TXREGbits_t;
[; ;pic18f45k22.h: 11571: extern volatile TXREGbits_t TXREGbits @ 0xFAD;
[; ;pic18f45k22.h: 11583: typedef union {
[; ;pic18f45k22.h: 11584: struct {
[; ;pic18f45k22.h: 11585: unsigned TX1REG :8;
[; ;pic18f45k22.h: 11586: };
[; ;pic18f45k22.h: 11587: struct {
[; ;pic18f45k22.h: 11588: unsigned TXREG :8;
[; ;pic18f45k22.h: 11589: };
[; ;pic18f45k22.h: 11590: } TX1REGbits_t;
[; ;pic18f45k22.h: 11591: extern volatile TX1REGbits_t TX1REGbits @ 0xFAD;
[; ;pic18f45k22.h: 11605: extern volatile unsigned char RCREG1 @ 0xFAE;
"11607
[; ;pic18f45k22.h: 11607: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11610: extern volatile unsigned char RCREG @ 0xFAE;
"11612
[; ;pic18f45k22.h: 11612: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11614: extern volatile unsigned char RC1REG @ 0xFAE;
"11616
[; ;pic18f45k22.h: 11616: asm("RC1REG equ 0FAEh");
[; <" RC1REG equ 0FAEh ;# ">
[; ;pic18f45k22.h: 11619: typedef union {
[; ;pic18f45k22.h: 11620: struct {
[; ;pic18f45k22.h: 11621: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11622: };
[; ;pic18f45k22.h: 11623: struct {
[; ;pic18f45k22.h: 11624: unsigned RCREG :8;
[; ;pic18f45k22.h: 11625: };
[; ;pic18f45k22.h: 11626: } RCREG1bits_t;
[; ;pic18f45k22.h: 11627: extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
[; ;pic18f45k22.h: 11640: typedef union {
[; ;pic18f45k22.h: 11641: struct {
[; ;pic18f45k22.h: 11642: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11643: };
[; ;pic18f45k22.h: 11644: struct {
[; ;pic18f45k22.h: 11645: unsigned RCREG :8;
[; ;pic18f45k22.h: 11646: };
[; ;pic18f45k22.h: 11647: } RCREGbits_t;
[; ;pic18f45k22.h: 11648: extern volatile RCREGbits_t RCREGbits @ 0xFAE;
[; ;pic18f45k22.h: 11660: typedef union {
[; ;pic18f45k22.h: 11661: struct {
[; ;pic18f45k22.h: 11662: unsigned RC1REG :8;
[; ;pic18f45k22.h: 11663: };
[; ;pic18f45k22.h: 11664: struct {
[; ;pic18f45k22.h: 11665: unsigned RCREG :8;
[; ;pic18f45k22.h: 11666: };
[; ;pic18f45k22.h: 11667: } RC1REGbits_t;
[; ;pic18f45k22.h: 11668: extern volatile RC1REGbits_t RC1REGbits @ 0xFAE;
[; ;pic18f45k22.h: 11682: extern volatile unsigned char SPBRG1 @ 0xFAF;
"11684
[; ;pic18f45k22.h: 11684: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11687: extern volatile unsigned char SPBRG @ 0xFAF;
"11689
[; ;pic18f45k22.h: 11689: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11691: extern volatile unsigned char SP1BRG @ 0xFAF;
"11693
[; ;pic18f45k22.h: 11693: asm("SP1BRG equ 0FAFh");
[; <" SP1BRG equ 0FAFh ;# ">
[; ;pic18f45k22.h: 11696: typedef union {
[; ;pic18f45k22.h: 11697: struct {
[; ;pic18f45k22.h: 11698: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11699: };
[; ;pic18f45k22.h: 11700: struct {
[; ;pic18f45k22.h: 11701: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11702: };
[; ;pic18f45k22.h: 11703: } SPBRG1bits_t;
[; ;pic18f45k22.h: 11704: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
[; ;pic18f45k22.h: 11717: typedef union {
[; ;pic18f45k22.h: 11718: struct {
[; ;pic18f45k22.h: 11719: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11720: };
[; ;pic18f45k22.h: 11721: struct {
[; ;pic18f45k22.h: 11722: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11723: };
[; ;pic18f45k22.h: 11724: } SPBRGbits_t;
[; ;pic18f45k22.h: 11725: extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
[; ;pic18f45k22.h: 11737: typedef union {
[; ;pic18f45k22.h: 11738: struct {
[; ;pic18f45k22.h: 11739: unsigned SP1BRG :8;
[; ;pic18f45k22.h: 11740: };
[; ;pic18f45k22.h: 11741: struct {
[; ;pic18f45k22.h: 11742: unsigned SPBRG :8;
[; ;pic18f45k22.h: 11743: };
[; ;pic18f45k22.h: 11744: } SP1BRGbits_t;
[; ;pic18f45k22.h: 11745: extern volatile SP1BRGbits_t SP1BRGbits @ 0xFAF;
[; ;pic18f45k22.h: 11759: extern volatile unsigned char SPBRGH1 @ 0xFB0;
"11761
[; ;pic18f45k22.h: 11761: asm("SPBRGH1 equ 0FB0h");
[; <" SPBRGH1 equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11764: extern volatile unsigned char SPBRGH @ 0xFB0;
"11766
[; ;pic18f45k22.h: 11766: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11768: extern volatile unsigned char SP1BRGH @ 0xFB0;
"11770
[; ;pic18f45k22.h: 11770: asm("SP1BRGH equ 0FB0h");
[; <" SP1BRGH equ 0FB0h ;# ">
[; ;pic18f45k22.h: 11773: typedef union {
[; ;pic18f45k22.h: 11774: struct {
[; ;pic18f45k22.h: 11775: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11776: };
[; ;pic18f45k22.h: 11777: struct {
[; ;pic18f45k22.h: 11778: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11779: };
[; ;pic18f45k22.h: 11780: } SPBRGH1bits_t;
[; ;pic18f45k22.h: 11781: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
[; ;pic18f45k22.h: 11794: typedef union {
[; ;pic18f45k22.h: 11795: struct {
[; ;pic18f45k22.h: 11796: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11797: };
[; ;pic18f45k22.h: 11798: struct {
[; ;pic18f45k22.h: 11799: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11800: };
[; ;pic18f45k22.h: 11801: } SPBRGHbits_t;
[; ;pic18f45k22.h: 11802: extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
[; ;pic18f45k22.h: 11814: typedef union {
[; ;pic18f45k22.h: 11815: struct {
[; ;pic18f45k22.h: 11816: unsigned SP1BRGH :8;
[; ;pic18f45k22.h: 11817: };
[; ;pic18f45k22.h: 11818: struct {
[; ;pic18f45k22.h: 11819: unsigned SPBRGH :8;
[; ;pic18f45k22.h: 11820: };
[; ;pic18f45k22.h: 11821: } SP1BRGHbits_t;
[; ;pic18f45k22.h: 11822: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xFB0;
[; ;pic18f45k22.h: 11836: extern volatile unsigned char T3CON @ 0xFB1;
"11838
[; ;pic18f45k22.h: 11838: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f45k22.h: 11841: typedef union {
[; ;pic18f45k22.h: 11842: struct {
[; ;pic18f45k22.h: 11843: unsigned :2;
[; ;pic18f45k22.h: 11844: unsigned NOT_T3SYNC :1;
[; ;pic18f45k22.h: 11845: };
[; ;pic18f45k22.h: 11846: struct {
[; ;pic18f45k22.h: 11847: unsigned TMR3ON :1;
[; ;pic18f45k22.h: 11848: unsigned T3RD16 :1;
[; ;pic18f45k22.h: 11849: unsigned nT3SYNC :1;
[; ;pic18f45k22.h: 11850: unsigned T3SOSCEN :1;
[; ;pic18f45k22.h: 11851: unsigned T3CKPS :2;
[; ;pic18f45k22.h: 11852: unsigned TMR3CS :2;
[; ;pic18f45k22.h: 11853: };
[; ;pic18f45k22.h: 11854: struct {
[; ;pic18f45k22.h: 11855: unsigned :3;
[; ;pic18f45k22.h: 11856: unsigned T3OSCEN :1;
[; ;pic18f45k22.h: 11857: unsigned T3CKPS0 :1;
[; ;pic18f45k22.h: 11858: unsigned T3CKPS1 :1;
[; ;pic18f45k22.h: 11859: unsigned TMR3CS0 :1;
[; ;pic18f45k22.h: 11860: unsigned TMR3CS1 :1;
[; ;pic18f45k22.h: 11861: };
[; ;pic18f45k22.h: 11862: struct {
[; ;pic18f45k22.h: 11863: unsigned :7;
[; ;pic18f45k22.h: 11864: unsigned RD163 :1;
[; ;pic18f45k22.h: 11865: };
[; ;pic18f45k22.h: 11866: struct {
[; ;pic18f45k22.h: 11867: unsigned :3;
[; ;pic18f45k22.h: 11868: unsigned SOSCEN3 :1;
[; ;pic18f45k22.h: 11869: };
[; ;pic18f45k22.h: 11870: } T3CONbits_t;
[; ;pic18f45k22.h: 11871: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f45k22.h: 11945: extern volatile unsigned short TMR3 @ 0xFB2;
"11947
[; ;pic18f45k22.h: 11947: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f45k22.h: 11951: extern volatile unsigned char TMR3L @ 0xFB2;
"11953
[; ;pic18f45k22.h: 11953: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f45k22.h: 11956: typedef union {
[; ;pic18f45k22.h: 11957: struct {
[; ;pic18f45k22.h: 11958: unsigned TMR3L :8;
[; ;pic18f45k22.h: 11959: };
[; ;pic18f45k22.h: 11960: } TMR3Lbits_t;
[; ;pic18f45k22.h: 11961: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
[; ;pic18f45k22.h: 11970: extern volatile unsigned char TMR3H @ 0xFB3;
"11972
[; ;pic18f45k22.h: 11972: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f45k22.h: 11975: typedef union {
[; ;pic18f45k22.h: 11976: struct {
[; ;pic18f45k22.h: 11977: unsigned TMR3H :8;
[; ;pic18f45k22.h: 11978: };
[; ;pic18f45k22.h: 11979: } TMR3Hbits_t;
[; ;pic18f45k22.h: 11980: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
[; ;pic18f45k22.h: 11989: extern volatile unsigned char T3GCON @ 0xFB4;
"11991
[; ;pic18f45k22.h: 11991: asm("T3GCON equ 0FB4h");
[; <" T3GCON equ 0FB4h ;# ">
[; ;pic18f45k22.h: 11994: typedef union {
[; ;pic18f45k22.h: 11995: struct {
[; ;pic18f45k22.h: 11996: unsigned :3;
[; ;pic18f45k22.h: 11997: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 11998: };
[; ;pic18f45k22.h: 11999: struct {
[; ;pic18f45k22.h: 12000: unsigned T3GSS :2;
[; ;pic18f45k22.h: 12001: unsigned T3GVAL :1;
[; ;pic18f45k22.h: 12002: unsigned T3GGO_nDONE :1;
[; ;pic18f45k22.h: 12003: unsigned T3GSPM :1;
[; ;pic18f45k22.h: 12004: unsigned T3GTM :1;
[; ;pic18f45k22.h: 12005: unsigned T3GPOL :1;
[; ;pic18f45k22.h: 12006: unsigned TMR3GE :1;
[; ;pic18f45k22.h: 12007: };
[; ;pic18f45k22.h: 12008: struct {
[; ;pic18f45k22.h: 12009: unsigned T3GSS0 :1;
[; ;pic18f45k22.h: 12010: unsigned T3GSS1 :1;
[; ;pic18f45k22.h: 12011: unsigned :1;
[; ;pic18f45k22.h: 12012: unsigned T3G_DONE :1;
[; ;pic18f45k22.h: 12013: };
[; ;pic18f45k22.h: 12014: struct {
[; ;pic18f45k22.h: 12015: unsigned :3;
[; ;pic18f45k22.h: 12016: unsigned T3GGO :1;
[; ;pic18f45k22.h: 12017: };
[; ;pic18f45k22.h: 12018: } T3GCONbits_t;
[; ;pic18f45k22.h: 12019: extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
[; ;pic18f45k22.h: 12083: extern volatile unsigned char ECCP1AS @ 0xFB6;
"12085
[; ;pic18f45k22.h: 12085: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f45k22.h: 12088: extern volatile unsigned char ECCPAS @ 0xFB6;
"12090
[; ;pic18f45k22.h: 12090: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f45k22.h: 12093: typedef union {
[; ;pic18f45k22.h: 12094: struct {
[; ;pic18f45k22.h: 12095: unsigned P1SSBD :2;
[; ;pic18f45k22.h: 12096: unsigned P1SSAC :2;
[; ;pic18f45k22.h: 12097: unsigned CCP1AS :3;
[; ;pic18f45k22.h: 12098: unsigned CCP1ASE :1;
[; ;pic18f45k22.h: 12099: };
[; ;pic18f45k22.h: 12100: struct {
[; ;pic18f45k22.h: 12101: unsigned P1SSBD0 :1;
[; ;pic18f45k22.h: 12102: unsigned P1SSBD1 :1;
[; ;pic18f45k22.h: 12103: unsigned P1SSAC0 :1;
[; ;pic18f45k22.h: 12104: unsigned P1SSAC1 :1;
[; ;pic18f45k22.h: 12105: unsigned CCP1AS0 :1;
[; ;pic18f45k22.h: 12106: unsigned CCP1AS1 :1;
[; ;pic18f45k22.h: 12107: unsigned CCP1AS2 :1;
[; ;pic18f45k22.h: 12108: };
[; ;pic18f45k22.h: 12109: struct {
[; ;pic18f45k22.h: 12110: unsigned PSS1BD :2;
[; ;pic18f45k22.h: 12111: unsigned PSS1AC :2;
[; ;pic18f45k22.h: 12112: };
[; ;pic18f45k22.h: 12113: struct {
[; ;pic18f45k22.h: 12114: unsigned PSS1BD0 :1;
[; ;pic18f45k22.h: 12115: unsigned PSS1BD1 :1;
[; ;pic18f45k22.h: 12116: unsigned PSS1AC0 :1;
[; ;pic18f45k22.h: 12117: unsigned PSS1AC1 :1;
[; ;pic18f45k22.h: 12118: };
[; ;pic18f45k22.h: 12119: struct {
[; ;pic18f45k22.h: 12120: unsigned PSSBD :2;
[; ;pic18f45k22.h: 12121: unsigned PSSAC :2;
[; ;pic18f45k22.h: 12122: unsigned ECCPAS :3;
[; ;pic18f45k22.h: 12123: unsigned ECCPASE :1;
[; ;pic18f45k22.h: 12124: };
[; ;pic18f45k22.h: 12125: struct {
[; ;pic18f45k22.h: 12126: unsigned PSSBD0 :1;
[; ;pic18f45k22.h: 12127: unsigned PSSBD1 :1;
[; ;pic18f45k22.h: 12128: unsigned PSSAC0 :1;
[; ;pic18f45k22.h: 12129: unsigned PSSAC1 :1;
[; ;pic18f45k22.h: 12130: unsigned ECCPAS0 :1;
[; ;pic18f45k22.h: 12131: unsigned ECCPAS1 :1;
[; ;pic18f45k22.h: 12132: unsigned ECCPAS2 :1;
[; ;pic18f45k22.h: 12133: };
[; ;pic18f45k22.h: 12134: } ECCP1ASbits_t;
[; ;pic18f45k22.h: 12135: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f45k22.h: 12278: typedef union {
[; ;pic18f45k22.h: 12279: struct {
[; ;pic18f45k22.h: 12280: unsigned P1SSBD :2;
[; ;pic18f45k22.h: 12281: unsigned P1SSAC :2;
[; ;pic18f45k22.h: 12282: unsigned CCP1AS :3;
[; ;pic18f45k22.h: 12283: unsigned CCP1ASE :1;
[; ;pic18f45k22.h: 12284: };
[; ;pic18f45k22.h: 12285: struct {
[; ;pic18f45k22.h: 12286: unsigned P1SSBD0 :1;
[; ;pic18f45k22.h: 12287: unsigned P1SSBD1 :1;
[; ;pic18f45k22.h: 12288: unsigned P1SSAC0 :1;
[; ;pic18f45k22.h: 12289: unsigned P1SSAC1 :1;
[; ;pic18f45k22.h: 12290: unsigned CCP1AS0 :1;
[; ;pic18f45k22.h: 12291: unsigned CCP1AS1 :1;
[; ;pic18f45k22.h: 12292: unsigned CCP1AS2 :1;
[; ;pic18f45k22.h: 12293: };
[; ;pic18f45k22.h: 12294: struct {
[; ;pic18f45k22.h: 12295: unsigned PSS1BD :2;
[; ;pic18f45k22.h: 12296: unsigned PSS1AC :2;
[; ;pic18f45k22.h: 12297: };
[; ;pic18f45k22.h: 12298: struct {
[; ;pic18f45k22.h: 12299: unsigned PSS1BD0 :1;
[; ;pic18f45k22.h: 12300: unsigned PSS1BD1 :1;
[; ;pic18f45k22.h: 12301: unsigned PSS1AC0 :1;
[; ;pic18f45k22.h: 12302: unsigned PSS1AC1 :1;
[; ;pic18f45k22.h: 12303: };
[; ;pic18f45k22.h: 12304: struct {
[; ;pic18f45k22.h: 12305: unsigned PSSBD :2;
[; ;pic18f45k22.h: 12306: unsigned PSSAC :2;
[; ;pic18f45k22.h: 12307: unsigned ECCPAS :3;
[; ;pic18f45k22.h: 12308: unsigned ECCPASE :1;
[; ;pic18f45k22.h: 12309: };
[; ;pic18f45k22.h: 12310: struct {
[; ;pic18f45k22.h: 12311: unsigned PSSBD0 :1;
[; ;pic18f45k22.h: 12312: unsigned PSSBD1 :1;
[; ;pic18f45k22.h: 12313: unsigned PSSAC0 :1;
[; ;pic18f45k22.h: 12314: unsigned PSSAC1 :1;
[; ;pic18f45k22.h: 12315: unsigned ECCPAS0 :1;
[; ;pic18f45k22.h: 12316: unsigned ECCPAS1 :1;
[; ;pic18f45k22.h: 12317: unsigned ECCPAS2 :1;
[; ;pic18f45k22.h: 12318: };
[; ;pic18f45k22.h: 12319: } ECCPASbits_t;
[; ;pic18f45k22.h: 12320: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f45k22.h: 12464: extern volatile unsigned char PWM1CON @ 0xFB7;
"12466
[; ;pic18f45k22.h: 12466: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f45k22.h: 12469: extern volatile unsigned char PWMCON @ 0xFB7;
"12471
[; ;pic18f45k22.h: 12471: asm("PWMCON equ 0FB7h");
[; <" PWMCON equ 0FB7h ;# ">
[; ;pic18f45k22.h: 12474: typedef union {
[; ;pic18f45k22.h: 12475: struct {
[; ;pic18f45k22.h: 12476: unsigned P1DC :7;
[; ;pic18f45k22.h: 12477: unsigned P1RSEN :1;
[; ;pic18f45k22.h: 12478: };
[; ;pic18f45k22.h: 12479: struct {
[; ;pic18f45k22.h: 12480: unsigned P1DC0 :1;
[; ;pic18f45k22.h: 12481: unsigned P1DC1 :1;
[; ;pic18f45k22.h: 12482: unsigned P1DC2 :1;
[; ;pic18f45k22.h: 12483: unsigned P1DC3 :1;
[; ;pic18f45k22.h: 12484: unsigned P1DC4 :1;
[; ;pic18f45k22.h: 12485: unsigned P1DC5 :1;
[; ;pic18f45k22.h: 12486: unsigned P1DC6 :1;
[; ;pic18f45k22.h: 12487: };
[; ;pic18f45k22.h: 12488: struct {
[; ;pic18f45k22.h: 12489: unsigned PDC :7;
[; ;pic18f45k22.h: 12490: unsigned PRSEN :1;
[; ;pic18f45k22.h: 12491: };
[; ;pic18f45k22.h: 12492: struct {
[; ;pic18f45k22.h: 12493: unsigned PDC0 :1;
[; ;pic18f45k22.h: 12494: unsigned PDC1 :1;
[; ;pic18f45k22.h: 12495: unsigned PDC2 :1;
[; ;pic18f45k22.h: 12496: unsigned PDC3 :1;
[; ;pic18f45k22.h: 12497: unsigned PDC4 :1;
[; ;pic18f45k22.h: 12498: unsigned PDC5 :1;
[; ;pic18f45k22.h: 12499: unsigned PDC6 :1;
[; ;pic18f45k22.h: 12500: };
[; ;pic18f45k22.h: 12501: } PWM1CONbits_t;
[; ;pic18f45k22.h: 12502: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f45k22.h: 12595: typedef union {
[; ;pic18f45k22.h: 12596: struct {
[; ;pic18f45k22.h: 12597: unsigned P1DC :7;
[; ;pic18f45k22.h: 12598: unsigned P1RSEN :1;
[; ;pic18f45k22.h: 12599: };
[; ;pic18f45k22.h: 12600: struct {
[; ;pic18f45k22.h: 12601: unsigned P1DC0 :1;
[; ;pic18f45k22.h: 12602: unsigned P1DC1 :1;
[; ;pic18f45k22.h: 12603: unsigned P1DC2 :1;
[; ;pic18f45k22.h: 12604: unsigned P1DC3 :1;
[; ;pic18f45k22.h: 12605: unsigned P1DC4 :1;
[; ;pic18f45k22.h: 12606: unsigned P1DC5 :1;
[; ;pic18f45k22.h: 12607: unsigned P1DC6 :1;
[; ;pic18f45k22.h: 12608: };
[; ;pic18f45k22.h: 12609: struct {
[; ;pic18f45k22.h: 12610: unsigned PDC :7;
[; ;pic18f45k22.h: 12611: unsigned PRSEN :1;
[; ;pic18f45k22.h: 12612: };
[; ;pic18f45k22.h: 12613: struct {
[; ;pic18f45k22.h: 12614: unsigned PDC0 :1;
[; ;pic18f45k22.h: 12615: unsigned PDC1 :1;
[; ;pic18f45k22.h: 12616: unsigned PDC2 :1;
[; ;pic18f45k22.h: 12617: unsigned PDC3 :1;
[; ;pic18f45k22.h: 12618: unsigned PDC4 :1;
[; ;pic18f45k22.h: 12619: unsigned PDC5 :1;
[; ;pic18f45k22.h: 12620: unsigned PDC6 :1;
[; ;pic18f45k22.h: 12621: };
[; ;pic18f45k22.h: 12622: } PWMCONbits_t;
[; ;pic18f45k22.h: 12623: extern volatile PWMCONbits_t PWMCONbits @ 0xFB7;
[; ;pic18f45k22.h: 12717: extern volatile unsigned char BAUDCON1 @ 0xFB8;
"12719
[; ;pic18f45k22.h: 12719: asm("BAUDCON1 equ 0FB8h");
[; <" BAUDCON1 equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12722: extern volatile unsigned char BAUDCON @ 0xFB8;
"12724
[; ;pic18f45k22.h: 12724: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12726: extern volatile unsigned char BAUDCTL @ 0xFB8;
"12728
[; ;pic18f45k22.h: 12728: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12730: extern volatile unsigned char BAUD1CON @ 0xFB8;
"12732
[; ;pic18f45k22.h: 12732: asm("BAUD1CON equ 0FB8h");
[; <" BAUD1CON equ 0FB8h ;# ">
[; ;pic18f45k22.h: 12735: typedef union {
[; ;pic18f45k22.h: 12736: struct {
[; ;pic18f45k22.h: 12737: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12738: unsigned WUE :1;
[; ;pic18f45k22.h: 12739: unsigned :1;
[; ;pic18f45k22.h: 12740: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12741: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12742: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12743: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12744: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12745: };
[; ;pic18f45k22.h: 12746: struct {
[; ;pic18f45k22.h: 12747: unsigned :4;
[; ;pic18f45k22.h: 12748: unsigned SCKP :1;
[; ;pic18f45k22.h: 12749: };
[; ;pic18f45k22.h: 12750: struct {
[; ;pic18f45k22.h: 12751: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12752: };
[; ;pic18f45k22.h: 12753: struct {
[; ;pic18f45k22.h: 12754: unsigned :7;
[; ;pic18f45k22.h: 12755: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12756: };
[; ;pic18f45k22.h: 12757: struct {
[; ;pic18f45k22.h: 12758: unsigned :3;
[; ;pic18f45k22.h: 12759: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12760: };
[; ;pic18f45k22.h: 12761: struct {
[; ;pic18f45k22.h: 12762: unsigned :5;
[; ;pic18f45k22.h: 12763: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12764: };
[; ;pic18f45k22.h: 12765: struct {
[; ;pic18f45k22.h: 12766: unsigned :6;
[; ;pic18f45k22.h: 12767: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12768: };
[; ;pic18f45k22.h: 12769: struct {
[; ;pic18f45k22.h: 12770: unsigned :6;
[; ;pic18f45k22.h: 12771: unsigned RCMT :1;
[; ;pic18f45k22.h: 12772: };
[; ;pic18f45k22.h: 12773: struct {
[; ;pic18f45k22.h: 12774: unsigned :6;
[; ;pic18f45k22.h: 12775: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12776: };
[; ;pic18f45k22.h: 12777: struct {
[; ;pic18f45k22.h: 12778: unsigned :5;
[; ;pic18f45k22.h: 12779: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12780: };
[; ;pic18f45k22.h: 12781: struct {
[; ;pic18f45k22.h: 12782: unsigned :5;
[; ;pic18f45k22.h: 12783: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12784: };
[; ;pic18f45k22.h: 12785: struct {
[; ;pic18f45k22.h: 12786: unsigned :4;
[; ;pic18f45k22.h: 12787: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12788: };
[; ;pic18f45k22.h: 12789: struct {
[; ;pic18f45k22.h: 12790: unsigned :4;
[; ;pic18f45k22.h: 12791: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12792: };
[; ;pic18f45k22.h: 12793: struct {
[; ;pic18f45k22.h: 12794: unsigned :4;
[; ;pic18f45k22.h: 12795: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12796: };
[; ;pic18f45k22.h: 12797: struct {
[; ;pic18f45k22.h: 12798: unsigned :1;
[; ;pic18f45k22.h: 12799: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12800: };
[; ;pic18f45k22.h: 12801: struct {
[; ;pic18f45k22.h: 12802: unsigned :5;
[; ;pic18f45k22.h: 12803: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12804: };
[; ;pic18f45k22.h: 12805: struct {
[; ;pic18f45k22.h: 12806: unsigned :1;
[; ;pic18f45k22.h: 12807: unsigned W4E :1;
[; ;pic18f45k22.h: 12808: };
[; ;pic18f45k22.h: 12809: } BAUDCON1bits_t;
[; ;pic18f45k22.h: 12810: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
[; ;pic18f45k22.h: 12928: typedef union {
[; ;pic18f45k22.h: 12929: struct {
[; ;pic18f45k22.h: 12930: unsigned ABDEN :1;
[; ;pic18f45k22.h: 12931: unsigned WUE :1;
[; ;pic18f45k22.h: 12932: unsigned :1;
[; ;pic18f45k22.h: 12933: unsigned BRG16 :1;
[; ;pic18f45k22.h: 12934: unsigned CKTXP :1;
[; ;pic18f45k22.h: 12935: unsigned DTRXP :1;
[; ;pic18f45k22.h: 12936: unsigned RCIDL :1;
[; ;pic18f45k22.h: 12937: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 12938: };
[; ;pic18f45k22.h: 12939: struct {
[; ;pic18f45k22.h: 12940: unsigned :4;
[; ;pic18f45k22.h: 12941: unsigned SCKP :1;
[; ;pic18f45k22.h: 12942: };
[; ;pic18f45k22.h: 12943: struct {
[; ;pic18f45k22.h: 12944: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 12945: };
[; ;pic18f45k22.h: 12946: struct {
[; ;pic18f45k22.h: 12947: unsigned :7;
[; ;pic18f45k22.h: 12948: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 12949: };
[; ;pic18f45k22.h: 12950: struct {
[; ;pic18f45k22.h: 12951: unsigned :3;
[; ;pic18f45k22.h: 12952: unsigned BRG161 :1;
[; ;pic18f45k22.h: 12953: };
[; ;pic18f45k22.h: 12954: struct {
[; ;pic18f45k22.h: 12955: unsigned :5;
[; ;pic18f45k22.h: 12956: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 12957: };
[; ;pic18f45k22.h: 12958: struct {
[; ;pic18f45k22.h: 12959: unsigned :6;
[; ;pic18f45k22.h: 12960: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 12961: };
[; ;pic18f45k22.h: 12962: struct {
[; ;pic18f45k22.h: 12963: unsigned :6;
[; ;pic18f45k22.h: 12964: unsigned RCMT :1;
[; ;pic18f45k22.h: 12965: };
[; ;pic18f45k22.h: 12966: struct {
[; ;pic18f45k22.h: 12967: unsigned :6;
[; ;pic18f45k22.h: 12968: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 12969: };
[; ;pic18f45k22.h: 12970: struct {
[; ;pic18f45k22.h: 12971: unsigned :5;
[; ;pic18f45k22.h: 12972: unsigned RXDTP :1;
[; ;pic18f45k22.h: 12973: };
[; ;pic18f45k22.h: 12974: struct {
[; ;pic18f45k22.h: 12975: unsigned :5;
[; ;pic18f45k22.h: 12976: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 12977: };
[; ;pic18f45k22.h: 12978: struct {
[; ;pic18f45k22.h: 12979: unsigned :4;
[; ;pic18f45k22.h: 12980: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 12981: };
[; ;pic18f45k22.h: 12982: struct {
[; ;pic18f45k22.h: 12983: unsigned :4;
[; ;pic18f45k22.h: 12984: unsigned TXCKP :1;
[; ;pic18f45k22.h: 12985: };
[; ;pic18f45k22.h: 12986: struct {
[; ;pic18f45k22.h: 12987: unsigned :4;
[; ;pic18f45k22.h: 12988: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 12989: };
[; ;pic18f45k22.h: 12990: struct {
[; ;pic18f45k22.h: 12991: unsigned :1;
[; ;pic18f45k22.h: 12992: unsigned WUE1 :1;
[; ;pic18f45k22.h: 12993: };
[; ;pic18f45k22.h: 12994: struct {
[; ;pic18f45k22.h: 12995: unsigned :5;
[; ;pic18f45k22.h: 12996: unsigned RXCKP :1;
[; ;pic18f45k22.h: 12997: };
[; ;pic18f45k22.h: 12998: struct {
[; ;pic18f45k22.h: 12999: unsigned :1;
[; ;pic18f45k22.h: 13000: unsigned W4E :1;
[; ;pic18f45k22.h: 13001: };
[; ;pic18f45k22.h: 13002: } BAUDCONbits_t;
[; ;pic18f45k22.h: 13003: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f45k22.h: 13120: typedef union {
[; ;pic18f45k22.h: 13121: struct {
[; ;pic18f45k22.h: 13122: unsigned ABDEN :1;
[; ;pic18f45k22.h: 13123: unsigned WUE :1;
[; ;pic18f45k22.h: 13124: unsigned :1;
[; ;pic18f45k22.h: 13125: unsigned BRG16 :1;
[; ;pic18f45k22.h: 13126: unsigned CKTXP :1;
[; ;pic18f45k22.h: 13127: unsigned DTRXP :1;
[; ;pic18f45k22.h: 13128: unsigned RCIDL :1;
[; ;pic18f45k22.h: 13129: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 13130: };
[; ;pic18f45k22.h: 13131: struct {
[; ;pic18f45k22.h: 13132: unsigned :4;
[; ;pic18f45k22.h: 13133: unsigned SCKP :1;
[; ;pic18f45k22.h: 13134: };
[; ;pic18f45k22.h: 13135: struct {
[; ;pic18f45k22.h: 13136: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 13137: };
[; ;pic18f45k22.h: 13138: struct {
[; ;pic18f45k22.h: 13139: unsigned :7;
[; ;pic18f45k22.h: 13140: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 13141: };
[; ;pic18f45k22.h: 13142: struct {
[; ;pic18f45k22.h: 13143: unsigned :3;
[; ;pic18f45k22.h: 13144: unsigned BRG161 :1;
[; ;pic18f45k22.h: 13145: };
[; ;pic18f45k22.h: 13146: struct {
[; ;pic18f45k22.h: 13147: unsigned :5;
[; ;pic18f45k22.h: 13148: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 13149: };
[; ;pic18f45k22.h: 13150: struct {
[; ;pic18f45k22.h: 13151: unsigned :6;
[; ;pic18f45k22.h: 13152: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 13153: };
[; ;pic18f45k22.h: 13154: struct {
[; ;pic18f45k22.h: 13155: unsigned :6;
[; ;pic18f45k22.h: 13156: unsigned RCMT :1;
[; ;pic18f45k22.h: 13157: };
[; ;pic18f45k22.h: 13158: struct {
[; ;pic18f45k22.h: 13159: unsigned :6;
[; ;pic18f45k22.h: 13160: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 13161: };
[; ;pic18f45k22.h: 13162: struct {
[; ;pic18f45k22.h: 13163: unsigned :5;
[; ;pic18f45k22.h: 13164: unsigned RXDTP :1;
[; ;pic18f45k22.h: 13165: };
[; ;pic18f45k22.h: 13166: struct {
[; ;pic18f45k22.h: 13167: unsigned :5;
[; ;pic18f45k22.h: 13168: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 13169: };
[; ;pic18f45k22.h: 13170: struct {
[; ;pic18f45k22.h: 13171: unsigned :4;
[; ;pic18f45k22.h: 13172: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 13173: };
[; ;pic18f45k22.h: 13174: struct {
[; ;pic18f45k22.h: 13175: unsigned :4;
[; ;pic18f45k22.h: 13176: unsigned TXCKP :1;
[; ;pic18f45k22.h: 13177: };
[; ;pic18f45k22.h: 13178: struct {
[; ;pic18f45k22.h: 13179: unsigned :4;
[; ;pic18f45k22.h: 13180: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 13181: };
[; ;pic18f45k22.h: 13182: struct {
[; ;pic18f45k22.h: 13183: unsigned :1;
[; ;pic18f45k22.h: 13184: unsigned WUE1 :1;
[; ;pic18f45k22.h: 13185: };
[; ;pic18f45k22.h: 13186: struct {
[; ;pic18f45k22.h: 13187: unsigned :5;
[; ;pic18f45k22.h: 13188: unsigned RXCKP :1;
[; ;pic18f45k22.h: 13189: };
[; ;pic18f45k22.h: 13190: struct {
[; ;pic18f45k22.h: 13191: unsigned :1;
[; ;pic18f45k22.h: 13192: unsigned W4E :1;
[; ;pic18f45k22.h: 13193: };
[; ;pic18f45k22.h: 13194: } BAUDCTLbits_t;
[; ;pic18f45k22.h: 13195: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f45k22.h: 13312: typedef union {
[; ;pic18f45k22.h: 13313: struct {
[; ;pic18f45k22.h: 13314: unsigned ABDEN :1;
[; ;pic18f45k22.h: 13315: unsigned WUE :1;
[; ;pic18f45k22.h: 13316: unsigned :1;
[; ;pic18f45k22.h: 13317: unsigned BRG16 :1;
[; ;pic18f45k22.h: 13318: unsigned CKTXP :1;
[; ;pic18f45k22.h: 13319: unsigned DTRXP :1;
[; ;pic18f45k22.h: 13320: unsigned RCIDL :1;
[; ;pic18f45k22.h: 13321: unsigned ABDOVF :1;
[; ;pic18f45k22.h: 13322: };
[; ;pic18f45k22.h: 13323: struct {
[; ;pic18f45k22.h: 13324: unsigned :4;
[; ;pic18f45k22.h: 13325: unsigned SCKP :1;
[; ;pic18f45k22.h: 13326: };
[; ;pic18f45k22.h: 13327: struct {
[; ;pic18f45k22.h: 13328: unsigned ABDEN1 :1;
[; ;pic18f45k22.h: 13329: };
[; ;pic18f45k22.h: 13330: struct {
[; ;pic18f45k22.h: 13331: unsigned :7;
[; ;pic18f45k22.h: 13332: unsigned ABDOVF1 :1;
[; ;pic18f45k22.h: 13333: };
[; ;pic18f45k22.h: 13334: struct {
[; ;pic18f45k22.h: 13335: unsigned :3;
[; ;pic18f45k22.h: 13336: unsigned BRG161 :1;
[; ;pic18f45k22.h: 13337: };
[; ;pic18f45k22.h: 13338: struct {
[; ;pic18f45k22.h: 13339: unsigned :5;
[; ;pic18f45k22.h: 13340: unsigned DTRXP1 :1;
[; ;pic18f45k22.h: 13341: };
[; ;pic18f45k22.h: 13342: struct {
[; ;pic18f45k22.h: 13343: unsigned :6;
[; ;pic18f45k22.h: 13344: unsigned RCIDL1 :1;
[; ;pic18f45k22.h: 13345: };
[; ;pic18f45k22.h: 13346: struct {
[; ;pic18f45k22.h: 13347: unsigned :6;
[; ;pic18f45k22.h: 13348: unsigned RCMT :1;
[; ;pic18f45k22.h: 13349: };
[; ;pic18f45k22.h: 13350: struct {
[; ;pic18f45k22.h: 13351: unsigned :6;
[; ;pic18f45k22.h: 13352: unsigned RCMT1 :1;
[; ;pic18f45k22.h: 13353: };
[; ;pic18f45k22.h: 13354: struct {
[; ;pic18f45k22.h: 13355: unsigned :5;
[; ;pic18f45k22.h: 13356: unsigned RXDTP :1;
[; ;pic18f45k22.h: 13357: };
[; ;pic18f45k22.h: 13358: struct {
[; ;pic18f45k22.h: 13359: unsigned :5;
[; ;pic18f45k22.h: 13360: unsigned RXDTP1 :1;
[; ;pic18f45k22.h: 13361: };
[; ;pic18f45k22.h: 13362: struct {
[; ;pic18f45k22.h: 13363: unsigned :4;
[; ;pic18f45k22.h: 13364: unsigned SCKP1 :1;
[; ;pic18f45k22.h: 13365: };
[; ;pic18f45k22.h: 13366: struct {
[; ;pic18f45k22.h: 13367: unsigned :4;
[; ;pic18f45k22.h: 13368: unsigned TXCKP :1;
[; ;pic18f45k22.h: 13369: };
[; ;pic18f45k22.h: 13370: struct {
[; ;pic18f45k22.h: 13371: unsigned :4;
[; ;pic18f45k22.h: 13372: unsigned TXCKP1 :1;
[; ;pic18f45k22.h: 13373: };
[; ;pic18f45k22.h: 13374: struct {
[; ;pic18f45k22.h: 13375: unsigned :1;
[; ;pic18f45k22.h: 13376: unsigned WUE1 :1;
[; ;pic18f45k22.h: 13377: };
[; ;pic18f45k22.h: 13378: struct {
[; ;pic18f45k22.h: 13379: unsigned :5;
[; ;pic18f45k22.h: 13380: unsigned RXCKP :1;
[; ;pic18f45k22.h: 13381: };
[; ;pic18f45k22.h: 13382: struct {
[; ;pic18f45k22.h: 13383: unsigned :1;
[; ;pic18f45k22.h: 13384: unsigned W4E :1;
[; ;pic18f45k22.h: 13385: };
[; ;pic18f45k22.h: 13386: } BAUD1CONbits_t;
[; ;pic18f45k22.h: 13387: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xFB8;
[; ;pic18f45k22.h: 13506: extern volatile unsigned char PSTR1CON @ 0xFB9;
"13508
[; ;pic18f45k22.h: 13508: asm("PSTR1CON equ 0FB9h");
[; <" PSTR1CON equ 0FB9h ;# ">
[; ;pic18f45k22.h: 13511: extern volatile unsigned char PSTRCON @ 0xFB9;
"13513
[; ;pic18f45k22.h: 13513: asm("PSTRCON equ 0FB9h");
[; <" PSTRCON equ 0FB9h ;# ">
[; ;pic18f45k22.h: 13516: typedef union {
[; ;pic18f45k22.h: 13517: struct {
[; ;pic18f45k22.h: 13518: unsigned STR1A :1;
[; ;pic18f45k22.h: 13519: unsigned STR1B :1;
[; ;pic18f45k22.h: 13520: unsigned STR1C :1;
[; ;pic18f45k22.h: 13521: unsigned STR1D :1;
[; ;pic18f45k22.h: 13522: unsigned STR1SYNC :1;
[; ;pic18f45k22.h: 13523: };
[; ;pic18f45k22.h: 13524: struct {
[; ;pic18f45k22.h: 13525: unsigned STRA :1;
[; ;pic18f45k22.h: 13526: };
[; ;pic18f45k22.h: 13527: struct {
[; ;pic18f45k22.h: 13528: unsigned :1;
[; ;pic18f45k22.h: 13529: unsigned STRB :1;
[; ;pic18f45k22.h: 13530: };
[; ;pic18f45k22.h: 13531: struct {
[; ;pic18f45k22.h: 13532: unsigned :2;
[; ;pic18f45k22.h: 13533: unsigned STRC :1;
[; ;pic18f45k22.h: 13534: };
[; ;pic18f45k22.h: 13535: struct {
[; ;pic18f45k22.h: 13536: unsigned :3;
[; ;pic18f45k22.h: 13537: unsigned STRD :1;
[; ;pic18f45k22.h: 13538: };
[; ;pic18f45k22.h: 13539: struct {
[; ;pic18f45k22.h: 13540: unsigned :4;
[; ;pic18f45k22.h: 13541: unsigned STRSYNC :1;
[; ;pic18f45k22.h: 13542: };
[; ;pic18f45k22.h: 13543: } PSTR1CONbits_t;
[; ;pic18f45k22.h: 13544: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
[; ;pic18f45k22.h: 13597: typedef union {
[; ;pic18f45k22.h: 13598: struct {
[; ;pic18f45k22.h: 13599: unsigned STR1A :1;
[; ;pic18f45k22.h: 13600: unsigned STR1B :1;
[; ;pic18f45k22.h: 13601: unsigned STR1C :1;
[; ;pic18f45k22.h: 13602: unsigned STR1D :1;
[; ;pic18f45k22.h: 13603: unsigned STR1SYNC :1;
[; ;pic18f45k22.h: 13604: };
[; ;pic18f45k22.h: 13605: struct {
[; ;pic18f45k22.h: 13606: unsigned STRA :1;
[; ;pic18f45k22.h: 13607: };
[; ;pic18f45k22.h: 13608: struct {
[; ;pic18f45k22.h: 13609: unsigned :1;
[; ;pic18f45k22.h: 13610: unsigned STRB :1;
[; ;pic18f45k22.h: 13611: };
[; ;pic18f45k22.h: 13612: struct {
[; ;pic18f45k22.h: 13613: unsigned :2;
[; ;pic18f45k22.h: 13614: unsigned STRC :1;
[; ;pic18f45k22.h: 13615: };
[; ;pic18f45k22.h: 13616: struct {
[; ;pic18f45k22.h: 13617: unsigned :3;
[; ;pic18f45k22.h: 13618: unsigned STRD :1;
[; ;pic18f45k22.h: 13619: };
[; ;pic18f45k22.h: 13620: struct {
[; ;pic18f45k22.h: 13621: unsigned :4;
[; ;pic18f45k22.h: 13622: unsigned STRSYNC :1;
[; ;pic18f45k22.h: 13623: };
[; ;pic18f45k22.h: 13624: } PSTRCONbits_t;
[; ;pic18f45k22.h: 13625: extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
[; ;pic18f45k22.h: 13679: extern volatile unsigned char T2CON @ 0xFBA;
"13681
[; ;pic18f45k22.h: 13681: asm("T2CON equ 0FBAh");
[; <" T2CON equ 0FBAh ;# ">
[; ;pic18f45k22.h: 13684: typedef union {
[; ;pic18f45k22.h: 13685: struct {
[; ;pic18f45k22.h: 13686: unsigned T2CKPS :2;
[; ;pic18f45k22.h: 13687: unsigned TMR2ON :1;
[; ;pic18f45k22.h: 13688: unsigned T2OUTPS :4;
[; ;pic18f45k22.h: 13689: };
[; ;pic18f45k22.h: 13690: struct {
[; ;pic18f45k22.h: 13691: unsigned T2CKPS0 :1;
[; ;pic18f45k22.h: 13692: unsigned T2CKPS1 :1;
[; ;pic18f45k22.h: 13693: unsigned :1;
[; ;pic18f45k22.h: 13694: unsigned T2OUTPS0 :1;
[; ;pic18f45k22.h: 13695: unsigned T2OUTPS1 :1;
[; ;pic18f45k22.h: 13696: unsigned T2OUTPS2 :1;
[; ;pic18f45k22.h: 13697: unsigned T2OUTPS3 :1;
[; ;pic18f45k22.h: 13698: };
[; ;pic18f45k22.h: 13699: } T2CONbits_t;
[; ;pic18f45k22.h: 13700: extern volatile T2CONbits_t T2CONbits @ 0xFBA;
[; ;pic18f45k22.h: 13749: extern volatile unsigned char PR2 @ 0xFBB;
"13751
[; ;pic18f45k22.h: 13751: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18f45k22.h: 13754: typedef union {
[; ;pic18f45k22.h: 13755: struct {
[; ;pic18f45k22.h: 13756: unsigned PR2 :8;
[; ;pic18f45k22.h: 13757: };
[; ;pic18f45k22.h: 13758: } PR2bits_t;
[; ;pic18f45k22.h: 13759: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18f45k22.h: 13768: extern volatile unsigned char TMR2 @ 0xFBC;
"13770
[; ;pic18f45k22.h: 13770: asm("TMR2 equ 0FBCh");
[; <" TMR2 equ 0FBCh ;# ">
[; ;pic18f45k22.h: 13773: typedef union {
[; ;pic18f45k22.h: 13774: struct {
[; ;pic18f45k22.h: 13775: unsigned TMR2 :8;
[; ;pic18f45k22.h: 13776: };
[; ;pic18f45k22.h: 13777: } TMR2bits_t;
[; ;pic18f45k22.h: 13778: extern volatile TMR2bits_t TMR2bits @ 0xFBC;
[; ;pic18f45k22.h: 13787: extern volatile unsigned char CCP1CON @ 0xFBD;
"13789
[; ;pic18f45k22.h: 13789: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f45k22.h: 13792: typedef union {
[; ;pic18f45k22.h: 13793: struct {
[; ;pic18f45k22.h: 13794: unsigned CCP1M :4;
[; ;pic18f45k22.h: 13795: unsigned DC1B :2;
[; ;pic18f45k22.h: 13796: unsigned P1M :2;
[; ;pic18f45k22.h: 13797: };
[; ;pic18f45k22.h: 13798: struct {
[; ;pic18f45k22.h: 13799: unsigned CCP1M0 :1;
[; ;pic18f45k22.h: 13800: unsigned CCP1M1 :1;
[; ;pic18f45k22.h: 13801: unsigned CCP1M2 :1;
[; ;pic18f45k22.h: 13802: unsigned CCP1M3 :1;
[; ;pic18f45k22.h: 13803: unsigned DC1B0 :1;
[; ;pic18f45k22.h: 13804: unsigned DC1B1 :1;
[; ;pic18f45k22.h: 13805: unsigned P1M0 :1;
[; ;pic18f45k22.h: 13806: unsigned P1M1 :1;
[; ;pic18f45k22.h: 13807: };
[; ;pic18f45k22.h: 13808: } CCP1CONbits_t;
[; ;pic18f45k22.h: 13809: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f45k22.h: 13868: extern volatile unsigned short CCPR1 @ 0xFBE;
"13870
[; ;pic18f45k22.h: 13870: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f45k22.h: 13874: extern volatile unsigned char CCPR1L @ 0xFBE;
"13876
[; ;pic18f45k22.h: 13876: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f45k22.h: 13879: typedef union {
[; ;pic18f45k22.h: 13880: struct {
[; ;pic18f45k22.h: 13881: unsigned CCPR1L :8;
[; ;pic18f45k22.h: 13882: };
[; ;pic18f45k22.h: 13883: } CCPR1Lbits_t;
[; ;pic18f45k22.h: 13884: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
[; ;pic18f45k22.h: 13893: extern volatile unsigned char CCPR1H @ 0xFBF;
"13895
[; ;pic18f45k22.h: 13895: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f45k22.h: 13898: typedef union {
[; ;pic18f45k22.h: 13899: struct {
[; ;pic18f45k22.h: 13900: unsigned CCPR1H :8;
[; ;pic18f45k22.h: 13901: };
[; ;pic18f45k22.h: 13902: } CCPR1Hbits_t;
[; ;pic18f45k22.h: 13903: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
[; ;pic18f45k22.h: 13912: extern volatile unsigned char ADCON2 @ 0xFC0;
"13914
[; ;pic18f45k22.h: 13914: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f45k22.h: 13917: typedef union {
[; ;pic18f45k22.h: 13918: struct {
[; ;pic18f45k22.h: 13919: unsigned ADCS :3;
[; ;pic18f45k22.h: 13920: unsigned ACQT :3;
[; ;pic18f45k22.h: 13921: unsigned :1;
[; ;pic18f45k22.h: 13922: unsigned ADFM :1;
[; ;pic18f45k22.h: 13923: };
[; ;pic18f45k22.h: 13924: struct {
[; ;pic18f45k22.h: 13925: unsigned ADCS0 :1;
[; ;pic18f45k22.h: 13926: unsigned ADCS1 :1;
[; ;pic18f45k22.h: 13927: unsigned ADCS2 :1;
[; ;pic18f45k22.h: 13928: unsigned ACQT0 :1;
[; ;pic18f45k22.h: 13929: unsigned ACQT1 :1;
[; ;pic18f45k22.h: 13930: unsigned ACQT2 :1;
[; ;pic18f45k22.h: 13931: };
[; ;pic18f45k22.h: 13932: } ADCON2bits_t;
[; ;pic18f45k22.h: 13933: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f45k22.h: 13982: extern volatile unsigned char ADCON1 @ 0xFC1;
"13984
[; ;pic18f45k22.h: 13984: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f45k22.h: 13987: typedef union {
[; ;pic18f45k22.h: 13988: struct {
[; ;pic18f45k22.h: 13989: unsigned NVCFG :2;
[; ;pic18f45k22.h: 13990: unsigned PVCFG :2;
[; ;pic18f45k22.h: 13991: unsigned :3;
[; ;pic18f45k22.h: 13992: unsigned TRIGSEL :1;
[; ;pic18f45k22.h: 13993: };
[; ;pic18f45k22.h: 13994: struct {
[; ;pic18f45k22.h: 13995: unsigned NVCFG0 :1;
[; ;pic18f45k22.h: 13996: unsigned NVCFG1 :1;
[; ;pic18f45k22.h: 13997: unsigned PVCFG0 :1;
[; ;pic18f45k22.h: 13998: unsigned PVCFG1 :1;
[; ;pic18f45k22.h: 13999: };
[; ;pic18f45k22.h: 14000: struct {
[; ;pic18f45k22.h: 14001: unsigned :3;
[; ;pic18f45k22.h: 14002: unsigned CHSN3 :1;
[; ;pic18f45k22.h: 14003: };
[; ;pic18f45k22.h: 14004: } ADCON1bits_t;
[; ;pic18f45k22.h: 14005: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f45k22.h: 14049: extern volatile unsigned char ADCON0 @ 0xFC2;
"14051
[; ;pic18f45k22.h: 14051: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f45k22.h: 14054: typedef union {
[; ;pic18f45k22.h: 14055: struct {
[; ;pic18f45k22.h: 14056: unsigned :1;
[; ;pic18f45k22.h: 14057: unsigned GO_NOT_DONE :1;
[; ;pic18f45k22.h: 14058: };
[; ;pic18f45k22.h: 14059: struct {
[; ;pic18f45k22.h: 14060: unsigned ADON :1;
[; ;pic18f45k22.h: 14061: unsigned GO_nDONE :1;
[; ;pic18f45k22.h: 14062: unsigned CHS :5;
[; ;pic18f45k22.h: 14063: };
[; ;pic18f45k22.h: 14064: struct {
[; ;pic18f45k22.h: 14065: unsigned :1;
[; ;pic18f45k22.h: 14066: unsigned GO :1;
[; ;pic18f45k22.h: 14067: unsigned CHS0 :1;
[; ;pic18f45k22.h: 14068: unsigned CHS1 :1;
[; ;pic18f45k22.h: 14069: unsigned CHS2 :1;
[; ;pic18f45k22.h: 14070: unsigned CHS3 :1;
[; ;pic18f45k22.h: 14071: unsigned CHS4 :1;
[; ;pic18f45k22.h: 14072: };
[; ;pic18f45k22.h: 14073: struct {
[; ;pic18f45k22.h: 14074: unsigned :1;
[; ;pic18f45k22.h: 14075: unsigned DONE :1;
[; ;pic18f45k22.h: 14076: };
[; ;pic18f45k22.h: 14077: struct {
[; ;pic18f45k22.h: 14078: unsigned :1;
[; ;pic18f45k22.h: 14079: unsigned NOT_DONE :1;
[; ;pic18f45k22.h: 14080: };
[; ;pic18f45k22.h: 14081: struct {
[; ;pic18f45k22.h: 14082: unsigned :1;
[; ;pic18f45k22.h: 14083: unsigned nDONE :1;
[; ;pic18f45k22.h: 14084: };
[; ;pic18f45k22.h: 14085: struct {
[; ;pic18f45k22.h: 14086: unsigned :1;
[; ;pic18f45k22.h: 14087: unsigned GO_DONE :1;
[; ;pic18f45k22.h: 14088: };
[; ;pic18f45k22.h: 14089: struct {
[; ;pic18f45k22.h: 14090: unsigned :1;
[; ;pic18f45k22.h: 14091: unsigned GODONE :1;
[; ;pic18f45k22.h: 14092: };
[; ;pic18f45k22.h: 14093: } ADCON0bits_t;
[; ;pic18f45k22.h: 14094: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f45k22.h: 14173: extern volatile unsigned short ADRES @ 0xFC3;
"14175
[; ;pic18f45k22.h: 14175: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f45k22.h: 14179: extern volatile unsigned char ADRESL @ 0xFC3;
"14181
[; ;pic18f45k22.h: 14181: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f45k22.h: 14184: typedef union {
[; ;pic18f45k22.h: 14185: struct {
[; ;pic18f45k22.h: 14186: unsigned ADRESL :8;
[; ;pic18f45k22.h: 14187: };
[; ;pic18f45k22.h: 14188: } ADRESLbits_t;
[; ;pic18f45k22.h: 14189: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f45k22.h: 14198: extern volatile unsigned char ADRESH @ 0xFC4;
"14200
[; ;pic18f45k22.h: 14200: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f45k22.h: 14203: typedef union {
[; ;pic18f45k22.h: 14204: struct {
[; ;pic18f45k22.h: 14205: unsigned ADRESH :8;
[; ;pic18f45k22.h: 14206: };
[; ;pic18f45k22.h: 14207: } ADRESHbits_t;
[; ;pic18f45k22.h: 14208: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f45k22.h: 14217: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"14219
[; ;pic18f45k22.h: 14219: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f45k22.h: 14222: extern volatile unsigned char SSPCON2 @ 0xFC5;
"14224
[; ;pic18f45k22.h: 14224: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f45k22.h: 14227: typedef union {
[; ;pic18f45k22.h: 14228: struct {
[; ;pic18f45k22.h: 14229: unsigned SEN :1;
[; ;pic18f45k22.h: 14230: unsigned RSEN :1;
[; ;pic18f45k22.h: 14231: unsigned PEN :1;
[; ;pic18f45k22.h: 14232: unsigned RCEN :1;
[; ;pic18f45k22.h: 14233: unsigned ACKEN :1;
[; ;pic18f45k22.h: 14234: unsigned ACKDT :1;
[; ;pic18f45k22.h: 14235: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 14236: unsigned GCEN :1;
[; ;pic18f45k22.h: 14237: };
[; ;pic18f45k22.h: 14238: struct {
[; ;pic18f45k22.h: 14239: unsigned :5;
[; ;pic18f45k22.h: 14240: unsigned ACKDT1 :1;
[; ;pic18f45k22.h: 14241: };
[; ;pic18f45k22.h: 14242: struct {
[; ;pic18f45k22.h: 14243: unsigned :4;
[; ;pic18f45k22.h: 14244: unsigned ACKEN1 :1;
[; ;pic18f45k22.h: 14245: };
[; ;pic18f45k22.h: 14246: struct {
[; ;pic18f45k22.h: 14247: unsigned :6;
[; ;pic18f45k22.h: 14248: unsigned ACKSTAT1 :1;
[; ;pic18f45k22.h: 14249: };
[; ;pic18f45k22.h: 14250: struct {
[; ;pic18f45k22.h: 14251: unsigned :1;
[; ;pic18f45k22.h: 14252: unsigned ADMSK1 :1;
[; ;pic18f45k22.h: 14253: };
[; ;pic18f45k22.h: 14254: struct {
[; ;pic18f45k22.h: 14255: unsigned :1;
[; ;pic18f45k22.h: 14256: unsigned ADMSK11 :1;
[; ;pic18f45k22.h: 14257: };
[; ;pic18f45k22.h: 14258: struct {
[; ;pic18f45k22.h: 14259: unsigned :2;
[; ;pic18f45k22.h: 14260: unsigned ADMSK2 :1;
[; ;pic18f45k22.h: 14261: };
[; ;pic18f45k22.h: 14262: struct {
[; ;pic18f45k22.h: 14263: unsigned :2;
[; ;pic18f45k22.h: 14264: unsigned ADMSK21 :1;
[; ;pic18f45k22.h: 14265: };
[; ;pic18f45k22.h: 14266: struct {
[; ;pic18f45k22.h: 14267: unsigned :3;
[; ;pic18f45k22.h: 14268: unsigned ADMSK3 :1;
[; ;pic18f45k22.h: 14269: };
[; ;pic18f45k22.h: 14270: struct {
[; ;pic18f45k22.h: 14271: unsigned :3;
[; ;pic18f45k22.h: 14272: unsigned ADMSK31 :1;
[; ;pic18f45k22.h: 14273: };
[; ;pic18f45k22.h: 14274: struct {
[; ;pic18f45k22.h: 14275: unsigned :4;
[; ;pic18f45k22.h: 14276: unsigned ADMSK4 :1;
[; ;pic18f45k22.h: 14277: };
[; ;pic18f45k22.h: 14278: struct {
[; ;pic18f45k22.h: 14279: unsigned :4;
[; ;pic18f45k22.h: 14280: unsigned ADMSK41 :1;
[; ;pic18f45k22.h: 14281: };
[; ;pic18f45k22.h: 14282: struct {
[; ;pic18f45k22.h: 14283: unsigned :5;
[; ;pic18f45k22.h: 14284: unsigned ADMSK5 :1;
[; ;pic18f45k22.h: 14285: };
[; ;pic18f45k22.h: 14286: struct {
[; ;pic18f45k22.h: 14287: unsigned :5;
[; ;pic18f45k22.h: 14288: unsigned ADMSK51 :1;
[; ;pic18f45k22.h: 14289: };
[; ;pic18f45k22.h: 14290: struct {
[; ;pic18f45k22.h: 14291: unsigned :7;
[; ;pic18f45k22.h: 14292: unsigned GCEN1 :1;
[; ;pic18f45k22.h: 14293: };
[; ;pic18f45k22.h: 14294: struct {
[; ;pic18f45k22.h: 14295: unsigned :2;
[; ;pic18f45k22.h: 14296: unsigned PEN1 :1;
[; ;pic18f45k22.h: 14297: };
[; ;pic18f45k22.h: 14298: struct {
[; ;pic18f45k22.h: 14299: unsigned :3;
[; ;pic18f45k22.h: 14300: unsigned RCEN1 :1;
[; ;pic18f45k22.h: 14301: };
[; ;pic18f45k22.h: 14302: struct {
[; ;pic18f45k22.h: 14303: unsigned :1;
[; ;pic18f45k22.h: 14304: unsigned RSEN1 :1;
[; ;pic18f45k22.h: 14305: };
[; ;pic18f45k22.h: 14306: struct {
[; ;pic18f45k22.h: 14307: unsigned SEN1 :1;
[; ;pic18f45k22.h: 14308: };
[; ;pic18f45k22.h: 14309: } SSP1CON2bits_t;
[; ;pic18f45k22.h: 14310: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f45k22.h: 14443: typedef union {
[; ;pic18f45k22.h: 14444: struct {
[; ;pic18f45k22.h: 14445: unsigned SEN :1;
[; ;pic18f45k22.h: 14446: unsigned RSEN :1;
[; ;pic18f45k22.h: 14447: unsigned PEN :1;
[; ;pic18f45k22.h: 14448: unsigned RCEN :1;
[; ;pic18f45k22.h: 14449: unsigned ACKEN :1;
[; ;pic18f45k22.h: 14450: unsigned ACKDT :1;
[; ;pic18f45k22.h: 14451: unsigned ACKSTAT :1;
[; ;pic18f45k22.h: 14452: unsigned GCEN :1;
[; ;pic18f45k22.h: 14453: };
[; ;pic18f45k22.h: 14454: struct {
[; ;pic18f45k22.h: 14455: unsigned :5;
[; ;pic18f45k22.h: 14456: unsigned ACKDT1 :1;
[; ;pic18f45k22.h: 14457: };
[; ;pic18f45k22.h: 14458: struct {
[; ;pic18f45k22.h: 14459: unsigned :4;
[; ;pic18f45k22.h: 14460: unsigned ACKEN1 :1;
[; ;pic18f45k22.h: 14461: };
[; ;pic18f45k22.h: 14462: struct {
[; ;pic18f45k22.h: 14463: unsigned :6;
[; ;pic18f45k22.h: 14464: unsigned ACKSTAT1 :1;
[; ;pic18f45k22.h: 14465: };
[; ;pic18f45k22.h: 14466: struct {
[; ;pic18f45k22.h: 14467: unsigned :1;
[; ;pic18f45k22.h: 14468: unsigned ADMSK1 :1;
[; ;pic18f45k22.h: 14469: };
[; ;pic18f45k22.h: 14470: struct {
[; ;pic18f45k22.h: 14471: unsigned :1;
[; ;pic18f45k22.h: 14472: unsigned ADMSK11 :1;
[; ;pic18f45k22.h: 14473: };
[; ;pic18f45k22.h: 14474: struct {
[; ;pic18f45k22.h: 14475: unsigned :2;
[; ;pic18f45k22.h: 14476: unsigned ADMSK2 :1;
[; ;pic18f45k22.h: 14477: };
[; ;pic18f45k22.h: 14478: struct {
[; ;pic18f45k22.h: 14479: unsigned :2;
[; ;pic18f45k22.h: 14480: unsigned ADMSK21 :1;
[; ;pic18f45k22.h: 14481: };
[; ;pic18f45k22.h: 14482: struct {
[; ;pic18f45k22.h: 14483: unsigned :3;
[; ;pic18f45k22.h: 14484: unsigned ADMSK3 :1;
[; ;pic18f45k22.h: 14485: };
[; ;pic18f45k22.h: 14486: struct {
[; ;pic18f45k22.h: 14487: unsigned :3;
[; ;pic18f45k22.h: 14488: unsigned ADMSK31 :1;
[; ;pic18f45k22.h: 14489: };
[; ;pic18f45k22.h: 14490: struct {
[; ;pic18f45k22.h: 14491: unsigned :4;
[; ;pic18f45k22.h: 14492: unsigned ADMSK4 :1;
[; ;pic18f45k22.h: 14493: };
[; ;pic18f45k22.h: 14494: struct {
[; ;pic18f45k22.h: 14495: unsigned :4;
[; ;pic18f45k22.h: 14496: unsigned ADMSK41 :1;
[; ;pic18f45k22.h: 14497: };
[; ;pic18f45k22.h: 14498: struct {
[; ;pic18f45k22.h: 14499: unsigned :5;
[; ;pic18f45k22.h: 14500: unsigned ADMSK5 :1;
[; ;pic18f45k22.h: 14501: };
[; ;pic18f45k22.h: 14502: struct {
[; ;pic18f45k22.h: 14503: unsigned :5;
[; ;pic18f45k22.h: 14504: unsigned ADMSK51 :1;
[; ;pic18f45k22.h: 14505: };
[; ;pic18f45k22.h: 14506: struct {
[; ;pic18f45k22.h: 14507: unsigned :7;
[; ;pic18f45k22.h: 14508: unsigned GCEN1 :1;
[; ;pic18f45k22.h: 14509: };
[; ;pic18f45k22.h: 14510: struct {
[; ;pic18f45k22.h: 14511: unsigned :2;
[; ;pic18f45k22.h: 14512: unsigned PEN1 :1;
[; ;pic18f45k22.h: 14513: };
[; ;pic18f45k22.h: 14514: struct {
[; ;pic18f45k22.h: 14515: unsigned :3;
[; ;pic18f45k22.h: 14516: unsigned RCEN1 :1;
[; ;pic18f45k22.h: 14517: };
[; ;pic18f45k22.h: 14518: struct {
[; ;pic18f45k22.h: 14519: unsigned :1;
[; ;pic18f45k22.h: 14520: unsigned RSEN1 :1;
[; ;pic18f45k22.h: 14521: };
[; ;pic18f45k22.h: 14522: struct {
[; ;pic18f45k22.h: 14523: unsigned SEN1 :1;
[; ;pic18f45k22.h: 14524: };
[; ;pic18f45k22.h: 14525: } SSPCON2bits_t;
[; ;pic18f45k22.h: 14526: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f45k22.h: 14660: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14662
[; ;pic18f45k22.h: 14662: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f45k22.h: 14665: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14667
[; ;pic18f45k22.h: 14667: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f45k22.h: 14670: typedef union {
[; ;pic18f45k22.h: 14671: struct {
[; ;pic18f45k22.h: 14672: unsigned SSPM :4;
[; ;pic18f45k22.h: 14673: unsigned CKP :1;
[; ;pic18f45k22.h: 14674: unsigned SSPEN :1;
[; ;pic18f45k22.h: 14675: unsigned SSPOV :1;
[; ;pic18f45k22.h: 14676: unsigned WCOL :1;
[; ;pic18f45k22.h: 14677: };
[; ;pic18f45k22.h: 14678: struct {
[; ;pic18f45k22.h: 14679: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 14680: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 14681: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 14682: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 14683: };
[; ;pic18f45k22.h: 14684: struct {
[; ;pic18f45k22.h: 14685: unsigned :4;
[; ;pic18f45k22.h: 14686: unsigned CKP1 :1;
[; ;pic18f45k22.h: 14687: };
[; ;pic18f45k22.h: 14688: struct {
[; ;pic18f45k22.h: 14689: unsigned :5;
[; ;pic18f45k22.h: 14690: unsigned SSPEN1 :1;
[; ;pic18f45k22.h: 14691: };
[; ;pic18f45k22.h: 14692: struct {
[; ;pic18f45k22.h: 14693: unsigned SSPM01 :1;
[; ;pic18f45k22.h: 14694: };
[; ;pic18f45k22.h: 14695: struct {
[; ;pic18f45k22.h: 14696: unsigned :1;
[; ;pic18f45k22.h: 14697: unsigned SSPM11 :1;
[; ;pic18f45k22.h: 14698: };
[; ;pic18f45k22.h: 14699: struct {
[; ;pic18f45k22.h: 14700: unsigned :2;
[; ;pic18f45k22.h: 14701: unsigned SSPM21 :1;
[; ;pic18f45k22.h: 14702: };
[; ;pic18f45k22.h: 14703: struct {
[; ;pic18f45k22.h: 14704: unsigned :3;
[; ;pic18f45k22.h: 14705: unsigned SSPM31 :1;
[; ;pic18f45k22.h: 14706: };
[; ;pic18f45k22.h: 14707: struct {
[; ;pic18f45k22.h: 14708: unsigned :6;
[; ;pic18f45k22.h: 14709: unsigned SSPOV1 :1;
[; ;pic18f45k22.h: 14710: };
[; ;pic18f45k22.h: 14711: struct {
[; ;pic18f45k22.h: 14712: unsigned :7;
[; ;pic18f45k22.h: 14713: unsigned WCOL1 :1;
[; ;pic18f45k22.h: 14714: };
[; ;pic18f45k22.h: 14715: } SSP1CON1bits_t;
[; ;pic18f45k22.h: 14716: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f45k22.h: 14804: typedef union {
[; ;pic18f45k22.h: 14805: struct {
[; ;pic18f45k22.h: 14806: unsigned SSPM :4;
[; ;pic18f45k22.h: 14807: unsigned CKP :1;
[; ;pic18f45k22.h: 14808: unsigned SSPEN :1;
[; ;pic18f45k22.h: 14809: unsigned SSPOV :1;
[; ;pic18f45k22.h: 14810: unsigned WCOL :1;
[; ;pic18f45k22.h: 14811: };
[; ;pic18f45k22.h: 14812: struct {
[; ;pic18f45k22.h: 14813: unsigned SSPM0 :1;
[; ;pic18f45k22.h: 14814: unsigned SSPM1 :1;
[; ;pic18f45k22.h: 14815: unsigned SSPM2 :1;
[; ;pic18f45k22.h: 14816: unsigned SSPM3 :1;
[; ;pic18f45k22.h: 14817: };
[; ;pic18f45k22.h: 14818: struct {
[; ;pic18f45k22.h: 14819: unsigned :4;
[; ;pic18f45k22.h: 14820: unsigned CKP1 :1;
[; ;pic18f45k22.h: 14821: };
[; ;pic18f45k22.h: 14822: struct {
[; ;pic18f45k22.h: 14823: unsigned :5;
[; ;pic18f45k22.h: 14824: unsigned SSPEN1 :1;
[; ;pic18f45k22.h: 14825: };
[; ;pic18f45k22.h: 14826: struct {
[; ;pic18f45k22.h: 14827: unsigned SSPM01 :1;
[; ;pic18f45k22.h: 14828: };
[; ;pic18f45k22.h: 14829: struct {
[; ;pic18f45k22.h: 14830: unsigned :1;
[; ;pic18f45k22.h: 14831: unsigned SSPM11 :1;
[; ;pic18f45k22.h: 14832: };
[; ;pic18f45k22.h: 14833: struct {
[; ;pic18f45k22.h: 14834: unsigned :2;
[; ;pic18f45k22.h: 14835: unsigned SSPM21 :1;
[; ;pic18f45k22.h: 14836: };
[; ;pic18f45k22.h: 14837: struct {
[; ;pic18f45k22.h: 14838: unsigned :3;
[; ;pic18f45k22.h: 14839: unsigned SSPM31 :1;
[; ;pic18f45k22.h: 14840: };
[; ;pic18f45k22.h: 14841: struct {
[; ;pic18f45k22.h: 14842: unsigned :6;
[; ;pic18f45k22.h: 14843: unsigned SSPOV1 :1;
[; ;pic18f45k22.h: 14844: };
[; ;pic18f45k22.h: 14845: struct {
[; ;pic18f45k22.h: 14846: unsigned :7;
[; ;pic18f45k22.h: 14847: unsigned WCOL1 :1;
[; ;pic18f45k22.h: 14848: };
[; ;pic18f45k22.h: 14849: } SSPCON1bits_t;
[; ;pic18f45k22.h: 14850: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f45k22.h: 14939: extern volatile unsigned char SSP1STAT @ 0xFC7;
"14941
[; ;pic18f45k22.h: 14941: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f45k22.h: 14944: extern volatile unsigned char SSPSTAT @ 0xFC7;
"14946
[; ;pic18f45k22.h: 14946: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f45k22.h: 14949: typedef union {
[; ;pic18f45k22.h: 14950: struct {
[; ;pic18f45k22.h: 14951: unsigned :2;
[; ;pic18f45k22.h: 14952: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 14953: };
[; ;pic18f45k22.h: 14954: struct {
[; ;pic18f45k22.h: 14955: unsigned :5;
[; ;pic18f45k22.h: 14956: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 14957: };
[; ;pic18f45k22.h: 14958: struct {
[; ;pic18f45k22.h: 14959: unsigned BF :1;
[; ;pic18f45k22.h: 14960: unsigned UA :1;
[; ;pic18f45k22.h: 14961: unsigned R_nW :1;
[; ;pic18f45k22.h: 14962: unsigned S :1;
[; ;pic18f45k22.h: 14963: unsigned P :1;
[; ;pic18f45k22.h: 14964: unsigned D_nA :1;
[; ;pic18f45k22.h: 14965: unsigned CKE :1;
[; ;pic18f45k22.h: 14966: unsigned SMP :1;
[; ;pic18f45k22.h: 14967: };
[; ;pic18f45k22.h: 14968: struct {
[; ;pic18f45k22.h: 14969: unsigned :2;
[; ;pic18f45k22.h: 14970: unsigned R :1;
[; ;pic18f45k22.h: 14971: unsigned :2;
[; ;pic18f45k22.h: 14972: unsigned D :1;
[; ;pic18f45k22.h: 14973: };
[; ;pic18f45k22.h: 14974: struct {
[; ;pic18f45k22.h: 14975: unsigned :2;
[; ;pic18f45k22.h: 14976: unsigned W :1;
[; ;pic18f45k22.h: 14977: unsigned :2;
[; ;pic18f45k22.h: 14978: unsigned A :1;
[; ;pic18f45k22.h: 14979: };
[; ;pic18f45k22.h: 14980: struct {
[; ;pic18f45k22.h: 14981: unsigned :2;
[; ;pic18f45k22.h: 14982: unsigned nW :1;
[; ;pic18f45k22.h: 14983: unsigned :2;
[; ;pic18f45k22.h: 14984: unsigned nA :1;
[; ;pic18f45k22.h: 14985: };
[; ;pic18f45k22.h: 14986: struct {
[; ;pic18f45k22.h: 14987: unsigned :2;
[; ;pic18f45k22.h: 14988: unsigned R_W :1;
[; ;pic18f45k22.h: 14989: unsigned :2;
[; ;pic18f45k22.h: 14990: unsigned D_A :1;
[; ;pic18f45k22.h: 14991: };
[; ;pic18f45k22.h: 14992: struct {
[; ;pic18f45k22.h: 14993: unsigned :2;
[; ;pic18f45k22.h: 14994: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 14995: };
[; ;pic18f45k22.h: 14996: struct {
[; ;pic18f45k22.h: 14997: unsigned :5;
[; ;pic18f45k22.h: 14998: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 14999: };
[; ;pic18f45k22.h: 15000: struct {
[; ;pic18f45k22.h: 15001: unsigned :2;
[; ;pic18f45k22.h: 15002: unsigned nWRITE :1;
[; ;pic18f45k22.h: 15003: unsigned :2;
[; ;pic18f45k22.h: 15004: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 15005: };
[; ;pic18f45k22.h: 15006: struct {
[; ;pic18f45k22.h: 15007: unsigned BF1 :1;
[; ;pic18f45k22.h: 15008: };
[; ;pic18f45k22.h: 15009: struct {
[; ;pic18f45k22.h: 15010: unsigned :6;
[; ;pic18f45k22.h: 15011: unsigned CKE1 :1;
[; ;pic18f45k22.h: 15012: };
[; ;pic18f45k22.h: 15013: struct {
[; ;pic18f45k22.h: 15014: unsigned :5;
[; ;pic18f45k22.h: 15015: unsigned DA :1;
[; ;pic18f45k22.h: 15016: };
[; ;pic18f45k22.h: 15017: struct {
[; ;pic18f45k22.h: 15018: unsigned :5;
[; ;pic18f45k22.h: 15019: unsigned DA1 :1;
[; ;pic18f45k22.h: 15020: };
[; ;pic18f45k22.h: 15021: struct {
[; ;pic18f45k22.h: 15022: unsigned :5;
[; ;pic18f45k22.h: 15023: unsigned DATA_ADDRESS :1;
[; ;pic18f45k22.h: 15024: };
[; ;pic18f45k22.h: 15025: struct {
[; ;pic18f45k22.h: 15026: unsigned :5;
[; ;pic18f45k22.h: 15027: unsigned I2C_DAT :1;
[; ;pic18f45k22.h: 15028: };
[; ;pic18f45k22.h: 15029: struct {
[; ;pic18f45k22.h: 15030: unsigned :2;
[; ;pic18f45k22.h: 15031: unsigned I2C_READ :1;
[; ;pic18f45k22.h: 15032: };
[; ;pic18f45k22.h: 15033: struct {
[; ;pic18f45k22.h: 15034: unsigned :3;
[; ;pic18f45k22.h: 15035: unsigned I2C_START :1;
[; ;pic18f45k22.h: 15036: };
[; ;pic18f45k22.h: 15037: struct {
[; ;pic18f45k22.h: 15038: unsigned :4;
[; ;pic18f45k22.h: 15039: unsigned I2C_STOP :1;
[; ;pic18f45k22.h: 15040: };
[; ;pic18f45k22.h: 15041: struct {
[; ;pic18f45k22.h: 15042: unsigned :2;
[; ;pic18f45k22.h: 15043: unsigned READ_WRITE :1;
[; ;pic18f45k22.h: 15044: };
[; ;pic18f45k22.h: 15045: struct {
[; ;pic18f45k22.h: 15046: unsigned :2;
[; ;pic18f45k22.h: 15047: unsigned RW :1;
[; ;pic18f45k22.h: 15048: };
[; ;pic18f45k22.h: 15049: struct {
[; ;pic18f45k22.h: 15050: unsigned :2;
[; ;pic18f45k22.h: 15051: unsigned RW1 :1;
[; ;pic18f45k22.h: 15052: };
[; ;pic18f45k22.h: 15053: struct {
[; ;pic18f45k22.h: 15054: unsigned :7;
[; ;pic18f45k22.h: 15055: unsigned SMP1 :1;
[; ;pic18f45k22.h: 15056: };
[; ;pic18f45k22.h: 15057: struct {
[; ;pic18f45k22.h: 15058: unsigned :3;
[; ;pic18f45k22.h: 15059: unsigned START :1;
[; ;pic18f45k22.h: 15060: };
[; ;pic18f45k22.h: 15061: struct {
[; ;pic18f45k22.h: 15062: unsigned :3;
[; ;pic18f45k22.h: 15063: unsigned START1 :1;
[; ;pic18f45k22.h: 15064: };
[; ;pic18f45k22.h: 15065: struct {
[; ;pic18f45k22.h: 15066: unsigned :4;
[; ;pic18f45k22.h: 15067: unsigned STOP :1;
[; ;pic18f45k22.h: 15068: };
[; ;pic18f45k22.h: 15069: struct {
[; ;pic18f45k22.h: 15070: unsigned :4;
[; ;pic18f45k22.h: 15071: unsigned STOP1 :1;
[; ;pic18f45k22.h: 15072: };
[; ;pic18f45k22.h: 15073: struct {
[; ;pic18f45k22.h: 15074: unsigned :1;
[; ;pic18f45k22.h: 15075: unsigned UA1 :1;
[; ;pic18f45k22.h: 15076: };
[; ;pic18f45k22.h: 15077: struct {
[; ;pic18f45k22.h: 15078: unsigned :2;
[; ;pic18f45k22.h: 15079: unsigned NOT_W :1;
[; ;pic18f45k22.h: 15080: };
[; ;pic18f45k22.h: 15081: struct {
[; ;pic18f45k22.h: 15082: unsigned :5;
[; ;pic18f45k22.h: 15083: unsigned NOT_A :1;
[; ;pic18f45k22.h: 15084: };
[; ;pic18f45k22.h: 15085: } SSP1STATbits_t;
[; ;pic18f45k22.h: 15086: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f45k22.h: 15299: typedef union {
[; ;pic18f45k22.h: 15300: struct {
[; ;pic18f45k22.h: 15301: unsigned :2;
[; ;pic18f45k22.h: 15302: unsigned R_NOT_W :1;
[; ;pic18f45k22.h: 15303: };
[; ;pic18f45k22.h: 15304: struct {
[; ;pic18f45k22.h: 15305: unsigned :5;
[; ;pic18f45k22.h: 15306: unsigned D_NOT_A :1;
[; ;pic18f45k22.h: 15307: };
[; ;pic18f45k22.h: 15308: struct {
[; ;pic18f45k22.h: 15309: unsigned BF :1;
[; ;pic18f45k22.h: 15310: unsigned UA :1;
[; ;pic18f45k22.h: 15311: unsigned R_nW :1;
[; ;pic18f45k22.h: 15312: unsigned S :1;
[; ;pic18f45k22.h: 15313: unsigned P :1;
[; ;pic18f45k22.h: 15314: unsigned D_nA :1;
[; ;pic18f45k22.h: 15315: unsigned CKE :1;
[; ;pic18f45k22.h: 15316: unsigned SMP :1;
[; ;pic18f45k22.h: 15317: };
[; ;pic18f45k22.h: 15318: struct {
[; ;pic18f45k22.h: 15319: unsigned :2;
[; ;pic18f45k22.h: 15320: unsigned R :1;
[; ;pic18f45k22.h: 15321: unsigned :2;
[; ;pic18f45k22.h: 15322: unsigned D :1;
[; ;pic18f45k22.h: 15323: };
[; ;pic18f45k22.h: 15324: struct {
[; ;pic18f45k22.h: 15325: unsigned :2;
[; ;pic18f45k22.h: 15326: unsigned W :1;
[; ;pic18f45k22.h: 15327: unsigned :2;
[; ;pic18f45k22.h: 15328: unsigned A :1;
[; ;pic18f45k22.h: 15329: };
[; ;pic18f45k22.h: 15330: struct {
[; ;pic18f45k22.h: 15331: unsigned :2;
[; ;pic18f45k22.h: 15332: unsigned nW :1;
[; ;pic18f45k22.h: 15333: unsigned :2;
[; ;pic18f45k22.h: 15334: unsigned nA :1;
[; ;pic18f45k22.h: 15335: };
[; ;pic18f45k22.h: 15336: struct {
[; ;pic18f45k22.h: 15337: unsigned :2;
[; ;pic18f45k22.h: 15338: unsigned R_W :1;
[; ;pic18f45k22.h: 15339: unsigned :2;
[; ;pic18f45k22.h: 15340: unsigned D_A :1;
[; ;pic18f45k22.h: 15341: };
[; ;pic18f45k22.h: 15342: struct {
[; ;pic18f45k22.h: 15343: unsigned :2;
[; ;pic18f45k22.h: 15344: unsigned NOT_WRITE :1;
[; ;pic18f45k22.h: 15345: };
[; ;pic18f45k22.h: 15346: struct {
[; ;pic18f45k22.h: 15347: unsigned :5;
[; ;pic18f45k22.h: 15348: unsigned NOT_ADDRESS :1;
[; ;pic18f45k22.h: 15349: };
[; ;pic18f45k22.h: 15350: struct {
[; ;pic18f45k22.h: 15351: unsigned :2;
[; ;pic18f45k22.h: 15352: unsigned nWRITE :1;
[; ;pic18f45k22.h: 15353: unsigned :2;
[; ;pic18f45k22.h: 15354: unsigned nADDRESS :1;
[; ;pic18f45k22.h: 15355: };
[; ;pic18f45k22.h: 15356: struct {
[; ;pic18f45k22.h: 15357: unsigned BF1 :1;
[; ;pic18f45k22.h: 15358: };
[; ;pic18f45k22.h: 15359: struct {
[; ;pic18f45k22.h: 15360: unsigned :6;
[; ;pic18f45k22.h: 15361: unsigned CKE1 :1;
[; ;pic18f45k22.h: 15362: };
[; ;pic18f45k22.h: 15363: struct {
[; ;pic18f45k22.h: 15364: unsigned :5;
[; ;pic18f45k22.h: 15365: unsigned DA :1;
[; ;pic18f45k22.h: 15366: };
[; ;pic18f45k22.h: 15367: struct {
[; ;pic18f45k22.h: 15368: unsigned :5;
[; ;pic18f45k22.h: 15369: unsigned DA1 :1;
[; ;pic18f45k22.h: 15370: };
[; ;pic18f45k22.h: 15371: struct {
[; ;pic18f45k22.h: 15372: unsigned :5;
[; ;pic18f45k22.h: 15373: unsigned DATA_ADDRESS :1;
[; ;pic18f45k22.h: 15374: };
[; ;pic18f45k22.h: 15375: struct {
[; ;pic18f45k22.h: 15376: unsigned :5;
[; ;pic18f45k22.h: 15377: unsigned I2C_DAT :1;
[; ;pic18f45k22.h: 15378: };
[; ;pic18f45k22.h: 15379: struct {
[; ;pic18f45k22.h: 15380: unsigned :2;
[; ;pic18f45k22.h: 15381: unsigned I2C_READ :1;
[; ;pic18f45k22.h: 15382: };
[; ;pic18f45k22.h: 15383: struct {
[; ;pic18f45k22.h: 15384: unsigned :3;
[; ;pic18f45k22.h: 15385: unsigned I2C_START :1;
[; ;pic18f45k22.h: 15386: };
[; ;pic18f45k22.h: 15387: struct {
[; ;pic18f45k22.h: 15388: unsigned :4;
[; ;pic18f45k22.h: 15389: unsigned I2C_STOP :1;
[; ;pic18f45k22.h: 15390: };
[; ;pic18f45k22.h: 15391: struct {
[; ;pic18f45k22.h: 15392: unsigned :2;
[; ;pic18f45k22.h: 15393: unsigned READ_WRITE :1;
[; ;pic18f45k22.h: 15394: };
[; ;pic18f45k22.h: 15395: struct {
[; ;pic18f45k22.h: 15396: unsigned :2;
[; ;pic18f45k22.h: 15397: unsigned RW :1;
[; ;pic18f45k22.h: 15398: };
[; ;pic18f45k22.h: 15399: struct {
[; ;pic18f45k22.h: 15400: unsigned :2;
[; ;pic18f45k22.h: 15401: unsigned RW1 :1;
[; ;pic18f45k22.h: 15402: };
[; ;pic18f45k22.h: 15403: struct {
[; ;pic18f45k22.h: 15404: unsigned :7;
[; ;pic18f45k22.h: 15405: unsigned SMP1 :1;
[; ;pic18f45k22.h: 15406: };
[; ;pic18f45k22.h: 15407: struct {
[; ;pic18f45k22.h: 15408: unsigned :3;
[; ;pic18f45k22.h: 15409: unsigned START :1;
[; ;pic18f45k22.h: 15410: };
[; ;pic18f45k22.h: 15411: struct {
[; ;pic18f45k22.h: 15412: unsigned :3;
[; ;pic18f45k22.h: 15413: unsigned START1 :1;
[; ;pic18f45k22.h: 15414: };
[; ;pic18f45k22.h: 15415: struct {
[; ;pic18f45k22.h: 15416: unsigned :4;
[; ;pic18f45k22.h: 15417: unsigned STOP :1;
[; ;pic18f45k22.h: 15418: };
[; ;pic18f45k22.h: 15419: struct {
[; ;pic18f45k22.h: 15420: unsigned :4;
[; ;pic18f45k22.h: 15421: unsigned STOP1 :1;
[; ;pic18f45k22.h: 15422: };
[; ;pic18f45k22.h: 15423: struct {
[; ;pic18f45k22.h: 15424: unsigned :1;
[; ;pic18f45k22.h: 15425: unsigned UA1 :1;
[; ;pic18f45k22.h: 15426: };
[; ;pic18f45k22.h: 15427: struct {
[; ;pic18f45k22.h: 15428: unsigned :2;
[; ;pic18f45k22.h: 15429: unsigned NOT_W :1;
[; ;pic18f45k22.h: 15430: };
[; ;pic18f45k22.h: 15431: struct {
[; ;pic18f45k22.h: 15432: unsigned :5;
[; ;pic18f45k22.h: 15433: unsigned NOT_A :1;
[; ;pic18f45k22.h: 15434: };
[; ;pic18f45k22.h: 15435: } SSPSTATbits_t;
[; ;pic18f45k22.h: 15436: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f45k22.h: 15650: extern volatile unsigned char SSP1ADD @ 0xFC8;
"15652
[; ;pic18f45k22.h: 15652: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f45k22.h: 15655: extern volatile unsigned char SSPADD @ 0xFC8;
"15657
[; ;pic18f45k22.h: 15657: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f45k22.h: 15660: typedef union {
[; ;pic18f45k22.h: 15661: struct {
[; ;pic18f45k22.h: 15662: unsigned SSPADD :8;
[; ;pic18f45k22.h: 15663: };
[; ;pic18f45k22.h: 15664: struct {
[; ;pic18f45k22.h: 15665: unsigned SSP1ADD :8;
[; ;pic18f45k22.h: 15666: };
[; ;pic18f45k22.h: 15667: struct {
[; ;pic18f45k22.h: 15668: unsigned MSK0 :1;
[; ;pic18f45k22.h: 15669: };
[; ;pic18f45k22.h: 15670: struct {
[; ;pic18f45k22.h: 15671: unsigned MSK01 :1;
[; ;pic18f45k22.h: 15672: };
[; ;pic18f45k22.h: 15673: struct {
[; ;pic18f45k22.h: 15674: unsigned :1;
[; ;pic18f45k22.h: 15675: unsigned MSK1 :1;
[; ;pic18f45k22.h: 15676: };
[; ;pic18f45k22.h: 15677: struct {
[; ;pic18f45k22.h: 15678: unsigned :1;
[; ;pic18f45k22.h: 15679: unsigned MSK11 :1;
[; ;pic18f45k22.h: 15680: };
[; ;pic18f45k22.h: 15681: struct {
[; ;pic18f45k22.h: 15682: unsigned :2;
[; ;pic18f45k22.h: 15683: unsigned MSK2 :1;
[; ;pic18f45k22.h: 15684: };
[; ;pic18f45k22.h: 15685: struct {
[; ;pic18f45k22.h: 15686: unsigned :2;
[; ;pic18f45k22.h: 15687: unsigned MSK21 :1;
[; ;pic18f45k22.h: 15688: };
[; ;pic18f45k22.h: 15689: struct {
[; ;pic18f45k22.h: 15690: unsigned :3;
[; ;pic18f45k22.h: 15691: unsigned MSK3 :1;
[; ;pic18f45k22.h: 15692: };
[; ;pic18f45k22.h: 15693: struct {
[; ;pic18f45k22.h: 15694: unsigned :3;
[; ;pic18f45k22.h: 15695: unsigned MSK31 :1;
[; ;pic18f45k22.h: 15696: };
[; ;pic18f45k22.h: 15697: struct {
[; ;pic18f45k22.h: 15698: unsigned :4;
[; ;pic18f45k22.h: 15699: unsigned MSK4 :1;
[; ;pic18f45k22.h: 15700: };
[; ;pic18f45k22.h: 15701: struct {
[; ;pic18f45k22.h: 15702: unsigned :4;
[; ;pic18f45k22.h: 15703: unsigned MSK41 :1;
[; ;pic18f45k22.h: 15704: };
[; ;pic18f45k22.h: 15705: struct {
[; ;pic18f45k22.h: 15706: unsigned :5;
[; ;pic18f45k22.h: 15707: unsigned MSK5 :1;
[; ;pic18f45k22.h: 15708: };
[; ;pic18f45k22.h: 15709: struct {
[; ;pic18f45k22.h: 15710: unsigned :5;
[; ;pic18f45k22.h: 15711: unsigned MSK51 :1;
[; ;pic18f45k22.h: 15712: };
[; ;pic18f45k22.h: 15713: struct {
[; ;pic18f45k22.h: 15714: unsigned :6;
[; ;pic18f45k22.h: 15715: unsigned MSK6 :1;
[; ;pic18f45k22.h: 15716: };
[; ;pic18f45k22.h: 15717: struct {
[; ;pic18f45k22.h: 15718: unsigned :6;
[; ;pic18f45k22.h: 15719: unsigned MSK61 :1;
[; ;pic18f45k22.h: 15720: };
[; ;pic18f45k22.h: 15721: struct {
[; ;pic18f45k22.h: 15722: unsigned :7;
[; ;pic18f45k22.h: 15723: unsigned MSK7 :1;
[; ;pic18f45k22.h: 15724: };
[; ;pic18f45k22.h: 15725: struct {
[; ;pic18f45k22.h: 15726: unsigned :7;
[; ;pic18f45k22.h: 15727: unsigned MSK71 :1;
[; ;pic18f45k22.h: 15728: };
[; ;pic18f45k22.h: 15729: } SSP1ADDbits_t;
[; ;pic18f45k22.h: 15730: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f45k22.h: 15823: typedef union {
[; ;pic18f45k22.h: 15824: struct {
[; ;pic18f45k22.h: 15825: unsigned SSPADD :8;
[; ;pic18f45k22.h: 15826: };
[; ;pic18f45k22.h: 15827: struct {
[; ;pic18f45k22.h: 15828: unsigned SSP1ADD :8;
[; ;pic18f45k22.h: 15829: };
[; ;pic18f45k22.h: 15830: struct {
[; ;pic18f45k22.h: 15831: unsigned MSK0 :1;
[; ;pic18f45k22.h: 15832: };
[; ;pic18f45k22.h: 15833: struct {
[; ;pic18f45k22.h: 15834: unsigned MSK01 :1;
[; ;pic18f45k22.h: 15835: };
[; ;pic18f45k22.h: 15836: struct {
[; ;pic18f45k22.h: 15837: unsigned :1;
[; ;pic18f45k22.h: 15838: unsigned MSK1 :1;
[; ;pic18f45k22.h: 15839: };
[; ;pic18f45k22.h: 15840: struct {
[; ;pic18f45k22.h: 15841: unsigned :1;
[; ;pic18f45k22.h: 15842: unsigned MSK11 :1;
[; ;pic18f45k22.h: 15843: };
[; ;pic18f45k22.h: 15844: struct {
[; ;pic18f45k22.h: 15845: unsigned :2;
[; ;pic18f45k22.h: 15846: unsigned MSK2 :1;
[; ;pic18f45k22.h: 15847: };
[; ;pic18f45k22.h: 15848: struct {
[; ;pic18f45k22.h: 15849: unsigned :2;
[; ;pic18f45k22.h: 15850: unsigned MSK21 :1;
[; ;pic18f45k22.h: 15851: };
[; ;pic18f45k22.h: 15852: struct {
[; ;pic18f45k22.h: 15853: unsigned :3;
[; ;pic18f45k22.h: 15854: unsigned MSK3 :1;
[; ;pic18f45k22.h: 15855: };
[; ;pic18f45k22.h: 15856: struct {
[; ;pic18f45k22.h: 15857: unsigned :3;
[; ;pic18f45k22.h: 15858: unsigned MSK31 :1;
[; ;pic18f45k22.h: 15859: };
[; ;pic18f45k22.h: 15860: struct {
[; ;pic18f45k22.h: 15861: unsigned :4;
[; ;pic18f45k22.h: 15862: unsigned MSK4 :1;
[; ;pic18f45k22.h: 15863: };
[; ;pic18f45k22.h: 15864: struct {
[; ;pic18f45k22.h: 15865: unsigned :4;
[; ;pic18f45k22.h: 15866: unsigned MSK41 :1;
[; ;pic18f45k22.h: 15867: };
[; ;pic18f45k22.h: 15868: struct {
[; ;pic18f45k22.h: 15869: unsigned :5;
[; ;pic18f45k22.h: 15870: unsigned MSK5 :1;
[; ;pic18f45k22.h: 15871: };
[; ;pic18f45k22.h: 15872: struct {
[; ;pic18f45k22.h: 15873: unsigned :5;
[; ;pic18f45k22.h: 15874: unsigned MSK51 :1;
[; ;pic18f45k22.h: 15875: };
[; ;pic18f45k22.h: 15876: struct {
[; ;pic18f45k22.h: 15877: unsigned :6;
[; ;pic18f45k22.h: 15878: unsigned MSK6 :1;
[; ;pic18f45k22.h: 15879: };
[; ;pic18f45k22.h: 15880: struct {
[; ;pic18f45k22.h: 15881: unsigned :6;
[; ;pic18f45k22.h: 15882: unsigned MSK61 :1;
[; ;pic18f45k22.h: 15883: };
[; ;pic18f45k22.h: 15884: struct {
[; ;pic18f45k22.h: 15885: unsigned :7;
[; ;pic18f45k22.h: 15886: unsigned MSK7 :1;
[; ;pic18f45k22.h: 15887: };
[; ;pic18f45k22.h: 15888: struct {
[; ;pic18f45k22.h: 15889: unsigned :7;
[; ;pic18f45k22.h: 15890: unsigned MSK71 :1;
[; ;pic18f45k22.h: 15891: };
[; ;pic18f45k22.h: 15892: } SSPADDbits_t;
[; ;pic18f45k22.h: 15893: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f45k22.h: 15987: extern volatile unsigned char SSP1BUF @ 0xFC9;
"15989
[; ;pic18f45k22.h: 15989: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f45k22.h: 15992: extern volatile unsigned char SSPBUF @ 0xFC9;
"15994
[; ;pic18f45k22.h: 15994: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f45k22.h: 15997: typedef union {
[; ;pic18f45k22.h: 15998: struct {
[; ;pic18f45k22.h: 15999: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 16000: };
[; ;pic18f45k22.h: 16001: struct {
[; ;pic18f45k22.h: 16002: unsigned SSP1BUF :8;
[; ;pic18f45k22.h: 16003: };
[; ;pic18f45k22.h: 16004: } SSP1BUFbits_t;
[; ;pic18f45k22.h: 16005: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f45k22.h: 16018: typedef union {
[; ;pic18f45k22.h: 16019: struct {
[; ;pic18f45k22.h: 16020: unsigned SSPBUF :8;
[; ;pic18f45k22.h: 16021: };
[; ;pic18f45k22.h: 16022: struct {
[; ;pic18f45k22.h: 16023: unsigned SSP1BUF :8;
[; ;pic18f45k22.h: 16024: };
[; ;pic18f45k22.h: 16025: } SSPBUFbits_t;
[; ;pic18f45k22.h: 16026: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f45k22.h: 16040: extern volatile unsigned char SSP1MSK @ 0xFCA;
"16042
[; ;pic18f45k22.h: 16042: asm("SSP1MSK equ 0FCAh");
[; <" SSP1MSK equ 0FCAh ;# ">
[; ;pic18f45k22.h: 16045: extern volatile unsigned char SSPMSK @ 0xFCA;
"16047
[; ;pic18f45k22.h: 16047: asm("SSPMSK equ 0FCAh");
[; <" SSPMSK equ 0FCAh ;# ">
[; ;pic18f45k22.h: 16050: typedef union {
[; ;pic18f45k22.h: 16051: struct {
[; ;pic18f45k22.h: 16052: unsigned MSK0 :1;
[; ;pic18f45k22.h: 16053: unsigned MSK1 :1;
[; ;pic18f45k22.h: 16054: unsigned MSK2 :1;
[; ;pic18f45k22.h: 16055: unsigned MSK3 :1;
[; ;pic18f45k22.h: 16056: unsigned MSK4 :1;
[; ;pic18f45k22.h: 16057: unsigned MSK5 :1;
[; ;pic18f45k22.h: 16058: unsigned MSK6 :1;
[; ;pic18f45k22.h: 16059: unsigned MSK7 :1;
[; ;pic18f45k22.h: 16060: };
[; ;pic18f45k22.h: 16061: } SSP1MSKbits_t;
[; ;pic18f45k22.h: 16062: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
[; ;pic18f45k22.h: 16105: typedef union {
[; ;pic18f45k22.h: 16106: struct {
[; ;pic18f45k22.h: 16107: unsigned MSK0 :1;
[; ;pic18f45k22.h: 16108: unsigned MSK1 :1;
[; ;pic18f45k22.h: 16109: unsigned MSK2 :1;
[; ;pic18f45k22.h: 16110: unsigned MSK3 :1;
[; ;pic18f45k22.h: 16111: unsigned MSK4 :1;
[; ;pic18f45k22.h: 16112: unsigned MSK5 :1;
[; ;pic18f45k22.h: 16113: unsigned MSK6 :1;
[; ;pic18f45k22.h: 16114: unsigned MSK7 :1;
[; ;pic18f45k22.h: 16115: };
[; ;pic18f45k22.h: 16116: } SSPMSKbits_t;
[; ;pic18f45k22.h: 16117: extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
[; ;pic18f45k22.h: 16161: extern volatile unsigned char SSP1CON3 @ 0xFCB;
"16163
[; ;pic18f45k22.h: 16163: asm("SSP1CON3 equ 0FCBh");
[; <" SSP1CON3 equ 0FCBh ;# ">
[; ;pic18f45k22.h: 16166: extern volatile unsigned char SSPCON3 @ 0xFCB;
"16168
[; ;pic18f45k22.h: 16168: asm("SSPCON3 equ 0FCBh");
[; <" SSPCON3 equ 0FCBh ;# ">
[; ;pic18f45k22.h: 16171: typedef union {
[; ;pic18f45k22.h: 16172: struct {
[; ;pic18f45k22.h: 16173: unsigned DHEN :1;
[; ;pic18f45k22.h: 16174: unsigned AHEN :1;
[; ;pic18f45k22.h: 16175: unsigned SBCDE :1;
[; ;pic18f45k22.h: 16176: unsigned SDAHT :1;
[; ;pic18f45k22.h: 16177: unsigned BOEN :1;
[; ;pic18f45k22.h: 16178: unsigned SCIE :1;
[; ;pic18f45k22.h: 16179: unsigned PCIE :1;
[; ;pic18f45k22.h: 16180: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 16181: };
[; ;pic18f45k22.h: 16182: } SSP1CON3bits_t;
[; ;pic18f45k22.h: 16183: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
[; ;pic18f45k22.h: 16226: typedef union {
[; ;pic18f45k22.h: 16227: struct {
[; ;pic18f45k22.h: 16228: unsigned DHEN :1;
[; ;pic18f45k22.h: 16229: unsigned AHEN :1;
[; ;pic18f45k22.h: 16230: unsigned SBCDE :1;
[; ;pic18f45k22.h: 16231: unsigned SDAHT :1;
[; ;pic18f45k22.h: 16232: unsigned BOEN :1;
[; ;pic18f45k22.h: 16233: unsigned SCIE :1;
[; ;pic18f45k22.h: 16234: unsigned PCIE :1;
[; ;pic18f45k22.h: 16235: unsigned ACKTIM :1;
[; ;pic18f45k22.h: 16236: };
[; ;pic18f45k22.h: 16237: } SSPCON3bits_t;
[; ;pic18f45k22.h: 16238: extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
[; ;pic18f45k22.h: 16282: extern volatile unsigned char T1GCON @ 0xFCC;
"16284
[; ;pic18f45k22.h: 16284: asm("T1GCON equ 0FCCh");
[; <" T1GCON equ 0FCCh ;# ">
[; ;pic18f45k22.h: 16287: typedef union {
[; ;pic18f45k22.h: 16288: struct {
[; ;pic18f45k22.h: 16289: unsigned :3;
[; ;pic18f45k22.h: 16290: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f45k22.h: 16291: };
[; ;pic18f45k22.h: 16292: struct {
[; ;pic18f45k22.h: 16293: unsigned T1GSS :2;
[; ;pic18f45k22.h: 16294: unsigned T1GVAL :1;
[; ;pic18f45k22.h: 16295: unsigned T1GGO_nDONE :1;
[; ;pic18f45k22.h: 16296: unsigned T1GSPM :1;
[; ;pic18f45k22.h: 16297: unsigned T1GTM :1;
[; ;pic18f45k22.h: 16298: unsigned T1GPOL :1;
[; ;pic18f45k22.h: 16299: unsigned TMR1GE :1;
[; ;pic18f45k22.h: 16300: };
[; ;pic18f45k22.h: 16301: struct {
[; ;pic18f45k22.h: 16302: unsigned T1GSS0 :1;
[; ;pic18f45k22.h: 16303: unsigned T1GSS1 :1;
[; ;pic18f45k22.h: 16304: unsigned :1;
[; ;pic18f45k22.h: 16305: unsigned T1G_DONE :1;
[; ;pic18f45k22.h: 16306: };
[; ;pic18f45k22.h: 16307: struct {
[; ;pic18f45k22.h: 16308: unsigned :3;
[; ;pic18f45k22.h: 16309: unsigned T1GGO :1;
[; ;pic18f45k22.h: 16310: };
[; ;pic18f45k22.h: 16311: } T1GCONbits_t;
[; ;pic18f45k22.h: 16312: extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
[; ;pic18f45k22.h: 16376: extern volatile unsigned char T1CON @ 0xFCD;
"16378
[; ;pic18f45k22.h: 16378: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f45k22.h: 16381: typedef union {
[; ;pic18f45k22.h: 16382: struct {
[; ;pic18f45k22.h: 16383: unsigned :2;
[; ;pic18f45k22.h: 16384: unsigned NOT_T1SYNC :1;
[; ;pic18f45k22.h: 16385: };
[; ;pic18f45k22.h: 16386: struct {
[; ;pic18f45k22.h: 16387: unsigned TMR1ON :1;
[; ;pic18f45k22.h: 16388: unsigned T1RD16 :1;
[; ;pic18f45k22.h: 16389: unsigned nT1SYNC :1;
[; ;pic18f45k22.h: 16390: unsigned T1SOSCEN :1;
[; ;pic18f45k22.h: 16391: unsigned T1CKPS :2;
[; ;pic18f45k22.h: 16392: unsigned TMR1CS :2;
[; ;pic18f45k22.h: 16393: };
[; ;pic18f45k22.h: 16394: struct {
[; ;pic18f45k22.h: 16395: unsigned :1;
[; ;pic18f45k22.h: 16396: unsigned RD16 :1;
[; ;pic18f45k22.h: 16397: unsigned T1SYNC :1;
[; ;pic18f45k22.h: 16398: unsigned T1OSCEN :1;
[; ;pic18f45k22.h: 16399: unsigned T1CKPS0 :1;
[; ;pic18f45k22.h: 16400: unsigned T1CKPS1 :1;
[; ;pic18f45k22.h: 16401: unsigned TMR1CS0 :1;
[; ;pic18f45k22.h: 16402: unsigned TMR1CS1 :1;
[; ;pic18f45k22.h: 16403: };
[; ;pic18f45k22.h: 16404: struct {
[; ;pic18f45k22.h: 16405: unsigned :3;
[; ;pic18f45k22.h: 16406: unsigned SOSCEN :1;
[; ;pic18f45k22.h: 16407: };
[; ;pic18f45k22.h: 16408: } T1CONbits_t;
[; ;pic18f45k22.h: 16409: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f45k22.h: 16488: extern volatile unsigned short TMR1 @ 0xFCE;
"16490
[; ;pic18f45k22.h: 16490: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f45k22.h: 16494: extern volatile unsigned char TMR1L @ 0xFCE;
"16496
[; ;pic18f45k22.h: 16496: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f45k22.h: 16499: typedef union {
[; ;pic18f45k22.h: 16500: struct {
[; ;pic18f45k22.h: 16501: unsigned TMR1L :8;
[; ;pic18f45k22.h: 16502: };
[; ;pic18f45k22.h: 16503: } TMR1Lbits_t;
[; ;pic18f45k22.h: 16504: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f45k22.h: 16513: extern volatile unsigned char TMR1H @ 0xFCF;
"16515
[; ;pic18f45k22.h: 16515: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f45k22.h: 16518: typedef union {
[; ;pic18f45k22.h: 16519: struct {
[; ;pic18f45k22.h: 16520: unsigned TMR1H :8;
[; ;pic18f45k22.h: 16521: };
[; ;pic18f45k22.h: 16522: } TMR1Hbits_t;
[; ;pic18f45k22.h: 16523: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f45k22.h: 16532: extern volatile unsigned char RCON @ 0xFD0;
"16534
[; ;pic18f45k22.h: 16534: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f45k22.h: 16537: typedef union {
[; ;pic18f45k22.h: 16538: struct {
[; ;pic18f45k22.h: 16539: unsigned NOT_BOR :1;
[; ;pic18f45k22.h: 16540: };
[; ;pic18f45k22.h: 16541: struct {
[; ;pic18f45k22.h: 16542: unsigned :1;
[; ;pic18f45k22.h: 16543: unsigned NOT_POR :1;
[; ;pic18f45k22.h: 16544: };
[; ;pic18f45k22.h: 16545: struct {
[; ;pic18f45k22.h: 16546: unsigned :2;
[; ;pic18f45k22.h: 16547: unsigned NOT_PD :1;
[; ;pic18f45k22.h: 16548: };
[; ;pic18f45k22.h: 16549: struct {
[; ;pic18f45k22.h: 16550: unsigned :3;
[; ;pic18f45k22.h: 16551: unsigned NOT_TO :1;
[; ;pic18f45k22.h: 16552: };
[; ;pic18f45k22.h: 16553: struct {
[; ;pic18f45k22.h: 16554: unsigned :4;
[; ;pic18f45k22.h: 16555: unsigned NOT_RI :1;
[; ;pic18f45k22.h: 16556: };
[; ;pic18f45k22.h: 16557: struct {
[; ;pic18f45k22.h: 16558: unsigned nBOR :1;
[; ;pic18f45k22.h: 16559: unsigned nPOR :1;
[; ;pic18f45k22.h: 16560: unsigned nPD :1;
[; ;pic18f45k22.h: 16561: unsigned nTO :1;
[; ;pic18f45k22.h: 16562: unsigned nRI :1;
[; ;pic18f45k22.h: 16563: unsigned :1;
[; ;pic18f45k22.h: 16564: unsigned SBOREN :1;
[; ;pic18f45k22.h: 16565: unsigned IPEN :1;
[; ;pic18f45k22.h: 16566: };
[; ;pic18f45k22.h: 16567: struct {
[; ;pic18f45k22.h: 16568: unsigned BOR :1;
[; ;pic18f45k22.h: 16569: unsigned POR :1;
[; ;pic18f45k22.h: 16570: unsigned PD :1;
[; ;pic18f45k22.h: 16571: unsigned TO :1;
[; ;pic18f45k22.h: 16572: unsigned RI :1;
[; ;pic18f45k22.h: 16573: };
[; ;pic18f45k22.h: 16574: } RCONbits_t;
[; ;pic18f45k22.h: 16575: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f45k22.h: 16664: extern volatile unsigned char WDTCON @ 0xFD1;
"16666
[; ;pic18f45k22.h: 16666: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f45k22.h: 16669: typedef union {
[; ;pic18f45k22.h: 16670: struct {
[; ;pic18f45k22.h: 16671: unsigned SWDTEN :1;
[; ;pic18f45k22.h: 16672: };
[; ;pic18f45k22.h: 16673: struct {
[; ;pic18f45k22.h: 16674: unsigned SWDTE :1;
[; ;pic18f45k22.h: 16675: };
[; ;pic18f45k22.h: 16676: } WDTCONbits_t;
[; ;pic18f45k22.h: 16677: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f45k22.h: 16691: extern volatile unsigned char OSCCON2 @ 0xFD2;
"16693
[; ;pic18f45k22.h: 16693: asm("OSCCON2 equ 0FD2h");
[; <" OSCCON2 equ 0FD2h ;# ">
[; ;pic18f45k22.h: 16696: typedef union {
[; ;pic18f45k22.h: 16697: struct {
[; ;pic18f45k22.h: 16698: unsigned LFIOFS :1;
[; ;pic18f45k22.h: 16699: unsigned MFIOFS :1;
[; ;pic18f45k22.h: 16700: unsigned PRISD :1;
[; ;pic18f45k22.h: 16701: unsigned SOSCGO :1;
[; ;pic18f45k22.h: 16702: unsigned MFIOSEL :1;
[; ;pic18f45k22.h: 16703: unsigned :1;
[; ;pic18f45k22.h: 16704: unsigned SOSCRUN :1;
[; ;pic18f45k22.h: 16705: unsigned PLLRDY :1;
[; ;pic18f45k22.h: 16706: };
[; ;pic18f45k22.h: 16707: } OSCCON2bits_t;
[; ;pic18f45k22.h: 16708: extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
[; ;pic18f45k22.h: 16747: extern volatile unsigned char OSCCON @ 0xFD3;
"16749
[; ;pic18f45k22.h: 16749: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f45k22.h: 16752: typedef union {
[; ;pic18f45k22.h: 16753: struct {
[; ;pic18f45k22.h: 16754: unsigned SCS :2;
[; ;pic18f45k22.h: 16755: unsigned HFIOFS :1;
[; ;pic18f45k22.h: 16756: unsigned OSTS :1;
[; ;pic18f45k22.h: 16757: unsigned IRCF :3;
[; ;pic18f45k22.h: 16758: unsigned IDLEN :1;
[; ;pic18f45k22.h: 16759: };
[; ;pic18f45k22.h: 16760: struct {
[; ;pic18f45k22.h: 16761: unsigned SCS0 :1;
[; ;pic18f45k22.h: 16762: unsigned SCS1 :1;
[; ;pic18f45k22.h: 16763: unsigned IOFS :1;
[; ;pic18f45k22.h: 16764: unsigned :1;
[; ;pic18f45k22.h: 16765: unsigned IRCF0 :1;
[; ;pic18f45k22.h: 16766: unsigned IRCF1 :1;
[; ;pic18f45k22.h: 16767: unsigned IRCF2 :1;
[; ;pic18f45k22.h: 16768: };
[; ;pic18f45k22.h: 16769: } OSCCONbits_t;
[; ;pic18f45k22.h: 16770: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f45k22.h: 16829: extern volatile unsigned char T0CON @ 0xFD5;
"16831
[; ;pic18f45k22.h: 16831: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f45k22.h: 16834: typedef union {
[; ;pic18f45k22.h: 16835: struct {
[; ;pic18f45k22.h: 16836: unsigned T0PS :3;
[; ;pic18f45k22.h: 16837: unsigned PSA :1;
[; ;pic18f45k22.h: 16838: unsigned T0SE :1;
[; ;pic18f45k22.h: 16839: unsigned T0CS :1;
[; ;pic18f45k22.h: 16840: unsigned T08BIT :1;
[; ;pic18f45k22.h: 16841: unsigned TMR0ON :1;
[; ;pic18f45k22.h: 16842: };
[; ;pic18f45k22.h: 16843: struct {
[; ;pic18f45k22.h: 16844: unsigned T0PS0 :1;
[; ;pic18f45k22.h: 16845: unsigned T0PS1 :1;
[; ;pic18f45k22.h: 16846: unsigned T0PS2 :1;
[; ;pic18f45k22.h: 16847: };
[; ;pic18f45k22.h: 16848: } T0CONbits_t;
[; ;pic18f45k22.h: 16849: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f45k22.h: 16898: extern volatile unsigned short TMR0 @ 0xFD6;
"16900
[; ;pic18f45k22.h: 16900: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f45k22.h: 16904: extern volatile unsigned char TMR0L @ 0xFD6;
"16906
[; ;pic18f45k22.h: 16906: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f45k22.h: 16909: typedef union {
[; ;pic18f45k22.h: 16910: struct {
[; ;pic18f45k22.h: 16911: unsigned TMR0L :8;
[; ;pic18f45k22.h: 16912: };
[; ;pic18f45k22.h: 16913: } TMR0Lbits_t;
[; ;pic18f45k22.h: 16914: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f45k22.h: 16923: extern volatile unsigned char TMR0H @ 0xFD7;
"16925
[; ;pic18f45k22.h: 16925: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f45k22.h: 16928: typedef union {
[; ;pic18f45k22.h: 16929: struct {
[; ;pic18f45k22.h: 16930: unsigned TMR0H :8;
[; ;pic18f45k22.h: 16931: };
[; ;pic18f45k22.h: 16932: } TMR0Hbits_t;
[; ;pic18f45k22.h: 16933: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f45k22.h: 16942: extern volatile unsigned char STATUS @ 0xFD8;
"16944
[; ;pic18f45k22.h: 16944: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f45k22.h: 16947: typedef union {
[; ;pic18f45k22.h: 16948: struct {
[; ;pic18f45k22.h: 16949: unsigned C :1;
[; ;pic18f45k22.h: 16950: unsigned DC :1;
[; ;pic18f45k22.h: 16951: unsigned Z :1;
[; ;pic18f45k22.h: 16952: unsigned OV :1;
[; ;pic18f45k22.h: 16953: unsigned N :1;
[; ;pic18f45k22.h: 16954: };
[; ;pic18f45k22.h: 16955: struct {
[; ;pic18f45k22.h: 16956: unsigned CARRY :1;
[; ;pic18f45k22.h: 16957: };
[; ;pic18f45k22.h: 16958: struct {
[; ;pic18f45k22.h: 16959: unsigned :4;
[; ;pic18f45k22.h: 16960: unsigned NEGATIVE :1;
[; ;pic18f45k22.h: 16961: };
[; ;pic18f45k22.h: 16962: struct {
[; ;pic18f45k22.h: 16963: unsigned :3;
[; ;pic18f45k22.h: 16964: unsigned OVERFLOW :1;
[; ;pic18f45k22.h: 16965: };
[; ;pic18f45k22.h: 16966: struct {
[; ;pic18f45k22.h: 16967: unsigned :2;
[; ;pic18f45k22.h: 16968: unsigned ZERO :1;
[; ;pic18f45k22.h: 16969: };
[; ;pic18f45k22.h: 16970: } STATUSbits_t;
[; ;pic18f45k22.h: 16971: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f45k22.h: 17020: extern volatile unsigned short FSR2 @ 0xFD9;
"17022
[; ;pic18f45k22.h: 17022: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f45k22.h: 17026: extern volatile unsigned char FSR2L @ 0xFD9;
"17028
[; ;pic18f45k22.h: 17028: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f45k22.h: 17031: typedef union {
[; ;pic18f45k22.h: 17032: struct {
[; ;pic18f45k22.h: 17033: unsigned FSR2L :8;
[; ;pic18f45k22.h: 17034: };
[; ;pic18f45k22.h: 17035: } FSR2Lbits_t;
[; ;pic18f45k22.h: 17036: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f45k22.h: 17045: extern volatile unsigned char FSR2H @ 0xFDA;
"17047
[; ;pic18f45k22.h: 17047: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f45k22.h: 17051: extern volatile unsigned char PLUSW2 @ 0xFDB;
"17053
[; ;pic18f45k22.h: 17053: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f45k22.h: 17056: typedef union {
[; ;pic18f45k22.h: 17057: struct {
[; ;pic18f45k22.h: 17058: unsigned PLUSW2 :8;
[; ;pic18f45k22.h: 17059: };
[; ;pic18f45k22.h: 17060: } PLUSW2bits_t;
[; ;pic18f45k22.h: 17061: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f45k22.h: 17070: extern volatile unsigned char PREINC2 @ 0xFDC;
"17072
[; ;pic18f45k22.h: 17072: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f45k22.h: 17075: typedef union {
[; ;pic18f45k22.h: 17076: struct {
[; ;pic18f45k22.h: 17077: unsigned PREINC2 :8;
[; ;pic18f45k22.h: 17078: };
[; ;pic18f45k22.h: 17079: } PREINC2bits_t;
[; ;pic18f45k22.h: 17080: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f45k22.h: 17089: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"17091
[; ;pic18f45k22.h: 17091: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f45k22.h: 17094: typedef union {
[; ;pic18f45k22.h: 17095: struct {
[; ;pic18f45k22.h: 17096: unsigned POSTDEC2 :8;
[; ;pic18f45k22.h: 17097: };
[; ;pic18f45k22.h: 17098: } POSTDEC2bits_t;
[; ;pic18f45k22.h: 17099: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f45k22.h: 17108: extern volatile unsigned char POSTINC2 @ 0xFDE;
"17110
[; ;pic18f45k22.h: 17110: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f45k22.h: 17113: typedef union {
[; ;pic18f45k22.h: 17114: struct {
[; ;pic18f45k22.h: 17115: unsigned POSTINC2 :8;
[; ;pic18f45k22.h: 17116: };
[; ;pic18f45k22.h: 17117: } POSTINC2bits_t;
[; ;pic18f45k22.h: 17118: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f45k22.h: 17127: extern volatile unsigned char INDF2 @ 0xFDF;
"17129
[; ;pic18f45k22.h: 17129: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f45k22.h: 17132: typedef union {
[; ;pic18f45k22.h: 17133: struct {
[; ;pic18f45k22.h: 17134: unsigned INDF2 :8;
[; ;pic18f45k22.h: 17135: };
[; ;pic18f45k22.h: 17136: } INDF2bits_t;
[; ;pic18f45k22.h: 17137: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f45k22.h: 17146: extern volatile unsigned char BSR @ 0xFE0;
"17148
[; ;pic18f45k22.h: 17148: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f45k22.h: 17152: extern volatile unsigned short FSR1 @ 0xFE1;
"17154
[; ;pic18f45k22.h: 17154: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f45k22.h: 17158: extern volatile unsigned char FSR1L @ 0xFE1;
"17160
[; ;pic18f45k22.h: 17160: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f45k22.h: 17163: typedef union {
[; ;pic18f45k22.h: 17164: struct {
[; ;pic18f45k22.h: 17165: unsigned FSR1L :8;
[; ;pic18f45k22.h: 17166: };
[; ;pic18f45k22.h: 17167: } FSR1Lbits_t;
[; ;pic18f45k22.h: 17168: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f45k22.h: 17177: extern volatile unsigned char FSR1H @ 0xFE2;
"17179
[; ;pic18f45k22.h: 17179: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f45k22.h: 17183: extern volatile unsigned char PLUSW1 @ 0xFE3;
"17185
[; ;pic18f45k22.h: 17185: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f45k22.h: 17188: typedef union {
[; ;pic18f45k22.h: 17189: struct {
[; ;pic18f45k22.h: 17190: unsigned PLUSW1 :8;
[; ;pic18f45k22.h: 17191: };
[; ;pic18f45k22.h: 17192: } PLUSW1bits_t;
[; ;pic18f45k22.h: 17193: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f45k22.h: 17202: extern volatile unsigned char PREINC1 @ 0xFE4;
"17204
[; ;pic18f45k22.h: 17204: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f45k22.h: 17207: typedef union {
[; ;pic18f45k22.h: 17208: struct {
[; ;pic18f45k22.h: 17209: unsigned PREINC1 :8;
[; ;pic18f45k22.h: 17210: };
[; ;pic18f45k22.h: 17211: } PREINC1bits_t;
[; ;pic18f45k22.h: 17212: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f45k22.h: 17221: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"17223
[; ;pic18f45k22.h: 17223: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f45k22.h: 17226: typedef union {
[; ;pic18f45k22.h: 17227: struct {
[; ;pic18f45k22.h: 17228: unsigned POSTDEC1 :8;
[; ;pic18f45k22.h: 17229: };
[; ;pic18f45k22.h: 17230: } POSTDEC1bits_t;
[; ;pic18f45k22.h: 17231: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f45k22.h: 17240: extern volatile unsigned char POSTINC1 @ 0xFE6;
"17242
[; ;pic18f45k22.h: 17242: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f45k22.h: 17245: typedef union {
[; ;pic18f45k22.h: 17246: struct {
[; ;pic18f45k22.h: 17247: unsigned POSTINC1 :8;
[; ;pic18f45k22.h: 17248: };
[; ;pic18f45k22.h: 17249: } POSTINC1bits_t;
[; ;pic18f45k22.h: 17250: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f45k22.h: 17259: extern volatile unsigned char INDF1 @ 0xFE7;
"17261
[; ;pic18f45k22.h: 17261: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f45k22.h: 17264: typedef union {
[; ;pic18f45k22.h: 17265: struct {
[; ;pic18f45k22.h: 17266: unsigned INDF1 :8;
[; ;pic18f45k22.h: 17267: };
[; ;pic18f45k22.h: 17268: } INDF1bits_t;
[; ;pic18f45k22.h: 17269: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f45k22.h: 17278: extern volatile unsigned char WREG @ 0xFE8;
"17280
[; ;pic18f45k22.h: 17280: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f45k22.h: 17288: typedef union {
[; ;pic18f45k22.h: 17289: struct {
[; ;pic18f45k22.h: 17290: unsigned WREG :8;
[; ;pic18f45k22.h: 17291: };
[; ;pic18f45k22.h: 17292: } WREGbits_t;
[; ;pic18f45k22.h: 17293: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f45k22.h: 17301: typedef union {
[; ;pic18f45k22.h: 17302: struct {
[; ;pic18f45k22.h: 17303: unsigned WREG :8;
[; ;pic18f45k22.h: 17304: };
[; ;pic18f45k22.h: 17305: } Wbits_t;
[; ;pic18f45k22.h: 17306: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18f45k22.h: 17315: extern volatile unsigned short FSR0 @ 0xFE9;
"17317
[; ;pic18f45k22.h: 17317: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f45k22.h: 17321: extern volatile unsigned char FSR0L @ 0xFE9;
"17323
[; ;pic18f45k22.h: 17323: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f45k22.h: 17326: typedef union {
[; ;pic18f45k22.h: 17327: struct {
[; ;pic18f45k22.h: 17328: unsigned FSR0L :8;
[; ;pic18f45k22.h: 17329: };
[; ;pic18f45k22.h: 17330: } FSR0Lbits_t;
[; ;pic18f45k22.h: 17331: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f45k22.h: 17340: extern volatile unsigned char FSR0H @ 0xFEA;
"17342
[; ;pic18f45k22.h: 17342: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f45k22.h: 17346: extern volatile unsigned char PLUSW0 @ 0xFEB;
"17348
[; ;pic18f45k22.h: 17348: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f45k22.h: 17351: typedef union {
[; ;pic18f45k22.h: 17352: struct {
[; ;pic18f45k22.h: 17353: unsigned PLUSW0 :8;
[; ;pic18f45k22.h: 17354: };
[; ;pic18f45k22.h: 17355: } PLUSW0bits_t;
[; ;pic18f45k22.h: 17356: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f45k22.h: 17365: extern volatile unsigned char PREINC0 @ 0xFEC;
"17367
[; ;pic18f45k22.h: 17367: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f45k22.h: 17370: typedef union {
[; ;pic18f45k22.h: 17371: struct {
[; ;pic18f45k22.h: 17372: unsigned PREINC0 :8;
[; ;pic18f45k22.h: 17373: };
[; ;pic18f45k22.h: 17374: } PREINC0bits_t;
[; ;pic18f45k22.h: 17375: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f45k22.h: 17384: extern volatile unsigned char POSTDEC0 @ 0xFED;
"17386
[; ;pic18f45k22.h: 17386: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f45k22.h: 17389: typedef union {
[; ;pic18f45k22.h: 17390: struct {
[; ;pic18f45k22.h: 17391: unsigned POSTDEC0 :8;
[; ;pic18f45k22.h: 17392: };
[; ;pic18f45k22.h: 17393: } POSTDEC0bits_t;
[; ;pic18f45k22.h: 17394: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f45k22.h: 17403: extern volatile unsigned char POSTINC0 @ 0xFEE;
"17405
[; ;pic18f45k22.h: 17405: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f45k22.h: 17408: typedef union {
[; ;pic18f45k22.h: 17409: struct {
[; ;pic18f45k22.h: 17410: unsigned POSTINC0 :8;
[; ;pic18f45k22.h: 17411: };
[; ;pic18f45k22.h: 17412: } POSTINC0bits_t;
[; ;pic18f45k22.h: 17413: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f45k22.h: 17422: extern volatile unsigned char INDF0 @ 0xFEF;
"17424
[; ;pic18f45k22.h: 17424: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f45k22.h: 17427: typedef union {
[; ;pic18f45k22.h: 17428: struct {
[; ;pic18f45k22.h: 17429: unsigned INDF0 :8;
[; ;pic18f45k22.h: 17430: };
[; ;pic18f45k22.h: 17431: } INDF0bits_t;
[; ;pic18f45k22.h: 17432: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f45k22.h: 17441: extern volatile unsigned char INTCON3 @ 0xFF0;
"17443
[; ;pic18f45k22.h: 17443: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f45k22.h: 17446: typedef union {
[; ;pic18f45k22.h: 17447: struct {
[; ;pic18f45k22.h: 17448: unsigned INT1IF :1;
[; ;pic18f45k22.h: 17449: unsigned INT2IF :1;
[; ;pic18f45k22.h: 17450: unsigned :1;
[; ;pic18f45k22.h: 17451: unsigned INT1IE :1;
[; ;pic18f45k22.h: 17452: unsigned INT2IE :1;
[; ;pic18f45k22.h: 17453: unsigned :1;
[; ;pic18f45k22.h: 17454: unsigned INT1IP :1;
[; ;pic18f45k22.h: 17455: unsigned INT2IP :1;
[; ;pic18f45k22.h: 17456: };
[; ;pic18f45k22.h: 17457: struct {
[; ;pic18f45k22.h: 17458: unsigned INT1F :1;
[; ;pic18f45k22.h: 17459: unsigned INT2F :1;
[; ;pic18f45k22.h: 17460: unsigned :1;
[; ;pic18f45k22.h: 17461: unsigned INT1E :1;
[; ;pic18f45k22.h: 17462: unsigned INT2E :1;
[; ;pic18f45k22.h: 17463: unsigned :1;
[; ;pic18f45k22.h: 17464: unsigned INT1P :1;
[; ;pic18f45k22.h: 17465: unsigned INT2P :1;
[; ;pic18f45k22.h: 17466: };
[; ;pic18f45k22.h: 17467: } INTCON3bits_t;
[; ;pic18f45k22.h: 17468: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f45k22.h: 17532: extern volatile unsigned char INTCON2 @ 0xFF1;
"17534
[; ;pic18f45k22.h: 17534: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f45k22.h: 17537: typedef union {
[; ;pic18f45k22.h: 17538: struct {
[; ;pic18f45k22.h: 17539: unsigned :7;
[; ;pic18f45k22.h: 17540: unsigned NOT_RBPU :1;
[; ;pic18f45k22.h: 17541: };
[; ;pic18f45k22.h: 17542: struct {
[; ;pic18f45k22.h: 17543: unsigned RBIP :1;
[; ;pic18f45k22.h: 17544: unsigned :1;
[; ;pic18f45k22.h: 17545: unsigned TMR0IP :1;
[; ;pic18f45k22.h: 17546: unsigned :1;
[; ;pic18f45k22.h: 17547: unsigned INTEDG2 :1;
[; ;pic18f45k22.h: 17548: unsigned INTEDG1 :1;
[; ;pic18f45k22.h: 17549: unsigned INTEDG0 :1;
[; ;pic18f45k22.h: 17550: unsigned nRBPU :1;
[; ;pic18f45k22.h: 17551: };
[; ;pic18f45k22.h: 17552: struct {
[; ;pic18f45k22.h: 17553: unsigned :7;
[; ;pic18f45k22.h: 17554: unsigned RBPU :1;
[; ;pic18f45k22.h: 17555: };
[; ;pic18f45k22.h: 17556: } INTCON2bits_t;
[; ;pic18f45k22.h: 17557: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f45k22.h: 17601: extern volatile unsigned char INTCON @ 0xFF2;
"17603
[; ;pic18f45k22.h: 17603: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f45k22.h: 17606: typedef union {
[; ;pic18f45k22.h: 17607: struct {
[; ;pic18f45k22.h: 17608: unsigned RBIF :1;
[; ;pic18f45k22.h: 17609: unsigned INT0IF :1;
[; ;pic18f45k22.h: 17610: unsigned TMR0IF :1;
[; ;pic18f45k22.h: 17611: unsigned RBIE :1;
[; ;pic18f45k22.h: 17612: unsigned INT0IE :1;
[; ;pic18f45k22.h: 17613: unsigned TMR0IE :1;
[; ;pic18f45k22.h: 17614: unsigned PEIE_GIEL :1;
[; ;pic18f45k22.h: 17615: unsigned GIE_GIEH :1;
[; ;pic18f45k22.h: 17616: };
[; ;pic18f45k22.h: 17617: struct {
[; ;pic18f45k22.h: 17618: unsigned :1;
[; ;pic18f45k22.h: 17619: unsigned INT0F :1;
[; ;pic18f45k22.h: 17620: unsigned T0IF :1;
[; ;pic18f45k22.h: 17621: unsigned :1;
[; ;pic18f45k22.h: 17622: unsigned INT0E :1;
[; ;pic18f45k22.h: 17623: unsigned T0IE :1;
[; ;pic18f45k22.h: 17624: unsigned PEIE :1;
[; ;pic18f45k22.h: 17625: unsigned GIE :1;
[; ;pic18f45k22.h: 17626: };
[; ;pic18f45k22.h: 17627: struct {
[; ;pic18f45k22.h: 17628: unsigned :6;
[; ;pic18f45k22.h: 17629: unsigned GIEL :1;
[; ;pic18f45k22.h: 17630: unsigned GIEH :1;
[; ;pic18f45k22.h: 17631: };
[; ;pic18f45k22.h: 17632: struct {
[; ;pic18f45k22.h: 17633: unsigned :1;
[; ;pic18f45k22.h: 17634: unsigned INT0F :1;
[; ;pic18f45k22.h: 17635: unsigned T0IF :1;
[; ;pic18f45k22.h: 17636: unsigned :1;
[; ;pic18f45k22.h: 17637: unsigned INT0E :1;
[; ;pic18f45k22.h: 17638: unsigned T0IE :1;
[; ;pic18f45k22.h: 17639: unsigned PEIE :1;
[; ;pic18f45k22.h: 17640: unsigned GIE :1;
[; ;pic18f45k22.h: 17641: };
[; ;pic18f45k22.h: 17642: struct {
[; ;pic18f45k22.h: 17643: unsigned :6;
[; ;pic18f45k22.h: 17644: unsigned GIEL :1;
[; ;pic18f45k22.h: 17645: unsigned GIEH :1;
[; ;pic18f45k22.h: 17646: };
[; ;pic18f45k22.h: 17647: } INTCONbits_t;
[; ;pic18f45k22.h: 17648: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f45k22.h: 17732: extern volatile unsigned short PROD @ 0xFF3;
"17734
[; ;pic18f45k22.h: 17734: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f45k22.h: 17738: extern volatile unsigned char PRODL @ 0xFF3;
"17740
[; ;pic18f45k22.h: 17740: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f45k22.h: 17743: typedef union {
[; ;pic18f45k22.h: 17744: struct {
[; ;pic18f45k22.h: 17745: unsigned PRODL :8;
[; ;pic18f45k22.h: 17746: };
[; ;pic18f45k22.h: 17747: } PRODLbits_t;
[; ;pic18f45k22.h: 17748: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f45k22.h: 17757: extern volatile unsigned char PRODH @ 0xFF4;
"17759
[; ;pic18f45k22.h: 17759: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f45k22.h: 17762: typedef union {
[; ;pic18f45k22.h: 17763: struct {
[; ;pic18f45k22.h: 17764: unsigned PRODH :8;
[; ;pic18f45k22.h: 17765: };
[; ;pic18f45k22.h: 17766: } PRODHbits_t;
[; ;pic18f45k22.h: 17767: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f45k22.h: 17776: extern volatile unsigned char TABLAT @ 0xFF5;
"17778
[; ;pic18f45k22.h: 17778: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f45k22.h: 17781: typedef union {
[; ;pic18f45k22.h: 17782: struct {
[; ;pic18f45k22.h: 17783: unsigned TABLAT :8;
[; ;pic18f45k22.h: 17784: };
[; ;pic18f45k22.h: 17785: } TABLATbits_t;
[; ;pic18f45k22.h: 17786: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f45k22.h: 17796: extern volatile unsigned short long TBLPTR @ 0xFF6;
"17799
[; ;pic18f45k22.h: 17799: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f45k22.h: 17803: extern volatile unsigned char TBLPTRL @ 0xFF6;
"17805
[; ;pic18f45k22.h: 17805: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f45k22.h: 17808: typedef union {
[; ;pic18f45k22.h: 17809: struct {
[; ;pic18f45k22.h: 17810: unsigned TBLPTRL :8;
[; ;pic18f45k22.h: 17811: };
[; ;pic18f45k22.h: 17812: } TBLPTRLbits_t;
[; ;pic18f45k22.h: 17813: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f45k22.h: 17822: extern volatile unsigned char TBLPTRH @ 0xFF7;
"17824
[; ;pic18f45k22.h: 17824: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f45k22.h: 17827: typedef union {
[; ;pic18f45k22.h: 17828: struct {
[; ;pic18f45k22.h: 17829: unsigned TBLPTRH :8;
[; ;pic18f45k22.h: 17830: };
[; ;pic18f45k22.h: 17831: } TBLPTRHbits_t;
[; ;pic18f45k22.h: 17832: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f45k22.h: 17841: extern volatile unsigned char TBLPTRU @ 0xFF8;
"17843
[; ;pic18f45k22.h: 17843: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f45k22.h: 17846: typedef union {
[; ;pic18f45k22.h: 17847: struct {
[; ;pic18f45k22.h: 17848: unsigned TBLPTRU :6;
[; ;pic18f45k22.h: 17849: };
[; ;pic18f45k22.h: 17850: struct {
[; ;pic18f45k22.h: 17851: unsigned :5;
[; ;pic18f45k22.h: 17852: unsigned ACSS :1;
[; ;pic18f45k22.h: 17853: };
[; ;pic18f45k22.h: 17854: } TBLPTRUbits_t;
[; ;pic18f45k22.h: 17855: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f45k22.h: 17870: extern volatile unsigned short long PCLAT @ 0xFF9;
"17873
[; ;pic18f45k22.h: 17873: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17877: extern volatile unsigned short long PC @ 0xFF9;
"17880
[; ;pic18f45k22.h: 17880: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17884: extern volatile unsigned char PCL @ 0xFF9;
"17886
[; ;pic18f45k22.h: 17886: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f45k22.h: 17889: typedef union {
[; ;pic18f45k22.h: 17890: struct {
[; ;pic18f45k22.h: 17891: unsigned PCL :8;
[; ;pic18f45k22.h: 17892: };
[; ;pic18f45k22.h: 17893: } PCLbits_t;
[; ;pic18f45k22.h: 17894: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f45k22.h: 17903: extern volatile unsigned char PCLATH @ 0xFFA;
"17905
[; ;pic18f45k22.h: 17905: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f45k22.h: 17908: typedef union {
[; ;pic18f45k22.h: 17909: struct {
[; ;pic18f45k22.h: 17910: unsigned PCH :8;
[; ;pic18f45k22.h: 17911: };
[; ;pic18f45k22.h: 17912: } PCLATHbits_t;
[; ;pic18f45k22.h: 17913: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f45k22.h: 17922: extern volatile unsigned char PCLATU @ 0xFFB;
"17924
[; ;pic18f45k22.h: 17924: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f45k22.h: 17928: extern volatile unsigned char STKPTR @ 0xFFC;
"17930
[; ;pic18f45k22.h: 17930: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f45k22.h: 17933: typedef union {
[; ;pic18f45k22.h: 17934: struct {
[; ;pic18f45k22.h: 17935: unsigned STKPTR :5;
[; ;pic18f45k22.h: 17936: unsigned :1;
[; ;pic18f45k22.h: 17937: unsigned STKUNF :1;
[; ;pic18f45k22.h: 17938: unsigned STKFUL :1;
[; ;pic18f45k22.h: 17939: };
[; ;pic18f45k22.h: 17940: struct {
[; ;pic18f45k22.h: 17941: unsigned STKPTR0 :1;
[; ;pic18f45k22.h: 17942: unsigned STKPTR1 :1;
[; ;pic18f45k22.h: 17943: unsigned STKPTR2 :1;
[; ;pic18f45k22.h: 17944: unsigned STKPTR3 :1;
[; ;pic18f45k22.h: 17945: unsigned STKPTR4 :1;
[; ;pic18f45k22.h: 17946: unsigned :2;
[; ;pic18f45k22.h: 17947: unsigned STKOVF :1;
[; ;pic18f45k22.h: 17948: };
[; ;pic18f45k22.h: 17949: struct {
[; ;pic18f45k22.h: 17950: unsigned SP0 :1;
[; ;pic18f45k22.h: 17951: unsigned SP1 :1;
[; ;pic18f45k22.h: 17952: unsigned SP2 :1;
[; ;pic18f45k22.h: 17953: unsigned SP3 :1;
[; ;pic18f45k22.h: 17954: unsigned SP4 :1;
[; ;pic18f45k22.h: 17955: };
[; ;pic18f45k22.h: 17956: } STKPTRbits_t;
[; ;pic18f45k22.h: 17957: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f45k22.h: 18032: extern volatile unsigned short long TOS @ 0xFFD;
"18035
[; ;pic18f45k22.h: 18035: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f45k22.h: 18039: extern volatile unsigned char TOSL @ 0xFFD;
"18041
[; ;pic18f45k22.h: 18041: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f45k22.h: 18044: typedef union {
[; ;pic18f45k22.h: 18045: struct {
[; ;pic18f45k22.h: 18046: unsigned TOSL :8;
[; ;pic18f45k22.h: 18047: };
[; ;pic18f45k22.h: 18048: } TOSLbits_t;
[; ;pic18f45k22.h: 18049: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f45k22.h: 18058: extern volatile unsigned char TOSH @ 0xFFE;
"18060
[; ;pic18f45k22.h: 18060: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f45k22.h: 18063: typedef union {
[; ;pic18f45k22.h: 18064: struct {
[; ;pic18f45k22.h: 18065: unsigned TOSH :8;
[; ;pic18f45k22.h: 18066: };
[; ;pic18f45k22.h: 18067: } TOSHbits_t;
[; ;pic18f45k22.h: 18068: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f45k22.h: 18077: extern volatile unsigned char TOSU @ 0xFFF;
"18079
[; ;pic18f45k22.h: 18079: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f45k22.h: 18089: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f45k22.h: 18091: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f45k22.h: 18093: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f45k22.h: 18095: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f45k22.h: 18097: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 18099: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f45k22.h: 18101: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 18103: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f45k22.h: 18105: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f45k22.h: 18107: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f45k22.h: 18109: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f45k22.h: 18111: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f45k22.h: 18113: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f45k22.h: 18115: extern volatile __bit ACSS @ (((unsigned) &TBLPTRU)*8) + 5;
[; ;pic18f45k22.h: 18117: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f45k22.h: 18119: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f45k22.h: 18121: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f45k22.h: 18123: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f45k22.h: 18125: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f45k22.h: 18127: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f45k22.h: 18129: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f45k22.h: 18131: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f45k22.h: 18133: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f45k22.h: 18135: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f45k22.h: 18137: extern volatile __bit ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 18139: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 18141: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f45k22.h: 18143: extern volatile __bit ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 18145: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 18147: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f45k22.h: 18149: extern volatile __bit ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 18151: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 18153: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f45k22.h: 18155: extern volatile __bit ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 18157: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f45k22.h: 18159: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f45k22.h: 18161: extern volatile __bit ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 18163: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f45k22.h: 18165: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f45k22.h: 18167: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f45k22.h: 18169: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 18171: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 18173: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 18175: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 18177: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18179: extern volatile __bit AN13 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 18181: extern volatile __bit AN14 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 18183: extern volatile __bit AN15 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 18185: extern volatile __bit AN16 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 18187: extern volatile __bit AN17 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 18189: extern volatile __bit AN18 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 18191: extern volatile __bit AN19 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 18193: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 18195: extern volatile __bit AN20 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 18197: extern volatile __bit AN21 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 18199: extern volatile __bit AN22 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f45k22.h: 18201: extern volatile __bit AN23 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 18203: extern volatile __bit AN24 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 18205: extern volatile __bit AN25 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f45k22.h: 18207: extern volatile __bit AN26 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 18209: extern volatile __bit AN27 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 18211: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 18213: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18215: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 18217: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 18219: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 18221: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 18223: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 18225: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f45k22.h: 18227: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f45k22.h: 18229: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f45k22.h: 18231: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f45k22.h: 18233: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f45k22.h: 18235: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f45k22.h: 18237: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f45k22.h: 18239: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f45k22.h: 18241: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f45k22.h: 18243: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f45k22.h: 18245: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f45k22.h: 18247: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18f45k22.h: 18249: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic18f45k22.h: 18251: extern volatile __bit ANSC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic18f45k22.h: 18253: extern volatile __bit ANSC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic18f45k22.h: 18255: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18f45k22.h: 18257: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18f45k22.h: 18259: extern volatile __bit ANSD0 @ (((unsigned) &ANSELD)*8) + 0;
[; ;pic18f45k22.h: 18261: extern volatile __bit ANSD1 @ (((unsigned) &ANSELD)*8) + 1;
[; ;pic18f45k22.h: 18263: extern volatile __bit ANSD2 @ (((unsigned) &ANSELD)*8) + 2;
[; ;pic18f45k22.h: 18265: extern volatile __bit ANSD3 @ (((unsigned) &ANSELD)*8) + 3;
[; ;pic18f45k22.h: 18267: extern volatile __bit ANSD4 @ (((unsigned) &ANSELD)*8) + 4;
[; ;pic18f45k22.h: 18269: extern volatile __bit ANSD5 @ (((unsigned) &ANSELD)*8) + 5;
[; ;pic18f45k22.h: 18271: extern volatile __bit ANSD6 @ (((unsigned) &ANSELD)*8) + 6;
[; ;pic18f45k22.h: 18273: extern volatile __bit ANSD7 @ (((unsigned) &ANSELD)*8) + 7;
[; ;pic18f45k22.h: 18275: extern volatile __bit ANSE0 @ (((unsigned) &ANSELE)*8) + 0;
[; ;pic18f45k22.h: 18277: extern volatile __bit ANSE1 @ (((unsigned) &ANSELE)*8) + 1;
[; ;pic18f45k22.h: 18279: extern volatile __bit ANSE2 @ (((unsigned) &ANSELE)*8) + 2;
[; ;pic18f45k22.h: 18281: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f45k22.h: 18283: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f45k22.h: 18285: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f45k22.h: 18287: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f45k22.h: 18289: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f45k22.h: 18291: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f45k22.h: 18293: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f45k22.h: 18295: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f45k22.h: 18297: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f45k22.h: 18299: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f45k22.h: 18301: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f45k22.h: 18303: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 18305: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f45k22.h: 18307: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 18309: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f45k22.h: 18311: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f45k22.h: 18313: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f45k22.h: 18315: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f45k22.h: 18317: extern volatile __bit C12IN0M @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 18319: extern volatile __bit C12IN0N @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 18321: extern volatile __bit C12IN1M @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 18323: extern volatile __bit C12IN1N @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f45k22.h: 18325: extern volatile __bit C12IN2M @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 18327: extern volatile __bit C12IN2N @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 18329: extern volatile __bit C12IN3M @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 18331: extern volatile __bit C12IN3N @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 18333: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 18335: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 18337: extern volatile __bit C1HYS @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic18f45k22.h: 18339: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f45k22.h: 18341: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f45k22.h: 18343: extern volatile __bit C1INP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 18345: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f45k22.h: 18347: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 18349: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 18351: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 18353: extern volatile __bit C1R @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 18355: extern volatile __bit C1RSEL @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic18f45k22.h: 18357: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 18359: extern volatile __bit C1SYNC @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f45k22.h: 18361: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f45k22.h: 18363: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f45k22.h: 18365: extern volatile __bit C2CH0 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f45k22.h: 18367: extern volatile __bit C2CH1 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f45k22.h: 18369: extern volatile __bit C2HYS @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic18f45k22.h: 18371: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f45k22.h: 18373: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f45k22.h: 18375: extern volatile __bit C2INP @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 18377: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f45k22.h: 18379: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f45k22.h: 18381: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f45k22.h: 18383: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f45k22.h: 18385: extern volatile __bit C2R @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f45k22.h: 18387: extern volatile __bit C2RSEL @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic18f45k22.h: 18389: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f45k22.h: 18391: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f45k22.h: 18393: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f45k22.h: 18395: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f45k22.h: 18397: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f45k22.h: 18399: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f45k22.h: 18401: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f45k22.h: 18403: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f45k22.h: 18405: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f45k22.h: 18407: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic18f45k22.h: 18409: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f45k22.h: 18411: extern volatile __bit CCH0 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 18413: extern volatile __bit CCH01 @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f45k22.h: 18415: extern volatile __bit CCH02 @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f45k22.h: 18417: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k22.h: 18419: extern volatile __bit CCH1 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 18421: extern volatile __bit CCH11 @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f45k22.h: 18423: extern volatile __bit CCH12 @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f45k22.h: 18425: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k22.h: 18427: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f45k22.h: 18429: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 18431: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 18433: extern volatile __bit CCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f45k22.h: 18435: extern volatile __bit CCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f45k22.h: 18437: extern volatile __bit CCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f45k22.h: 18439: extern volatile __bit CCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f45k22.h: 18441: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f45k22.h: 18443: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f45k22.h: 18445: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f45k22.h: 18447: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f45k22.h: 18449: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f45k22.h: 18451: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f45k22.h: 18453: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f45k22.h: 18455: extern volatile __bit CCP1MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f45k22.h: 18457: extern volatile __bit CCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f45k22.h: 18459: extern volatile __bit CCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f45k22.h: 18461: extern volatile __bit CCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f45k22.h: 18463: extern volatile __bit CCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f45k22.h: 18465: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f45k22.h: 18467: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f45k22.h: 18469: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f45k22.h: 18471: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f45k22.h: 18473: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f45k22.h: 18475: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f45k22.h: 18477: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f45k22.h: 18479: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f45k22.h: 18481: extern volatile __bit CCP2MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f45k22.h: 18483: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 18485: extern volatile __bit CCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f45k22.h: 18487: extern volatile __bit CCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f45k22.h: 18489: extern volatile __bit CCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f45k22.h: 18491: extern volatile __bit CCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f45k22.h: 18493: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f45k22.h: 18495: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f45k22.h: 18497: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f45k22.h: 18499: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f45k22.h: 18501: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f45k22.h: 18503: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f45k22.h: 18505: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f45k22.h: 18507: extern volatile __bit CCP3MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f45k22.h: 18509: extern volatile __bit CCP4 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 18511: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f45k22.h: 18513: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f45k22.h: 18515: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f45k22.h: 18517: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f45k22.h: 18519: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f45k22.h: 18521: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f45k22.h: 18523: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f45k22.h: 18525: extern volatile __bit CCP4MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f45k22.h: 18527: extern volatile __bit CCP5 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 18529: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f45k22.h: 18531: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f45k22.h: 18533: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f45k22.h: 18535: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f45k22.h: 18537: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f45k22.h: 18539: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f45k22.h: 18541: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f45k22.h: 18543: extern volatile __bit CCP5MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f45k22.h: 18545: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f45k22.h: 18547: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f45k22.h: 18549: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f45k22.h: 18551: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 18553: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f45k22.h: 18555: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f45k22.h: 18557: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f45k22.h: 18559: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f45k22.h: 18561: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f45k22.h: 18563: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f45k22.h: 18565: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f45k22.h: 18567: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 18569: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 18571: extern volatile __bit CK2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 18573: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f45k22.h: 18575: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f45k22.h: 18577: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f45k22.h: 18579: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f45k22.h: 18581: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f45k22.h: 18583: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f45k22.h: 18585: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f45k22.h: 18587: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f45k22.h: 18589: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f45k22.h: 18591: extern volatile __bit COE @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f45k22.h: 18593: extern volatile __bit COE1 @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f45k22.h: 18595: extern volatile __bit COE2 @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f45k22.h: 18597: extern volatile __bit CON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 18599: extern volatile __bit CON1 @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f45k22.h: 18601: extern volatile __bit CON2 @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f45k22.h: 18603: extern volatile __bit CPOL @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 18605: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic18f45k22.h: 18607: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic18f45k22.h: 18609: extern volatile __bit CREF @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 18611: extern volatile __bit CREF1 @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic18f45k22.h: 18613: extern volatile __bit CREF2 @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic18f45k22.h: 18615: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f45k22.h: 18617: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f45k22.h: 18619: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 18621: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f45k22.h: 18623: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f45k22.h: 18625: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 18627: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f45k22.h: 18629: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f45k22.h: 18631: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f45k22.h: 18633: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f45k22.h: 18635: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f45k22.h: 18637: extern volatile __bit CTMUMD @ (((unsigned) &PMD2)*8) + 3;
[; ;pic18f45k22.h: 18639: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f45k22.h: 18641: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 18643: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f45k22.h: 18645: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 18647: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 18649: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 18651: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18653: extern volatile __bit DACEN @ (((unsigned) &VREFCON1)*8) + 7;
[; ;pic18f45k22.h: 18655: extern volatile __bit DACLPS @ (((unsigned) &VREFCON1)*8) + 6;
[; ;pic18f45k22.h: 18657: extern volatile __bit DACNSS @ (((unsigned) &VREFCON1)*8) + 0;
[; ;pic18f45k22.h: 18659: extern volatile __bit DACOE @ (((unsigned) &VREFCON1)*8) + 5;
[; ;pic18f45k22.h: 18661: extern volatile __bit DACOUT @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 18663: extern volatile __bit DACPSS0 @ (((unsigned) &VREFCON1)*8) + 2;
[; ;pic18f45k22.h: 18665: extern volatile __bit DACPSS1 @ (((unsigned) &VREFCON1)*8) + 3;
[; ;pic18f45k22.h: 18667: extern volatile __bit DACR0 @ (((unsigned) &VREFCON2)*8) + 0;
[; ;pic18f45k22.h: 18669: extern volatile __bit DACR1 @ (((unsigned) &VREFCON2)*8) + 1;
[; ;pic18f45k22.h: 18671: extern volatile __bit DACR2 @ (((unsigned) &VREFCON2)*8) + 2;
[; ;pic18f45k22.h: 18673: extern volatile __bit DACR3 @ (((unsigned) &VREFCON2)*8) + 3;
[; ;pic18f45k22.h: 18675: extern volatile __bit DACR4 @ (((unsigned) &VREFCON2)*8) + 4;
[; ;pic18f45k22.h: 18677: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 18679: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18681: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f45k22.h: 18683: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f45k22.h: 18685: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f45k22.h: 18687: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f45k22.h: 18689: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f45k22.h: 18691: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f45k22.h: 18693: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f45k22.h: 18695: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f45k22.h: 18697: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f45k22.h: 18699: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f45k22.h: 18701: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f45k22.h: 18703: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18705: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 18707: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 18709: extern volatile __bit DT2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 18711: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 18713: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f45k22.h: 18715: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18717: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18719: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f45k22.h: 18721: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f45k22.h: 18723: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f45k22.h: 18725: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f45k22.h: 18727: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f45k22.h: 18729: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f45k22.h: 18731: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f45k22.h: 18733: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f45k22.h: 18735: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f45k22.h: 18737: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f45k22.h: 18739: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f45k22.h: 18741: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f45k22.h: 18743: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f45k22.h: 18745: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f45k22.h: 18747: extern volatile __bit EEADR0 @ (((unsigned) &EEADR)*8) + 0;
[; ;pic18f45k22.h: 18749: extern volatile __bit EEADR1 @ (((unsigned) &EEADR)*8) + 1;
[; ;pic18f45k22.h: 18751: extern volatile __bit EEADR2 @ (((unsigned) &EEADR)*8) + 2;
[; ;pic18f45k22.h: 18753: extern volatile __bit EEADR3 @ (((unsigned) &EEADR)*8) + 3;
[; ;pic18f45k22.h: 18755: extern volatile __bit EEADR4 @ (((unsigned) &EEADR)*8) + 4;
[; ;pic18f45k22.h: 18757: extern volatile __bit EEADR5 @ (((unsigned) &EEADR)*8) + 5;
[; ;pic18f45k22.h: 18759: extern volatile __bit EEADR6 @ (((unsigned) &EEADR)*8) + 6;
[; ;pic18f45k22.h: 18761: extern volatile __bit EEADR7 @ (((unsigned) &EEADR)*8) + 7;
[; ;pic18f45k22.h: 18763: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f45k22.h: 18765: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f45k22.h: 18767: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f45k22.h: 18769: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f45k22.h: 18771: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f45k22.h: 18773: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f45k22.h: 18775: extern volatile __bit EVPOL0 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 18777: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic18f45k22.h: 18779: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic18f45k22.h: 18781: extern volatile __bit EVPOL1 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 18783: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f45k22.h: 18785: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f45k22.h: 18787: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f45k22.h: 18789: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f45k22.h: 18791: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18793: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f45k22.h: 18795: extern volatile __bit FVREN @ (((unsigned) &VREFCON0)*8) + 7;
[; ;pic18f45k22.h: 18797: extern volatile __bit FVRS0 @ (((unsigned) &VREFCON0)*8) + 4;
[; ;pic18f45k22.h: 18799: extern volatile __bit FVRS1 @ (((unsigned) &VREFCON0)*8) + 5;
[; ;pic18f45k22.h: 18801: extern volatile __bit FVRST @ (((unsigned) &VREFCON0)*8) + 6;
[; ;pic18f45k22.h: 18803: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f45k22.h: 18805: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f45k22.h: 18807: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18809: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18811: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 18813: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f45k22.h: 18815: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18817: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18819: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18821: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18823: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 18825: extern volatile __bit HFIOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f45k22.h: 18827: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f45k22.h: 18829: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f45k22.h: 18831: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f45k22.h: 18833: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 18835: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f45k22.h: 18837: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 18839: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 18841: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 18843: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 18845: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 18847: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 18849: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 18851: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 18853: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 18855: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 18857: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 18859: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 18861: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f45k22.h: 18863: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f45k22.h: 18865: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 18867: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f45k22.h: 18869: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f45k22.h: 18871: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f45k22.h: 18873: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f45k22.h: 18875: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f45k22.h: 18877: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f45k22.h: 18879: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f45k22.h: 18881: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f45k22.h: 18883: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f45k22.h: 18885: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f45k22.h: 18887: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f45k22.h: 18889: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f45k22.h: 18891: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f45k22.h: 18893: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f45k22.h: 18895: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f45k22.h: 18897: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f45k22.h: 18899: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f45k22.h: 18901: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f45k22.h: 18903: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f45k22.h: 18905: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f45k22.h: 18907: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f45k22.h: 18909: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f45k22.h: 18911: extern volatile __bit IOCB4 @ (((unsigned) &IOCB)*8) + 4;
[; ;pic18f45k22.h: 18913: extern volatile __bit IOCB5 @ (((unsigned) &IOCB)*8) + 5;
[; ;pic18f45k22.h: 18915: extern volatile __bit IOCB6 @ (((unsigned) &IOCB)*8) + 6;
[; ;pic18f45k22.h: 18917: extern volatile __bit IOCB7 @ (((unsigned) &IOCB)*8) + 7;
[; ;pic18f45k22.h: 18919: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f45k22.h: 18921: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f45k22.h: 18923: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f45k22.h: 18925: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f45k22.h: 18927: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f45k22.h: 18929: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f45k22.h: 18931: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f45k22.h: 18933: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 18935: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f45k22.h: 18937: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f45k22.h: 18939: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f45k22.h: 18941: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f45k22.h: 18943: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f45k22.h: 18945: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f45k22.h: 18947: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f45k22.h: 18949: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 18951: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 18953: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f45k22.h: 18955: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f45k22.h: 18957: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f45k22.h: 18959: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f45k22.h: 18961: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f45k22.h: 18963: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f45k22.h: 18965: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f45k22.h: 18967: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f45k22.h: 18969: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f45k22.h: 18971: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f45k22.h: 18973: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f45k22.h: 18975: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f45k22.h: 18977: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f45k22.h: 18979: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f45k22.h: 18981: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f45k22.h: 18983: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f45k22.h: 18985: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f45k22.h: 18987: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f45k22.h: 18989: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f45k22.h: 18991: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f45k22.h: 18993: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f45k22.h: 18995: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f45k22.h: 18997: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f45k22.h: 18999: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f45k22.h: 19001: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f45k22.h: 19003: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f45k22.h: 19005: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f45k22.h: 19007: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f45k22.h: 19009: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f45k22.h: 19011: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f45k22.h: 19013: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f45k22.h: 19015: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f45k22.h: 19017: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f45k22.h: 19019: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f45k22.h: 19021: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f45k22.h: 19023: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f45k22.h: 19025: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f45k22.h: 19027: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f45k22.h: 19029: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f45k22.h: 19031: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f45k22.h: 19033: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f45k22.h: 19035: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f45k22.h: 19037: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f45k22.h: 19039: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f45k22.h: 19041: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f45k22.h: 19043: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f45k22.h: 19045: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f45k22.h: 19047: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f45k22.h: 19049: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f45k22.h: 19051: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f45k22.h: 19053: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f45k22.h: 19055: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f45k22.h: 19057: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f45k22.h: 19059: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f45k22.h: 19061: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f45k22.h: 19063: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f45k22.h: 19065: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f45k22.h: 19067: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f45k22.h: 19069: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f45k22.h: 19071: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f45k22.h: 19073: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f45k22.h: 19075: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f45k22.h: 19077: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f45k22.h: 19079: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f45k22.h: 19081: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f45k22.h: 19083: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f45k22.h: 19085: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f45k22.h: 19087: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f45k22.h: 19089: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f45k22.h: 19091: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f45k22.h: 19093: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f45k22.h: 19095: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f45k22.h: 19097: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f45k22.h: 19099: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f45k22.h: 19101: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f45k22.h: 19103: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f45k22.h: 19105: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f45k22.h: 19107: extern volatile __bit LFIOFS @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f45k22.h: 19109: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f45k22.h: 19111: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f45k22.h: 19113: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f45k22.h: 19115: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19117: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f45k22.h: 19119: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 19121: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 19123: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 19125: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 19127: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f45k22.h: 19129: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f45k22.h: 19131: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f45k22.h: 19133: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f45k22.h: 19135: extern volatile __bit MC1OUT @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic18f45k22.h: 19137: extern volatile __bit MC2OUT @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic18f45k22.h: 19139: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 19141: extern volatile __bit MFIOFS @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f45k22.h: 19143: extern volatile __bit MFIOSEL @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f45k22.h: 19145: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f45k22.h: 19147: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f45k22.h: 19149: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f45k22.h: 19151: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f45k22.h: 19153: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f45k22.h: 19155: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f45k22.h: 19157: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f45k22.h: 19159: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f45k22.h: 19161: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f45k22.h: 19163: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f45k22.h: 19165: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f45k22.h: 19167: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f45k22.h: 19169: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f45k22.h: 19171: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f45k22.h: 19173: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f45k22.h: 19175: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f45k22.h: 19177: extern volatile __bit MSSP1MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f45k22.h: 19179: extern volatile __bit MSSP2MD @ (((unsigned) &PMD1)*8) + 7;
[; ;pic18f45k22.h: 19181: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f45k22.h: 19183: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f45k22.h: 19185: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 19187: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 19189: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 19191: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 19193: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 19195: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 19197: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 19199: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19201: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19203: extern volatile __bit NOT_SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 19205: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 19207: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f45k22.h: 19209: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 19211: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 19213: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 19215: extern volatile __bit NVCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f45k22.h: 19217: extern volatile __bit NVCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f45k22.h: 19219: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f45k22.h: 19221: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f45k22.h: 19223: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f45k22.h: 19225: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f45k22.h: 19227: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f45k22.h: 19229: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f45k22.h: 19231: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f45k22.h: 19233: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f45k22.h: 19235: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 19237: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f45k22.h: 19239: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 19241: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 19243: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f45k22.h: 19245: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f45k22.h: 19247: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f45k22.h: 19249: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f45k22.h: 19251: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f45k22.h: 19253: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f45k22.h: 19255: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f45k22.h: 19257: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f45k22.h: 19259: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f45k22.h: 19261: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f45k22.h: 19263: extern volatile __bit P1SSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 19265: extern volatile __bit P1SSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 19267: extern volatile __bit P1SSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 19269: extern volatile __bit P1SSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 19271: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 19273: extern volatile __bit P2C @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 19275: extern volatile __bit P2D @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 19277: extern volatile __bit P2DC0 @ (((unsigned) &PWM2CON)*8) + 0;
[; ;pic18f45k22.h: 19279: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 19281: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 19283: extern volatile __bit P2DC1 @ (((unsigned) &PWM2CON)*8) + 1;
[; ;pic18f45k22.h: 19285: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 19287: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 19289: extern volatile __bit P2DC2 @ (((unsigned) &PWM2CON)*8) + 2;
[; ;pic18f45k22.h: 19291: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 19293: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 19295: extern volatile __bit P2DC3 @ (((unsigned) &PWM2CON)*8) + 3;
[; ;pic18f45k22.h: 19297: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 19299: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 19301: extern volatile __bit P2DC4 @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic18f45k22.h: 19303: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 19305: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 19307: extern volatile __bit P2DC5 @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic18f45k22.h: 19309: extern volatile __bit P2DC6 @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic18f45k22.h: 19311: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f45k22.h: 19313: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f45k22.h: 19315: extern volatile __bit P2RSEN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic18f45k22.h: 19317: extern volatile __bit P2SSAC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f45k22.h: 19319: extern volatile __bit P2SSAC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f45k22.h: 19321: extern volatile __bit P2SSBD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f45k22.h: 19323: extern volatile __bit P2SSBD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f45k22.h: 19325: extern volatile __bit P3B @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 19327: extern volatile __bit P3DC0 @ (((unsigned) &PWM3CON)*8) + 0;
[; ;pic18f45k22.h: 19329: extern volatile __bit P3DC1 @ (((unsigned) &PWM3CON)*8) + 1;
[; ;pic18f45k22.h: 19331: extern volatile __bit P3DC2 @ (((unsigned) &PWM3CON)*8) + 2;
[; ;pic18f45k22.h: 19333: extern volatile __bit P3DC3 @ (((unsigned) &PWM3CON)*8) + 3;
[; ;pic18f45k22.h: 19335: extern volatile __bit P3DC4 @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic18f45k22.h: 19337: extern volatile __bit P3DC5 @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic18f45k22.h: 19339: extern volatile __bit P3DC6 @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic18f45k22.h: 19341: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f45k22.h: 19343: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f45k22.h: 19345: extern volatile __bit P3RSEN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic18f45k22.h: 19347: extern volatile __bit P3SSAC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f45k22.h: 19349: extern volatile __bit P3SSAC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f45k22.h: 19351: extern volatile __bit P3SSBD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f45k22.h: 19353: extern volatile __bit P3SSBD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f45k22.h: 19355: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 19357: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k22.h: 19359: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f45k22.h: 19361: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f45k22.h: 19363: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f45k22.h: 19365: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f45k22.h: 19367: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f45k22.h: 19369: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 19371: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 19373: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 19375: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 19377: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f45k22.h: 19379: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f45k22.h: 19381: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f45k22.h: 19383: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f45k22.h: 19385: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f45k22.h: 19387: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f45k22.h: 19389: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f45k22.h: 19391: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 19393: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f45k22.h: 19395: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f45k22.h: 19397: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f45k22.h: 19399: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f45k22.h: 19401: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f45k22.h: 19403: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f45k22.h: 19405: extern volatile __bit PLLRDY @ (((unsigned) &OSCCON2)*8) + 7;
[; ;pic18f45k22.h: 19407: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 19409: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f45k22.h: 19411: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f45k22.h: 19413: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f45k22.h: 19415: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 19417: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 19419: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 19421: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 19423: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f45k22.h: 19425: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f45k22.h: 19427: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f45k22.h: 19429: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f45k22.h: 19431: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f45k22.h: 19433: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f45k22.h: 19435: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f45k22.h: 19437: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f45k22.h: 19439: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f45k22.h: 19441: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f45k22.h: 19443: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f45k22.h: 19445: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f45k22.h: 19447: extern volatile __bit PVCFG0 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f45k22.h: 19449: extern volatile __bit PVCFG1 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f45k22.h: 19451: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f45k22.h: 19453: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f45k22.h: 19455: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f45k22.h: 19457: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 19459: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f45k22.h: 19461: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f45k22.h: 19463: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f45k22.h: 19465: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f45k22.h: 19467: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f45k22.h: 19469: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f45k22.h: 19471: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 19473: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 19475: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 19477: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 19479: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f45k22.h: 19481: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f45k22.h: 19483: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f45k22.h: 19485: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f45k22.h: 19487: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 19489: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f45k22.h: 19491: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f45k22.h: 19493: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f45k22.h: 19495: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f45k22.h: 19497: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 19499: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f45k22.h: 19501: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f45k22.h: 19503: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f45k22.h: 19505: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f45k22.h: 19507: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k22.h: 19509: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f45k22.h: 19511: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f45k22.h: 19513: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 19515: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f45k22.h: 19517: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f45k22.h: 19519: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f45k22.h: 19521: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f45k22.h: 19523: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 19525: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 19527: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 19529: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f45k22.h: 19531: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f45k22.h: 19533: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f45k22.h: 19535: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 19537: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f45k22.h: 19539: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 19541: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 19543: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f45k22.h: 19545: extern volatile __bit RX2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f45k22.h: 19547: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f45k22.h: 19549: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f45k22.h: 19551: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f45k22.h: 19553: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f45k22.h: 19555: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f45k22.h: 19557: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 19559: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 19561: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f45k22.h: 19563: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f45k22.h: 19565: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 19567: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 19569: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f45k22.h: 19571: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f45k22.h: 19573: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 19575: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 19577: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 19579: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f45k22.h: 19581: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 19583: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 19585: extern volatile __bit SCK2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 19587: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 19589: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f45k22.h: 19591: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 19593: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f45k22.h: 19595: extern volatile __bit SCL2 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f45k22.h: 19597: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f45k22.h: 19599: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f45k22.h: 19601: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 19603: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 19605: extern volatile __bit SDA2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 19607: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 19609: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f45k22.h: 19611: extern volatile __bit SDI2 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f45k22.h: 19613: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 19615: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f45k22.h: 19617: extern volatile __bit SDO2 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f45k22.h: 19619: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f45k22.h: 19621: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f45k22.h: 19623: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f45k22.h: 19625: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f45k22.h: 19627: extern volatile __bit SLRA @ (((unsigned) &SLRCON)*8) + 0;
[; ;pic18f45k22.h: 19629: extern volatile __bit SLRB @ (((unsigned) &SLRCON)*8) + 1;
[; ;pic18f45k22.h: 19631: extern volatile __bit SLRC @ (((unsigned) &SLRCON)*8) + 2;
[; ;pic18f45k22.h: 19633: extern volatile __bit SLRD @ (((unsigned) &SLRCON)*8) + 3;
[; ;pic18f45k22.h: 19635: extern volatile __bit SLRE @ (((unsigned) &SLRCON)*8) + 4;
[; ;pic18f45k22.h: 19637: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f45k22.h: 19639: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f45k22.h: 19641: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 19643: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 19645: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f45k22.h: 19647: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f45k22.h: 19649: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f45k22.h: 19651: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f45k22.h: 19653: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f45k22.h: 19655: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f45k22.h: 19657: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f45k22.h: 19659: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f45k22.h: 19661: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f45k22.h: 19663: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f45k22.h: 19665: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f45k22.h: 19667: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f45k22.h: 19669: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic18f45k22.h: 19671: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic18f45k22.h: 19673: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic18f45k22.h: 19675: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f45k22.h: 19677: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f45k22.h: 19679: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f45k22.h: 19681: extern volatile __bit SRI @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f45k22.h: 19683: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic18f45k22.h: 19685: extern volatile __bit SRNQ @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19687: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic18f45k22.h: 19689: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic18f45k22.h: 19691: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic18f45k22.h: 19693: extern volatile __bit SRQ @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f45k22.h: 19695: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic18f45k22.h: 19697: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic18f45k22.h: 19699: extern volatile __bit SRRC2E @ (((unsigned) &SRCON1)*8) + 1;
[; ;pic18f45k22.h: 19701: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic18f45k22.h: 19703: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic18f45k22.h: 19705: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic18f45k22.h: 19707: extern volatile __bit SRSC2E @ (((unsigned) &SRCON1)*8) + 5;
[; ;pic18f45k22.h: 19709: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic18f45k22.h: 19711: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic18f45k22.h: 19713: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19715: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 19717: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 19719: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f45k22.h: 19721: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f45k22.h: 19723: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f45k22.h: 19725: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f45k22.h: 19727: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f45k22.h: 19729: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f45k22.h: 19731: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f45k22.h: 19733: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f45k22.h: 19735: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f45k22.h: 19737: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f45k22.h: 19739: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f45k22.h: 19741: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f45k22.h: 19743: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f45k22.h: 19745: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f45k22.h: 19747: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f45k22.h: 19749: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f45k22.h: 19751: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f45k22.h: 19753: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f45k22.h: 19755: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f45k22.h: 19757: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f45k22.h: 19759: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f45k22.h: 19761: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 19763: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f45k22.h: 19765: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f45k22.h: 19767: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f45k22.h: 19769: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f45k22.h: 19771: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f45k22.h: 19773: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f45k22.h: 19775: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f45k22.h: 19777: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f45k22.h: 19779: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f45k22.h: 19781: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f45k22.h: 19783: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 19785: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f45k22.h: 19787: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f45k22.h: 19789: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f45k22.h: 19791: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f45k22.h: 19793: extern volatile __bit STR1C @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f45k22.h: 19795: extern volatile __bit STR1D @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f45k22.h: 19797: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f45k22.h: 19799: extern volatile __bit STR2A @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 19801: extern volatile __bit STR2B @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 19803: extern volatile __bit STR2C @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 19805: extern volatile __bit STR2D @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 19807: extern volatile __bit STR2SYNC @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 19809: extern volatile __bit STR3A @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f45k22.h: 19811: extern volatile __bit STR3B @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f45k22.h: 19813: extern volatile __bit STR3C @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f45k22.h: 19815: extern volatile __bit STR3D @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f45k22.h: 19817: extern volatile __bit STR3SYNC @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f45k22.h: 19819: extern volatile __bit STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f45k22.h: 19821: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f45k22.h: 19823: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f45k22.h: 19825: extern volatile __bit STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f45k22.h: 19827: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f45k22.h: 19829: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f45k22.h: 19831: extern volatile __bit STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f45k22.h: 19833: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f45k22.h: 19835: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f45k22.h: 19837: extern volatile __bit STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f45k22.h: 19839: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f45k22.h: 19841: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f45k22.h: 19843: extern volatile __bit STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f45k22.h: 19845: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f45k22.h: 19847: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f45k22.h: 19849: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f45k22.h: 19851: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f45k22.h: 19853: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f45k22.h: 19855: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f45k22.h: 19857: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f45k22.h: 19859: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f45k22.h: 19861: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f45k22.h: 19863: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f45k22.h: 19865: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f45k22.h: 19867: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f45k22.h: 19869: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f45k22.h: 19871: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f45k22.h: 19873: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f45k22.h: 19875: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19877: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f45k22.h: 19879: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f45k22.h: 19881: extern volatile __bit T1G @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f45k22.h: 19883: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19885: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19887: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19889: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f45k22.h: 19891: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f45k22.h: 19893: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f45k22.h: 19895: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f45k22.h: 19897: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f45k22.h: 19899: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f45k22.h: 19901: extern volatile __bit T1G_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f45k22.h: 19903: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 19905: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f45k22.h: 19907: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19909: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f45k22.h: 19911: extern volatile __bit T1SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f45k22.h: 19913: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 19915: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f45k22.h: 19917: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f45k22.h: 19919: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f45k22.h: 19921: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f45k22.h: 19923: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f45k22.h: 19925: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f45k22.h: 19927: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f45k22.h: 19929: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f45k22.h: 19931: extern volatile __bit T3G @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f45k22.h: 19933: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19935: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19937: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19939: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f45k22.h: 19941: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f45k22.h: 19943: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f45k22.h: 19945: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f45k22.h: 19947: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f45k22.h: 19949: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f45k22.h: 19951: extern volatile __bit T3G_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f45k22.h: 19953: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 19955: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f45k22.h: 19957: extern volatile __bit T3SOSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f45k22.h: 19959: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f45k22.h: 19961: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f45k22.h: 19963: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f45k22.h: 19965: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f45k22.h: 19967: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f45k22.h: 19969: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f45k22.h: 19971: extern volatile __bit T5CKI @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f45k22.h: 19973: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f45k22.h: 19975: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f45k22.h: 19977: extern volatile __bit T5G @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f45k22.h: 19979: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19981: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19983: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19985: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f45k22.h: 19987: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f45k22.h: 19989: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f45k22.h: 19991: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f45k22.h: 19993: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f45k22.h: 19995: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f45k22.h: 19997: extern volatile __bit T5G_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f45k22.h: 19999: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f45k22.h: 20001: extern volatile __bit T5SOSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f45k22.h: 20003: extern volatile __bit T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 20005: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f45k22.h: 20007: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f45k22.h: 20009: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f45k22.h: 20011: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f45k22.h: 20013: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f45k22.h: 20015: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f45k22.h: 20017: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f45k22.h: 20019: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f45k22.h: 20021: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f45k22.h: 20023: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f45k22.h: 20025: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f45k22.h: 20027: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f45k22.h: 20029: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f45k22.h: 20031: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f45k22.h: 20033: extern volatile __bit TMR1GIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f45k22.h: 20035: extern volatile __bit TMR1GIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f45k22.h: 20037: extern volatile __bit TMR1GIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f45k22.h: 20039: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f45k22.h: 20041: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f45k22.h: 20043: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f45k22.h: 20045: extern volatile __bit TMR1MD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f45k22.h: 20047: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f45k22.h: 20049: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f45k22.h: 20051: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f45k22.h: 20053: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f45k22.h: 20055: extern volatile __bit TMR2MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f45k22.h: 20057: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f45k22.h: 20059: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f45k22.h: 20061: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f45k22.h: 20063: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f45k22.h: 20065: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f45k22.h: 20067: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f45k22.h: 20069: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f45k22.h: 20071: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f45k22.h: 20073: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f45k22.h: 20075: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f45k22.h: 20077: extern volatile __bit TMR3MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f45k22.h: 20079: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f45k22.h: 20081: extern volatile __bit TMR4IE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f45k22.h: 20083: extern volatile __bit TMR4IF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f45k22.h: 20085: extern volatile __bit TMR4IP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f45k22.h: 20087: extern volatile __bit TMR4MD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f45k22.h: 20089: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f45k22.h: 20091: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f45k22.h: 20093: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f45k22.h: 20095: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f45k22.h: 20097: extern volatile __bit TMR5GIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f45k22.h: 20099: extern volatile __bit TMR5GIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f45k22.h: 20101: extern volatile __bit TMR5GIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f45k22.h: 20103: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f45k22.h: 20105: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f45k22.h: 20107: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f45k22.h: 20109: extern volatile __bit TMR5MD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f45k22.h: 20111: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f45k22.h: 20113: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f45k22.h: 20115: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f45k22.h: 20117: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f45k22.h: 20119: extern volatile __bit TMR6MD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f45k22.h: 20121: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f45k22.h: 20123: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 20125: extern volatile __bit TRIGSEL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f45k22.h: 20127: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f45k22.h: 20129: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f45k22.h: 20131: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f45k22.h: 20133: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f45k22.h: 20135: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f45k22.h: 20137: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f45k22.h: 20139: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f45k22.h: 20141: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f45k22.h: 20143: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f45k22.h: 20145: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f45k22.h: 20147: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f45k22.h: 20149: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f45k22.h: 20151: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f45k22.h: 20153: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f45k22.h: 20155: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f45k22.h: 20157: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f45k22.h: 20159: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f45k22.h: 20161: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f45k22.h: 20163: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f45k22.h: 20165: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f45k22.h: 20167: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f45k22.h: 20169: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f45k22.h: 20171: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f45k22.h: 20173: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f45k22.h: 20175: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f45k22.h: 20177: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f45k22.h: 20179: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f45k22.h: 20181: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f45k22.h: 20183: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f45k22.h: 20185: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f45k22.h: 20187: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f45k22.h: 20189: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f45k22.h: 20191: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f45k22.h: 20193: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f45k22.h: 20195: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f45k22.h: 20197: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f45k22.h: 20199: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f45k22.h: 20201: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f45k22.h: 20203: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f45k22.h: 20205: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f45k22.h: 20207: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f45k22.h: 20209: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f45k22.h: 20211: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f45k22.h: 20213: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 20215: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f45k22.h: 20217: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f45k22.h: 20219: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f45k22.h: 20221: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f45k22.h: 20223: extern volatile __bit TX2 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f45k22.h: 20225: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 20227: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f45k22.h: 20229: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f45k22.h: 20231: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k22.h: 20233: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f45k22.h: 20235: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f45k22.h: 20237: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f45k22.h: 20239: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f45k22.h: 20241: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f45k22.h: 20243: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f45k22.h: 20245: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f45k22.h: 20247: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 20249: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f45k22.h: 20251: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f45k22.h: 20253: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f45k22.h: 20255: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 20257: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f45k22.h: 20259: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f45k22.h: 20261: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f45k22.h: 20263: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f45k22.h: 20265: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f45k22.h: 20267: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f45k22.h: 20269: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f45k22.h: 20271: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f45k22.h: 20273: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f45k22.h: 20275: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f45k22.h: 20277: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f45k22.h: 20279: extern volatile __bit UART1MD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f45k22.h: 20281: extern volatile __bit UART2MD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f45k22.h: 20283: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f45k22.h: 20285: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f45k22.h: 20287: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 20289: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 20291: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f45k22.h: 20293: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f45k22.h: 20295: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f45k22.h: 20297: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f45k22.h: 20299: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f45k22.h: 20301: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f45k22.h: 20303: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f45k22.h: 20305: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f45k22.h: 20307: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f45k22.h: 20309: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f45k22.h: 20311: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f45k22.h: 20313: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f45k22.h: 20315: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f45k22.h: 20317: extern volatile __bit WPUE3 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f45k22.h: 20319: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f45k22.h: 20321: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f45k22.h: 20323: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f45k22.h: 20325: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f45k22.h: 20327: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f45k22.h: 20329: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f45k22.h: 20331: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f45k22.h: 20333: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 20335: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f45k22.h: 20337: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f45k22.h: 20339: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f45k22.h: 20341: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f45k22.h: 20343: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f45k22.h: 20345: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f45k22.h: 20347: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f45k22.h: 20349: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f45k22.h: 20351: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 20353: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f45k22.h: 20355: extern volatile __bit nSS2 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f45k22.h: 20357: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f45k22.h: 20359: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f45k22.h: 20361: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f45k22.h: 20363: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f45k22.h: 20365: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f45k22.h: 20367: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;adc.h: 2008: union ADCResult
[; ;adc.h: 2009: {
[; ;adc.h: 2010: int lr;
[; ;adc.h: 2011: char br[2];
[; ;adc.h: 2012: };
[; ;adc.h: 2014: char BusyADC (void);
[; ;adc.h: 2016: void ConvertADC (void);
[; ;adc.h: 2018: void CloseADC(void);
[; ;adc.h: 2026: int ReadADC(void);
[; ;adc.h: 2040: void OpenADC ( unsigned char ,
[; ;adc.h: 2041: unsigned char ,
[; ;adc.h: 2042: unsigned char );
[; ;adc.h: 2084: void SetChanADC(unsigned char );
[; ;adc.h: 2100: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 90: void Close_ancomp1( void );
[; ;ancomp.h: 91: void Open_ancomp1(unsigned char config);
[; ;ancomp.h: 92: void Close_ancomp2( void );
[; ;ancomp.h: 93: void Open_ancomp2(unsigned char config);
[; ;spi.h: 236: void OpenSPI1( unsigned char sync_mode,
[; ;spi.h: 237: unsigned char bus_mode,
[; ;spi.h: 238: unsigned char smp_phase );
[; ;spi.h: 240: signed char WriteSPI1( unsigned char data_out );
[; ;spi.h: 242: void getsSPI1( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 244: void putsSPI1( unsigned char *wrptr );
[; ;spi.h: 246: unsigned char ReadSPI1( void );
[; ;spi.h: 441: void OpenSPI2( unsigned char sync_mode,
[; ;spi.h: 442: unsigned char bus_mode,
[; ;spi.h: 443: unsigned char smp_phase );
[; ;spi.h: 445: signed char WriteSPI2( unsigned char data_out );
[; ;spi.h: 447: void getsSPI2( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 449: void putsSPI2( unsigned char *wrptr );
[; ;spi.h: 451: unsigned char ReadSPI2( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: signed char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: signed char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: signed char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: signed char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: signed char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: signed char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 91: unsigned Cap4OVF:1;
[; ;capture.h: 92: unsigned Cap5OVF:1;
[; ;capture.h: 107: unsigned ECap1OVF:1;
[; ;capture.h: 111: unsigned ECap2OVF:1;
[; ;capture.h: 112: unsigned ECap3OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 507: void OpenCapture4 ( unsigned char config);
[; ;capture.h: 508: unsigned int ReadCapture4 (void);
[; ;capture.h: 509: void CloseCapture4 (void);
[; ;capture.h: 511: void OpenCapture5 ( unsigned char config);
[; ;capture.h: 512: unsigned int ReadCapture5 (void);
[; ;capture.h: 513: void CloseCapture5 (void);
[; ;capture.h: 568: void OpenECapture1 ( unsigned char config);
[; ;capture.h: 569: unsigned int ReadECapture1 (void);
[; ;capture.h: 570: void CloseECapture1 (void);
[; ;capture.h: 573: void OpenECapture2 ( unsigned char config);
[; ;capture.h: 574: unsigned int ReadECapture2 (void);
[; ;capture.h: 575: void CloseECapture2 (void);
[; ;capture.h: 577: void OpenECapture3 ( unsigned char config);
[; ;capture.h: 578: unsigned int ReadECapture3 (void);
[; ;capture.h: 579: void CloseECapture3 (void);
[; ;compare.h: 403: void OpenCompare4(unsigned char config,unsigned int period);
[; ;compare.h: 404: void CloseCompare4(void);
[; ;compare.h: 406: void OpenCompare5(unsigned char config,unsigned int period);
[; ;compare.h: 407: void CloseCompare5(void);
[; ;compare.h: 433: void OpenECompare1(unsigned char config,unsigned int period);
[; ;compare.h: 434: void CloseECompare1(void);
[; ;compare.h: 439: void OpenECompare2(unsigned char config,unsigned int period);
[; ;compare.h: 440: void CloseECompare2(void);
[; ;compare.h: 442: void OpenECompare3(unsigned char config,unsigned int period);
[; ;compare.h: 443: void CloseECompare3(void);
[; ;ctmu.h: 374: void OpenCTMU(unsigned char config1,unsigned char config2,unsigned char config3);
[; ;ctmu.h: 379: void CurrentControlCTMU(unsigned char config);
[; ;ctmu.h: 380: void CloseCTMU(void);
[; ;EEP.h: 36: void Busy_eep ( void );
[; ;EEP.h: 37: unsigned char Read_b_eep( unsigned int badd );
[; ;EEP.h: 38: void Write_b_eep( unsigned int badd, unsigned char bdat );
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 244: void OpenI2C1( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 264: unsigned char ReadI2C1( void );
[; ;i2c.h: 279: signed char WriteI2C1( unsigned char data_out );
[; ;i2c.h: 294: signed char getsI2C1( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 297: signed char putsI2C1( unsigned char *wrptr );
[; ;i2c.h: 305: signed char EEAckPolling1( unsigned char control );
[; ;i2c.h: 308: signed char EEByteWrite1( unsigned char control,
[; ;i2c.h: 309: unsigned char address,
[; ;i2c.h: 310: unsigned char data );
[; ;i2c.h: 313: signed int EECurrentAddRead1( unsigned char control );
[; ;i2c.h: 316: signed char EEPageWrite1( unsigned char control,
[; ;i2c.h: 317: unsigned char address,
[; ;i2c.h: 318: unsigned char *wrptr );
[; ;i2c.h: 321: signed int EERandomRead1( unsigned char control, unsigned char address );
[; ;i2c.h: 324: signed char EESequentialRead1( unsigned char control,
[; ;i2c.h: 325: unsigned char address,
[; ;i2c.h: 326: unsigned char *rdptr,
[; ;i2c.h: 327: unsigned char length );
[; ;i2c.h: 600: void OpenI2C2( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 617: unsigned char ReadI2C2( void );
[; ;i2c.h: 630: signed char WriteI2C2( unsigned char data_out );
[; ;i2c.h: 643: signed char getsI2C2( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 645: signed char putsI2C2( unsigned char *wrptr );
[; ;i2c.h: 651: signed char EEAckPolling2( unsigned char control );
[; ;i2c.h: 653: signed char EEByteWrite2( unsigned char control,
[; ;i2c.h: 654: unsigned char address,
[; ;i2c.h: 655: unsigned char data );
[; ;i2c.h: 657: signed int EECurrentAddRead2( unsigned char control );
[; ;i2c.h: 659: signed char EEPageWrite2( unsigned char control,
[; ;i2c.h: 660: unsigned char address,
[; ;i2c.h: 661: unsigned char *wrptr );
[; ;i2c.h: 663: signed int EERandomRead2( unsigned char control, unsigned char address );
[; ;i2c.h: 665: signed char EESequentialRead2( unsigned char control,
[; ;i2c.h: 666: unsigned char address,
[; ;i2c.h: 667: unsigned char *rdptr,
[; ;i2c.h: 668: unsigned char length );
[; ;mwire.h: 200: void OpenMwire1( unsigned char sync_mode );
[; ;mwire.h: 203: unsigned char ReadMwire1( unsigned char high_byte,
[; ;mwire.h: 204: unsigned char low_byte );
[; ;mwire.h: 219: signed char WriteMwire1( unsigned char data_out );
[; ;mwire.h: 234: void getsMwire1( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 467: void OpenPWM1 ( char period);
[; ;pwm.h: 468: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 477: void ClosePWM1 (void);
[; ;pwm.h: 538: void OpenPWM4 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 539: void SetDCPWM4 ( unsigned int duty_cycle);
[; ;pwm.h: 540: void ClosePWM4 (void);
[; ;pwm.h: 542: void OpenPWM5 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 543: void SetDCPWM5 ( unsigned int duty_cycle);
[; ;pwm.h: 544: void ClosePWM5 (void);
[; ;pwm.h: 586: void OpenEPWM1( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 587: void SetDCEPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 588: void SetOutputEPWM1 ( unsigned char output_config,
[; ;pwm.h: 589: unsigned char pwm_mode);
[; ;pwm.h: 590: void CloseEPWM1 (void);
[; ;pwm.h: 594: void OpenEPWM2( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 595: void SetDCEPWM2 ( unsigned int duty_cycle);
[; ;pwm.h: 596: void SetOutputEPWM2 ( unsigned char output_config,
[; ;pwm.h: 597: unsigned char pwm_mode);
[; ;pwm.h: 598: void CloseEPWM2 (void);
[; ;pwm.h: 601: void OpenEPWM3( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 602: void SetDCEPWM3 ( unsigned int duty_cycle);
[; ;pwm.h: 603: void SetOutputEPWM3 ( unsigned char output_config,
[; ;pwm.h: 604: unsigned char pwm_mode);
[; ;pwm.h: 605: void CloseEPWM3 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: signed int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 185: void OpenTimer1 ( unsigned char config, unsigned char config1);
[; ;timers.h: 186: void CloseTimer1 (void);
[; ;timers.h: 187: unsigned int ReadTimer1 (void);
[; ;timers.h: 188: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 452: void OpenTimer3 ( unsigned char config, unsigned char config1);
[; ;timers.h: 453: void CloseTimer3 (void);
[; ;timers.h: 454: unsigned int ReadTimer3 (void);
[; ;timers.h: 455: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 541: void OpenTimer4 ( unsigned char config);
[; ;timers.h: 542: void CloseTimer4 (void);
[; ;timers.h: 657: void OpenTimer5 ( unsigned char config, unsigned char config1);
[; ;timers.h: 658: void CloseTimer5 (void);
[; ;timers.h: 659: unsigned int ReadTimer5 (void);
[; ;timers.h: 660: void WriteTimer5 ( unsigned int Timer5);
[; ;timers.h: 746: void OpenTimer6 ( unsigned char config);
[; ;timers.h: 747: void CloseTimer6 (void);
[; ;usart.h: 200: union USART1
[; ;usart.h: 201: {
[; ;usart.h: 202: unsigned char val;
[; ;usart.h: 203: struct
[; ;usart.h: 204: {
[; ;usart.h: 205: unsigned RX_NINE:1;
[; ;usart.h: 206: unsigned TX_NINE:1;
[; ;usart.h: 207: unsigned FRAME_ERROR:1;
[; ;usart.h: 208: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 209: unsigned fill:4;
[; ;usart.h: 210: };
[; ;usart.h: 211: };
[; ;usart.h: 212: extern union USART1 USART1_Status;
[; ;usart.h: 214: void Open1USART ( unsigned char config, unsigned int spbrg);
[; ;usart.h: 244: char Read1USART (void);
[; ;usart.h: 245: void Write1USART ( char data);
[; ;usart.h: 246: void gets1USART ( char *buffer, unsigned char len);
[; ;usart.h: 247: void puts1USART ( char *data);
[; ;usart.h: 248: void putrs1USART ( const  char *data);
[; ;usart.h: 305: union USART2
[; ;usart.h: 306: {
[; ;usart.h: 307: unsigned char val;
[; ;usart.h: 308: struct
[; ;usart.h: 309: {
[; ;usart.h: 310: unsigned RX_NINE:1;
[; ;usart.h: 311: unsigned TX_NINE:1;
[; ;usart.h: 312: unsigned FRAME_ERROR:1;
[; ;usart.h: 313: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 314: unsigned fill:4;
[; ;usart.h: 315: };
[; ;usart.h: 316: };
[; ;usart.h: 317: extern union USART2 USART2_Status;
[; ;usart.h: 318: void Open2USART ( unsigned char config, unsigned int spbrg);
[; ;usart.h: 333: char Read2USART (void);
[; ;usart.h: 334: void Write2USART ( char data);
[; ;usart.h: 335: void gets2USART ( char *buffer, unsigned char len);
[; ;usart.h: 336: void puts2USART ( char *data);
[; ;usart.h: 337: void putrs2USART ( const  char *data);
[; ;usart.h: 660: void baud1USART ( unsigned char baudconfig);
[; ;usart.h: 665: void baud2USART ( unsigned char baudconfig);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;delays.h: 13: void Delay1TCYx(unsigned char);
[; ;delays.h: 19: void Delay10TCYx(unsigned char);
[; ;delays.h: 25: void Delay100TCYx(unsigned char);
[; ;delays.h: 31: void Delay1KTCYx(unsigned char);
[; ;delays.h: 37: void Delay10KTCYx(unsigned char);
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 42: extern void __nop(void);
[; ;pic18.h: 147: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 149: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 151: extern __nonreentrant void _delay3(unsigned char);
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 23: extern int errno;
[; ;stdio.h: 54: struct __prbuf
[; ;stdio.h: 55: {
[; ;stdio.h: 56: char * ptr;
[; ;stdio.h: 57: void (* func)(char);
[; ;stdio.h: 58: };
[; ;conio.h: 17: extern int errno;
[; ;conio.h: 20: extern void init_uart(void);
[; ;conio.h: 22: extern char getch(void);
[; ;conio.h: 23: extern char getche(void);
[; ;conio.h: 24: extern void putch(char);
[; ;conio.h: 25: extern void ungetch(char);
[; ;conio.h: 27: extern __bit kbhit(void);
[; ;conio.h: 31: extern char * cgets(char *);
[; ;conio.h: 32: extern void cputs(const char *);
[; ;stdio.h: 99: extern int cprintf(char *, ...);
[; ;stdio.h: 104: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 194: extern char * gets(char *);
[; ;stdio.h: 195: extern int puts(const char *);
[; ;stdio.h: 196: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 197: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 198: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 199: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 200: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 201: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 205: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 206: extern int printf(const char *, ...);
[; ;string.h: 22: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 23: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 24: extern void * memset(void *, int, size_t);
[; ;string.h: 42: extern char * strcat(char *, const char *);
[; ;string.h: 43: extern char * strcpy(char *, const char *);
[; ;string.h: 44: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 45: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 46: extern char * strdup(const char *);
[; ;string.h: 47: extern char * strtok(char *, const char *);
[; ;string.h: 50: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 51: extern int strcmp(const char *, const char *);
[; ;string.h: 52: extern int stricmp(const char *, const char *);
[; ;string.h: 53: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 54: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 55: extern void * memchr(const void *, int, size_t);
[; ;string.h: 56: extern size_t strcspn(const char *, const char *);
[; ;string.h: 57: extern char * strpbrk(const char *, const char *);
[; ;string.h: 58: extern size_t strspn(const char *, const char *);
[; ;string.h: 59: extern char * strstr(const char *, const char *);
[; ;string.h: 60: extern char * stristr(const char *, const char *);
[; ;string.h: 61: extern char * strerror(int);
[; ;string.h: 62: extern size_t strlen(const char *);
[; ;string.h: 63: extern char * strchr(const char *, int);
[; ;string.h: 64: extern char * strichr(const char *, int);
[; ;string.h: 65: extern char * strrchr(const char *, int);
[; ;string.h: 66: extern char * strrichr(const char *, int);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;picuno.h: 530: typedef signed int bool;
[; ;picuno.h: 531: typedef signed int BOOL;
[; ;picuno.h: 532: typedef unsigned int word;
[; ;picuno.h: 533: typedef unsigned int WORD;
[; ;picuno.h: 534: typedef unsigned char byte;
[; ;picuno.h: 535: typedef unsigned char BYTE;
[; ;picuno.h: 536: typedef signed char int8_t;
[; ;picuno.h: 537: typedef unsigned char uint8_t;
[; ;picuno.h: 540: typedef signed int int16_t;
[; ;picuno.h: 541: typedef unsigned int uint16_t;
[; ;picuno.h: 542: typedef signed long int32_t;
[; ;picuno.h: 543: typedef unsigned long uint32_t;
"559 ../../picuno/picuno.h
[v _Flags `S1179 ~T0 @X0 1 e ]
[; ;picuno.h: 545: union
[; ;picuno.h: 546: {
[; ;picuno.h: 547: struct
[; ;picuno.h: 548: {
[; ;picuno.h: 549: unsigned bit0:1;
[; ;picuno.h: 550: unsigned bit1:1;
[; ;picuno.h: 551: unsigned bit2:1;
[; ;picuno.h: 552: unsigned bit3:1;
[; ;picuno.h: 553: unsigned bit4:1;
[; ;picuno.h: 554: unsigned bit5:1;
[; ;picuno.h: 555: unsigned bit6:1;
[; ;picuno.h: 556: unsigned bit7:1;
[; ;picuno.h: 557: }Bit;
[; ;picuno.h: 558: byte Byte;
[; ;picuno.h: 559: } Flags;
"570
[v _kstate `S1181 ~T0 @X0 1 e ]
[; ;picuno.h: 561: union
[; ;picuno.h: 562: {
[; ;picuno.h: 563: struct
[; ;picuno.h: 564: { uint8_t hold:1;
[; ;picuno.h: 565: uint8_t press:1;
[; ;picuno.h: 566: uint8_t idle:1;
[; ;picuno.h: 567: uint8_t stateChange:1;
[; ;picuno.h: 568: uint8_t reserved:4;
[; ;picuno.h: 569: }s;
[; ;picuno.h: 570: }kstate;
[; ;picuno.h: 587: void init(void);
[; ;picuno.h: 588: void setup(void);
[; ;picuno.h: 589: void loop(void);
[; ;picuno.h: 591: void pinMode(byte, byte);
[; ;picuno.h: 592: void analogInput(byte ANx);
[; ;picuno.h: 594: unsigned int analogRead(byte);
[; ;picuno.h: 595: void analogReference(byte mode);
[; ;picuno.h: 596: void analogWrite(byte, int);
[; ;picuno.h: 598: char digitalRead(byte);
[; ;picuno.h: 599: void digitalWrite(byte, byte);
[; ;picuno.h: 601: unsigned int eeprom_readw(unsigned char);
[; ;picuno.h: 602: void eeprom_writew(unsigned char, unsigned int);
[; ;picuno.h: 604: unsigned long millis(void);
[; ;picuno.h: 605: unsigned long micros(void);
[; ;picuno.h: 606: void delay(unsigned int);
[; ;picuno.h: 607: void delayMicroseconds(unsigned int us);
[; ;picuno.h: 609: unsigned long pulseIn(byte pin, byte state,...);
[; ;picuno.h: 610: void timerClr(byte);
[; ;picuno.h: 611: void timerSet(byte, unsigned long);
[; ;picuno.h: 612: byte timerUp(byte);
[; ;picuno.h: 613: byte timerBusy(byte);
[; ;picuno.h: 617: extern byte Task1,Task2,Task3,Task4;
[; ;picuno.h: 618: extern byte Task5,Task6,Task7,Task8;
[; ;picuno.h: 622: extern void Tasking1();
[; ;picuno.h: 623: extern void Tasking2();
[; ;picuno.h: 624: extern void Tasking3();
[; ;picuno.h: 625: extern void Tasking4();
[; ;picuno.h: 626: extern void Tasking5();
[; ;picuno.h: 627: extern void Tasking6();
[; ;picuno.h: 628: extern void Tasking7();
[; ;picuno.h: 629: extern void Tasking8();
[; ;picuno.h: 631: void keypadInit();
[; ;picuno.h: 632: void keypad_begin34(byte col1, byte col2, byte col3, byte row1, byte row2, byte row3, byte row4);
[; ;picuno.h: 633: void keypad_begin44(byte col1, byte col2, byte col3, byte col4, byte row1, byte row2, byte row3, byte row4);
[; ;picuno.h: 634: byte keypadRead();
[; ;picuno.h: 637: void lcd_clear(void);
[; ;picuno.h: 638: void lcd_home(void);
[; ;picuno.h: 639: void lcd_setCursor(byte, byte);
[; ;picuno.h: 640: void lcd_cursor(void);
[; ;picuno.h: 641: void lcd_noCursor(void);
[; ;picuno.h: 642: void lcd_blink(void);
[; ;picuno.h: 643: void lcd_noBlink(void);
[; ;picuno.h: 644: void lcd_display(void);
[; ;picuno.h: 645: void lcd_noDisplay(void);
[; ;picuno.h: 646: void lcd_line1(byte);
[; ;picuno.h: 647: void lcd_line2(byte);
[; ;picuno.h: 649: void lcd_putc(byte);
[; ;picuno.h: 650: void lcd_putb(byte);
[; ;picuno.h: 651: void lcd_puth(byte);
[; ;picuno.h: 652: void lcd_puti(uint16_t);
[; ;picuno.h: 653: void lcd_print(const char *data);
[; ;picuno.h: 654: void lcd_write(char *data);
[; ;picuno.h: 656: void lcd_init4(byte rs, byte en, byte d4, byte d5, byte d6, byte d7);
[; ;picuno.h: 657: void lcd_init8(byte rs, byte en, byte d0, byte d1, byte d2, byte d3, byte d4, byte d5, byte d6, byte d7);
[; ;picuno.h: 658: void lcd_init_i2c(uint8_t lcd_Addr,uint8_t lcd_cols,uint8_t lcd_rows);
[; ;picuno.h: 659: void e_pulse(byte k);
[; ;picuno.h: 660: void lcd_begin(byte cols, byte rows);
[; ;picuno.h: 663: extern byte uart1_rx_ready;
[; ;picuno.h: 664: extern byte uart1_lf_cnt;
[; ;picuno.h: 665: extern byte uart1_cr_cnt;
[; ;picuno.h: 666: extern byte uart1_rxbuf[];
[; ;picuno.h: 667: void Serial_begin(unsigned long);
[; ;picuno.h: 668: void Serial_end(void);
[; ;picuno.h: 669: void Serial_putc(byte d);
[; ;picuno.h: 670: void Serial_crlf(void);
[; ;picuno.h: 671: void Serial_puth(byte);
[; ;picuno.h: 672: void Serial_puti(unsigned int);
[; ;picuno.h: 673: void Serial_print(const char *);
[; ;picuno.h: 674: void Serial_println(const char *);
[; ;picuno.h: 675: void Serial_write(char *);
[; ;picuno.h: 676: void Serial_writeln(char *);
[; ;picuno.h: 677: byte Serial_read(void);
[; ;picuno.h: 678: byte Serial_ready(void);
[; ;picuno.h: 679: void Serial_clear(void);
[; ;picuno.h: 680: void Serial_readBytes(byte *, byte);
[; ;picuno.h: 681: void Serial_readString(byte *, byte);
[; ;picuno.h: 682: byte Serial_available(void);
[; ;picuno.h: 684: extern byte uart2_rx_ready;
[; ;picuno.h: 685: extern byte uart2_lf_cnt;
[; ;picuno.h: 686: extern byte uart2_cr_cnt;
[; ;picuno.h: 687: extern byte uart2_rxbuf[];
[; ;picuno.h: 688: void Serial2_begin(unsigned long);
[; ;picuno.h: 689: byte Serial2_available(void);
[; ;picuno.h: 690: void Serial2_end(void);
[; ;picuno.h: 691: void Serial2_putc(byte d);
[; ;picuno.h: 692: void Serial2_crlf(void);
[; ;picuno.h: 693: void Serial2_puth(byte);
[; ;picuno.h: 694: void Serial2_puti(unsigned int);
[; ;picuno.h: 695: void Serial2_print(const char *);
[; ;picuno.h: 696: void Serial2_println(const char *);
[; ;picuno.h: 697: void Serial2_write(char *);
[; ;picuno.h: 698: void Serial2_writeln(char *);
[; ;picuno.h: 699: byte Serial2_read(void);
[; ;picuno.h: 700: byte Serial2_ready(void);
[; ;picuno.h: 701: void Serial2_clear(void);
[; ;picuno.h: 702: void Serial2_readBytes(byte *, byte);
[; ;picuno.h: 703: void Serial2_readString(byte *, byte);
[; ;picuno.h: 706: void SPI_begin(byte);
[; ;picuno.h: 707: byte SPI_transfer(byte);
[; ;picuno.h: 711: void I2C_begin(void);
[; ;picuno.h: 712: void I2C_start(void);
[; ;picuno.h: 713: void I2C_stop(void);
[; ;picuno.h: 714: unsigned char I2C_out(unsigned char);
[; ;picuno.h: 715: unsigned char I2C_inp(unsigned char);
[; ;picuno.h: 717: void i2c_init(unsigned long c);
[; ;picuno.h: 718: byte b_i2c_error_flag(void);
[; ;picuno.h: 719: void i2c_out(byte slave_address,byte data);
[; ;picuno.h: 720: byte i2c_read(byte slave_address,byte register_add);
[; ;picuno.h: 721: void i2c_write(byte slave_address,byte register_add,byte data);
[; ;picuno.h: 722: void i2c_idle(void);
[; ;picuno.h: 725: void pwm_on(void);
[; ;picuno.h: 726: void pwm_off(void);
[; ;picuno.h: 727: void pwm_out(unsigned char ch,unsigned int dutyValue);
[; ;picuno.h: 736: unsigned char InStr(unsigned char, unsigned char *, const char *);
[; ;picuno.h: 737: unsigned char FindChar(unsigned char, unsigned char *, unsigned char);
[; ;picuno.h: 738: unsigned int StrToUInt(unsigned char *);
[; ;picuno.h: 741: void attachInterrupt(byte interruptSource, void (* InterruptHandler)(void),byte mode);
[; ;picuno.h: 742: void detachInterrupt(byte interruptSource);
[; ;picuno.h: 743: void INT0_ISR(void);
[; ;picuno.h: 744: void INT0_CallBack(void);
[; ;picuno.h: 745: void INT0_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;picuno.h: 746: extern void (*INT0_InterruptHandler)(void);
[; ;picuno.h: 747: void INT1_ISR(void);
[; ;picuno.h: 748: void INT1_CallBack(void);
[; ;picuno.h: 749: void INT1_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;picuno.h: 750: extern void (*INT1_InterruptHandler)(void);
[; ;picuno.h: 751: void INT2_ISR(void);
[; ;picuno.h: 752: void INT2_CallBack(void);
[; ;picuno.h: 753: void INT2_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;picuno.h: 754: extern void (*INT2_InterruptHandler)(void);
"19 ../../picuno/picuno.c
[v _TmrRxd1 `uc ~T0 @X0 1 e ]
[i _TmrRxd1
-> -> 0 `i `uc
]
[v _TmrRxd2 `uc ~T0 @X0 1 e ]
[i _TmrRxd2
-> -> 0 `i `uc
]
[v _HMSec `uc ~T0 @X0 1 e ]
[i _HMSec
-> -> 10 `i `uc
]
[v _OneSec `uc ~T0 @X0 1 e ]
[i _OneSec
-> -> 100 `i `uc
]
[v _TmrSec `uc ~T0 @X0 1 e ]
[i _TmrSec
-> -> 60 `i `uc
]
[; ;picuno.c: 19: byte TmrRxd1=0,TmrRxd2=0,HMSec=10,OneSec=100,TmrSec=60;
"22
[v _uart1_tx_pos `uc ~T0 @X0 1 e ]
[i _uart1_tx_pos
-> -> 0 `i `uc
]
[v _uart1_tx_cnt `uc ~T0 @X0 1 e ]
[i _uart1_tx_cnt
-> -> 0 `i `uc
]
[v _uart1_cr_cnt `uc ~T0 @X0 1 e ]
[i _uart1_cr_cnt
-> -> 0 `i `uc
]
[v _uart1_lf_cnt `uc ~T0 @X0 1 e ]
[i _uart1_lf_cnt
-> -> 0 `i `uc
]
[; ;picuno.c: 22: byte uart1_tx_pos=0,uart1_tx_cnt=0,uart1_cr_cnt=0,uart1_lf_cnt=0;
"23
[v _uart1_rx_pos `uc ~T0 @X0 1 e ]
[i _uart1_rx_pos
-> -> 0 `i `uc
]
[v _uart1_rx_cnt `uc ~T0 @X0 1 e ]
[i _uart1_rx_cnt
-> -> 0 `i `uc
]
[v _uart1_rx_char `uc ~T0 @X0 1 e ]
[v _uart1_rx_ready `uc ~T0 @X0 1 e ]
[i _uart1_rx_ready
-> -> 0 `i `uc
]
[; ;picuno.c: 23: byte uart1_rx_pos=0,uart1_rx_cnt=0,uart1_rx_char,uart1_rx_ready=0;
"24
[v _uart1_txbuf `uc ~T0 @X0 + -> 32 `i -> 1 `i e ]
[; ;picuno.c: 24: byte uart1_txbuf[32+1];
"25
[v _uart1_rxbuf `uc ~T0 @X0 + -> 95 `i -> 1 `i e ]
[; ;picuno.c: 25: byte uart1_rxbuf[95+1];
"28
[v _uart2_tx_pos `uc ~T0 @X0 1 e ]
[i _uart2_tx_pos
-> -> 0 `i `uc
]
[v _uart2_tx_cnt `uc ~T0 @X0 1 e ]
[i _uart2_tx_cnt
-> -> 0 `i `uc
]
[v _uart2_cr_cnt `uc ~T0 @X0 1 e ]
[i _uart2_cr_cnt
-> -> 0 `i `uc
]
[v _uart2_lf_cnt `uc ~T0 @X0 1 e ]
[i _uart2_lf_cnt
-> -> 0 `i `uc
]
[; ;picuno.c: 28: byte uart2_tx_pos=0,uart2_tx_cnt=0,uart2_cr_cnt=0,uart2_lf_cnt=0;
"29
[v _uart2_rx_pos `uc ~T0 @X0 1 e ]
[i _uart2_rx_pos
-> -> 0 `i `uc
]
[v _uart2_rx_cnt `uc ~T0 @X0 1 e ]
[i _uart2_rx_cnt
-> -> 0 `i `uc
]
[v _uart2_rx_char `uc ~T0 @X0 1 e ]
[v _uart2_rx_ready `uc ~T0 @X0 1 e ]
[i _uart2_rx_ready
-> -> 0 `i `uc
]
[; ;picuno.c: 29: byte uart2_rx_pos=0,uart2_rx_cnt=0,uart2_rx_char,uart2_rx_ready=0;
"30
[v _uart2_txbuf `uc ~T0 @X0 + -> 32 `i -> 1 `i e ]
[; ;picuno.c: 30: byte uart2_txbuf[32+1];
"31
[v _uart2_rxbuf `uc ~T0 @X0 + -> 95 `i -> 1 `i e ]
[; ;picuno.c: 31: byte uart2_rxbuf[95+1];
"37
[v _TimerFlag `uc ~T0 @X0 1 e ]
[i _TimerFlag
-> -> 0 `i `uc
]
[; ;picuno.c: 37: unsigned char TimerFlag = 0;
"38
[v _TimerArray `ui ~T0 @X0 -> 10 `i e ]
[; ;picuno.c: 38: unsigned int TimerArray[10];
"41
[v _sysTick `ul ~T0 @X0 1 e ]
[i _sysTick
-> -> -> 0 `i `l `ul
]
[; ;picuno.c: 41: unsigned long sysTick=0;
"44
[v _Task1 `uc ~T0 @X0 1 e ]
[i _Task1
-> -> 0 `i `uc
]
[v _Task2 `uc ~T0 @X0 1 e ]
[i _Task2
-> -> 0 `i `uc
]
[v _Task3 `uc ~T0 @X0 1 e ]
[i _Task3
-> -> 0 `i `uc
]
[v _Task4 `uc ~T0 @X0 1 e ]
[i _Task4
-> -> 0 `i `uc
]
[; ;picuno.c: 44: byte Task1=0,Task2=0,Task3=0,Task4=0;
"45
[v _Task5 `uc ~T0 @X0 1 e ]
[i _Task5
-> -> 0 `i `uc
]
[v _Task6 `uc ~T0 @X0 1 e ]
[i _Task6
-> -> 0 `i `uc
]
[v _Task7 `uc ~T0 @X0 1 e ]
[i _Task7
-> -> 0 `i `uc
]
[v _Task8 `uc ~T0 @X0 1 e ]
[i _Task8
-> -> 0 `i `uc
]
[; ;picuno.c: 45: byte Task5=0,Task6=0,Task7=0,Task8=0;
"47
[v _INT0_InterruptHandler `*F9289 ~T0 @X0 1 e ]
[; ;picuno.c: 47: void (*INT0_InterruptHandler)(void);
"48
[v _INT1_InterruptHandler `*F9300 ~T0 @X0 1 e ]
[; ;picuno.c: 48: void (*INT1_InterruptHandler)(void);
"49
[v _INT2_InterruptHandler `*F9311 ~T0 @X0 1 e ]
[; ;picuno.c: 49: void (*INT2_InterruptHandler)(void);
[v F9341 `(v ~T0 @X0 1 tf ]
"52
[v _InterruptHandlerHigh `IF9341 ~T0 @X0 1 e ]
"53
{
[; ;picuno.c: 52: void interrupt InterruptHandlerHigh(void)
[; ;picuno.c: 53: {
[e :U _InterruptHandlerHigh ]
[f ]
"54
[v _i `uc ~T0 @X0 1 a ]
"55
[v _dd `ui ~T0 @X0 1 a ]
[; ;picuno.c: 54: byte i;
[; ;picuno.c: 55: unsigned int dd;
[; ;picuno.c: 58: if(INTCONbits.INT0IE == 1 && INTCONbits.INT0IF == 1)
"58
[e $ ! && == -> . . _INTCONbits 0 4 `i -> 1 `i == -> . . _INTCONbits 0 1 `i -> 1 `i 1184  ]
[; ;picuno.c: 59: {
"59
{
[; ;picuno.c: 60: INT0_ISR();
"60
[e ( _INT0_ISR ..  ]
"61
}
[; ;picuno.c: 61: }
[e $U 1185  ]
"62
[e :U 1184 ]
[; ;picuno.c: 62: else if(INTCON3bits.INT1IE == 1 && INTCON3bits.INT1IF == 1)
[e $ ! && == -> . . _INTCON3bits 0 3 `i -> 1 `i == -> . . _INTCON3bits 0 0 `i -> 1 `i 1186  ]
[; ;picuno.c: 63: {
"63
{
[; ;picuno.c: 64: INT1_ISR();
"64
[e ( _INT1_ISR ..  ]
"65
}
[; ;picuno.c: 65: }
[e $U 1187  ]
"66
[e :U 1186 ]
[; ;picuno.c: 66: else if(INTCON3bits.INT2IE == 1 && INTCON3bits.INT2IF == 1)
[e $ ! && == -> . . _INTCON3bits 0 4 `i -> 1 `i == -> . . _INTCON3bits 0 1 `i -> 1 `i 1188  ]
[; ;picuno.c: 67: {
"67
{
[; ;picuno.c: 68: INT2_ISR();
"68
[e ( _INT2_ISR ..  ]
"69
}
[e :U 1188 ]
"72
[e :U 1187 ]
[e :U 1185 ]
[; ;picuno.c: 69: }
[; ;picuno.c: 72: if (INTCONbits.TMR0IF)
[e $ ! != -> . . _INTCONbits 0 2 `i -> -> -> 0 `i `Vuc `i 1189  ]
[; ;picuno.c: 73: {
"73
{
[; ;picuno.c: 75: TMR0H = 0x63;
"75
[e = _TMR0H -> -> 99 `i `uc ]
[; ;picuno.c: 76: TMR0L = 0xBF;
"76
[e = _TMR0L -> -> 191 `i `uc ]
[; ;picuno.c: 80: INTCONbits.TMR0IF = 0;
"80
[e = . . _INTCONbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 81: Flags.Bit.bit0 = 1;
"81
[e = . . _Flags 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 82: sysTick++;
"82
[e ++ _sysTick -> -> -> 1 `i `l `ul ]
[; ;picuno.c: 84: if(TmrRxd1)
"84
[e $ ! != -> _TmrRxd1 `i -> -> -> 0 `i `uc `i 1190  ]
[; ;picuno.c: 85: {
"85
{
[; ;picuno.c: 86: TmrRxd1--;
"86
[e -- _TmrRxd1 -> -> 1 `i `uc ]
[; ;picuno.c: 87: if(!TmrRxd1)
"87
[e $ ! ! != -> _TmrRxd1 `i -> -> -> 0 `i `uc `i 1191  ]
[; ;picuno.c: 88: {
"88
{
[; ;picuno.c: 89: uart1_rx_ready=1;
"89
[e = _uart1_rx_ready -> -> 1 `i `uc ]
"90
}
[e :U 1191 ]
"91
}
[e :U 1190 ]
[; ;picuno.c: 90: }
[; ;picuno.c: 91: }
[; ;picuno.c: 94: if(TmrRxd2)
"94
[e $ ! != -> _TmrRxd2 `i -> -> -> 0 `i `uc `i 1192  ]
[; ;picuno.c: 95: {
"95
{
[; ;picuno.c: 96: TmrRxd2--;
"96
[e -- _TmrRxd2 -> -> 1 `i `uc ]
[; ;picuno.c: 97: if(!TmrRxd2)
"97
[e $ ! ! != -> _TmrRxd2 `i -> -> -> 0 `i `uc `i 1193  ]
[; ;picuno.c: 98: {
"98
{
[; ;picuno.c: 99: uart2_rx_ready=1;
"99
[e = _uart2_rx_ready -> -> 1 `i `uc ]
"100
}
[e :U 1193 ]
"101
}
[e :U 1192 ]
[; ;picuno.c: 100: }
[; ;picuno.c: 101: }
[; ;picuno.c: 104: if(OneSec) OneSec--;
"104
[e $ ! != -> _OneSec `i -> -> -> 0 `i `uc `i 1194  ]
[e -- _OneSec -> -> 1 `i `uc ]
[e :U 1194 ]
[; ;picuno.c: 105: if(OneSec==50) Flags.Bit.bit2 = ~Flags.Bit.bit2;
"105
[e $ ! == -> _OneSec `i -> 50 `i 1195  ]
[e = . . _Flags 0 2 -> ~ -> . . _Flags 0 2 `i `uc ]
[e :U 1195 ]
[; ;picuno.c: 106: if(OneSec==0)
"106
[e $ ! == -> _OneSec `i -> 0 `i 1196  ]
[; ;picuno.c: 107: {
"107
{
[; ;picuno.c: 108: OneSec=100;
"108
[e = _OneSec -> -> 100 `i `uc ]
[; ;picuno.c: 109: Flags.Bit.bit3 = ~Flags.Bit.bit3;
"109
[e = . . _Flags 0 3 -> ~ -> . . _Flags 0 3 `i `uc ]
[; ;picuno.c: 110: if(TmrSec) TmrSec--;
"110
[e $ ! != -> _TmrSec `i -> -> -> 0 `i `uc `i 1197  ]
[e -- _TmrSec -> -> 1 `i `uc ]
[e :U 1197 ]
"111
}
[e :U 1196 ]
[; ;picuno.c: 111: }
[; ;picuno.c: 113: if(HMSec) HMSec--;
"113
[e $ ! != -> _HMSec `i -> -> -> 0 `i `uc `i 1198  ]
[e -- _HMSec -> -> 1 `i `uc ]
[e :U 1198 ]
[; ;picuno.c: 114: if(!HMSec){HMSec=10; Flags.Bit.bit1 = ~Flags.Bit.bit1;}
"114
[e $ ! ! != -> _HMSec `i -> -> -> 0 `i `uc `i 1199  ]
{
[e = _HMSec -> -> 10 `i `uc ]
[e = . . _Flags 0 1 -> ~ -> . . _Flags 0 1 `i `uc ]
}
[e :U 1199 ]
[; ;picuno.c: 116: if(TimerFlag)
"116
[e $ ! != -> _TimerFlag `i -> -> -> 0 `i `uc `i 1200  ]
[; ;picuno.c: 117: {
"117
{
[; ;picuno.c: 118: TimerFlag = 0;
"118
[e = _TimerFlag -> -> 0 `i `uc ]
[; ;picuno.c: 119: for(i=0;i<10;i++)
"119
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 10 `i 1201  ]
[e $U 1202  ]
"120
[e :U 1201 ]
[; ;picuno.c: 120: {
{
[; ;picuno.c: 121: dd=TimerArray[i];
"121
[e = _dd *U + &U _TimerArray * -> _i `ux -> -> # *U &U _TimerArray `ui `ux ]
[; ;picuno.c: 122: if(dd) { dd--; TimerFlag=1; }
"122
[e $ ! != _dd -> -> 0 `i `ui 1204  ]
{
[e -- _dd -> -> 1 `i `ui ]
[e = _TimerFlag -> -> 1 `i `uc ]
}
[e :U 1204 ]
[; ;picuno.c: 123: TimerArray[i]=dd;
"123
[e = *U + &U _TimerArray * -> _i `ux -> -> # *U &U _TimerArray `ui `ux _dd ]
"124
}
"119
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 10 `i 1201  ]
[e :U 1202 ]
"124
}
"125
}
[e :U 1200 ]
"126
}
[e :U 1189 ]
[; ;picuno.c: 124: }
[; ;picuno.c: 125: }
[; ;picuno.c: 126: }
[; ;picuno.c: 128: if(RCIF){
"128
[e $ ! _RCIF 1205  ]
{
[; ;picuno.c: 129: uart1_rx_char = RCREG1;
"129
[e = _uart1_rx_char _RCREG1 ]
[; ;picuno.c: 131: if(uart1_rx_cnt < 95)
"131
[e $ ! < -> _uart1_rx_cnt `i -> 95 `i 1206  ]
[; ;picuno.c: 132: {
"132
{
[; ;picuno.c: 133: uart1_rxbuf[uart1_rx_cnt++] = uart1_rx_char;
"133
[e = *U + &U _uart1_rxbuf * -> ++ _uart1_rx_cnt -> -> 1 `i `uc `ux -> -> # *U &U _uart1_rxbuf `ui `ux _uart1_rx_char ]
"134
}
[e :U 1206 ]
[; ;picuno.c: 134: }
[; ;picuno.c: 135: uart1_rxbuf[uart1_rx_cnt]=0x00;
"135
[e = *U + &U _uart1_rxbuf * -> _uart1_rx_cnt `ux -> -> # *U &U _uart1_rxbuf `ui `ux -> -> 0 `i `uc ]
[; ;picuno.c: 136: if(uart1_rx_char==0x0D) uart1_cr_cnt++;
"136
[e $ ! == -> _uart1_rx_char `i -> 13 `i 1207  ]
[e ++ _uart1_cr_cnt -> -> 1 `i `uc ]
[e :U 1207 ]
[; ;picuno.c: 137: if(uart1_rx_char==0x0A) uart1_lf_cnt++;
"137
[e $ ! == -> _uart1_rx_char `i -> 10 `i 1208  ]
[e ++ _uart1_lf_cnt -> -> 1 `i `uc ]
[e :U 1208 ]
[; ;picuno.c: 138: TmrRxd1=10;
"138
[e = _TmrRxd1 -> -> 10 `i `uc ]
"139
}
[e :U 1205 ]
[; ;picuno.c: 139: }
[; ;picuno.c: 141: if(TXIE && TXIF)
"141
[e $ ! && _TXIE _TXIF 1209  ]
[; ;picuno.c: 142: {
"142
{
[; ;picuno.c: 143: TXREG = uart1_txbuf[uart1_tx_pos++];
"143
[e = _TXREG *U + &U _uart1_txbuf * -> ++ _uart1_tx_pos -> -> 1 `i `uc `ux -> -> # *U &U _uart1_txbuf `ui `ux ]
[; ;picuno.c: 144: if(uart1_tx_pos == 32) uart1_tx_pos = 0;
"144
[e $ ! == -> _uart1_tx_pos `i -> 32 `i 1210  ]
[e = _uart1_tx_pos -> -> 0 `i `uc ]
[e :U 1210 ]
[; ;picuno.c: 145: uart1_tx_cnt--;
"145
[e -- _uart1_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 146: if(!uart1_tx_cnt)
"146
[e $ ! ! != -> _uart1_tx_cnt `i -> -> -> 0 `i `uc `i 1211  ]
[; ;picuno.c: 147: {
"147
{
[; ;picuno.c: 148: uart1_tx_pos = 0;
"148
[e = _uart1_tx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 149: TXIE = 0;
"149
[e = _TXIE -> -> 0 `i `b ]
"150
}
[e :U 1211 ]
"151
}
[e :U 1209 ]
[; ;picuno.c: 150: }
[; ;picuno.c: 151: }
[; ;picuno.c: 155: if(RC2IF){
"155
[e $ ! _RC2IF 1212  ]
{
[; ;picuno.c: 156: if(RCSTA2bits.OERR2){
"156
[e $ ! != -> . . _RCSTA2bits 2 1 `i -> -> -> 0 `i `Vuc `i 1213  ]
{
[; ;picuno.c: 157: RCSTA2bits.CREN2 = 0;
"157
[e = . . _RCSTA2bits 2 4 -> -> 0 `i `uc ]
[; ;picuno.c: 158: RCSTA2bits.CREN2 = 1;
"158
[e = . . _RCSTA2bits 2 4 -> -> 1 `i `uc ]
"159
}
[e :U 1213 ]
[; ;picuno.c: 159: }
[; ;picuno.c: 160: uart2_rx_char = RCREG2;
"160
[e = _uart2_rx_char _RCREG2 ]
[; ;picuno.c: 162: if(uart2_rx_cnt < 95)
"162
[e $ ! < -> _uart2_rx_cnt `i -> 95 `i 1214  ]
[; ;picuno.c: 163: {
"163
{
[; ;picuno.c: 164: uart2_rxbuf[uart2_rx_cnt++] = uart2_rx_char;
"164
[e = *U + &U _uart2_rxbuf * -> ++ _uart2_rx_cnt -> -> 1 `i `uc `ux -> -> # *U &U _uart2_rxbuf `ui `ux _uart2_rx_char ]
"165
}
[e :U 1214 ]
[; ;picuno.c: 165: }
[; ;picuno.c: 166: uart2_rxbuf[uart2_rx_cnt]=0x00;
"166
[e = *U + &U _uart2_rxbuf * -> _uart2_rx_cnt `ux -> -> # *U &U _uart2_rxbuf `ui `ux -> -> 0 `i `uc ]
[; ;picuno.c: 167: if(uart2_rx_char==0x0D) uart2_cr_cnt++;
"167
[e $ ! == -> _uart2_rx_char `i -> 13 `i 1215  ]
[e ++ _uart2_cr_cnt -> -> 1 `i `uc ]
[e :U 1215 ]
[; ;picuno.c: 168: if(uart2_rx_char==0x0A) uart2_lf_cnt++;
"168
[e $ ! == -> _uart2_rx_char `i -> 10 `i 1216  ]
[e ++ _uart2_lf_cnt -> -> 1 `i `uc ]
[e :U 1216 ]
[; ;picuno.c: 169: TmrRxd2=10;
"169
[e = _TmrRxd2 -> -> 10 `i `uc ]
"170
}
[e :U 1212 ]
[; ;picuno.c: 170: }
[; ;picuno.c: 172: if(TX2IE && TX2IF)
"172
[e $ ! && _TX2IE _TX2IF 1217  ]
[; ;picuno.c: 173: {
"173
{
[; ;picuno.c: 174: TXREG2 = uart2_txbuf[uart2_tx_pos++];
"174
[e = _TXREG2 *U + &U _uart2_txbuf * -> ++ _uart2_tx_pos -> -> 1 `i `uc `ux -> -> # *U &U _uart2_txbuf `ui `ux ]
[; ;picuno.c: 175: if(uart2_tx_pos == 32) uart2_tx_pos = 0;
"175
[e $ ! == -> _uart2_tx_pos `i -> 32 `i 1218  ]
[e = _uart2_tx_pos -> -> 0 `i `uc ]
[e :U 1218 ]
[; ;picuno.c: 176: uart2_tx_cnt--;
"176
[e -- _uart2_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 177: if(!uart2_tx_cnt)
"177
[e $ ! ! != -> _uart2_tx_cnt `i -> -> -> 0 `i `uc `i 1219  ]
[; ;picuno.c: 178: {
"178
{
[; ;picuno.c: 179: uart2_tx_pos = 0;
"179
[e = _uart2_tx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 180: TX2IE = 0;
"180
[e = _TX2IE -> -> 0 `i `b ]
"181
}
[e :U 1219 ]
"182
}
[e :U 1217 ]
[; ;picuno.c: 181: }
[; ;picuno.c: 182: }
[; ;picuno.c: 184: }
"184
[e :UE 1183 ]
}
"187
[v _init `(v ~T0 @X0 1 ef ]
"188
{
[; ;picuno.c: 187: void init(void)
[; ;picuno.c: 188: {
[e :U _init ]
[f ]
"189
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 189: byte i;
[; ;picuno.c: 192: OSCCON = 0x70;
"192
[e = _OSCCON -> -> 112 `i `uc ]
[; ;picuno.c: 194: OSCCON2 = 0x04;
"194
[e = _OSCCON2 -> -> 4 `i `uc ]
[; ;picuno.c: 196: OSCTUNE = 0x40;
"196
[e = _OSCTUNE -> -> 64 `i `uc ]
[; ;picuno.c: 198: while(PLLRDY == 0)
"198
[e $U 1221  ]
[e :U 1222 ]
[; ;picuno.c: 199: {
"199
{
"200
}
[e :U 1221 ]
"198
[e $ == -> _PLLRDY `i -> 0 `i 1222  ]
[e :U 1223 ]
[; ;picuno.c: 200: }
[; ;picuno.c: 212: ANSELA = 0b00000000;
"212
[e = _ANSELA -> -> 0 `i `uc ]
[; ;picuno.c: 213: ANSELB = 0b00000000;
"213
[e = _ANSELB -> -> 0 `i `uc ]
[; ;picuno.c: 214: ANSELC = 0b00000000;
"214
[e = _ANSELC -> -> 0 `i `uc ]
[; ;picuno.c: 215: ANSELD = 0b00000000;
"215
[e = _ANSELD -> -> 0 `i `uc ]
[; ;picuno.c: 216: ANSELE = 0b00000000;
"216
[e = _ANSELE -> -> 0 `i `uc ]
[; ;picuno.c: 217: VREFCON0 = 0b10110000;
"217
[e = _VREFCON0 -> -> 176 `i `uc ]
[; ;picuno.c: 218: ADCON1 = 0b00110000;
"218
[e = _ADCON1 -> -> 48 `i `uc ]
[; ;picuno.c: 219: ADCON2 = 0b10000011;
"219
[e = _ADCON2 -> -> 131 `i `uc ]
[; ;picuno.c: 230: LATA = 0x00;
"230
[e = _LATA -> -> 0 `i `uc ]
[; ;picuno.c: 231: LATB = 0x00;
"231
[e = _LATB -> -> 0 `i `uc ]
[; ;picuno.c: 232: LATC = 0x00;
"232
[e = _LATC -> -> 0 `i `uc ]
[; ;picuno.c: 233: LATD = 0x00;
"233
[e = _LATD -> -> 0 `i `uc ]
[; ;picuno.c: 234: LATE = 0x00;
"234
[e = _LATE -> -> 0 `i `uc ]
[; ;picuno.c: 237: for(i=0;i<10;i++) TimerArray[i]=0;
"237
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 10 `i 1224  ]
[e $U 1225  ]
[e :U 1224 ]
[e = *U + &U _TimerArray * -> _i `ux -> -> # *U &U _TimerArray `ui `ux -> -> 0 `i `ui ]
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 10 `i 1224  ]
[e :U 1225 ]
}
[; ;picuno.c: 240: T0CON = 0b00000000;
"240
[e = _T0CON -> -> 0 `i `uc ]
[; ;picuno.c: 241: TMR0IF = 0;
"241
[e = _TMR0IF -> -> 0 `i `b ]
[; ;picuno.c: 242: TMR0IE = 1;
"242
[e = _TMR0IE -> -> 1 `i `b ]
[; ;picuno.c: 243: TMR0IP = 1;
"243
[e = _TMR0IP -> -> 1 `i `b ]
[; ;picuno.c: 247: PIR1bits.TMR1IF = 0;
"247
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 249: T1GCON = 0x00;
"249
[e = _T1GCON -> -> 0 `i `uc ]
[; ;picuno.c: 251: T1CON = 0x32;
"251
[e = _T1CON -> -> 50 `i `uc ]
[; ;picuno.c: 267: T0CON = 0b10010001;
"267
[e = _T0CON -> -> 145 `i `uc ]
[; ;picuno.c: 270: PEIE = 1;
"270
[e = _PEIE -> -> 1 `i `b ]
[; ;picuno.c: 272: RCONbits.IPEN = 1;
"272
[e = . . _RCONbits 5 7 -> -> 1 `i `uc ]
[; ;picuno.c: 273: INTCONbits.GIEH = 1;
"273
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
[; ;picuno.c: 275: }
"275
[e :UE 1220 ]
}
"280
[v _sync `(v ~T0 @X0 1 ef ]
"281
{
[; ;picuno.c: 280: void sync()
[; ;picuno.c: 281: {
[e :U _sync ]
[f ]
[; ;picuno.c: 283: Flags.Bit.bit7 = 0;
"283
[e = . . _Flags 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 284: if(Flags.Bit.bit0)
"284
[e $ ! != -> . . _Flags 0 0 `i -> -> -> 0 `i `uc `i 1228  ]
[; ;picuno.c: 285: {
"285
{
[; ;picuno.c: 286: Flags.Bit.bit0 = 0;
"286
[e = . . _Flags 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 287: Flags.Bit.bit7 = 1;
"287
[e = . . _Flags 0 7 -> -> 1 `i `uc ]
"288
}
[e :U 1228 ]
[; ;picuno.c: 288: }
[; ;picuno.c: 289: }
"289
[e :UE 1227 ]
}
"295
[v _delay `(v ~T0 @X0 1 ef1`ui ]
"296
{
[; ;picuno.c: 295: void delay(unsigned int ms)
[; ;picuno.c: 296: {
[e :U _delay ]
"295
[v _ms `ui ~T0 @X0 1 r1 ]
"296
[f ]
"297
[v _i `ui ~T0 @X0 1 a ]
[; ;picuno.c: 297: unsigned int i;
[; ;picuno.c: 299: asm(" clrwdt");
"299
[; <"  clrwdt ;# ">
[; ;picuno.c: 301: while(ms){
"301
[e $U 1230  ]
[e :U 1231 ]
{
[; ;picuno.c: 302: ms--;
"302
[e -- _ms -> -> 1 `i `ui ]
[; ;picuno.c: 303: i=((64*16)+(64/4));
"303
[e = _i -> + * -> 64 `i -> 16 `i / -> 64 `i -> 4 `i `ui ]
[; ;picuno.c: 304: while(i) i--;
"304
[e $U 1233  ]
[e :U 1234 ]
[e -- _i -> -> 1 `i `ui ]
[e :U 1233 ]
[e $ != _i -> -> 0 `i `ui 1234  ]
[e :U 1235 ]
"305
}
[e :U 1230 ]
"301
[e $ != _ms -> -> 0 `i `ui 1231  ]
[e :U 1232 ]
[; ;picuno.c: 305: }
[; ;picuno.c: 306: }
"306
[e :UE 1229 ]
}
"312
[v _millis `(ul ~T0 @X0 1 ef ]
"313
{
[; ;picuno.c: 312: unsigned long millis(void)
[; ;picuno.c: 313: {
[e :U _millis ]
[f ]
[; ;picuno.c: 314: return sysTick*10;
"314
[e ) * _sysTick -> -> -> 10 `i `l `ul ]
[e $UE 1236  ]
[; ;picuno.c: 315: }
"315
[e :UE 1236 ]
}
"325
[v _pulseIn `(ul ~T0 @X0 1 e1v`uc`uc ]
"326
{
[; ;picuno.c: 325: unsigned long pulseIn(byte pin, byte state,...)
[; ;picuno.c: 326: {
[e :U _pulseIn ]
"325
[v _pin `uc ~T0 @X0 1 r1 ]
[v _state `uc ~T0 @X0 1 r0 ]
"326
[f ]
"327
[v _timeOut `ul ~T0 @X0 1 a ]
[; ;picuno.c: 327: unsigned long timeOut=0,runTime=0;
[e = _timeOut -> -> -> 0 `i `l `ul ]
[v _runTime `ul ~T0 @X0 1 a ]
[e = _runTime -> -> -> 0 `i `l `ul ]
"328
[v _timeHigh `ui ~T0 @X0 1 a ]
[; ;picuno.c: 328: unsigned int timeHigh=0,timeLow=0;
[e = _timeHigh -> -> 0 `i `ui ]
[v _timeLow `ui ~T0 @X0 1 a ]
[e = _timeLow -> -> 0 `i `ui ]
"329
[v _lowByte `uc ~T0 @X0 1 a ]
[v _highByte `uc ~T0 @X0 1 a ]
[; ;picuno.c: 329: unsigned char lowByte,highByte;
[; ;picuno.c: 332: pinMode(pin,0x01);
"332
[e ( _pinMode (2 , _pin -> -> 1 `i `uc ]
"334
[v _ap `*v ~T0 @X0 -> -> 1 `i `ux a ]
[; ;picuno.c: 334: va_list ap;
[; ;picuno.c: 335: *ap = __va_start();
"335
[e = *U &U _ap ( ___va_start ..  ]
[; ;picuno.c: 336: timeOut = (*(unsigned long *)__va_arg((*(unsigned long **)ap), (unsigned long)0));
"336
[e = _timeOut *U -> ( ___va_arg , (. -> *U -> &U _ap `**ul `*v -> -> 0 `i `ul `*ul ]
[; ;picuno.c: 337: ;
[; ;picuno.c: 339: timeLow = (timeOut) & (0x0000FFFF);
"339
[e = _timeLow -> & _timeOut -> -> 65535 `ui `ul `ui ]
[; ;picuno.c: 340: timeHigh = (timeOut>>16)&(0x0000FFFF);
"340
[e = _timeHigh -> & >> _timeOut -> 16 `i -> -> 65535 `ui `ul `ui ]
[; ;picuno.c: 341: if((timeLow < 500)&&(timeHigh == 0))timeOut=1000000;
"341
[e $ ! && < _timeLow -> -> 500 `i `ui == _timeHigh -> -> 0 `i `ui 1238  ]
[e = _timeOut -> -> 1000000 `l `ul ]
[e :U 1238 ]
[; ;picuno.c: 342: runTime = millis();
"342
[e = _runTime ( _millis ..  ]
[; ;picuno.c: 345: TMR1H=0;
"345
[e = _TMR1H -> -> 0 `i `uc ]
[; ;picuno.c: 346: TMR1L=0;
"346
[e = _TMR1L -> -> 0 `i `uc ]
[; ;picuno.c: 347: timeHigh=0;
"347
[e = _timeHigh -> -> 0 `i `ui ]
[; ;picuno.c: 349: if(state == 0x01){
"349
[e $ ! == -> _state `i -> 1 `i 1239  ]
{
[; ;picuno.c: 351: while((digitalRead(pin)==0x00) && (((millis() - runTime)*1000) < timeOut));
"351
[e $U 1240  ]
[e :U 1241 ]
[e :U 1240 ]
[e $ && == -> ( _digitalRead (1 _pin `i -> 0 `i < * - ( _millis ..  _runTime -> -> -> 1000 `i `l `ul _timeOut 1241  ]
[e :U 1242 ]
[; ;picuno.c: 353: T1CONbits.TMR1ON = 1;
"353
[e = . . _T1CONbits 1 0 -> -> 1 `i `uc ]
[; ;picuno.c: 354: while(digitalRead(pin)==0x01){
"354
[e $U 1243  ]
[e :U 1244 ]
{
[; ;picuno.c: 355: if(PIR1bits.TMR1IF == 1){
"355
[e $ ! == -> . . _PIR1bits 0 0 `i -> 1 `i 1246  ]
{
[; ;picuno.c: 356: PIR1bits.TMR1IF = 0;
"356
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 357: timeHigh++;
"357
[e ++ _timeHigh -> -> 1 `i `ui ]
"358
}
[e :U 1246 ]
[; ;picuno.c: 358: }
[; ;picuno.c: 359: if((((millis() - runTime)*1000) > timeOut)) return 0;
"359
[e $ ! > * - ( _millis ..  _runTime -> -> -> 1000 `i `l `ul _timeOut 1247  ]
[e ) -> -> -> 0 `i `l `ul ]
[e $UE 1237  ]
[e :U 1247 ]
"360
}
[e :U 1243 ]
"354
[e $ == -> ( _digitalRead (1 _pin `i -> 1 `i 1244  ]
[e :U 1245 ]
[; ;picuno.c: 360: }
[; ;picuno.c: 361: T1CONbits.TMR1ON = 0;
"361
[e = . . _T1CONbits 1 0 -> -> 0 `i `uc ]
[; ;picuno.c: 362: lowByte = TMR1L;
"362
[e = _lowByte _TMR1L ]
[; ;picuno.c: 363: highByte = TMR1H;
"363
[e = _highByte _TMR1H ]
[; ;picuno.c: 364: timeLow = ((uint16_t)highByte<<8)|lowByte;
"364
[e = _timeLow | << -> _highByte `ui -> 8 `i -> _lowByte `ui ]
"365
}
[; ;picuno.c: 365: }
[e $U 1248  ]
"366
[e :U 1239 ]
[; ;picuno.c: 366: else if(state == 0x00){
[e $ ! == -> _state `i -> 0 `i 1249  ]
{
[; ;picuno.c: 368: while((digitalRead(pin)==0x01) && (((millis() - runTime)*1000) < timeOut));
"368
[e $U 1250  ]
[e :U 1251 ]
[e :U 1250 ]
[e $ && == -> ( _digitalRead (1 _pin `i -> 1 `i < * - ( _millis ..  _runTime -> -> -> 1000 `i `l `ul _timeOut 1251  ]
[e :U 1252 ]
[; ;picuno.c: 370: T1CONbits.TMR1ON = 1;
"370
[e = . . _T1CONbits 1 0 -> -> 1 `i `uc ]
[; ;picuno.c: 371: while(digitalRead(pin)==0x00){
"371
[e $U 1253  ]
[e :U 1254 ]
{
[; ;picuno.c: 372: if(PIR1bits.TMR1IF == 1){
"372
[e $ ! == -> . . _PIR1bits 0 0 `i -> 1 `i 1256  ]
{
[; ;picuno.c: 373: PIR1bits.TMR1IF = 0;
"373
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 374: timeHigh++;
"374
[e ++ _timeHigh -> -> 1 `i `ui ]
"375
}
[e :U 1256 ]
[; ;picuno.c: 375: }
[; ;picuno.c: 376: if((((millis() - runTime)*1000) > timeOut)) return 0;
"376
[e $ ! > * - ( _millis ..  _runTime -> -> -> 1000 `i `l `ul _timeOut 1257  ]
[e ) -> -> -> 0 `i `l `ul ]
[e $UE 1237  ]
[e :U 1257 ]
"377
}
[e :U 1253 ]
"371
[e $ == -> ( _digitalRead (1 _pin `i -> 0 `i 1254  ]
[e :U 1255 ]
[; ;picuno.c: 377: }
[; ;picuno.c: 378: T1CONbits.TMR1ON = 0;
"378
[e = . . _T1CONbits 1 0 -> -> 0 `i `uc ]
[; ;picuno.c: 379: lowByte = TMR1L;
"379
[e = _lowByte _TMR1L ]
[; ;picuno.c: 380: highByte = TMR1H;
"380
[e = _highByte _TMR1H ]
[; ;picuno.c: 381: timeLow = ((uint16_t)highByte<<8)|lowByte;
"381
[e = _timeLow | << -> _highByte `ui -> 8 `i -> _lowByte `ui ]
"382
}
[e :U 1249 ]
"383
[e :U 1248 ]
[; ;picuno.c: 382: }
[; ;picuno.c: 383: return ((((unsigned long)timeHigh<<16)+ timeLow)/2);
[e ) / + << -> _timeHigh `ul -> 16 `i -> _timeLow `ul -> -> -> 2 `i `l `ul ]
[e $UE 1237  ]
[; ;picuno.c: 384: }
"384
[e :UE 1237 ]
}
"390
[v _timerClr `(v ~T0 @X0 1 ef1`uc ]
"391
{
[; ;picuno.c: 390: void timerClr(byte index)
[; ;picuno.c: 391: {
[e :U _timerClr ]
"390
[v _index `uc ~T0 @X0 1 r1 ]
"391
[f ]
[; ;picuno.c: 392: if(index>=10) return;
"392
[e $ ! >= -> _index `i -> 10 `i 1259  ]
[e $UE 1258  ]
[e :U 1259 ]
[; ;picuno.c: 393: TimerArray[index]=0;
"393
[e = *U + &U _TimerArray * -> _index `ux -> -> # *U &U _TimerArray `ui `ux -> -> 0 `i `ui ]
[; ;picuno.c: 394: }
"394
[e :UE 1258 ]
}
"396
[v _timerSet `(v ~T0 @X0 1 ef2`uc`ul ]
"397
{
[; ;picuno.c: 396: void timerSet(byte index, unsigned long value)
[; ;picuno.c: 397: {
[e :U _timerSet ]
"396
[v _index `uc ~T0 @X0 1 r1 ]
[v _value `ul ~T0 @X0 1 r2 ]
"397
[f ]
[; ;picuno.c: 398: if(index>=10) return;
"398
[e $ ! >= -> _index `i -> 10 `i 1261  ]
[e $UE 1260  ]
[e :U 1261 ]
[; ;picuno.c: 399: value /= 10;
"399
[e =/ _value -> -> 10 `uc `ul ]
[; ;picuno.c: 400: TimerArray[index]=(unsigned int)value;
"400
[e = *U + &U _TimerArray * -> _index `ux -> -> # *U &U _TimerArray `ui `ux -> _value `ui ]
[; ;picuno.c: 401: TimerFlag=1;
"401
[e = _TimerFlag -> -> 1 `i `uc ]
[; ;picuno.c: 402: }
"402
[e :UE 1260 ]
}
"404
[v _timerUp `(uc ~T0 @X0 1 ef1`uc ]
"405
{
[; ;picuno.c: 404: byte timerUp(byte index)
[; ;picuno.c: 405: {
[e :U _timerUp ]
"404
[v _index `uc ~T0 @X0 1 r1 ]
"405
[f ]
[; ;picuno.c: 406: if(index>=10) return 0;
"406
[e $ ! >= -> _index `i -> 10 `i 1263  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1262  ]
[e :U 1263 ]
[; ;picuno.c: 407: if(TimerArray[index]) return 0;
"407
[e $ ! != *U + &U _TimerArray * -> _index `ux -> -> # *U &U _TimerArray `ui `ux -> -> 0 `i `ui 1264  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1262  ]
[e :U 1264 ]
[; ;picuno.c: 408: return 1;
"408
[e ) -> -> 1 `i `uc ]
[e $UE 1262  ]
[; ;picuno.c: 409: }
"409
[e :UE 1262 ]
}
"411
[v _timerBusy `(uc ~T0 @X0 1 ef1`uc ]
"412
{
[; ;picuno.c: 411: byte timerBusy(byte index)
[; ;picuno.c: 412: {
[e :U _timerBusy ]
"411
[v _index `uc ~T0 @X0 1 r1 ]
"412
[f ]
[; ;picuno.c: 413: if(index>=10) return 0;
"413
[e $ ! >= -> _index `i -> 10 `i 1266  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1265  ]
[e :U 1266 ]
[; ;picuno.c: 414: if(TimerArray[index]) return 1;
"414
[e $ ! != *U + &U _TimerArray * -> _index `ux -> -> # *U &U _TimerArray `ui `ux -> -> 0 `i `ui 1267  ]
[e ) -> -> 1 `i `uc ]
[e $UE 1265  ]
[e :U 1267 ]
[; ;picuno.c: 415: return 0;
"415
[e ) -> -> 0 `i `uc ]
[e $UE 1265  ]
[; ;picuno.c: 416: }
"416
[e :UE 1265 ]
}
"419
[v _task `(v ~T0 @X0 1 ef ]
"420
{
[; ;picuno.c: 419: void task(void)
[; ;picuno.c: 420: {
[e :U _task ]
[f ]
[; ;picuno.c: 442: }
"442
[e :UE 1268 ]
}
"447
[v _main `(v ~T0 @X0 1 ef ]
"448
{
[; ;picuno.c: 447: void main()
[; ;picuno.c: 448: {
[e :U _main ]
[f ]
[; ;picuno.c: 449: init();
"449
[e ( _init ..  ]
[; ;picuno.c: 450: setup();
"450
[e ( _setup ..  ]
[; ;picuno.c: 451: while (1)
"451
[e :U 1271 ]
[; ;picuno.c: 452: {
"452
{
[; ;picuno.c: 453: asm(" clrwdt");
"453
[; <"  clrwdt ;# ">
[; ;picuno.c: 454: sync();
"454
[e ( _sync ..  ]
[; ;picuno.c: 455: loop();
"455
[e ( _loop ..  ]
[; ;picuno.c: 456: task();
"456
[e ( _task ..  ]
"457
}
[e :U 1270 ]
"451
[e $U 1271  ]
[e :U 1272 ]
[; ;picuno.c: 457: }
[; ;picuno.c: 458: }
"458
[e :UE 1269 ]
}
"466
[v _analogInput `(v ~T0 @X0 1 ef1`uc ]
"467
{
[; ;picuno.c: 466: void analogInput(byte ANx)
[; ;picuno.c: 467: {
[e :U _analogInput ]
"466
[v _ANx `uc ~T0 @X0 1 r1 ]
"467
[f ]
"468
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 468: byte d;
[; ;picuno.c: 477: d = (1 << ANx);
"477
[e = _d -> << -> 1 `i _ANx `uc ]
[; ;picuno.c: 478: ANSELA |= d;
"478
[e =| _ANSELA _d ]
[; ;picuno.c: 485: }
"485
[e :UE 1273 ]
}
"494
[v _pinMode `(v ~T0 @X0 1 ef2`uc`uc ]
"495
{
[; ;picuno.c: 494: void pinMode(byte pin, byte mode)
[; ;picuno.c: 495: {
[e :U _pinMode ]
"494
[v _pin `uc ~T0 @X0 1 r1 ]
[v _mode `uc ~T0 @X0 1 r2 ]
"495
[f ]
[; ;picuno.c: 496: switch(pin)
"496
[e $U 1276  ]
[; ;picuno.c: 497: {
"497
{
[; ;picuno.c: 498: case 0:
"498
[e :U 1277 ]
[; ;picuno.c: 499: if(mode==0x00)
"499
[e $ ! == -> _mode `i -> 0 `i 1278  ]
[; ;picuno.c: 500: {
"500
{
[; ;picuno.c: 501: TRISAbits.TRISA0 = 0;
"501
[e = . . _TRISAbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 502: LATAbits.LATA0 = 0;
"502
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
"503
}
[; ;picuno.c: 503: }
[e $U 1279  ]
"504
[e :U 1278 ]
[; ;picuno.c: 504: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1280  ]
[; ;picuno.c: 505: {
"505
{
[; ;picuno.c: 506: TRISAbits.TRISA0 = 1;
"506
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 507: LATAbits.LATA0 = 0;
"507
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
"508
}
[; ;picuno.c: 508: }
[e $U 1281  ]
"509
[e :U 1280 ]
[; ;picuno.c: 509: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 1282  ]
[; ;picuno.c: 510: {
"510
{
[; ;picuno.c: 511: TRISAbits.TRISA0 = 1;
"511
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 512: analogInput(0);
"512
[e ( _analogInput (1 -> -> 0 `i `uc ]
"513
}
[; ;picuno.c: 513: }
[e $U 1283  ]
"514
[e :U 1282 ]
[; ;picuno.c: 514: else
[; ;picuno.c: 515: {
"515
{
[; ;picuno.c: 516: TRISAbits.TRISA0 = 1;
"516
[e = . . _TRISAbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 517: LATAbits.LATA0 = 0;
"517
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
"518
}
[e :U 1283 ]
[e :U 1281 ]
[e :U 1279 ]
[; ;picuno.c: 518: }
[; ;picuno.c: 519: break;
"519
[e $U 1275  ]
[; ;picuno.c: 520: case 1:
"520
[e :U 1284 ]
[; ;picuno.c: 521: if(mode==0x00)
"521
[e $ ! == -> _mode `i -> 0 `i 1285  ]
[; ;picuno.c: 522: {
"522
{
[; ;picuno.c: 523: TRISAbits.TRISA1 = 0;
"523
[e = . . _TRISAbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 524: LATAbits.LATA1 = 0;
"524
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
"525
}
[; ;picuno.c: 525: }
[e $U 1286  ]
"526
[e :U 1285 ]
[; ;picuno.c: 526: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1287  ]
[; ;picuno.c: 527: {
"527
{
[; ;picuno.c: 528: TRISAbits.TRISA1 = 1;
"528
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 529: LATAbits.LATA1 = 0;
"529
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
"530
}
[; ;picuno.c: 530: }
[e $U 1288  ]
"531
[e :U 1287 ]
[; ;picuno.c: 531: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 1289  ]
[; ;picuno.c: 532: {
"532
{
[; ;picuno.c: 533: TRISAbits.TRISA1 = 1;
"533
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 534: analogInput(1);
"534
[e ( _analogInput (1 -> -> 1 `i `uc ]
"535
}
[; ;picuno.c: 535: }
[e $U 1290  ]
"536
[e :U 1289 ]
[; ;picuno.c: 536: else
[; ;picuno.c: 537: {
"537
{
[; ;picuno.c: 538: TRISAbits.TRISA1 = 1;
"538
[e = . . _TRISAbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 539: LATAbits.LATA1 = 0;
"539
[e = . . _LATAbits 0 1 -> -> 0 `i `uc ]
"540
}
[e :U 1290 ]
[e :U 1288 ]
[e :U 1286 ]
[; ;picuno.c: 540: }
[; ;picuno.c: 541: break;
"541
[e $U 1275  ]
[; ;picuno.c: 542: case 2:
"542
[e :U 1291 ]
[; ;picuno.c: 543: if(mode==0x00)
"543
[e $ ! == -> _mode `i -> 0 `i 1292  ]
[; ;picuno.c: 544: {
"544
{
[; ;picuno.c: 545: TRISAbits.TRISA2 = 0;
"545
[e = . . _TRISAbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 546: LATAbits.LATA2 = 0;
"546
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"547
}
[; ;picuno.c: 547: }
[e $U 1293  ]
"548
[e :U 1292 ]
[; ;picuno.c: 548: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1294  ]
[; ;picuno.c: 549: {
"549
{
[; ;picuno.c: 550: TRISAbits.TRISA2 = 1;
"550
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 551: LATAbits.LATA2 = 0;
"551
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"552
}
[; ;picuno.c: 552: }
[e $U 1295  ]
"553
[e :U 1294 ]
[; ;picuno.c: 553: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 1296  ]
[; ;picuno.c: 554: {
"554
{
[; ;picuno.c: 555: TRISAbits.TRISA2 = 1;
"555
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 556: analogInput(2);
"556
[e ( _analogInput (1 -> -> 2 `i `uc ]
"557
}
[; ;picuno.c: 557: }
[e $U 1297  ]
"558
[e :U 1296 ]
[; ;picuno.c: 558: else
[; ;picuno.c: 559: {
"559
{
[; ;picuno.c: 560: TRISAbits.TRISA2 = 1;
"560
[e = . . _TRISAbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 561: LATAbits.LATA2 = 0;
"561
[e = . . _LATAbits 0 2 -> -> 0 `i `uc ]
"562
}
[e :U 1297 ]
[e :U 1295 ]
[e :U 1293 ]
[; ;picuno.c: 562: }
[; ;picuno.c: 563: break;
"563
[e $U 1275  ]
[; ;picuno.c: 564: case 3:
"564
[e :U 1298 ]
[; ;picuno.c: 565: if(mode==0x00)
"565
[e $ ! == -> _mode `i -> 0 `i 1299  ]
[; ;picuno.c: 566: {
"566
{
[; ;picuno.c: 567: TRISAbits.TRISA3 = 0;
"567
[e = . . _TRISAbits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 568: LATAbits.LATA3 = 0;
"568
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
"569
}
[; ;picuno.c: 569: }
[e $U 1300  ]
"570
[e :U 1299 ]
[; ;picuno.c: 570: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1301  ]
[; ;picuno.c: 571: {
"571
{
[; ;picuno.c: 572: TRISAbits.TRISA3 = 1;
"572
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 573: LATAbits.LATA3 = 0;
"573
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
"574
}
[; ;picuno.c: 574: }
[e $U 1302  ]
"575
[e :U 1301 ]
[; ;picuno.c: 575: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 1303  ]
[; ;picuno.c: 576: {
"576
{
[; ;picuno.c: 577: TRISAbits.TRISA3 = 1;
"577
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 578: analogInput(3);
"578
[e ( _analogInput (1 -> -> 3 `i `uc ]
"579
}
[; ;picuno.c: 579: }
[e $U 1304  ]
"580
[e :U 1303 ]
[; ;picuno.c: 580: else
[; ;picuno.c: 581: {
"581
{
[; ;picuno.c: 582: TRISAbits.TRISA3 = 1;
"582
[e = . . _TRISAbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 583: LATAbits.LATA3 = 0;
"583
[e = . . _LATAbits 0 3 -> -> 0 `i `uc ]
"584
}
[e :U 1304 ]
[e :U 1302 ]
[e :U 1300 ]
[; ;picuno.c: 584: }
[; ;picuno.c: 585: break;
"585
[e $U 1275  ]
[; ;picuno.c: 589: case 4:
"589
[e :U 1305 ]
[; ;picuno.c: 590: if(mode==0x00)
"590
[e $ ! == -> _mode `i -> 0 `i 1306  ]
[; ;picuno.c: 591: {
"591
{
[; ;picuno.c: 592: TRISAbits.TRISA4 = 0;
"592
[e = . . _TRISAbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 593: LATAbits.LATA4 = 0;
"593
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
"594
}
[; ;picuno.c: 594: }
[e $U 1307  ]
"595
[e :U 1306 ]
[; ;picuno.c: 595: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1308  ]
[; ;picuno.c: 596: {
"596
{
[; ;picuno.c: 597: TRISAbits.TRISA4 = 1;
"597
[e = . . _TRISAbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 598: LATAbits.LATA4 = 0;
"598
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
"599
}
[; ;picuno.c: 599: }
[e $U 1309  ]
"600
[e :U 1308 ]
[; ;picuno.c: 600: else
[; ;picuno.c: 601: {
"601
{
[; ;picuno.c: 602: TRISAbits.TRISA4 = 1;
"602
[e = . . _TRISAbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 603: LATAbits.LATA4 = 0;
"603
[e = . . _LATAbits 0 4 -> -> 0 `i `uc ]
"604
}
[e :U 1309 ]
[e :U 1307 ]
[; ;picuno.c: 604: }
[; ;picuno.c: 605: break;
"605
[e $U 1275  ]
[; ;picuno.c: 608: case 5:
"608
[e :U 1310 ]
[; ;picuno.c: 609: if(mode==0x00)
"609
[e $ ! == -> _mode `i -> 0 `i 1311  ]
[; ;picuno.c: 610: {
"610
{
[; ;picuno.c: 611: TRISAbits.TRISA5 = 0;
"611
[e = . . _TRISAbits 0 5 -> -> 0 `i `uc ]
[; ;picuno.c: 612: LATAbits.LATA5 = 0;
"612
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
"613
}
[; ;picuno.c: 613: }
[e $U 1312  ]
"614
[e :U 1311 ]
[; ;picuno.c: 614: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1313  ]
[; ;picuno.c: 615: {
"615
{
[; ;picuno.c: 616: TRISAbits.TRISA5 = 1;
"616
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 617: LATAbits.LATA5 = 0;
"617
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
"618
}
[; ;picuno.c: 618: }
[e $U 1314  ]
"619
[e :U 1313 ]
[; ;picuno.c: 619: else if(mode==0x03)
[e $ ! == -> _mode `i -> 3 `i 1315  ]
[; ;picuno.c: 620: {
"620
{
[; ;picuno.c: 621: TRISAbits.TRISA5 = 1;
"621
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 622: analogInput(4);
"622
[e ( _analogInput (1 -> -> 4 `i `uc ]
"623
}
[; ;picuno.c: 623: }
[e $U 1316  ]
"624
[e :U 1315 ]
[; ;picuno.c: 624: else
[; ;picuno.c: 625: {
"625
{
[; ;picuno.c: 626: TRISAbits.TRISA5 = 1;
"626
[e = . . _TRISAbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 627: LATAbits.LATA5 = 0;
"627
[e = . . _LATAbits 0 5 -> -> 0 `i `uc ]
"628
}
[e :U 1316 ]
[e :U 1314 ]
[e :U 1312 ]
[; ;picuno.c: 628: }
[; ;picuno.c: 629: break;
"629
[e $U 1275  ]
[; ;picuno.c: 630: case 6:
"630
[e :U 1317 ]
[; ;picuno.c: 631: if(mode==0x00)
"631
[e $ ! == -> _mode `i -> 0 `i 1318  ]
[; ;picuno.c: 632: {
"632
{
[; ;picuno.c: 633: TRISAbits.TRISA6 = 0;
"633
[e = . . _TRISAbits 0 6 -> -> 0 `i `uc ]
[; ;picuno.c: 634: LATAbits.LATA6 = 0;
"634
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"635
}
[; ;picuno.c: 635: }
[e $U 1319  ]
"636
[e :U 1318 ]
[; ;picuno.c: 636: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1320  ]
[; ;picuno.c: 637: {
"637
{
[; ;picuno.c: 638: TRISAbits.TRISA6 = 1;
"638
[e = . . _TRISAbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 639: LATAbits.LATA6 = 0;
"639
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"640
}
[; ;picuno.c: 640: }
[e $U 1321  ]
"641
[e :U 1320 ]
[; ;picuno.c: 641: else
[; ;picuno.c: 642: {
"642
{
[; ;picuno.c: 643: TRISAbits.TRISA6 = 1;
"643
[e = . . _TRISAbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 644: LATAbits.LATA6 = 0;
"644
[e = . . _LATAbits 0 6 -> -> 0 `i `uc ]
"645
}
[e :U 1321 ]
[e :U 1319 ]
[; ;picuno.c: 645: }
[; ;picuno.c: 646: break;
"646
[e $U 1275  ]
[; ;picuno.c: 649: case 7:
"649
[e :U 1322 ]
[; ;picuno.c: 650: if(mode==0x00)
"650
[e $ ! == -> _mode `i -> 0 `i 1323  ]
[; ;picuno.c: 651: {
"651
{
[; ;picuno.c: 652: TRISAbits.TRISA7 = 0;
"652
[e = . . _TRISAbits 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 653: LATAbits.LATA7 = 0;
"653
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
"654
}
[; ;picuno.c: 654: }
[e $U 1324  ]
"655
[e :U 1323 ]
[; ;picuno.c: 655: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1325  ]
[; ;picuno.c: 656: {
"656
{
[; ;picuno.c: 657: TRISAbits.TRISA7 = 1;
"657
[e = . . _TRISAbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 658: LATAbits.LATA7 = 0;
"658
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
"659
}
[; ;picuno.c: 659: }
[e $U 1326  ]
"660
[e :U 1325 ]
[; ;picuno.c: 660: else
[; ;picuno.c: 661: {
"661
{
[; ;picuno.c: 662: TRISAbits.TRISA7 = 1;
"662
[e = . . _TRISAbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 663: LATAbits.LATA7 = 0;
"663
[e = . . _LATAbits 0 7 -> -> 0 `i `uc ]
"664
}
[e :U 1326 ]
[e :U 1324 ]
[; ;picuno.c: 664: }
[; ;picuno.c: 665: break;
"665
[e $U 1275  ]
[; ;picuno.c: 667: case 8:
"667
[e :U 1327 ]
[; ;picuno.c: 668: if(mode==0x00)
"668
[e $ ! == -> _mode `i -> 0 `i 1328  ]
[; ;picuno.c: 669: {
"669
{
[; ;picuno.c: 670: TRISBbits.TRISB0 = 0;
"670
[e = . . _TRISBbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 671: LATBbits.LATB0 = 0;
"671
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
"672
}
[; ;picuno.c: 672: }
[e $U 1329  ]
"673
[e :U 1328 ]
[; ;picuno.c: 673: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1330  ]
[; ;picuno.c: 674: {
"674
{
[; ;picuno.c: 675: TRISBbits.TRISB0 = 1;
"675
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 676: LATBbits.LATB0 = 0;
"676
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
"677
}
[; ;picuno.c: 677: }
[e $U 1331  ]
"678
[e :U 1330 ]
[; ;picuno.c: 678: else
[; ;picuno.c: 679: {
"679
{
[; ;picuno.c: 680: TRISBbits.TRISB0 = 1;
"680
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 681: LATBbits.LATB0 = 0;
"681
[e = . . _LATBbits 0 0 -> -> 0 `i `uc ]
"682
}
[e :U 1331 ]
[e :U 1329 ]
[; ;picuno.c: 682: }
[; ;picuno.c: 683: break;
"683
[e $U 1275  ]
[; ;picuno.c: 684: case 9:
"684
[e :U 1332 ]
[; ;picuno.c: 685: if(mode==0x00)
"685
[e $ ! == -> _mode `i -> 0 `i 1333  ]
[; ;picuno.c: 686: {
"686
{
[; ;picuno.c: 687: TRISBbits.TRISB1 = 0;
"687
[e = . . _TRISBbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 688: LATBbits.LATB1 = 0;
"688
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
"689
}
[; ;picuno.c: 689: }
[e $U 1334  ]
"690
[e :U 1333 ]
[; ;picuno.c: 690: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1335  ]
[; ;picuno.c: 691: {
"691
{
[; ;picuno.c: 692: TRISBbits.TRISB1 = 1;
"692
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 693: LATBbits.LATB1 = 0;
"693
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
"694
}
[; ;picuno.c: 694: }
[e $U 1336  ]
"695
[e :U 1335 ]
[; ;picuno.c: 695: else
[; ;picuno.c: 696: {
"696
{
[; ;picuno.c: 697: TRISBbits.TRISB1 = 1;
"697
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 698: LATBbits.LATB1 = 0;
"698
[e = . . _LATBbits 0 1 -> -> 0 `i `uc ]
"699
}
[e :U 1336 ]
[e :U 1334 ]
[; ;picuno.c: 699: }
[; ;picuno.c: 700: break;
"700
[e $U 1275  ]
[; ;picuno.c: 701: case 10:
"701
[e :U 1337 ]
[; ;picuno.c: 702: if(mode==0x00)
"702
[e $ ! == -> _mode `i -> 0 `i 1338  ]
[; ;picuno.c: 703: {
"703
{
[; ;picuno.c: 704: TRISBbits.TRISB2 = 0;
"704
[e = . . _TRISBbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 705: LATBbits.LATB2 = 0;
"705
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
"706
}
[; ;picuno.c: 706: }
[e $U 1339  ]
"707
[e :U 1338 ]
[; ;picuno.c: 707: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1340  ]
[; ;picuno.c: 708: {
"708
{
[; ;picuno.c: 709: TRISBbits.TRISB2 = 1;
"709
[e = . . _TRISBbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 710: LATBbits.LATB2 = 0;
"710
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
"711
}
[; ;picuno.c: 711: }
[e $U 1341  ]
"712
[e :U 1340 ]
[; ;picuno.c: 712: else
[; ;picuno.c: 713: {
"713
{
[; ;picuno.c: 714: TRISBbits.TRISB2 = 1;
"714
[e = . . _TRISBbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 715: LATBbits.LATB2 = 0;
"715
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
"716
}
[e :U 1341 ]
[e :U 1339 ]
[; ;picuno.c: 716: }
[; ;picuno.c: 717: break;
"717
[e $U 1275  ]
[; ;picuno.c: 718: case 11:
"718
[e :U 1342 ]
[; ;picuno.c: 719: if(mode==0x00)
"719
[e $ ! == -> _mode `i -> 0 `i 1343  ]
[; ;picuno.c: 720: {
"720
{
[; ;picuno.c: 721: TRISBbits.TRISB3 = 0;
"721
[e = . . _TRISBbits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 722: LATBbits.LATB3 = 0;
"722
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
"723
}
[; ;picuno.c: 723: }
[e $U 1344  ]
"724
[e :U 1343 ]
[; ;picuno.c: 724: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1345  ]
[; ;picuno.c: 725: {
"725
{
[; ;picuno.c: 726: TRISBbits.TRISB3 = 1;
"726
[e = . . _TRISBbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 727: LATBbits.LATB3 = 0;
"727
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
"728
}
[; ;picuno.c: 728: }
[e $U 1346  ]
"729
[e :U 1345 ]
[; ;picuno.c: 729: else
[; ;picuno.c: 730: {
"730
{
[; ;picuno.c: 731: TRISBbits.TRISB3 = 1;
"731
[e = . . _TRISBbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 732: LATBbits.LATB3 = 0;
"732
[e = . . _LATBbits 0 3 -> -> 0 `i `uc ]
"733
}
[e :U 1346 ]
[e :U 1344 ]
[; ;picuno.c: 733: }
[; ;picuno.c: 734: break;
"734
[e $U 1275  ]
[; ;picuno.c: 735: case 12:
"735
[e :U 1347 ]
[; ;picuno.c: 736: if(mode==0x00)
"736
[e $ ! == -> _mode `i -> 0 `i 1348  ]
[; ;picuno.c: 737: {
"737
{
[; ;picuno.c: 738: TRISBbits.TRISB4 = 0;
"738
[e = . . _TRISBbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 739: LATBbits.LATB4 = 0;
"739
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
"740
}
[; ;picuno.c: 740: }
[e $U 1349  ]
"741
[e :U 1348 ]
[; ;picuno.c: 741: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1350  ]
[; ;picuno.c: 742: {
"742
{
[; ;picuno.c: 743: TRISBbits.TRISB4 = 1;
"743
[e = . . _TRISBbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 744: LATBbits.LATB4 = 0;
"744
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
"745
}
[; ;picuno.c: 745: }
[e $U 1351  ]
"746
[e :U 1350 ]
[; ;picuno.c: 746: else
[; ;picuno.c: 747: {
"747
{
[; ;picuno.c: 748: TRISBbits.TRISB4 = 1;
"748
[e = . . _TRISBbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 749: LATBbits.LATB4 = 0;
"749
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
"750
}
[e :U 1351 ]
[e :U 1349 ]
[; ;picuno.c: 750: }
[; ;picuno.c: 751: break;
"751
[e $U 1275  ]
[; ;picuno.c: 752: case 13:
"752
[e :U 1352 ]
[; ;picuno.c: 753: if(mode==0x00)
"753
[e $ ! == -> _mode `i -> 0 `i 1353  ]
[; ;picuno.c: 754: {
"754
{
[; ;picuno.c: 755: TRISBbits.TRISB5 = 0;
"755
[e = . . _TRISBbits 0 5 -> -> 0 `i `uc ]
[; ;picuno.c: 756: LATBbits.LATB5 = 0;
"756
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
"757
}
[; ;picuno.c: 757: }
[e $U 1354  ]
"758
[e :U 1353 ]
[; ;picuno.c: 758: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1355  ]
[; ;picuno.c: 759: {
"759
{
[; ;picuno.c: 760: TRISBbits.TRISB5 = 1;
"760
[e = . . _TRISBbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 761: LATBbits.LATB5 = 0;
"761
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
"762
}
[; ;picuno.c: 762: }
[e $U 1356  ]
"763
[e :U 1355 ]
[; ;picuno.c: 763: else
[; ;picuno.c: 764: {
"764
{
[; ;picuno.c: 765: TRISBbits.TRISB5 = 1;
"765
[e = . . _TRISBbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 766: LATBbits.LATB5 = 0;
"766
[e = . . _LATBbits 0 5 -> -> 0 `i `uc ]
"767
}
[e :U 1356 ]
[e :U 1354 ]
[; ;picuno.c: 767: }
[; ;picuno.c: 768: break;
"768
[e $U 1275  ]
[; ;picuno.c: 769: case 14:
"769
[e :U 1357 ]
[; ;picuno.c: 770: if(mode==0x00)
"770
[e $ ! == -> _mode `i -> 0 `i 1358  ]
[; ;picuno.c: 771: {
"771
{
[; ;picuno.c: 772: TRISBbits.TRISB6 = 0;
"772
[e = . . _TRISBbits 0 6 -> -> 0 `i `uc ]
[; ;picuno.c: 773: LATBbits.LATB6 = 0;
"773
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
"774
}
[; ;picuno.c: 774: }
[e $U 1359  ]
"775
[e :U 1358 ]
[; ;picuno.c: 775: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1360  ]
[; ;picuno.c: 776: {
"776
{
[; ;picuno.c: 777: TRISBbits.TRISB6 = 1;
"777
[e = . . _TRISBbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 778: LATBbits.LATB6 = 0;
"778
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
"779
}
[; ;picuno.c: 779: }
[e $U 1361  ]
"780
[e :U 1360 ]
[; ;picuno.c: 780: else
[; ;picuno.c: 781: {
"781
{
[; ;picuno.c: 782: TRISBbits.TRISB6 = 1;
"782
[e = . . _TRISBbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 783: LATBbits.LATB6 = 0;
"783
[e = . . _LATBbits 0 6 -> -> 0 `i `uc ]
"784
}
[e :U 1361 ]
[e :U 1359 ]
[; ;picuno.c: 784: }
[; ;picuno.c: 785: break;
"785
[e $U 1275  ]
[; ;picuno.c: 786: case 15:
"786
[e :U 1362 ]
[; ;picuno.c: 787: if(mode==0x00)
"787
[e $ ! == -> _mode `i -> 0 `i 1363  ]
[; ;picuno.c: 788: {
"788
{
[; ;picuno.c: 789: TRISBbits.TRISB7 = 0;
"789
[e = . . _TRISBbits 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 790: LATBbits.LATB7 = 0;
"790
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
"791
}
[; ;picuno.c: 791: }
[e $U 1364  ]
"792
[e :U 1363 ]
[; ;picuno.c: 792: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1365  ]
[; ;picuno.c: 793: {
"793
{
[; ;picuno.c: 794: TRISBbits.TRISB7 = 1;
"794
[e = . . _TRISBbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 795: LATBbits.LATB7 = 0;
"795
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
"796
}
[; ;picuno.c: 796: }
[e $U 1366  ]
"797
[e :U 1365 ]
[; ;picuno.c: 797: else
[; ;picuno.c: 798: {
"798
{
[; ;picuno.c: 799: TRISBbits.TRISB7 = 1;
"799
[e = . . _TRISBbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 800: LATBbits.LATB7 = 0;
"800
[e = . . _LATBbits 0 7 -> -> 0 `i `uc ]
"801
}
[e :U 1366 ]
[e :U 1364 ]
[; ;picuno.c: 801: }
[; ;picuno.c: 802: break;
"802
[e $U 1275  ]
[; ;picuno.c: 803: case 16:
"803
[e :U 1367 ]
[; ;picuno.c: 804: if(mode==0x00)
"804
[e $ ! == -> _mode `i -> 0 `i 1368  ]
[; ;picuno.c: 805: {
"805
{
[; ;picuno.c: 806: TRISCbits.TRISC0 = 0;
"806
[e = . . _TRISCbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 807: LATCbits.LATC0 = 0;
"807
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"808
}
[; ;picuno.c: 808: }
[e $U 1369  ]
"809
[e :U 1368 ]
[; ;picuno.c: 809: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1370  ]
[; ;picuno.c: 810: {
"810
{
[; ;picuno.c: 811: TRISCbits.TRISC0 = 1;
"811
[e = . . _TRISCbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 812: LATCbits.LATC0 = 0;
"812
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"813
}
[; ;picuno.c: 813: }
[e $U 1371  ]
"814
[e :U 1370 ]
[; ;picuno.c: 814: else
[; ;picuno.c: 815: {
"815
{
[; ;picuno.c: 816: TRISCbits.TRISC0 = 1;
"816
[e = . . _TRISCbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 817: LATCbits.LATC0 = 0;
"817
[e = . . _LATCbits 0 0 -> -> 0 `i `uc ]
"818
}
[e :U 1371 ]
[e :U 1369 ]
[; ;picuno.c: 818: }
[; ;picuno.c: 819: break;
"819
[e $U 1275  ]
[; ;picuno.c: 820: case 17:
"820
[e :U 1372 ]
[; ;picuno.c: 821: if(mode==0x00)
"821
[e $ ! == -> _mode `i -> 0 `i 1373  ]
[; ;picuno.c: 822: {
"822
{
[; ;picuno.c: 823: TRISCbits.TRISC1 = 0;
"823
[e = . . _TRISCbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 824: LATCbits.LATC1 = 0;
"824
[e = . . _LATCbits 0 1 -> -> 0 `i `uc ]
"825
}
[; ;picuno.c: 825: }
[e $U 1374  ]
"826
[e :U 1373 ]
[; ;picuno.c: 826: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1375  ]
[; ;picuno.c: 827: {
"827
{
[; ;picuno.c: 828: TRISCbits.TRISC1 = 1;
"828
[e = . . _TRISCbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 829: LATCbits.LATC1 = 0;
"829
[e = . . _LATCbits 0 1 -> -> 0 `i `uc ]
"830
}
[; ;picuno.c: 830: }
[e $U 1376  ]
"831
[e :U 1375 ]
[; ;picuno.c: 831: else
[; ;picuno.c: 832: {
"832
{
[; ;picuno.c: 833: TRISCbits.TRISC1 = 1;
"833
[e = . . _TRISCbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 834: LATCbits.LATC1 = 0;
"834
[e = . . _LATCbits 0 1 -> -> 0 `i `uc ]
"835
}
[e :U 1376 ]
[e :U 1374 ]
[; ;picuno.c: 835: }
[; ;picuno.c: 836: break;
"836
[e $U 1275  ]
[; ;picuno.c: 837: case 18:
"837
[e :U 1377 ]
[; ;picuno.c: 838: if(mode==0x00)
"838
[e $ ! == -> _mode `i -> 0 `i 1378  ]
[; ;picuno.c: 839: {
"839
{
[; ;picuno.c: 840: TRISCbits.TRISC2 = 0;
"840
[e = . . _TRISCbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 841: LATCbits.LATC2 = 0;
"841
[e = . . _LATCbits 0 2 -> -> 0 `i `uc ]
"842
}
[; ;picuno.c: 842: }
[e $U 1379  ]
"843
[e :U 1378 ]
[; ;picuno.c: 843: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1380  ]
[; ;picuno.c: 844: {
"844
{
[; ;picuno.c: 845: TRISCbits.TRISC2 = 1;
"845
[e = . . _TRISCbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 846: LATCbits.LATC2 = 0;
"846
[e = . . _LATCbits 0 2 -> -> 0 `i `uc ]
"847
}
[; ;picuno.c: 847: }
[e $U 1381  ]
"848
[e :U 1380 ]
[; ;picuno.c: 848: else
[; ;picuno.c: 849: {
"849
{
[; ;picuno.c: 850: TRISCbits.TRISC2 = 1;
"850
[e = . . _TRISCbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 851: LATCbits.LATC2 = 0;
"851
[e = . . _LATCbits 0 2 -> -> 0 `i `uc ]
"852
}
[e :U 1381 ]
[e :U 1379 ]
[; ;picuno.c: 852: }
[; ;picuno.c: 853: break;
"853
[e $U 1275  ]
[; ;picuno.c: 857: case 19:
"857
[e :U 1382 ]
[; ;picuno.c: 858: if(mode==0x00)
"858
[e $ ! == -> _mode `i -> 0 `i 1383  ]
[; ;picuno.c: 859: {
"859
{
[; ;picuno.c: 860: TRISCbits.TRISC3 = 0;
"860
[e = . . _TRISCbits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 861: LATCbits.LATC3 = 0;
"861
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
"862
}
[; ;picuno.c: 862: }
[e $U 1384  ]
"863
[e :U 1383 ]
[; ;picuno.c: 863: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1385  ]
[; ;picuno.c: 864: {
"864
{
[; ;picuno.c: 865: TRISCbits.TRISC3 = 1;
"865
[e = . . _TRISCbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 866: LATCbits.LATC3 = 0;
"866
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
"867
}
[; ;picuno.c: 867: }
[e $U 1386  ]
"868
[e :U 1385 ]
[; ;picuno.c: 868: else
[; ;picuno.c: 869: {
"869
{
[; ;picuno.c: 870: TRISCbits.TRISC3 = 1;
"870
[e = . . _TRISCbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 871: LATCbits.LATC3 = 0;
"871
[e = . . _LATCbits 0 3 -> -> 0 `i `uc ]
"872
}
[e :U 1386 ]
[e :U 1384 ]
[; ;picuno.c: 872: }
[; ;picuno.c: 873: break;
"873
[e $U 1275  ]
[; ;picuno.c: 874: case 20:
"874
[e :U 1387 ]
[; ;picuno.c: 875: if(mode==0x00)
"875
[e $ ! == -> _mode `i -> 0 `i 1388  ]
[; ;picuno.c: 876: {
"876
{
[; ;picuno.c: 877: TRISCbits.TRISC4 = 0;
"877
[e = . . _TRISCbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 878: LATCbits.LATC4 = 0;
"878
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
"879
}
[; ;picuno.c: 879: }
[e $U 1389  ]
"880
[e :U 1388 ]
[; ;picuno.c: 880: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1390  ]
[; ;picuno.c: 881: {
"881
{
[; ;picuno.c: 882: TRISCbits.TRISC4 = 1;
"882
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 883: LATCbits.LATC4 = 0;
"883
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
"884
}
[; ;picuno.c: 884: }
[e $U 1391  ]
"885
[e :U 1390 ]
[; ;picuno.c: 885: else
[; ;picuno.c: 886: {
"886
{
[; ;picuno.c: 887: TRISCbits.TRISC4 = 1;
"887
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 888: LATCbits.LATC4 = 0;
"888
[e = . . _LATCbits 0 4 -> -> 0 `i `uc ]
"889
}
[e :U 1391 ]
[e :U 1389 ]
[; ;picuno.c: 889: }
[; ;picuno.c: 890: break;
"890
[e $U 1275  ]
[; ;picuno.c: 891: case 21:
"891
[e :U 1392 ]
[; ;picuno.c: 892: if(mode==0x00)
"892
[e $ ! == -> _mode `i -> 0 `i 1393  ]
[; ;picuno.c: 893: {
"893
{
[; ;picuno.c: 894: TRISCbits.TRISC5 = 0;
"894
[e = . . _TRISCbits 0 5 -> -> 0 `i `uc ]
[; ;picuno.c: 895: LATCbits.LATC5 = 0;
"895
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"896
}
[; ;picuno.c: 896: }
[e $U 1394  ]
"897
[e :U 1393 ]
[; ;picuno.c: 897: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1395  ]
[; ;picuno.c: 898: {
"898
{
[; ;picuno.c: 899: TRISCbits.TRISC5 = 1;
"899
[e = . . _TRISCbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 900: LATCbits.LATC5 = 0;
"900
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"901
}
[; ;picuno.c: 901: }
[e $U 1396  ]
"902
[e :U 1395 ]
[; ;picuno.c: 902: else
[; ;picuno.c: 903: {
"903
{
[; ;picuno.c: 904: TRISCbits.TRISC5 = 1;
"904
[e = . . _TRISCbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 905: LATCbits.LATC5 = 0;
"905
[e = . . _LATCbits 0 5 -> -> 0 `i `uc ]
"906
}
[e :U 1396 ]
[e :U 1394 ]
[; ;picuno.c: 906: }
[; ;picuno.c: 907: break;
"907
[e $U 1275  ]
[; ;picuno.c: 910: case 22:
"910
[e :U 1397 ]
[; ;picuno.c: 911: if(mode==0x00)
"911
[e $ ! == -> _mode `i -> 0 `i 1398  ]
[; ;picuno.c: 912: {
"912
{
[; ;picuno.c: 913: TRISCbits.TRISC6 = 0;
"913
[e = . . _TRISCbits 0 6 -> -> 0 `i `uc ]
[; ;picuno.c: 914: LATCbits.LATC6 = 0;
"914
[e = . . _LATCbits 0 6 -> -> 0 `i `uc ]
"915
}
[; ;picuno.c: 915: }
[e $U 1399  ]
"916
[e :U 1398 ]
[; ;picuno.c: 916: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1400  ]
[; ;picuno.c: 917: {
"917
{
[; ;picuno.c: 918: TRISCbits.TRISC6 = 1;
"918
[e = . . _TRISCbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 919: LATCbits.LATC6 = 0;
"919
[e = . . _LATCbits 0 6 -> -> 0 `i `uc ]
"920
}
[; ;picuno.c: 920: }
[e $U 1401  ]
"921
[e :U 1400 ]
[; ;picuno.c: 921: else
[; ;picuno.c: 922: {
"922
{
[; ;picuno.c: 923: TRISCbits.TRISC6 = 1;
"923
[e = . . _TRISCbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 924: LATCbits.LATC6 = 0;
"924
[e = . . _LATCbits 0 6 -> -> 0 `i `uc ]
"925
}
[e :U 1401 ]
[e :U 1399 ]
[; ;picuno.c: 925: }
[; ;picuno.c: 926: break;
"926
[e $U 1275  ]
[; ;picuno.c: 927: case 23:
"927
[e :U 1402 ]
[; ;picuno.c: 928: if(mode==0x00)
"928
[e $ ! == -> _mode `i -> 0 `i 1403  ]
[; ;picuno.c: 929: {
"929
{
[; ;picuno.c: 930: TRISCbits.TRISC7 = 0;
"930
[e = . . _TRISCbits 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 931: LATCbits.LATC7 = 0;
"931
[e = . . _LATCbits 0 7 -> -> 0 `i `uc ]
"932
}
[; ;picuno.c: 932: }
[e $U 1404  ]
"933
[e :U 1403 ]
[; ;picuno.c: 933: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1405  ]
[; ;picuno.c: 934: {
"934
{
[; ;picuno.c: 935: TRISCbits.TRISC7 = 1;
"935
[e = . . _TRISCbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 936: LATCbits.LATC7 = 0;
"936
[e = . . _LATCbits 0 7 -> -> 0 `i `uc ]
"937
}
[; ;picuno.c: 937: }
[e $U 1406  ]
"938
[e :U 1405 ]
[; ;picuno.c: 938: else
[; ;picuno.c: 939: {
"939
{
[; ;picuno.c: 940: TRISCbits.TRISC7 = 1;
"940
[e = . . _TRISCbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 941: LATCbits.LATC7 = 0;
"941
[e = . . _LATCbits 0 7 -> -> 0 `i `uc ]
"942
}
[e :U 1406 ]
[e :U 1404 ]
[; ;picuno.c: 942: }
[; ;picuno.c: 943: break;
"943
[e $U 1275  ]
[; ;picuno.c: 944: case 24:
"944
[e :U 1407 ]
[; ;picuno.c: 945: if(mode==0x00)
"945
[e $ ! == -> _mode `i -> 0 `i 1408  ]
[; ;picuno.c: 946: {
"946
{
[; ;picuno.c: 947: TRISDbits.TRISD0 = 0;
"947
[e = . . _TRISDbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 948: LATDbits.LATD0 = 0;
"948
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
"949
}
[; ;picuno.c: 949: }
[e $U 1409  ]
"950
[e :U 1408 ]
[; ;picuno.c: 950: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1410  ]
[; ;picuno.c: 951: {
"951
{
[; ;picuno.c: 952: TRISDbits.TRISD0 = 1;
"952
[e = . . _TRISDbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 953: LATDbits.LATD0 = 0;
"953
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
"954
}
[; ;picuno.c: 954: }
[e $U 1411  ]
"955
[e :U 1410 ]
[; ;picuno.c: 955: else
[; ;picuno.c: 956: {
"956
{
[; ;picuno.c: 957: TRISDbits.TRISD0 = 1;
"957
[e = . . _TRISDbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 958: LATDbits.LATD0 = 0;
"958
[e = . . _LATDbits 0 0 -> -> 0 `i `uc ]
"959
}
[e :U 1411 ]
[e :U 1409 ]
[; ;picuno.c: 959: }
[; ;picuno.c: 960: break;
"960
[e $U 1275  ]
[; ;picuno.c: 961: case 25:
"961
[e :U 1412 ]
[; ;picuno.c: 962: if(mode==0x00)
"962
[e $ ! == -> _mode `i -> 0 `i 1413  ]
[; ;picuno.c: 963: {
"963
{
[; ;picuno.c: 964: TRISDbits.TRISD1 = 0;
"964
[e = . . _TRISDbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 965: LATDbits.LATD1 = 0;
"965
[e = . . _LATDbits 0 1 -> -> 0 `i `uc ]
"966
}
[; ;picuno.c: 966: }
[e $U 1414  ]
"967
[e :U 1413 ]
[; ;picuno.c: 967: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1415  ]
[; ;picuno.c: 968: {
"968
{
[; ;picuno.c: 969: TRISDbits.TRISD1 = 1;
"969
[e = . . _TRISDbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 970: LATDbits.LATD1 = 0;
"970
[e = . . _LATDbits 0 1 -> -> 0 `i `uc ]
"971
}
[; ;picuno.c: 971: }
[e $U 1416  ]
"972
[e :U 1415 ]
[; ;picuno.c: 972: else
[; ;picuno.c: 973: {
"973
{
[; ;picuno.c: 974: TRISDbits.TRISD1 = 1;
"974
[e = . . _TRISDbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 975: LATDbits.LATD1 = 0;
"975
[e = . . _LATDbits 0 1 -> -> 0 `i `uc ]
"976
}
[e :U 1416 ]
[e :U 1414 ]
[; ;picuno.c: 976: }
[; ;picuno.c: 977: break;
"977
[e $U 1275  ]
[; ;picuno.c: 978: case 26:
"978
[e :U 1417 ]
[; ;picuno.c: 979: if(mode==0x00)
"979
[e $ ! == -> _mode `i -> 0 `i 1418  ]
[; ;picuno.c: 980: {
"980
{
[; ;picuno.c: 981: TRISDbits.TRISD2 = 0;
"981
[e = . . _TRISDbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 982: LATDbits.LATD2 = 0;
"982
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
"983
}
[; ;picuno.c: 983: }
[e $U 1419  ]
"984
[e :U 1418 ]
[; ;picuno.c: 984: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1420  ]
[; ;picuno.c: 985: {
"985
{
[; ;picuno.c: 986: TRISDbits.TRISD2 = 1;
"986
[e = . . _TRISDbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 987: LATDbits.LATD2 = 0;
"987
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
"988
}
[; ;picuno.c: 988: }
[e $U 1421  ]
"989
[e :U 1420 ]
[; ;picuno.c: 989: else
[; ;picuno.c: 990: {
"990
{
[; ;picuno.c: 991: TRISDbits.TRISD2 = 1;
"991
[e = . . _TRISDbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 992: LATDbits.LATD2 = 0;
"992
[e = . . _LATDbits 0 2 -> -> 0 `i `uc ]
"993
}
[e :U 1421 ]
[e :U 1419 ]
[; ;picuno.c: 993: }
[; ;picuno.c: 994: break;
"994
[e $U 1275  ]
[; ;picuno.c: 995: case 27:
"995
[e :U 1422 ]
[; ;picuno.c: 996: if(mode==0x00)
"996
[e $ ! == -> _mode `i -> 0 `i 1423  ]
[; ;picuno.c: 997: {
"997
{
[; ;picuno.c: 998: TRISDbits.TRISD3 = 0;
"998
[e = . . _TRISDbits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 999: LATDbits.LATD3 = 0;
"999
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
"1000
}
[; ;picuno.c: 1000: }
[e $U 1424  ]
"1001
[e :U 1423 ]
[; ;picuno.c: 1001: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1425  ]
[; ;picuno.c: 1002: {
"1002
{
[; ;picuno.c: 1003: TRISDbits.TRISD3 = 1;
"1003
[e = . . _TRISDbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 1004: LATDbits.LATD3 = 0;
"1004
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
"1005
}
[; ;picuno.c: 1005: }
[e $U 1426  ]
"1006
[e :U 1425 ]
[; ;picuno.c: 1006: else
[; ;picuno.c: 1007: {
"1007
{
[; ;picuno.c: 1008: TRISDbits.TRISD3 = 1;
"1008
[e = . . _TRISDbits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 1009: LATDbits.LATD3 = 0;
"1009
[e = . . _LATDbits 0 3 -> -> 0 `i `uc ]
"1010
}
[e :U 1426 ]
[e :U 1424 ]
[; ;picuno.c: 1010: }
[; ;picuno.c: 1011: break;
"1011
[e $U 1275  ]
[; ;picuno.c: 1012: case 28:
"1012
[e :U 1427 ]
[; ;picuno.c: 1013: if(mode==0x00)
"1013
[e $ ! == -> _mode `i -> 0 `i 1428  ]
[; ;picuno.c: 1014: {
"1014
{
[; ;picuno.c: 1015: TRISDbits.TRISD4 = 0;
"1015
[e = . . _TRISDbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 1016: LATDbits.LATD4 = 0;
"1016
[e = . . _LATDbits 0 4 -> -> 0 `i `uc ]
"1017
}
[; ;picuno.c: 1017: }
[e $U 1429  ]
"1018
[e :U 1428 ]
[; ;picuno.c: 1018: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1430  ]
[; ;picuno.c: 1019: {
"1019
{
[; ;picuno.c: 1020: TRISDbits.TRISD4 = 1;
"1020
[e = . . _TRISDbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 1021: LATDbits.LATD4 = 0;
"1021
[e = . . _LATDbits 0 4 -> -> 0 `i `uc ]
"1022
}
[; ;picuno.c: 1022: }
[e $U 1431  ]
"1023
[e :U 1430 ]
[; ;picuno.c: 1023: else
[; ;picuno.c: 1024: {
"1024
{
[; ;picuno.c: 1025: TRISDbits.TRISD4 = 1;
"1025
[e = . . _TRISDbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 1026: LATDbits.LATD4 = 0;
"1026
[e = . . _LATDbits 0 4 -> -> 0 `i `uc ]
"1027
}
[e :U 1431 ]
[e :U 1429 ]
[; ;picuno.c: 1027: }
[; ;picuno.c: 1028: break;
"1028
[e $U 1275  ]
[; ;picuno.c: 1029: case 29:
"1029
[e :U 1432 ]
[; ;picuno.c: 1030: if(mode==0x00)
"1030
[e $ ! == -> _mode `i -> 0 `i 1433  ]
[; ;picuno.c: 1031: {
"1031
{
[; ;picuno.c: 1032: TRISDbits.TRISD5 = 0;
"1032
[e = . . _TRISDbits 0 5 -> -> 0 `i `uc ]
[; ;picuno.c: 1033: LATDbits.LATD5 = 0;
"1033
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
"1034
}
[; ;picuno.c: 1034: }
[e $U 1434  ]
"1035
[e :U 1433 ]
[; ;picuno.c: 1035: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1435  ]
[; ;picuno.c: 1036: {
"1036
{
[; ;picuno.c: 1037: TRISDbits.TRISD5 = 1;
"1037
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 1038: LATDbits.LATD5 = 0;
"1038
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
"1039
}
[; ;picuno.c: 1039: }
[e $U 1436  ]
"1040
[e :U 1435 ]
[; ;picuno.c: 1040: else
[; ;picuno.c: 1041: {
"1041
{
[; ;picuno.c: 1042: TRISDbits.TRISD5 = 1;
"1042
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 1043: LATDbits.LATD5 = 0;
"1043
[e = . . _LATDbits 0 5 -> -> 0 `i `uc ]
"1044
}
[e :U 1436 ]
[e :U 1434 ]
[; ;picuno.c: 1044: }
[; ;picuno.c: 1045: break;
"1045
[e $U 1275  ]
[; ;picuno.c: 1046: case 30:
"1046
[e :U 1437 ]
[; ;picuno.c: 1047: if(mode==0x00)
"1047
[e $ ! == -> _mode `i -> 0 `i 1438  ]
[; ;picuno.c: 1048: {
"1048
{
[; ;picuno.c: 1049: TRISDbits.TRISD6 = 0;
"1049
[e = . . _TRISDbits 0 6 -> -> 0 `i `uc ]
[; ;picuno.c: 1050: LATDbits.LATD6 = 0;
"1050
[e = . . _LATDbits 0 6 -> -> 0 `i `uc ]
"1051
}
[; ;picuno.c: 1051: }
[e $U 1439  ]
"1052
[e :U 1438 ]
[; ;picuno.c: 1052: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1440  ]
[; ;picuno.c: 1053: {
"1053
{
[; ;picuno.c: 1054: TRISDbits.TRISD6 = 1;
"1054
[e = . . _TRISDbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 1055: LATDbits.LATD6 = 0;
"1055
[e = . . _LATDbits 0 6 -> -> 0 `i `uc ]
"1056
}
[; ;picuno.c: 1056: }
[e $U 1441  ]
"1057
[e :U 1440 ]
[; ;picuno.c: 1057: else
[; ;picuno.c: 1058: {
"1058
{
[; ;picuno.c: 1059: TRISDbits.TRISD6 = 1;
"1059
[e = . . _TRISDbits 0 6 -> -> 1 `i `uc ]
[; ;picuno.c: 1060: LATDbits.LATD6 = 0;
"1060
[e = . . _LATDbits 0 6 -> -> 0 `i `uc ]
"1061
}
[e :U 1441 ]
[e :U 1439 ]
[; ;picuno.c: 1061: }
[; ;picuno.c: 1062: break;
"1062
[e $U 1275  ]
[; ;picuno.c: 1063: case 31:
"1063
[e :U 1442 ]
[; ;picuno.c: 1064: if(mode==0x00)
"1064
[e $ ! == -> _mode `i -> 0 `i 1443  ]
[; ;picuno.c: 1065: {
"1065
{
[; ;picuno.c: 1066: TRISDbits.TRISD7 = 0;
"1066
[e = . . _TRISDbits 0 7 -> -> 0 `i `uc ]
[; ;picuno.c: 1067: LATDbits.LATD7 = 0;
"1067
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
"1068
}
[; ;picuno.c: 1068: }
[e $U 1444  ]
"1069
[e :U 1443 ]
[; ;picuno.c: 1069: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1445  ]
[; ;picuno.c: 1070: {
"1070
{
[; ;picuno.c: 1071: TRISDbits.TRISD7 = 1;
"1071
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 1072: LATDbits.LATD7 = 0;
"1072
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
"1073
}
[; ;picuno.c: 1073: }
[e $U 1446  ]
"1074
[e :U 1445 ]
[; ;picuno.c: 1074: else
[; ;picuno.c: 1075: {
"1075
{
[; ;picuno.c: 1076: TRISDbits.TRISD7 = 1;
"1076
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
[; ;picuno.c: 1077: LATDbits.LATD7 = 0;
"1077
[e = . . _LATDbits 0 7 -> -> 0 `i `uc ]
"1078
}
[e :U 1446 ]
[e :U 1444 ]
[; ;picuno.c: 1078: }
[; ;picuno.c: 1079: break;
"1079
[e $U 1275  ]
[; ;picuno.c: 1080: case 32:
"1080
[e :U 1447 ]
[; ;picuno.c: 1081: if(mode==0x00)
"1081
[e $ ! == -> _mode `i -> 0 `i 1448  ]
[; ;picuno.c: 1082: {
"1082
{
[; ;picuno.c: 1083: TRISEbits.TRISE0 = 0;
"1083
[e = . . _TRISEbits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 1084: LATEbits.LATE0 = 0;
"1084
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
"1085
}
[; ;picuno.c: 1085: }
[e $U 1449  ]
"1086
[e :U 1448 ]
[; ;picuno.c: 1086: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1450  ]
[; ;picuno.c: 1087: {
"1087
{
[; ;picuno.c: 1088: TRISEbits.TRISE0 = 1;
"1088
[e = . . _TRISEbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 1089: LATEbits.LATE0 = 0;
"1089
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
"1090
}
[; ;picuno.c: 1090: }
[e $U 1451  ]
"1091
[e :U 1450 ]
[; ;picuno.c: 1091: else
[; ;picuno.c: 1092: {
"1092
{
[; ;picuno.c: 1093: TRISEbits.TRISE0 = 1;
"1093
[e = . . _TRISEbits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 1094: LATEbits.LATE0 = 0;
"1094
[e = . . _LATEbits 0 0 -> -> 0 `i `uc ]
"1095
}
[e :U 1451 ]
[e :U 1449 ]
[; ;picuno.c: 1095: }
[; ;picuno.c: 1096: break;
"1096
[e $U 1275  ]
[; ;picuno.c: 1097: case 33:
"1097
[e :U 1452 ]
[; ;picuno.c: 1098: if(mode==0x00)
"1098
[e $ ! == -> _mode `i -> 0 `i 1453  ]
[; ;picuno.c: 1099: {
"1099
{
[; ;picuno.c: 1100: TRISEbits.TRISE1 = 0;
"1100
[e = . . _TRISEbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 1101: LATEbits.LATE1 = 0;
"1101
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
"1102
}
[; ;picuno.c: 1102: }
[e $U 1454  ]
"1103
[e :U 1453 ]
[; ;picuno.c: 1103: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1455  ]
[; ;picuno.c: 1104: {
"1104
{
[; ;picuno.c: 1105: TRISEbits.TRISE1 = 1;
"1105
[e = . . _TRISEbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 1106: LATEbits.LATE1 = 0;
"1106
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
"1107
}
[; ;picuno.c: 1107: }
[e $U 1456  ]
"1108
[e :U 1455 ]
[; ;picuno.c: 1108: else
[; ;picuno.c: 1109: {
"1109
{
[; ;picuno.c: 1110: TRISEbits.TRISE1 = 1;
"1110
[e = . . _TRISEbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 1111: LATEbits.LATE1 = 0;
"1111
[e = . . _LATEbits 0 1 -> -> 0 `i `uc ]
"1112
}
[e :U 1456 ]
[e :U 1454 ]
[; ;picuno.c: 1112: }
[; ;picuno.c: 1113: break;
"1113
[e $U 1275  ]
[; ;picuno.c: 1114: case 34:
"1114
[e :U 1457 ]
[; ;picuno.c: 1115: if(mode==0x00)
"1115
[e $ ! == -> _mode `i -> 0 `i 1458  ]
[; ;picuno.c: 1116: {
"1116
{
[; ;picuno.c: 1117: TRISEbits.TRISE2 = 0;
"1117
[e = . . _TRISEbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 1118: LATEbits.LATE2 = 0;
"1118
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
"1119
}
[; ;picuno.c: 1119: }
[e $U 1459  ]
"1120
[e :U 1458 ]
[; ;picuno.c: 1120: else if(mode==0x02)
[e $ ! == -> _mode `i -> 2 `i 1460  ]
[; ;picuno.c: 1121: {
"1121
{
[; ;picuno.c: 1122: TRISEbits.TRISE2 = 1;
"1122
[e = . . _TRISEbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 1123: LATEbits.LATE2 = 0;
"1123
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
"1124
}
[; ;picuno.c: 1124: }
[e $U 1461  ]
"1125
[e :U 1460 ]
[; ;picuno.c: 1125: else
[; ;picuno.c: 1126: {
"1126
{
[; ;picuno.c: 1127: TRISEbits.TRISE2 = 1;
"1127
[e = . . _TRISEbits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 1128: LATEbits.LATE2 = 0;
"1128
[e = . . _LATEbits 0 2 -> -> 0 `i `uc ]
"1129
}
[e :U 1461 ]
[e :U 1459 ]
[; ;picuno.c: 1129: }
[; ;picuno.c: 1130: break;
"1130
[e $U 1275  ]
"1441
}
[; ;picuno.c: 1441: }
[e $U 1275  ]
"496
[e :U 1276 ]
[e [\ _pin , $ -> -> 0 `i `uc 1277
 , $ -> -> 1 `i `uc 1284
 , $ -> -> 2 `i `uc 1291
 , $ -> -> 3 `i `uc 1298
 , $ -> -> 4 `i `uc 1305
 , $ -> -> 5 `i `uc 1310
 , $ -> -> 6 `i `uc 1317
 , $ -> -> 7 `i `uc 1322
 , $ -> -> 8 `i `uc 1327
 , $ -> -> 9 `i `uc 1332
 , $ -> -> 10 `i `uc 1337
 , $ -> -> 11 `i `uc 1342
 , $ -> -> 12 `i `uc 1347
 , $ -> -> 13 `i `uc 1352
 , $ -> -> 14 `i `uc 1357
 , $ -> -> 15 `i `uc 1362
 , $ -> -> 16 `i `uc 1367
 , $ -> -> 17 `i `uc 1372
 , $ -> -> 18 `i `uc 1377
 , $ -> -> 19 `i `uc 1382
 , $ -> -> 20 `i `uc 1387
 , $ -> -> 21 `i `uc 1392
 , $ -> -> 22 `i `uc 1397
 , $ -> -> 23 `i `uc 1402
 , $ -> -> 24 `i `uc 1407
 , $ -> -> 25 `i `uc 1412
 , $ -> -> 26 `i `uc 1417
 , $ -> -> 27 `i `uc 1422
 , $ -> -> 28 `i `uc 1427
 , $ -> -> 29 `i `uc 1432
 , $ -> -> 30 `i `uc 1437
 , $ -> -> 31 `i `uc 1442
 , $ -> -> 32 `i `uc 1447
 , $ -> -> 33 `i `uc 1452
 , $ -> -> 34 `i `uc 1457
 1275 ]
"1441
[e :U 1275 ]
[; ;picuno.c: 1442: }
"1442
[e :UE 1274 ]
}
"1448
[v _digitalRead `(uc ~T0 @X0 1 ef1`uc ]
"1449
{
[; ;picuno.c: 1448: char digitalRead(byte pin)
[; ;picuno.c: 1449: {
[e :U _digitalRead ]
"1448
[v _pin `uc ~T0 @X0 1 r1 ]
"1449
[f ]
"1450
[v _di `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1450: char di=0;
[e = _di -> -> 0 `i `uc ]
[; ;picuno.c: 1452: switch(pin)
"1452
[e $U 1464  ]
[; ;picuno.c: 1453: {
"1453
{
[; ;picuno.c: 1455: case 0: di = PORTAbits.RA0; break;
"1455
[e :U 1465 ]
[e = _di . . _PORTAbits 0 0 ]
[e $U 1463  ]
[; ;picuno.c: 1456: case 1: di = PORTAbits.RA1; break;
"1456
[e :U 1466 ]
[e = _di . . _PORTAbits 0 1 ]
[e $U 1463  ]
[; ;picuno.c: 1457: case 2: di = PORTAbits.RA2; break;
"1457
[e :U 1467 ]
[e = _di . . _PORTAbits 0 2 ]
[e $U 1463  ]
[; ;picuno.c: 1458: case 3: di = PORTAbits.RA3; break;
"1458
[e :U 1468 ]
[e = _di . . _PORTAbits 0 3 ]
[e $U 1463  ]
[; ;picuno.c: 1459: case 4: di = PORTAbits.RA4; break;
"1459
[e :U 1469 ]
[e = _di . . _PORTAbits 0 4 ]
[e $U 1463  ]
[; ;picuno.c: 1460: case 5: di = PORTAbits.RA5; break;
"1460
[e :U 1470 ]
[e = _di . . _PORTAbits 0 5 ]
[e $U 1463  ]
[; ;picuno.c: 1461: case 6: di = PORTAbits.RA6; break;
"1461
[e :U 1471 ]
[e = _di . . _PORTAbits 0 6 ]
[e $U 1463  ]
[; ;picuno.c: 1463: case 7: di = PORTAbits.RA7; break;
"1463
[e :U 1472 ]
[e = _di . . _PORTAbits 0 7 ]
[e $U 1463  ]
[; ;picuno.c: 1466: case 8: di = PORTBbits.RB0; break;
"1466
[e :U 1473 ]
[e = _di . . _PORTBbits 0 0 ]
[e $U 1463  ]
[; ;picuno.c: 1467: case 9: di = PORTBbits.RB1; break;
"1467
[e :U 1474 ]
[e = _di . . _PORTBbits 0 1 ]
[e $U 1463  ]
[; ;picuno.c: 1468: case 10: di = PORTBbits.RB2; break;
"1468
[e :U 1475 ]
[e = _di . . _PORTBbits 0 2 ]
[e $U 1463  ]
[; ;picuno.c: 1469: case 11: di = PORTBbits.RB3; break;
"1469
[e :U 1476 ]
[e = _di . . _PORTBbits 0 3 ]
[e $U 1463  ]
[; ;picuno.c: 1470: case 12: di = PORTBbits.RB4; break;
"1470
[e :U 1477 ]
[e = _di . . _PORTBbits 0 4 ]
[e $U 1463  ]
[; ;picuno.c: 1471: case 13: di = PORTBbits.RB5; break;
"1471
[e :U 1478 ]
[e = _di . . _PORTBbits 0 5 ]
[e $U 1463  ]
[; ;picuno.c: 1472: case 14: di = PORTBbits.RB6; break;
"1472
[e :U 1479 ]
[e = _di . . _PORTBbits 0 6 ]
[e $U 1463  ]
[; ;picuno.c: 1473: case 15: di = PORTBbits.RB7; break;
"1473
[e :U 1480 ]
[e = _di . . _PORTBbits 0 7 ]
[e $U 1463  ]
[; ;picuno.c: 1475: case 16: di = PORTCbits.RC0; break;
"1475
[e :U 1481 ]
[e = _di . . _PORTCbits 0 0 ]
[e $U 1463  ]
[; ;picuno.c: 1476: case 17: di = PORTCbits.RC1; break;
"1476
[e :U 1482 ]
[e = _di . . _PORTCbits 0 1 ]
[e $U 1463  ]
[; ;picuno.c: 1477: case 18: di = PORTCbits.RC2; break;
"1477
[e :U 1483 ]
[e = _di . . _PORTCbits 0 2 ]
[e $U 1463  ]
[; ;picuno.c: 1480: case 19: di = PORTCbits.RC3; break;
"1480
[e :U 1484 ]
[e = _di . . _PORTCbits 0 3 ]
[e $U 1463  ]
[; ;picuno.c: 1482: case 20: di = PORTCbits.RC4; break;
"1482
[e :U 1485 ]
[e = _di . . _PORTCbits 0 4 ]
[e $U 1463  ]
[; ;picuno.c: 1483: case 21: di = PORTCbits.RC5; break;
"1483
[e :U 1486 ]
[e = _di . . _PORTCbits 0 5 ]
[e $U 1463  ]
[; ;picuno.c: 1484: case 22: di = PORTCbits.RC6; break;
"1484
[e :U 1487 ]
[e = _di . . _PORTCbits 0 6 ]
[e $U 1463  ]
[; ;picuno.c: 1485: case 23: di = PORTCbits.RC7; break;
"1485
[e :U 1488 ]
[e = _di . . _PORTCbits 0 7 ]
[e $U 1463  ]
[; ;picuno.c: 1487: case 24: di = PORTDbits.RD0; break;
"1487
[e :U 1489 ]
[e = _di . . _PORTDbits 0 0 ]
[e $U 1463  ]
[; ;picuno.c: 1488: case 25: di = PORTDbits.RD1; break;
"1488
[e :U 1490 ]
[e = _di . . _PORTDbits 0 1 ]
[e $U 1463  ]
[; ;picuno.c: 1489: case 26: di = PORTDbits.RD2; break;
"1489
[e :U 1491 ]
[e = _di . . _PORTDbits 0 2 ]
[e $U 1463  ]
[; ;picuno.c: 1490: case 27: di = PORTDbits.RD3; break;
"1490
[e :U 1492 ]
[e = _di . . _PORTDbits 0 3 ]
[e $U 1463  ]
[; ;picuno.c: 1491: case 28: di = PORTDbits.RD4; break;
"1491
[e :U 1493 ]
[e = _di . . _PORTDbits 0 4 ]
[e $U 1463  ]
[; ;picuno.c: 1492: case 29: di = PORTDbits.RD5; break;
"1492
[e :U 1494 ]
[e = _di . . _PORTDbits 0 5 ]
[e $U 1463  ]
[; ;picuno.c: 1493: case 30: di = PORTDbits.RD6; break;
"1493
[e :U 1495 ]
[e = _di . . _PORTDbits 0 6 ]
[e $U 1463  ]
[; ;picuno.c: 1494: case 31: di = PORTDbits.RD7; break;
"1494
[e :U 1496 ]
[e = _di . . _PORTDbits 0 7 ]
[e $U 1463  ]
[; ;picuno.c: 1496: case 32: di = PORTEbits.RE0; break;
"1496
[e :U 1497 ]
[e = _di . . _PORTEbits 0 0 ]
[e $U 1463  ]
[; ;picuno.c: 1497: case 33: di = PORTEbits.RE1; break;
"1497
[e :U 1498 ]
[e = _di . . _PORTEbits 0 1 ]
[e $U 1463  ]
[; ;picuno.c: 1498: case 34: di = PORTEbits.RE2; break;
"1498
[e :U 1499 ]
[e = _di . . _PORTEbits 0 2 ]
[e $U 1463  ]
"1500
}
[; ;picuno.c: 1500: }
[e $U 1463  ]
"1452
[e :U 1464 ]
[e [\ _pin , $ -> -> 0 `i `uc 1465
 , $ -> -> 1 `i `uc 1466
 , $ -> -> 2 `i `uc 1467
 , $ -> -> 3 `i `uc 1468
 , $ -> -> 4 `i `uc 1469
 , $ -> -> 5 `i `uc 1470
 , $ -> -> 6 `i `uc 1471
 , $ -> -> 7 `i `uc 1472
 , $ -> -> 8 `i `uc 1473
 , $ -> -> 9 `i `uc 1474
 , $ -> -> 10 `i `uc 1475
 , $ -> -> 11 `i `uc 1476
 , $ -> -> 12 `i `uc 1477
 , $ -> -> 13 `i `uc 1478
 , $ -> -> 14 `i `uc 1479
 , $ -> -> 15 `i `uc 1480
 , $ -> -> 16 `i `uc 1481
 , $ -> -> 17 `i `uc 1482
 , $ -> -> 18 `i `uc 1483
 , $ -> -> 19 `i `uc 1484
 , $ -> -> 20 `i `uc 1485
 , $ -> -> 21 `i `uc 1486
 , $ -> -> 22 `i `uc 1487
 , $ -> -> 23 `i `uc 1488
 , $ -> -> 24 `i `uc 1489
 , $ -> -> 25 `i `uc 1490
 , $ -> -> 26 `i `uc 1491
 , $ -> -> 27 `i `uc 1492
 , $ -> -> 28 `i `uc 1493
 , $ -> -> 29 `i `uc 1494
 , $ -> -> 30 `i `uc 1495
 , $ -> -> 31 `i `uc 1496
 , $ -> -> 32 `i `uc 1497
 , $ -> -> 33 `i `uc 1498
 , $ -> -> 34 `i `uc 1499
 1463 ]
"1500
[e :U 1463 ]
[; ;picuno.c: 1501: return di;
"1501
[e ) _di ]
[e $UE 1462  ]
[; ;picuno.c: 1502: }
"1502
[e :UE 1462 ]
}
"1507
[v _digitalWrite `(v ~T0 @X0 1 ef2`uc`uc ]
"1508
{
[; ;picuno.c: 1507: void digitalWrite(byte pin, byte value)
[; ;picuno.c: 1508: {
[e :U _digitalWrite ]
"1507
[v _pin `uc ~T0 @X0 1 r1 ]
[v _value `uc ~T0 @X0 1 r2 ]
"1508
[f ]
[; ;picuno.c: 1509: switch(pin)
"1509
[e $U 1502  ]
[; ;picuno.c: 1510: {
"1510
{
[; ;picuno.c: 1512: case 0: LATAbits.LATA0 = value; break;
"1512
[e :U 1503 ]
[e = . . _LATAbits 0 0 _value ]
[e $U 1501  ]
[; ;picuno.c: 1513: case 1: LATAbits.LATA1 = value; break;
"1513
[e :U 1504 ]
[e = . . _LATAbits 0 1 _value ]
[e $U 1501  ]
[; ;picuno.c: 1514: case 2: LATAbits.LATA2 = value; break;
"1514
[e :U 1505 ]
[e = . . _LATAbits 0 2 _value ]
[e $U 1501  ]
[; ;picuno.c: 1515: case 3: LATAbits.LATA3 = value; break;
"1515
[e :U 1506 ]
[e = . . _LATAbits 0 3 _value ]
[e $U 1501  ]
[; ;picuno.c: 1518: case 4: LATAbits.LATA4 = value; break;
"1518
[e :U 1507 ]
[e = . . _LATAbits 0 4 _value ]
[e $U 1501  ]
[; ;picuno.c: 1521: case 5: LATAbits.LATA5 = value; break;
"1521
[e :U 1508 ]
[e = . . _LATAbits 0 5 _value ]
[e $U 1501  ]
[; ;picuno.c: 1522: case 6: LATAbits.LATA6 = value; break;
"1522
[e :U 1509 ]
[e = . . _LATAbits 0 6 _value ]
[e $U 1501  ]
[; ;picuno.c: 1524: case 7: LATAbits.LATA7 = value; break;
"1524
[e :U 1510 ]
[e = . . _LATAbits 0 7 _value ]
[e $U 1501  ]
[; ;picuno.c: 1527: case 8: LATBbits.LATB0 = value; break;
"1527
[e :U 1511 ]
[e = . . _LATBbits 0 0 _value ]
[e $U 1501  ]
[; ;picuno.c: 1528: case 9: LATBbits.LATB1 = value; break;
"1528
[e :U 1512 ]
[e = . . _LATBbits 0 1 _value ]
[e $U 1501  ]
[; ;picuno.c: 1529: case 10: LATBbits.LATB2 = value; break;
"1529
[e :U 1513 ]
[e = . . _LATBbits 0 2 _value ]
[e $U 1501  ]
[; ;picuno.c: 1530: case 11: LATBbits.LATB3 = value; break;
"1530
[e :U 1514 ]
[e = . . _LATBbits 0 3 _value ]
[e $U 1501  ]
[; ;picuno.c: 1531: case 12: LATBbits.LATB4 = value; break;
"1531
[e :U 1515 ]
[e = . . _LATBbits 0 4 _value ]
[e $U 1501  ]
[; ;picuno.c: 1532: case 13: LATBbits.LATB5 = value; break;
"1532
[e :U 1516 ]
[e = . . _LATBbits 0 5 _value ]
[e $U 1501  ]
[; ;picuno.c: 1533: case 14: LATBbits.LATB6 = value; break;
"1533
[e :U 1517 ]
[e = . . _LATBbits 0 6 _value ]
[e $U 1501  ]
[; ;picuno.c: 1534: case 15: LATBbits.LATB7 = value; break;
"1534
[e :U 1518 ]
[e = . . _LATBbits 0 7 _value ]
[e $U 1501  ]
[; ;picuno.c: 1536: case 16: LATCbits.LATC0 = value; break;
"1536
[e :U 1519 ]
[e = . . _LATCbits 0 0 _value ]
[e $U 1501  ]
[; ;picuno.c: 1537: case 17: LATCbits.LATC1 = value; break;
"1537
[e :U 1520 ]
[e = . . _LATCbits 0 1 _value ]
[e $U 1501  ]
[; ;picuno.c: 1538: case 18: LATCbits.LATC2 = value; break;
"1538
[e :U 1521 ]
[e = . . _LATCbits 0 2 _value ]
[e $U 1501  ]
[; ;picuno.c: 1541: case 19: LATCbits.LATC3 = value; break;
"1541
[e :U 1522 ]
[e = . . _LATCbits 0 3 _value ]
[e $U 1501  ]
[; ;picuno.c: 1542: case 20: LATCbits.LATC4 = value; break;
"1542
[e :U 1523 ]
[e = . . _LATCbits 0 4 _value ]
[e $U 1501  ]
[; ;picuno.c: 1543: case 21: LATCbits.LATC5 = value; break;
"1543
[e :U 1524 ]
[e = . . _LATCbits 0 5 _value ]
[e $U 1501  ]
[; ;picuno.c: 1546: case 22: LATCbits.LATC6 = value; break;
"1546
[e :U 1525 ]
[e = . . _LATCbits 0 6 _value ]
[e $U 1501  ]
[; ;picuno.c: 1547: case 23: LATCbits.LATC7 = value; break;
"1547
[e :U 1526 ]
[e = . . _LATCbits 0 7 _value ]
[e $U 1501  ]
[; ;picuno.c: 1549: case 24: LATDbits.LATD0 = value; break;
"1549
[e :U 1527 ]
[e = . . _LATDbits 0 0 _value ]
[e $U 1501  ]
[; ;picuno.c: 1550: case 25: LATDbits.LATD1 = value; break;
"1550
[e :U 1528 ]
[e = . . _LATDbits 0 1 _value ]
[e $U 1501  ]
[; ;picuno.c: 1551: case 26: LATDbits.LATD2 = value; break;
"1551
[e :U 1529 ]
[e = . . _LATDbits 0 2 _value ]
[e $U 1501  ]
[; ;picuno.c: 1552: case 27: LATDbits.LATD3 = value; break;
"1552
[e :U 1530 ]
[e = . . _LATDbits 0 3 _value ]
[e $U 1501  ]
[; ;picuno.c: 1553: case 28: LATDbits.LATD4 = value; break;
"1553
[e :U 1531 ]
[e = . . _LATDbits 0 4 _value ]
[e $U 1501  ]
[; ;picuno.c: 1554: case 29: LATDbits.LATD5 = value; break;
"1554
[e :U 1532 ]
[e = . . _LATDbits 0 5 _value ]
[e $U 1501  ]
[; ;picuno.c: 1555: case 30: LATDbits.LATD6 = value; break;
"1555
[e :U 1533 ]
[e = . . _LATDbits 0 6 _value ]
[e $U 1501  ]
[; ;picuno.c: 1556: case 31: LATDbits.LATD7 = value; break;
"1556
[e :U 1534 ]
[e = . . _LATDbits 0 7 _value ]
[e $U 1501  ]
[; ;picuno.c: 1558: case 32: LATEbits.LATE0 = value; break;
"1558
[e :U 1535 ]
[e = . . _LATEbits 0 0 _value ]
[e $U 1501  ]
[; ;picuno.c: 1559: case 33: LATEbits.LATE1 = value; break;
"1559
[e :U 1536 ]
[e = . . _LATEbits 0 1 _value ]
[e $U 1501  ]
[; ;picuno.c: 1560: case 34: LATEbits.LATE2 = value; break;
"1560
[e :U 1537 ]
[e = . . _LATEbits 0 2 _value ]
[e $U 1501  ]
"1562
}
[; ;picuno.c: 1562: }
[e $U 1501  ]
"1509
[e :U 1502 ]
[e [\ _pin , $ -> -> 0 `i `uc 1503
 , $ -> -> 1 `i `uc 1504
 , $ -> -> 2 `i `uc 1505
 , $ -> -> 3 `i `uc 1506
 , $ -> -> 4 `i `uc 1507
 , $ -> -> 5 `i `uc 1508
 , $ -> -> 6 `i `uc 1509
 , $ -> -> 7 `i `uc 1510
 , $ -> -> 8 `i `uc 1511
 , $ -> -> 9 `i `uc 1512
 , $ -> -> 10 `i `uc 1513
 , $ -> -> 11 `i `uc 1514
 , $ -> -> 12 `i `uc 1515
 , $ -> -> 13 `i `uc 1516
 , $ -> -> 14 `i `uc 1517
 , $ -> -> 15 `i `uc 1518
 , $ -> -> 16 `i `uc 1519
 , $ -> -> 17 `i `uc 1520
 , $ -> -> 18 `i `uc 1521
 , $ -> -> 19 `i `uc 1522
 , $ -> -> 20 `i `uc 1523
 , $ -> -> 21 `i `uc 1524
 , $ -> -> 22 `i `uc 1525
 , $ -> -> 23 `i `uc 1526
 , $ -> -> 24 `i `uc 1527
 , $ -> -> 25 `i `uc 1528
 , $ -> -> 26 `i `uc 1529
 , $ -> -> 27 `i `uc 1530
 , $ -> -> 28 `i `uc 1531
 , $ -> -> 29 `i `uc 1532
 , $ -> -> 30 `i `uc 1533
 , $ -> -> 31 `i `uc 1534
 , $ -> -> 32 `i `uc 1535
 , $ -> -> 33 `i `uc 1536
 , $ -> -> 34 `i `uc 1537
 1501 ]
"1562
[e :U 1501 ]
[; ;picuno.c: 1563: }
"1563
[e :UE 1500 ]
}
"1568
[v _analogRead `(ui ~T0 @X0 1 ef1`uc ]
"1569
{
[; ;picuno.c: 1568: unsigned int analogRead(byte chn)
[; ;picuno.c: 1569: {
[e :U _analogRead ]
"1568
[v _chn `uc ~T0 @X0 1 r1 ]
"1569
[f ]
"1570
[v _adc `ui ~T0 @X0 1 a ]
[; ;picuno.c: 1570: unsigned int adc;
[; ;picuno.c: 1572: chn = 24;
"1572
[e = _chn -> -> 24 `i `uc ]
[; ;picuno.c: 1573: ANSELD |= (1 << 4);
"1573
[e =| _ANSELD -> << -> 1 `i -> 4 `i `uc ]
[; ;picuno.c: 1575: if(chn>7 && chn != 24) return 0;
"1575
[e $ ! && > -> _chn `i -> 7 `i != -> _chn `i -> 24 `i 1539  ]
[e ) -> -> 0 `i `ui ]
[e $UE 1538  ]
[e :U 1539 ]
[; ;picuno.c: 1576: ADCON0 = (chn << 2) | 0x01;
"1576
[e = _ADCON0 -> | << -> _chn `i -> 2 `i -> 1 `i `uc ]
[; ;picuno.c: 1577: __nop(); __nop(); __nop(); __nop();
"1577
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1578: __nop(); __nop(); __nop(); __nop();
"1578
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1579: __nop(); __nop(); __nop(); __nop();
"1579
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1580: __nop(); __nop(); __nop(); __nop();
"1580
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1581: ADCON0bits.GO = 1;
"1581
[e = . . _ADCON0bits 2 1 -> -> 1 `i `uc ]
[; ;picuno.c: 1582: while(ADCON0bits.GO);
"1582
[e $U 1540  ]
[e :U 1541 ]
[e :U 1540 ]
[e $ != -> . . _ADCON0bits 2 1 `i -> -> -> 0 `i `Vuc `i 1541  ]
[e :U 1542 ]
[; ;picuno.c: 1583: adc = (ADRESH & 0b1111);
"1583
[e = _adc -> & -> _ADRESH `i -> 15 `i `ui ]
[; ;picuno.c: 1584: adc <<= 8;
"1584
[e =<< _adc -> 8 `i ]
[; ;picuno.c: 1585: adc |= ADRESL;
"1585
[e =| _adc -> _ADRESL `ui ]
[; ;picuno.c: 1586: return adc;
"1586
[e ) _adc ]
[e $UE 1538  ]
[; ;picuno.c: 1587: }
"1587
[e :UE 1538 ]
}
"1593
[v _eeprom_readw `(ui ~T0 @X0 1 ef1`uc ]
"1594
{
[; ;picuno.c: 1593: unsigned int eeprom_readw(unsigned char address)
[; ;picuno.c: 1594: {
[e :U _eeprom_readw ]
"1593
[v _address `uc ~T0 @X0 1 r1 ]
"1594
[f ]
"1595
[v _dd `ui ~T0 @X0 1 a ]
[; ;picuno.c: 1595: unsigned int dd;
[; ;picuno.c: 1597: dd = Read_b_eep(address+1);
"1597
[e = _dd -> ( _Read_b_eep (1 -> + -> _address `i -> 1 `i `ui `ui ]
[; ;picuno.c: 1598: dd <<= 8;
"1598
[e =<< _dd -> 8 `i ]
[; ;picuno.c: 1599: dd |= Read_b_eep(address);
"1599
[e =| _dd -> ( _Read_b_eep (1 -> _address `ui `ui ]
[; ;picuno.c: 1600: return dd;
"1600
[e ) _dd ]
[e $UE 1543  ]
[; ;picuno.c: 1601: }
"1601
[e :UE 1543 ]
}
"1603
[v _eeprom_writew `(v ~T0 @X0 1 ef2`uc`ui ]
"1604
{
[; ;picuno.c: 1603: void eeprom_writew(unsigned char address, unsigned int data)
[; ;picuno.c: 1604: {
[e :U _eeprom_writew ]
"1603
[v _address `uc ~T0 @X0 1 r1 ]
[v _data `ui ~T0 @X0 1 r2 ]
"1604
[f ]
[; ;picuno.c: 1605: (Busy_eep(), Write_b_eep(address++,(unsigned char)(data)));
"1605
[e ; ( _Busy_eep ..  ( _Write_b_eep (2 , -> ++ _address -> -> 1 `i `uc `ui -> _data `uc ]
[; ;picuno.c: 1606: (Busy_eep(), Write_b_eep(address,(unsigned char)(data>>8)));
"1606
[e ; ( _Busy_eep ..  ( _Write_b_eep (2 , -> _address `ui -> >> _data -> 8 `i `uc ]
[; ;picuno.c: 1607: }
"1607
[e :UE 1544 ]
}
"1612
[v _keypad_mode `uc ~T0 @X0 1 e ]
[i _keypad_mode
-> -> 0 `i `uc
]
[; ;picuno.c: 1612: byte keypad_mode = 0;
"1613
[v _keypad_col1 `uc ~T0 @X0 1 e ]
[v _keypad_col2 `uc ~T0 @X0 1 e ]
[v _keypad_col3 `uc ~T0 @X0 1 e ]
[v _keypad_col4 `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1613: byte keypad_col1,keypad_col2,keypad_col3,keypad_col4;
"1614
[v _keypad_row1 `uc ~T0 @X0 1 e ]
[v _keypad_row2 `uc ~T0 @X0 1 e ]
[v _keypad_row3 `uc ~T0 @X0 1 e ]
[v _keypad_row4 `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1614: byte keypad_row1,keypad_row2,keypad_row3,keypad_row4;
"1616
[v _keypad_begin34 `(v ~T0 @X0 1 ef7`uc`uc`uc`uc`uc`uc`uc ]
"1617
{
[; ;picuno.c: 1616: void keypad_begin34(byte col1, byte col2, byte col3, byte row1, byte row2, byte row3, byte row4)
[; ;picuno.c: 1617: {
[e :U _keypad_begin34 ]
"1616
[v _col1 `uc ~T0 @X0 1 r1 ]
[v _col2 `uc ~T0 @X0 1 r2 ]
[v _col3 `uc ~T0 @X0 1 r3 ]
[v _row1 `uc ~T0 @X0 1 r4 ]
[v _row2 `uc ~T0 @X0 1 r5 ]
[v _row3 `uc ~T0 @X0 1 r6 ]
[v _row4 `uc ~T0 @X0 1 r7 ]
"1617
[f ]
[; ;picuno.c: 1618: keypad_mode = 0;
"1618
[e = _keypad_mode -> -> 0 `i `uc ]
[; ;picuno.c: 1619: keypad_col1 = col1;
"1619
[e = _keypad_col1 _col1 ]
[; ;picuno.c: 1620: keypad_col2 = col2;
"1620
[e = _keypad_col2 _col2 ]
[; ;picuno.c: 1621: keypad_col3 = col3;
"1621
[e = _keypad_col3 _col3 ]
[; ;picuno.c: 1622: keypad_row1 = row1;
"1622
[e = _keypad_row1 _row1 ]
[; ;picuno.c: 1623: keypad_row2 = row2;
"1623
[e = _keypad_row2 _row2 ]
[; ;picuno.c: 1624: keypad_row3 = row3;
"1624
[e = _keypad_row3 _row3 ]
[; ;picuno.c: 1625: keypad_row4 = row4;
"1625
[e = _keypad_row4 _row4 ]
[; ;picuno.c: 1627: pinMode(keypad_col1,0x02);
"1627
[e ( _pinMode (2 , _keypad_col1 -> -> 2 `i `uc ]
[; ;picuno.c: 1628: pinMode(keypad_col2,0x02);
"1628
[e ( _pinMode (2 , _keypad_col2 -> -> 2 `i `uc ]
[; ;picuno.c: 1629: pinMode(keypad_col3,0x02);
"1629
[e ( _pinMode (2 , _keypad_col3 -> -> 2 `i `uc ]
[; ;picuno.c: 1631: pinMode(keypad_row1,0x00);
"1631
[e ( _pinMode (2 , _keypad_row1 -> -> 0 `i `uc ]
[; ;picuno.c: 1632: pinMode(keypad_row2,0x00);
"1632
[e ( _pinMode (2 , _keypad_row2 -> -> 0 `i `uc ]
[; ;picuno.c: 1633: pinMode(keypad_row3,0x00);
"1633
[e ( _pinMode (2 , _keypad_row3 -> -> 0 `i `uc ]
[; ;picuno.c: 1634: pinMode(keypad_row4,0x00);
"1634
[e ( _pinMode (2 , _keypad_row4 -> -> 0 `i `uc ]
[; ;picuno.c: 1636: digitalWrite(keypad_row1,0x01);
"1636
[e ( _digitalWrite (2 , _keypad_row1 -> -> 1 `i `uc ]
[; ;picuno.c: 1637: digitalWrite(keypad_row2,0x01);
"1637
[e ( _digitalWrite (2 , _keypad_row2 -> -> 1 `i `uc ]
[; ;picuno.c: 1638: digitalWrite(keypad_row3,0x01);
"1638
[e ( _digitalWrite (2 , _keypad_row3 -> -> 1 `i `uc ]
[; ;picuno.c: 1639: digitalWrite(keypad_row4,0x01);
"1639
[e ( _digitalWrite (2 , _keypad_row4 -> -> 1 `i `uc ]
[; ;picuno.c: 1640: }
"1640
[e :UE 1545 ]
}
"1642
[v _keypad_begin44 `(v ~T0 @X0 1 ef8`uc`uc`uc`uc`uc`uc`uc`uc ]
"1643
{
[; ;picuno.c: 1642: void keypad_begin44(byte col1, byte col2, byte col3, byte col4, byte row1, byte row2, byte row3, byte row4)
[; ;picuno.c: 1643: {
[e :U _keypad_begin44 ]
"1642
[v _col1 `uc ~T0 @X0 1 r1 ]
[v _col2 `uc ~T0 @X0 1 r2 ]
[v _col3 `uc ~T0 @X0 1 r3 ]
[v _col4 `uc ~T0 @X0 1 r4 ]
[v _row1 `uc ~T0 @X0 1 r5 ]
[v _row2 `uc ~T0 @X0 1 r6 ]
[v _row3 `uc ~T0 @X0 1 r7 ]
[v _row4 `uc ~T0 @X0 1 r8 ]
"1643
[f ]
[; ;picuno.c: 1644: keypad_mode = 1;
"1644
[e = _keypad_mode -> -> 1 `i `uc ]
[; ;picuno.c: 1645: keypad_col1 = col1;
"1645
[e = _keypad_col1 _col1 ]
[; ;picuno.c: 1646: keypad_col2 = col2;
"1646
[e = _keypad_col2 _col2 ]
[; ;picuno.c: 1647: keypad_col3 = col3;
"1647
[e = _keypad_col3 _col3 ]
[; ;picuno.c: 1648: keypad_col4 = col4;
"1648
[e = _keypad_col4 _col4 ]
[; ;picuno.c: 1649: keypad_row1 = row1;
"1649
[e = _keypad_row1 _row1 ]
[; ;picuno.c: 1650: keypad_row2 = row2;
"1650
[e = _keypad_row2 _row2 ]
[; ;picuno.c: 1651: keypad_row3 = row3;
"1651
[e = _keypad_row3 _row3 ]
[; ;picuno.c: 1652: keypad_row4 = row4;
"1652
[e = _keypad_row4 _row4 ]
[; ;picuno.c: 1654: pinMode(keypad_col1,0x02);
"1654
[e ( _pinMode (2 , _keypad_col1 -> -> 2 `i `uc ]
[; ;picuno.c: 1655: pinMode(keypad_col2,0x02);
"1655
[e ( _pinMode (2 , _keypad_col2 -> -> 2 `i `uc ]
[; ;picuno.c: 1656: pinMode(keypad_col3,0x02);
"1656
[e ( _pinMode (2 , _keypad_col3 -> -> 2 `i `uc ]
[; ;picuno.c: 1657: pinMode(keypad_col4,0x02);
"1657
[e ( _pinMode (2 , _keypad_col4 -> -> 2 `i `uc ]
[; ;picuno.c: 1659: pinMode(keypad_row1,0x00);
"1659
[e ( _pinMode (2 , _keypad_row1 -> -> 0 `i `uc ]
[; ;picuno.c: 1660: pinMode(keypad_row2,0x00);
"1660
[e ( _pinMode (2 , _keypad_row2 -> -> 0 `i `uc ]
[; ;picuno.c: 1661: pinMode(keypad_row3,0x00);
"1661
[e ( _pinMode (2 , _keypad_row3 -> -> 0 `i `uc ]
[; ;picuno.c: 1662: pinMode(keypad_row4,0x00);
"1662
[e ( _pinMode (2 , _keypad_row4 -> -> 0 `i `uc ]
[; ;picuno.c: 1664: digitalWrite(keypad_row1,0x01);
"1664
[e ( _digitalWrite (2 , _keypad_row1 -> -> 1 `i `uc ]
[; ;picuno.c: 1665: digitalWrite(keypad_row2,0x01);
"1665
[e ( _digitalWrite (2 , _keypad_row2 -> -> 1 `i `uc ]
[; ;picuno.c: 1666: digitalWrite(keypad_row3,0x01);
"1666
[e ( _digitalWrite (2 , _keypad_row3 -> -> 1 `i `uc ]
[; ;picuno.c: 1667: digitalWrite(keypad_row4,0x01);
"1667
[e ( _digitalWrite (2 , _keypad_row4 -> -> 1 `i `uc ]
[; ;picuno.c: 1668: }
"1668
[e :UE 1546 ]
}
"1671
[v _keypadRead `(uc ~T0 @X0 1 ef ]
"1672
{
[; ;picuno.c: 1671: byte keypadRead()
[; ;picuno.c: 1672: {
[e :U _keypadRead ]
[f ]
"1673
[v _kp `uc ~T0 @X0 1 a ]
"1674
[v F9415 `uc ~T0 @X0 1 s keyOld ]
[v F9416 `uc ~T0 @X0 1 s keyNew ]
[v F9417 `uc ~T0 @X0 1 s stateOld ]
[v F9418 `uc ~T0 @X0 1 s stateNew ]
[; ;picuno.c: 1673: byte kp;
[; ;picuno.c: 1674: static uint8_t keyOld,keyNew,stateOld,stateNew;
[; ;picuno.c: 1676: kp=0;
"1676
[e = _kp -> -> 0 `i `uc ]
[; ;picuno.c: 1678: digitalWrite(keypad_row1,0x00);
"1678
[e ( _digitalWrite (2 , _keypad_row1 -> -> 0 `i `uc ]
[; ;picuno.c: 1679: if(!digitalRead(keypad_col1)) kp='1';
"1679
[e $ ! ! != -> ( _digitalRead (1 _keypad_col1 `i -> -> -> 0 `i `uc `i 1548  ]
[e = _kp -> -> 49 `ui `uc ]
[e :U 1548 ]
[; ;picuno.c: 1680: if(!digitalRead(keypad_col2)) kp='2';
"1680
[e $ ! ! != -> ( _digitalRead (1 _keypad_col2 `i -> -> -> 0 `i `uc `i 1549  ]
[e = _kp -> -> 50 `ui `uc ]
[e :U 1549 ]
[; ;picuno.c: 1681: if(!digitalRead(keypad_col3)) kp='3';
"1681
[e $ ! ! != -> ( _digitalRead (1 _keypad_col3 `i -> -> -> 0 `i `uc `i 1550  ]
[e = _kp -> -> 51 `ui `uc ]
[e :U 1550 ]
[; ;picuno.c: 1682: if(!digitalRead(keypad_col4) && keypad_mode==1) kp='A';
"1682
[e $ ! && ! != -> ( _digitalRead (1 _keypad_col4 `i -> -> -> 0 `i `uc `i == -> _keypad_mode `i -> 1 `i 1551  ]
[e = _kp -> -> 65 `ui `uc ]
[e :U 1551 ]
[; ;picuno.c: 1683: digitalWrite(keypad_row1,0x01);
"1683
[e ( _digitalWrite (2 , _keypad_row1 -> -> 1 `i `uc ]
[; ;picuno.c: 1685: digitalWrite(keypad_row2,0x00);
"1685
[e ( _digitalWrite (2 , _keypad_row2 -> -> 0 `i `uc ]
[; ;picuno.c: 1686: if(!digitalRead(keypad_col1)) kp='4';
"1686
[e $ ! ! != -> ( _digitalRead (1 _keypad_col1 `i -> -> -> 0 `i `uc `i 1552  ]
[e = _kp -> -> 52 `ui `uc ]
[e :U 1552 ]
[; ;picuno.c: 1687: if(!digitalRead(keypad_col2)) kp='5';
"1687
[e $ ! ! != -> ( _digitalRead (1 _keypad_col2 `i -> -> -> 0 `i `uc `i 1553  ]
[e = _kp -> -> 53 `ui `uc ]
[e :U 1553 ]
[; ;picuno.c: 1688: if(!digitalRead(keypad_col3)) kp='6';
"1688
[e $ ! ! != -> ( _digitalRead (1 _keypad_col3 `i -> -> -> 0 `i `uc `i 1554  ]
[e = _kp -> -> 54 `ui `uc ]
[e :U 1554 ]
[; ;picuno.c: 1689: if(!digitalRead(keypad_col4) && keypad_mode==1) kp='B';
"1689
[e $ ! && ! != -> ( _digitalRead (1 _keypad_col4 `i -> -> -> 0 `i `uc `i == -> _keypad_mode `i -> 1 `i 1555  ]
[e = _kp -> -> 66 `ui `uc ]
[e :U 1555 ]
[; ;picuno.c: 1690: digitalWrite(keypad_row2,0x01);
"1690
[e ( _digitalWrite (2 , _keypad_row2 -> -> 1 `i `uc ]
[; ;picuno.c: 1692: digitalWrite(keypad_row3,0x00);
"1692
[e ( _digitalWrite (2 , _keypad_row3 -> -> 0 `i `uc ]
[; ;picuno.c: 1693: if(!digitalRead(keypad_col1)) kp='7';
"1693
[e $ ! ! != -> ( _digitalRead (1 _keypad_col1 `i -> -> -> 0 `i `uc `i 1556  ]
[e = _kp -> -> 55 `ui `uc ]
[e :U 1556 ]
[; ;picuno.c: 1694: if(!digitalRead(keypad_col2)) kp='8';
"1694
[e $ ! ! != -> ( _digitalRead (1 _keypad_col2 `i -> -> -> 0 `i `uc `i 1557  ]
[e = _kp -> -> 56 `ui `uc ]
[e :U 1557 ]
[; ;picuno.c: 1695: if(!digitalRead(keypad_col3)) kp='9';
"1695
[e $ ! ! != -> ( _digitalRead (1 _keypad_col3 `i -> -> -> 0 `i `uc `i 1558  ]
[e = _kp -> -> 57 `ui `uc ]
[e :U 1558 ]
[; ;picuno.c: 1696: if(!digitalRead(keypad_col4) && keypad_mode==1) kp='C';
"1696
[e $ ! && ! != -> ( _digitalRead (1 _keypad_col4 `i -> -> -> 0 `i `uc `i == -> _keypad_mode `i -> 1 `i 1559  ]
[e = _kp -> -> 67 `ui `uc ]
[e :U 1559 ]
[; ;picuno.c: 1697: digitalWrite(keypad_row3,0x01);
"1697
[e ( _digitalWrite (2 , _keypad_row3 -> -> 1 `i `uc ]
[; ;picuno.c: 1699: digitalWrite(keypad_row4,0x00);
"1699
[e ( _digitalWrite (2 , _keypad_row4 -> -> 0 `i `uc ]
[; ;picuno.c: 1700: if(!digitalRead(keypad_col1)) kp='*';
"1700
[e $ ! ! != -> ( _digitalRead (1 _keypad_col1 `i -> -> -> 0 `i `uc `i 1560  ]
[e = _kp -> -> 42 `ui `uc ]
[e :U 1560 ]
[; ;picuno.c: 1701: if(!digitalRead(keypad_col2)) kp='0';
"1701
[e $ ! ! != -> ( _digitalRead (1 _keypad_col2 `i -> -> -> 0 `i `uc `i 1561  ]
[e = _kp -> -> 48 `ui `uc ]
[e :U 1561 ]
[; ;picuno.c: 1702: if(!digitalRead(keypad_col3)) kp='#';
"1702
[e $ ! ! != -> ( _digitalRead (1 _keypad_col3 `i -> -> -> 0 `i `uc `i 1562  ]
[e = _kp -> -> 35 `ui `uc ]
[e :U 1562 ]
[; ;picuno.c: 1703: if(!digitalRead(keypad_col4) && keypad_mode==1) kp='D';
"1703
[e $ ! && ! != -> ( _digitalRead (1 _keypad_col4 `i -> -> -> 0 `i `uc `i == -> _keypad_mode `i -> 1 `i 1563  ]
[e = _kp -> -> 68 `ui `uc ]
[e :U 1563 ]
[; ;picuno.c: 1704: digitalWrite(keypad_row4,0x01);
"1704
[e ( _digitalWrite (2 , _keypad_row4 -> -> 1 `i `uc ]
[; ;picuno.c: 1706: if(!kp){kstate.s.idle= 1;kstate.s.press = 0; kstate.s.hold = 0;
"1706
[e $ ! ! != -> _kp `i -> -> -> 0 `i `uc `i 1564  ]
{
[e = . . _kstate 0 2 -> -> 1 `i `uc ]
[e = . . _kstate 0 1 -> -> 0 `i `uc ]
[e = . . _kstate 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 1707: kstate.s.stateChange = 0;
"1707
[e = . . _kstate 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 1708: keyOld = kp;}
"1708
[e = F9415 _kp ]
}
[e $U 1565  ]
"1709
[e :U 1564 ]
[; ;picuno.c: 1709: else {kstate.s.idle = 0; kstate.s.press = 1;}
{
[e = . . _kstate 0 2 -> -> 0 `i `uc ]
[e = . . _kstate 0 1 -> -> 1 `i `uc ]
}
[e :U 1565 ]
[; ;picuno.c: 1710: if(kstate.s.press && !kstate.s.hold){
"1710
[e $ ! && != -> . . _kstate 0 1 `i -> -> -> 0 `i `uc `i ! != -> . . _kstate 0 0 `i -> -> -> 0 `i `uc `i 1566  ]
{
[; ;picuno.c: 1711: keyNew = kp;
"1711
[e = F9416 _kp ]
[; ;picuno.c: 1712: if(keyOld != keyNew){
"1712
[e $ ! != -> F9415 `i -> F9416 `i 1567  ]
{
[; ;picuno.c: 1713: keyOld = keyNew;
"1713
[e = F9415 F9416 ]
[; ;picuno.c: 1714: kstate.s.hold = 1;
"1714
[e = . . _kstate 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 1715: return kp;
"1715
[e ) _kp ]
[e $UE 1547  ]
"1716
}
[e :U 1567 ]
"1717
}
[e :U 1566 ]
[; ;picuno.c: 1716: }
[; ;picuno.c: 1717: }
[; ;picuno.c: 1718: return 0;
"1718
[e ) -> -> 0 `i `uc ]
[e $UE 1547  ]
[; ;picuno.c: 1725: }
"1725
[e :UE 1547 ]
}
"1741
[v _lcd_mode `uc ~T0 @X0 1 e ]
[i _lcd_mode
-> -> 0 `i `uc
]
[; ;picuno.c: 1741: unsigned char lcd_mode = 0;
"1745
[v _lcd_temp `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1745: byte lcd_temp;
"1746
[v _lcd_disp `uc ~T0 @X0 1 e ]
[i _lcd_disp
-> -> 12 `i `uc
]
[; ;picuno.c: 1746: byte lcd_disp = 0b00001100;
"1747
[v _lcd_rs `uc ~T0 @X0 1 e ]
[v _lcd_en `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1747: byte lcd_rs, lcd_en;
"1748
[v _lcd_d0 `uc ~T0 @X0 1 e ]
[v _lcd_d1 `uc ~T0 @X0 1 e ]
[v _lcd_d2 `uc ~T0 @X0 1 e ]
[v _lcd_d3 `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1748: byte lcd_d0, lcd_d1, lcd_d2, lcd_d3;
"1749
[v _lcd_d4 `uc ~T0 @X0 1 e ]
[v _lcd_d5 `uc ~T0 @X0 1 e ]
[v _lcd_d6 `uc ~T0 @X0 1 e ]
[v _lcd_d7 `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1749: byte lcd_d4, lcd_d5, lcd_d6, lcd_d7;
"1750
[v _lcd_cols `uc ~T0 @X0 1 e ]
[v _lcd_rows `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1750: byte lcd_cols, lcd_rows;
"1751
[v __Addr `uc ~T0 @X0 1 e ]
[v __cols `uc ~T0 @X0 1 e ]
[v __rows `uc ~T0 @X0 1 e ]
[; ;picuno.c: 1751: byte _Addr,_cols,_rows;
"1755
[v _lcdDelay `(v ~T0 @X0 1 ef1`ui ]
"1756
{
[; ;picuno.c: 1755: void lcdDelay(unsigned int ms)
[; ;picuno.c: 1756: {
[e :U _lcdDelay ]
"1755
[v _ms `ui ~T0 @X0 1 r1 ]
"1756
[f ]
"1757
[v _i `ui ~T0 @X0 1 a ]
[; ;picuno.c: 1757: unsigned int i;
[; ;picuno.c: 1759: while(ms){
"1759
[e $U 1569  ]
[e :U 1570 ]
{
[; ;picuno.c: 1760: ms--;
"1760
[e -- _ms -> -> 1 `i `ui ]
[; ;picuno.c: 1761: i=((64*16)+(64/4));
"1761
[e = _i -> + * -> 64 `i -> 16 `i / -> 64 `i -> 4 `i `ui ]
[; ;picuno.c: 1762: while(i) i--;
"1762
[e $U 1572  ]
[e :U 1573 ]
[e -- _i -> -> 1 `i `ui ]
[e :U 1572 ]
[e $ != _i -> -> 0 `i `ui 1573  ]
[e :U 1574 ]
"1763
}
[e :U 1569 ]
"1759
[e $ != _ms -> -> 0 `i `ui 1570  ]
[e :U 1571 ]
[; ;picuno.c: 1763: }
[; ;picuno.c: 1764: }
"1764
[e :UE 1568 ]
}
"1767
[v _e_pulse `(v ~T0 @X0 1 ef1`uc ]
"1768
{
[; ;picuno.c: 1767: void e_pulse(byte k)
[; ;picuno.c: 1768: {
[e :U _e_pulse ]
"1767
[v _k `uc ~T0 @X0 1 r1 ]
"1768
[f ]
"1769
[v _dd `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1769: byte dd = k;
[e = _dd _k ]
[; ;picuno.c: 1770: dd |= 0b00000100;
"1770
[e =| _dd -> -> 4 `i `uc ]
[; ;picuno.c: 1771: i2c_out(_Addr,dd);
"1771
[e ( _i2c_out (2 , __Addr _dd ]
[; ;picuno.c: 1772: __nop(); __nop(); __nop(); __nop();
"1772
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1773: dd &= 0b11111011;
"1773
[e =& _dd -> -> 251 `i `uc ]
[; ;picuno.c: 1774: i2c_out(_Addr,dd);
"1774
[e ( _i2c_out (2 , __Addr _dd ]
[; ;picuno.c: 1775: __nop(); __nop(); __nop(); __nop();
"1775
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1776: }
"1776
[e :UE 1575 ]
}
"1779
[v _lcd_nibble `(v ~T0 @X0 1 ef1`uc ]
"1780
{
[; ;picuno.c: 1779: void lcd_nibble(byte nd)
[; ;picuno.c: 1780: {
[e :U _lcd_nibble ]
"1779
[v _nd `uc ~T0 @X0 1 r1 ]
"1780
[f ]
[; ;picuno.c: 1781: if(nd & 0x01) digitalWrite(lcd_d4,1); else digitalWrite(lcd_d4,0);
"1781
[e $ ! != & -> _nd `i -> 1 `i -> 0 `i 1577  ]
[e ( _digitalWrite (2 , _lcd_d4 -> -> 1 `i `uc ]
[e $U 1578  ]
[e :U 1577 ]
[e ( _digitalWrite (2 , _lcd_d4 -> -> 0 `i `uc ]
[e :U 1578 ]
[; ;picuno.c: 1782: if(nd & 0x02) digitalWrite(lcd_d5,1); else digitalWrite(lcd_d5,0);
"1782
[e $ ! != & -> _nd `i -> 2 `i -> 0 `i 1579  ]
[e ( _digitalWrite (2 , _lcd_d5 -> -> 1 `i `uc ]
[e $U 1580  ]
[e :U 1579 ]
[e ( _digitalWrite (2 , _lcd_d5 -> -> 0 `i `uc ]
[e :U 1580 ]
[; ;picuno.c: 1783: if(nd & 0x04) digitalWrite(lcd_d6,1); else digitalWrite(lcd_d6,0);
"1783
[e $ ! != & -> _nd `i -> 4 `i -> 0 `i 1581  ]
[e ( _digitalWrite (2 , _lcd_d6 -> -> 1 `i `uc ]
[e $U 1582  ]
[e :U 1581 ]
[e ( _digitalWrite (2 , _lcd_d6 -> -> 0 `i `uc ]
[e :U 1582 ]
[; ;picuno.c: 1784: if(nd & 0x08) digitalWrite(lcd_d7,1); else digitalWrite(lcd_d7,0);
"1784
[e $ ! != & -> _nd `i -> 8 `i -> 0 `i 1583  ]
[e ( _digitalWrite (2 , _lcd_d7 -> -> 1 `i `uc ]
[e $U 1584  ]
[e :U 1583 ]
[e ( _digitalWrite (2 , _lcd_d7 -> -> 0 `i `uc ]
[e :U 1584 ]
[; ;picuno.c: 1785: digitalWrite(lcd_en,1);
"1785
[e ( _digitalWrite (2 , _lcd_en -> -> 1 `i `uc ]
[; ;picuno.c: 1786: __nop(); __nop(); __nop(); __nop();
"1786
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1787: digitalWrite(lcd_en,0);
"1787
[e ( _digitalWrite (2 , _lcd_en -> -> 0 `i `uc ]
[; ;picuno.c: 1788: }
"1788
[e :UE 1576 ]
}
"1791
[v _lcd_putdata `(v ~T0 @X0 1 ef1`uc ]
"1792
{
[; ;picuno.c: 1791: void lcd_putdata(byte d)
[; ;picuno.c: 1792: {
[e :U _lcd_putdata ]
"1791
[v _d `uc ~T0 @X0 1 r1 ]
"1792
[f ]
"1793
[v _dd `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1793: byte dd;
[; ;picuno.c: 1797: if(lcd_mode==0)
"1797
[e $ ! == -> _lcd_mode `i -> 0 `i 1586  ]
[; ;picuno.c: 1798: {
"1798
{
[; ;picuno.c: 1799: lcd_nibble(d>>4);
"1799
[e ( _lcd_nibble (1 -> >> -> _d `i -> 4 `i `uc ]
[; ;picuno.c: 1800: lcd_nibble(d & 0x0F);
"1800
[e ( _lcd_nibble (1 -> & -> _d `i -> 15 `i `uc ]
"1801
}
[; ;picuno.c: 1801: }
[e $U 1587  ]
"1802
[e :U 1586 ]
[; ;picuno.c: 1802: else if(lcd_mode == 2)
[e $ ! == -> _lcd_mode `i -> 2 `i 1588  ]
[; ;picuno.c: 1803: {
"1803
{
[; ;picuno.c: 1804: dd = ((d&0xF0)& 0xfe)|0b00001000;
"1804
[e = _dd -> | & & -> _d `i -> 240 `i -> 254 `i -> 8 `i `uc ]
[; ;picuno.c: 1805: i2c_out(_Addr,dd);
"1805
[e ( _i2c_out (2 , __Addr _dd ]
[; ;picuno.c: 1806: e_pulse(dd);
"1806
[e ( _e_pulse (1 _dd ]
[; ;picuno.c: 1807: dd = (((d<<4)&0xf0)& 0xfe)|0b00001000;
"1807
[e = _dd -> | & & << -> _d `i -> 4 `i -> 240 `i -> 254 `i -> 8 `i `uc ]
[; ;picuno.c: 1808: i2c_out(_Addr,dd);
"1808
[e ( _i2c_out (2 , __Addr _dd ]
[; ;picuno.c: 1809: e_pulse(dd);
"1809
[e ( _e_pulse (1 _dd ]
"1810
}
[; ;picuno.c: 1810: }
[e $U 1589  ]
"1811
[e :U 1588 ]
[; ;picuno.c: 1811: else
[; ;picuno.c: 1812: {
"1812
{
[; ;picuno.c: 1816: if(d & 0x01) digitalWrite(lcd_d0,1); else digitalWrite(lcd_d0,0);
"1816
[e $ ! != & -> _d `i -> 1 `i -> 0 `i 1590  ]
[e ( _digitalWrite (2 , _lcd_d0 -> -> 1 `i `uc ]
[e $U 1591  ]
[e :U 1590 ]
[e ( _digitalWrite (2 , _lcd_d0 -> -> 0 `i `uc ]
[e :U 1591 ]
[; ;picuno.c: 1817: if(d & 0x02) digitalWrite(lcd_d1,1); else digitalWrite(lcd_d1,0);
"1817
[e $ ! != & -> _d `i -> 2 `i -> 0 `i 1592  ]
[e ( _digitalWrite (2 , _lcd_d1 -> -> 1 `i `uc ]
[e $U 1593  ]
[e :U 1592 ]
[e ( _digitalWrite (2 , _lcd_d1 -> -> 0 `i `uc ]
[e :U 1593 ]
[; ;picuno.c: 1818: if(d & 0x04) digitalWrite(lcd_d2,1); else digitalWrite(lcd_d2,0);
"1818
[e $ ! != & -> _d `i -> 4 `i -> 0 `i 1594  ]
[e ( _digitalWrite (2 , _lcd_d2 -> -> 1 `i `uc ]
[e $U 1595  ]
[e :U 1594 ]
[e ( _digitalWrite (2 , _lcd_d2 -> -> 0 `i `uc ]
[e :U 1595 ]
[; ;picuno.c: 1819: if(d & 0x08) digitalWrite(lcd_d3,1); else digitalWrite(lcd_d3,0);
"1819
[e $ ! != & -> _d `i -> 8 `i -> 0 `i 1596  ]
[e ( _digitalWrite (2 , _lcd_d3 -> -> 1 `i `uc ]
[e $U 1597  ]
[e :U 1596 ]
[e ( _digitalWrite (2 , _lcd_d3 -> -> 0 `i `uc ]
[e :U 1597 ]
[; ;picuno.c: 1820: if(d & 0x10) digitalWrite(lcd_d4,1); else digitalWrite(lcd_d4,0);
"1820
[e $ ! != & -> _d `i -> 16 `i -> 0 `i 1598  ]
[e ( _digitalWrite (2 , _lcd_d4 -> -> 1 `i `uc ]
[e $U 1599  ]
[e :U 1598 ]
[e ( _digitalWrite (2 , _lcd_d4 -> -> 0 `i `uc ]
[e :U 1599 ]
[; ;picuno.c: 1821: if(d & 0x20) digitalWrite(lcd_d5,1); else digitalWrite(lcd_d5,0);
"1821
[e $ ! != & -> _d `i -> 32 `i -> 0 `i 1600  ]
[e ( _digitalWrite (2 , _lcd_d5 -> -> 1 `i `uc ]
[e $U 1601  ]
[e :U 1600 ]
[e ( _digitalWrite (2 , _lcd_d5 -> -> 0 `i `uc ]
[e :U 1601 ]
[; ;picuno.c: 1822: if(d & 0x40) digitalWrite(lcd_d6,1); else digitalWrite(lcd_d6,0);
"1822
[e $ ! != & -> _d `i -> 64 `i -> 0 `i 1602  ]
[e ( _digitalWrite (2 , _lcd_d6 -> -> 1 `i `uc ]
[e $U 1603  ]
[e :U 1602 ]
[e ( _digitalWrite (2 , _lcd_d6 -> -> 0 `i `uc ]
[e :U 1603 ]
[; ;picuno.c: 1823: if(d & 0x80) digitalWrite(lcd_d7,1); else digitalWrite(lcd_d7,0);
"1823
[e $ ! != & -> _d `i -> 128 `i -> 0 `i 1604  ]
[e ( _digitalWrite (2 , _lcd_d7 -> -> 1 `i `uc ]
[e $U 1605  ]
[e :U 1604 ]
[e ( _digitalWrite (2 , _lcd_d7 -> -> 0 `i `uc ]
[e :U 1605 ]
[; ;picuno.c: 1825: digitalWrite(lcd_en,1);
"1825
[e ( _digitalWrite (2 , _lcd_en -> -> 1 `i `uc ]
[; ;picuno.c: 1826: __nop(); __nop(); __nop(); __nop();
"1826
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[e ( ___nop ..  ]
[; ;picuno.c: 1827: digitalWrite(lcd_en,0);
"1827
[e ( _digitalWrite (2 , _lcd_en -> -> 0 `i `uc ]
"1828
}
[e :U 1589 ]
[e :U 1587 ]
[; ;picuno.c: 1828: }
[; ;picuno.c: 1832: }
"1832
[e :UE 1585 ]
}
"1834
[v _lcd_clear `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1834: void lcd_clear(void){lcd_putdata(0x01); lcdDelay(2);}
[e :U _lcd_clear ]
[f ]
[e ( _lcd_putdata (1 -> -> 1 `i `uc ]
[e ( _lcdDelay (1 -> -> 2 `i `ui ]
[e :UE 1606 ]
}
"1835
[v _lcd_home `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1835: void lcd_home(void){lcd_putdata(0x02); lcdDelay(1);}
[e :U _lcd_home ]
[f ]
[e ( _lcd_putdata (1 -> -> 2 `i `uc ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1607 ]
}
"1836
[v _lcd_setCursor `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;picuno.c: 1836: void lcd_setCursor(byte col, byte row){lcd_putdata(row*0x40+col+0x80); lcdDelay(1);}
[e :U _lcd_setCursor ]
[v _col `uc ~T0 @X0 1 r1 ]
[v _row `uc ~T0 @X0 1 r2 ]
[f ]
[e ( _lcd_putdata (1 -> + + * -> _row `i -> 64 `i -> _col `i -> 128 `i `uc ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1608 ]
}
"1837
[v _lcd_cursor `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1837: void lcd_cursor(void){lcd_disp |= 0b00000010; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_cursor ]
[f ]
[e =| _lcd_disp -> -> 2 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1609 ]
}
"1838
[v _lcd_noCursor `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1838: void lcd_noCursor(void){lcd_disp &= 0b11111101; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_noCursor ]
[f ]
[e =& _lcd_disp -> -> 253 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1610 ]
}
"1839
[v _lcd_blink `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1839: void lcd_blink(void){lcd_disp |= 0b00000001; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_blink ]
[f ]
[e =| _lcd_disp -> -> 1 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1611 ]
}
"1840
[v _lcd_noBlink `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1840: void lcd_noBlink(void){lcd_disp &= 0b11111110; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_noBlink ]
[f ]
[e =& _lcd_disp -> -> 254 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1612 ]
}
"1841
[v _lcd_display `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1841: void lcd_display(void){lcd_disp |= 0b00000100; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_display ]
[f ]
[e =| _lcd_disp -> -> 4 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1613 ]
}
"1842
[v _lcd_noDisplay `(v ~T0 @X0 1 ef ]
{
[; ;picuno.c: 1842: void lcd_noDisplay(void){lcd_disp &= 0b11111011; lcd_putdata(lcd_disp); lcdDelay(1);}
[e :U _lcd_noDisplay ]
[f ]
[e =& _lcd_disp -> -> 251 `i `uc ]
[e ( _lcd_putdata (1 _lcd_disp ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1614 ]
}
"1843
[v _lcd_line1 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;picuno.c: 1843: void lcd_line1(byte CurX){lcd_putdata(0x80+CurX); lcdDelay(1);}
[e :U _lcd_line1 ]
[v _CurX `uc ~T0 @X0 1 r1 ]
[f ]
[e ( _lcd_putdata (1 -> + -> 128 `i -> _CurX `i `uc ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1615 ]
}
"1844
[v _lcd_line2 `(v ~T0 @X0 1 ef1`uc ]
{
[; ;picuno.c: 1844: void lcd_line2(byte CurX){lcd_putdata(0xC0+CurX); lcdDelay(1);}
[e :U _lcd_line2 ]
[v _CurX `uc ~T0 @X0 1 r1 ]
[f ]
[e ( _lcd_putdata (1 -> + -> 192 `i -> _CurX `i `uc ]
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[e :UE 1616 ]
}
"1847
[v _lcd_putc `(v ~T0 @X0 1 ef1`uc ]
"1848
{
[; ;picuno.c: 1847: void lcd_putc(byte d)
[; ;picuno.c: 1848: {
[e :U _lcd_putc ]
"1847
[v _d `uc ~T0 @X0 1 r1 ]
"1848
[f ]
"1849
[v _i `uc ~T0 @X0 1 a ]
[v _dd `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1849: byte i,dd;
[; ;picuno.c: 1850: if(lcd_mode == 2)
"1850
[e $ ! == -> _lcd_mode `i -> 2 `i 1618  ]
[; ;picuno.c: 1851: {
"1851
{
[; ;picuno.c: 1852: dd = (d&0xF0)|0x09;
"1852
[e = _dd -> | & -> _d `i -> 240 `i -> 9 `i `uc ]
[; ;picuno.c: 1853: i2c_out(_Addr,dd);
"1853
[e ( _i2c_out (2 , __Addr _dd ]
[; ;picuno.c: 1854: e_pulse(dd);
"1854
[e ( _e_pulse (1 _dd ]
[; ;picuno.c: 1855: dd = ((d<<4)&0xf0) | 0x09;
"1855
[e = _dd -> | & << -> _d `i -> 4 `i -> 240 `i -> 9 `i `uc ]
[; ;picuno.c: 1856: i2c_out(_Addr,dd);
"1856
[e ( _i2c_out (2 , __Addr _dd ]
[; ;picuno.c: 1857: e_pulse(dd);
"1857
[e ( _e_pulse (1 _dd ]
[; ;picuno.c: 1858: dd &= 0b11111110;
"1858
[e =& _dd -> -> 254 `i `uc ]
[; ;picuno.c: 1859: i2c_out(_Addr,dd);
"1859
[e ( _i2c_out (2 , __Addr _dd ]
"1860
}
[; ;picuno.c: 1860: }
[e $U 1619  ]
"1861
[e :U 1618 ]
[; ;picuno.c: 1861: else{
{
[; ;picuno.c: 1863: digitalWrite(lcd_rs,1);
"1863
[e ( _digitalWrite (2 , _lcd_rs -> -> 1 `i `uc ]
[; ;picuno.c: 1864: lcd_putdata(d);
"1864
[e ( _lcd_putdata (1 _d ]
[; ;picuno.c: 1865: digitalWrite(lcd_rs,0);
"1865
[e ( _digitalWrite (2 , _lcd_rs -> -> 0 `i `uc ]
[; ;picuno.c: 1868: i=140; while(i) i--;
"1868
[e = _i -> -> 140 `i `uc ]
[e $U 1620  ]
[e :U 1621 ]
[e -- _i -> -> 1 `i `uc ]
[e :U 1620 ]
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1621  ]
[e :U 1622 ]
"1869
}
[e :U 1619 ]
[; ;picuno.c: 1869: }
[; ;picuno.c: 1870: }
"1870
[e :UE 1617 ]
}
"1873
[v _lcd_putb `(v ~T0 @X0 1 ef1`uc ]
"1874
{
[; ;picuno.c: 1873: void lcd_putb(byte d)
[; ;picuno.c: 1874: {
[e :U _lcd_putb ]
"1873
[v _d `uc ~T0 @X0 1 r1 ]
"1874
[f ]
"1875
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1875: byte i;
[; ;picuno.c: 1877: for(i=0;i<8;i++){
"1877
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 8 `i 1624  ]
[e $U 1625  ]
[e :U 1624 ]
{
[; ;picuno.c: 1878: if(d & 0x80)
"1878
[e $ ! != & -> _d `i -> 128 `i -> 0 `i 1627  ]
[; ;picuno.c: 1879: lcd_putc('1');
"1879
[e ( _lcd_putc (1 -> -> 49 `ui `uc ]
[e $U 1628  ]
"1880
[e :U 1627 ]
[; ;picuno.c: 1880: else
[; ;picuno.c: 1881: lcd_putc('0');
"1881
[e ( _lcd_putc (1 -> -> 48 `ui `uc ]
[e :U 1628 ]
[; ;picuno.c: 1882: d <<= 1;
"1882
[e =<< _d -> 1 `i ]
"1883
}
"1877
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 8 `i 1624  ]
[e :U 1625 ]
"1883
}
[; ;picuno.c: 1883: }
[; ;picuno.c: 1884: }
"1884
[e :UE 1623 ]
}
"1887
[v _lcd_puth `(v ~T0 @X0 1 ef1`uc ]
"1888
{
[; ;picuno.c: 1887: void lcd_puth(byte d)
[; ;picuno.c: 1888: {
[e :U _lcd_puth ]
"1887
[v _d `uc ~T0 @X0 1 r1 ]
"1888
[f ]
"1889
[v _h `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1889: byte h;
[; ;picuno.c: 1891: h = (d>>4)+'0';
"1891
[e = _h -> + -> >> -> _d `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 1892: if(h>'9') h+=7;
"1892
[e $ ! > -> _h `ui -> 57 `ui 1630  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1630 ]
[; ;picuno.c: 1893: lcd_putc(h);
"1893
[e ( _lcd_putc (1 _h ]
[; ;picuno.c: 1894: h = (d & 0x0F)+'0';
"1894
[e = _h -> + -> & -> _d `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 1895: if(h>'9') h+=7;
"1895
[e $ ! > -> _h `ui -> 57 `ui 1631  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1631 ]
[; ;picuno.c: 1896: lcd_putc(h);
"1896
[e ( _lcd_putc (1 _h ]
[; ;picuno.c: 1897: }
"1897
[e :UE 1629 ]
}
"1900
[v _lcd_puti `(v ~T0 @X0 1 ef1`ui ]
"1901
{
[; ;picuno.c: 1900: void lcd_puti(unsigned int Val)
[; ;picuno.c: 1901: {
[e :U _lcd_puti ]
"1900
[v _Val `ui ~T0 @X0 1 r1 ]
"1901
[f ]
"1902
[v _Ch `uc ~T0 @X0 -> 5 `i a ]
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1902: byte Ch[5],i=0,d;
[e = _i -> -> 0 `i `uc ]
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1904: do{
"1904
[e :U 1635 ]
{
[; ;picuno.c: 1907: d=(Val % 10);
"1907
[e = _d -> % _Val -> -> 10 `i `ui `uc ]
[; ;picuno.c: 1908: d+=0x30;
"1908
[e =+ _d -> -> 48 `i `uc ]
[; ;picuno.c: 1909: Ch[i++]=d;
"1909
[e = *U + &U _Ch * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux _d ]
[; ;picuno.c: 1910: Val=Val / 10;
"1910
[e = _Val / _Val -> -> 10 `i `ui ]
"1911
}
[; ;picuno.c: 1911: }while(Val);
[e $ != _Val -> -> 0 `i `ui 1635  ]
[e :U 1634 ]
[; ;picuno.c: 1912: while(i){
"1912
[e $U 1636  ]
[e :U 1637 ]
{
[; ;picuno.c: 1913: i--;
"1913
[e -- _i -> -> 1 `i `uc ]
[; ;picuno.c: 1914: lcd_putc(Ch[i]);
"1914
[e ( _lcd_putc (1 *U + &U _Ch * -> _i `ux -> -> # *U &U _Ch `ui `ux ]
"1915
}
[e :U 1636 ]
"1912
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1637  ]
[e :U 1638 ]
[; ;picuno.c: 1915: }
[; ;picuno.c: 1916: }
"1916
[e :UE 1632 ]
}
"1921
[v _lcd_print `(v ~T0 @X0 1 ef1`*Cuc ]
"1922
{
[; ;picuno.c: 1921: void lcd_print(const char *str)
[; ;picuno.c: 1922: {
[e :U _lcd_print ]
"1921
[v _str `*Cuc ~T0 @X0 1 r1 ]
"1922
[f ]
[; ;picuno.c: 1923: while(*str){
"1923
[e $U 1640  ]
[e :U 1641 ]
{
[; ;picuno.c: 1924: lcd_putc(*str);
"1924
[e ( _lcd_putc (1 *U _str ]
[; ;picuno.c: 1925: str++;
"1925
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"1926
}
[e :U 1640 ]
"1923
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1641  ]
[e :U 1642 ]
[; ;picuno.c: 1926: }
[; ;picuno.c: 1927: }
"1927
[e :UE 1639 ]
}
"1928
[v _lcd_write `(v ~T0 @X0 1 ef1`*uc ]
"1929
{
[; ;picuno.c: 1928: void lcd_write(char *str)
[; ;picuno.c: 1929: {
[e :U _lcd_write ]
"1928
[v _str `*uc ~T0 @X0 1 r1 ]
"1929
[f ]
[; ;picuno.c: 1930: while(*str){
"1930
[e $U 1644  ]
[e :U 1645 ]
{
[; ;picuno.c: 1931: lcd_putc(*str);
"1931
[e ( _lcd_putc (1 *U _str ]
[; ;picuno.c: 1932: str++;
"1932
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"1933
}
[e :U 1644 ]
"1930
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1645  ]
[e :U 1646 ]
[; ;picuno.c: 1933: }
[; ;picuno.c: 1934: }
"1934
[e :UE 1643 ]
}
"1936
[v _lcd_init4 `(v ~T0 @X0 1 ef6`uc`uc`uc`uc`uc`uc ]
"1937
{
[; ;picuno.c: 1936: void lcd_init4(byte rs, byte en, byte d4, byte d5, byte d6, byte d7)
[; ;picuno.c: 1937: {
[e :U _lcd_init4 ]
"1936
[v _rs `uc ~T0 @X0 1 r1 ]
[v _en `uc ~T0 @X0 1 r2 ]
[v _d4 `uc ~T0 @X0 1 r3 ]
[v _d5 `uc ~T0 @X0 1 r4 ]
[v _d6 `uc ~T0 @X0 1 r5 ]
[v _d7 `uc ~T0 @X0 1 r6 ]
"1937
[f ]
[; ;picuno.c: 1938: lcd_mode = 0;
"1938
[e = _lcd_mode -> -> 0 `i `uc ]
[; ;picuno.c: 1939: lcd_rs = rs; lcd_en = en;
"1939
[e = _lcd_rs _rs ]
[e = _lcd_en _en ]
[; ;picuno.c: 1940: lcd_d4 = d4; lcd_d5 = d5; lcd_d6 = d6; lcd_d7 = d7;
"1940
[e = _lcd_d4 _d4 ]
[e = _lcd_d5 _d5 ]
[e = _lcd_d6 _d6 ]
[e = _lcd_d7 _d7 ]
[; ;picuno.c: 1941: pinMode(lcd_rs,0x00);
"1941
[e ( _pinMode (2 , _lcd_rs -> -> 0 `i `uc ]
[; ;picuno.c: 1942: pinMode(lcd_en,0x00);
"1942
[e ( _pinMode (2 , _lcd_en -> -> 0 `i `uc ]
[; ;picuno.c: 1943: pinMode(lcd_d4,0x00);
"1943
[e ( _pinMode (2 , _lcd_d4 -> -> 0 `i `uc ]
[; ;picuno.c: 1944: pinMode(lcd_d5,0x00);
"1944
[e ( _pinMode (2 , _lcd_d5 -> -> 0 `i `uc ]
[; ;picuno.c: 1945: pinMode(lcd_d6,0x00);
"1945
[e ( _pinMode (2 , _lcd_d6 -> -> 0 `i `uc ]
[; ;picuno.c: 1946: pinMode(lcd_d7,0x00);
"1946
[e ( _pinMode (2 , _lcd_d7 -> -> 0 `i `uc ]
[; ;picuno.c: 1947: }
"1947
[e :UE 1647 ]
}
"1948
[v _lcd_init8 `(v ~T0 @X0 1 ef10`uc`uc`uc`uc`uc`uc`uc`uc`uc`uc ]
"1949
{
[; ;picuno.c: 1948: void lcd_init8(byte rs, byte en, byte d0, byte d1, byte d2, byte d3, byte d4, byte d5, byte d6, byte d7)
[; ;picuno.c: 1949: {
[e :U _lcd_init8 ]
"1948
[v _rs `uc ~T0 @X0 1 r1 ]
[v _en `uc ~T0 @X0 1 r2 ]
[v _d0 `uc ~T0 @X0 1 r3 ]
[v _d1 `uc ~T0 @X0 1 r4 ]
[v _d2 `uc ~T0 @X0 1 r5 ]
[v _d3 `uc ~T0 @X0 1 r6 ]
[v _d4 `uc ~T0 @X0 1 r7 ]
[v _d5 `uc ~T0 @X0 1 r8 ]
[v _d6 `uc ~T0 @X0 1 r9 ]
[v _d7 `uc ~T0 @X0 1 r10 ]
"1949
[f ]
[; ;picuno.c: 1950: lcd_mode = 1;
"1950
[e = _lcd_mode -> -> 1 `i `uc ]
[; ;picuno.c: 1951: lcd_rs = rs; lcd_en = en;
"1951
[e = _lcd_rs _rs ]
[e = _lcd_en _en ]
[; ;picuno.c: 1952: lcd_d0 = d0; lcd_d1 = d1; lcd_d2 = d2; lcd_d3 = d3;
"1952
[e = _lcd_d0 _d0 ]
[e = _lcd_d1 _d1 ]
[e = _lcd_d2 _d2 ]
[e = _lcd_d3 _d3 ]
[; ;picuno.c: 1953: lcd_d4 = d4; lcd_d5 = d5; lcd_d6 = d6; lcd_d7 = d7;
"1953
[e = _lcd_d4 _d4 ]
[e = _lcd_d5 _d5 ]
[e = _lcd_d6 _d6 ]
[e = _lcd_d7 _d7 ]
[; ;picuno.c: 1954: pinMode(lcd_rs,0x00);
"1954
[e ( _pinMode (2 , _lcd_rs -> -> 0 `i `uc ]
[; ;picuno.c: 1955: pinMode(lcd_en,0x00);
"1955
[e ( _pinMode (2 , _lcd_en -> -> 0 `i `uc ]
[; ;picuno.c: 1956: pinMode(lcd_d0,0x00);
"1956
[e ( _pinMode (2 , _lcd_d0 -> -> 0 `i `uc ]
[; ;picuno.c: 1957: pinMode(lcd_d1,0x00);
"1957
[e ( _pinMode (2 , _lcd_d1 -> -> 0 `i `uc ]
[; ;picuno.c: 1958: pinMode(lcd_d2,0x00);
"1958
[e ( _pinMode (2 , _lcd_d2 -> -> 0 `i `uc ]
[; ;picuno.c: 1959: pinMode(lcd_d3,0x00);
"1959
[e ( _pinMode (2 , _lcd_d3 -> -> 0 `i `uc ]
[; ;picuno.c: 1960: pinMode(lcd_d4,0x00);
"1960
[e ( _pinMode (2 , _lcd_d4 -> -> 0 `i `uc ]
[; ;picuno.c: 1961: pinMode(lcd_d5,0x00);
"1961
[e ( _pinMode (2 , _lcd_d5 -> -> 0 `i `uc ]
[; ;picuno.c: 1962: pinMode(lcd_d6,0x00);
"1962
[e ( _pinMode (2 , _lcd_d6 -> -> 0 `i `uc ]
[; ;picuno.c: 1963: pinMode(lcd_d7,0x00);
"1963
[e ( _pinMode (2 , _lcd_d7 -> -> 0 `i `uc ]
[; ;picuno.c: 1964: }
"1964
[e :UE 1648 ]
}
"1966
[v _lcd_init_i2c `(v ~T0 @X0 1 ef3`uc`uc`uc ]
"1967
{
[; ;picuno.c: 1966: void lcd_init_i2c(uint8_t lcd_Addr,uint8_t lcd_cols,uint8_t lcd_rows)
[; ;picuno.c: 1967: {
[e :U _lcd_init_i2c ]
"1966
[v _lcd_Addr `uc ~T0 @X0 1 r1 ]
[v _lcd_cols `uc ~T0 @X0 1 r2 ]
[v _lcd_rows `uc ~T0 @X0 1 r3 ]
"1967
[f ]
[; ;picuno.c: 1968: lcd_mode = 2;
"1968
[e = _lcd_mode -> -> 2 `i `uc ]
[; ;picuno.c: 1969: i2c_init(100000);
"1969
[e ( _i2c_init (1 -> -> 100000 `l `ul ]
[; ;picuno.c: 1970: _Addr = lcd_Addr;
"1970
[e = __Addr _lcd_Addr ]
[; ;picuno.c: 1971: _cols = lcd_cols;
"1971
[e = __cols _lcd_cols ]
[; ;picuno.c: 1972: _rows = lcd_rows;
"1972
[e = __rows _lcd_rows ]
[; ;picuno.c: 1973: lcd_begin(lcd_cols,lcd_rows);
"1973
[e ( _lcd_begin (2 , _lcd_cols _lcd_rows ]
[; ;picuno.c: 1974: }
"1974
[e :UE 1649 ]
}
"1976
[v _lcd_begin `(v ~T0 @X0 1 ef2`uc`uc ]
"1977
{
[; ;picuno.c: 1976: void lcd_begin(byte lcd_cols, byte lcd_rows)
[; ;picuno.c: 1977: {
[e :U _lcd_begin ]
[v _lcd_cols `uc ~T0 @X0 1 r1 ]
[v _lcd_rows `uc ~T0 @X0 1 r2 ]
[f ]
"1978
[v _i `uc ~T0 @X0 1 a ]
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 1978: byte i,d;
[; ;picuno.c: 1979: _cols = lcd_cols; _rows = lcd_rows;
"1979
[e = __cols _lcd_cols ]
[e = __rows _lcd_rows ]
[; ;picuno.c: 1984: if(lcd_mode==0)
"1984
[e $ ! == -> _lcd_mode `i -> 0 `i 1651  ]
[; ;picuno.c: 1985: {
"1985
{
[; ;picuno.c: 1986: lcd_nibble(0x03);
"1986
[e ( _lcd_nibble (1 -> -> 3 `i `uc ]
[; ;picuno.c: 1987: lcdDelay(7);
"1987
[e ( _lcdDelay (1 -> -> 7 `i `ui ]
[; ;picuno.c: 1988: lcd_nibble(0x03);
"1988
[e ( _lcd_nibble (1 -> -> 3 `i `uc ]
[; ;picuno.c: 1989: lcdDelay(1);
"1989
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1990: lcd_nibble(0x03);
"1990
[e ( _lcd_nibble (1 -> -> 3 `i `uc ]
[; ;picuno.c: 1991: lcdDelay(1);
"1991
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1992: lcd_nibble(0x02);
"1992
[e ( _lcd_nibble (1 -> -> 2 `i `uc ]
[; ;picuno.c: 1993: lcdDelay(1);
"1993
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 1994: lcd_putdata(0x28);
"1994
[e ( _lcd_putdata (1 -> -> 40 `i `uc ]
[; ;picuno.c: 1995: lcdDelay(1);
"1995
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
"1996
}
[; ;picuno.c: 1996: }
[e $U 1652  ]
"1997
[e :U 1651 ]
[; ;picuno.c: 1997: else if(lcd_mode == 2)
[e $ ! == -> _lcd_mode `i -> 2 `i 1653  ]
[; ;picuno.c: 1998: {
"1998
{
[; ;picuno.c: 2000: d = 0b00111000;
"2000
[e = _d -> -> 56 `i `uc ]
[; ;picuno.c: 2001: i2c_out(_Addr,d);
"2001
[e ( _i2c_out (2 , __Addr _d ]
[; ;picuno.c: 2002: e_pulse(d);
"2002
[e ( _e_pulse (1 _d ]
[; ;picuno.c: 2003: delay(5);
"2003
[e ( _delay (1 -> -> 5 `i `ui ]
[; ;picuno.c: 2004: e_pulse(d);
"2004
[e ( _e_pulse (1 _d ]
[; ;picuno.c: 2005: delay(1);
"2005
[e ( _delay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 2006: e_pulse(d);
"2006
[e ( _e_pulse (1 _d ]
[; ;picuno.c: 2007: delay(1);
"2007
[e ( _delay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 2009: d = 0b00101000;
"2009
[e = _d -> -> 40 `i `uc ]
[; ;picuno.c: 2010: i2c_out(_Addr,d);
"2010
[e ( _i2c_out (2 , __Addr _d ]
[; ;picuno.c: 2011: e_pulse(d);
"2011
[e ( _e_pulse (1 _d ]
[; ;picuno.c: 2012: delay(1);
"2012
[e ( _delay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 2014: lcd_putdata(0x28);
"2014
[e ( _lcd_putdata (1 -> -> 40 `i `uc ]
[; ;picuno.c: 2015: lcdDelay(1);
"2015
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
"2016
}
[; ;picuno.c: 2016: }
[e $U 1654  ]
"2017
[e :U 1653 ]
[; ;picuno.c: 2017: else{
{
[; ;picuno.c: 2018: lcd_putdata(0x30);
"2018
[e ( _lcd_putdata (1 -> -> 48 `i `uc ]
[; ;picuno.c: 2019: lcdDelay(7);
"2019
[e ( _lcdDelay (1 -> -> 7 `i `ui ]
[; ;picuno.c: 2020: lcd_putdata(0x30);
"2020
[e ( _lcd_putdata (1 -> -> 48 `i `uc ]
[; ;picuno.c: 2021: lcdDelay(1);
"2021
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 2022: lcd_putdata(0x30);
"2022
[e ( _lcd_putdata (1 -> -> 48 `i `uc ]
[; ;picuno.c: 2023: lcdDelay(1);
"2023
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 2024: lcd_putdata(0x38);
"2024
[e ( _lcd_putdata (1 -> -> 56 `i `uc ]
[; ;picuno.c: 2025: lcdDelay(1);
"2025
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
"2026
}
[e :U 1654 ]
[e :U 1652 ]
[; ;picuno.c: 2026: }
[; ;picuno.c: 2029: lcd_putdata(0x08);
"2029
[e ( _lcd_putdata (1 -> -> 8 `i `uc ]
[; ;picuno.c: 2030: lcdDelay(1);
"2030
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 2031: lcd_putdata(0x01);
"2031
[e ( _lcd_putdata (1 -> -> 1 `i `uc ]
[; ;picuno.c: 2032: lcdDelay(7);
"2032
[e ( _lcdDelay (1 -> -> 7 `i `ui ]
[; ;picuno.c: 2033: lcd_putdata(0x06);
"2033
[e ( _lcd_putdata (1 -> -> 6 `i `uc ]
[; ;picuno.c: 2034: lcdDelay(1);
"2034
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 2035: lcd_putdata(lcd_disp);
"2035
[e ( _lcd_putdata (1 _lcd_disp ]
[; ;picuno.c: 2036: lcdDelay(1);
"2036
[e ( _lcdDelay (1 -> -> 1 `i `ui ]
[; ;picuno.c: 2041: lcd_temp = 0;
"2041
[e = _lcd_temp -> -> 0 `i `uc ]
[; ;picuno.c: 2045: }
"2045
[e :UE 1650 ]
}
"2052
[v _uart_brg_set `(v ~T0 @X0 1 ef2`uc`ul ]
"2053
{
[; ;picuno.c: 2052: void uart_brg_set(byte com, unsigned long speed)
[; ;picuno.c: 2053: {
[e :U _uart_brg_set ]
"2052
[v _com `uc ~T0 @X0 1 r1 ]
[v _speed `ul ~T0 @X0 1 r2 ]
"2053
[f ]
"2054
[v _brgl `uc ~T0 @X0 1 a ]
[v _brgh `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2054: byte brgl,brgh;
[; ;picuno.c: 2056: speed = speed / 10;
"2056
[e = _speed / _speed -> -> -> 10 `i `l `ul ]
[; ;picuno.c: 2057: speed = 64000000UL / speed;
"2057
[e = _speed / -> 64000000 `ul _speed ]
[; ;picuno.c: 2058: speed = speed / 4;
"2058
[e = _speed / _speed -> -> -> 4 `i `l `ul ]
[; ;picuno.c: 2059: speed = speed + 5;
"2059
[e = _speed + _speed -> -> -> 5 `i `l `ul ]
[; ;picuno.c: 2060: speed = speed / 10;
"2060
[e = _speed / _speed -> -> -> 10 `i `l `ul ]
[; ;picuno.c: 2061: speed--;
"2061
[e -- _speed -> -> -> 1 `i `l `ul ]
[; ;picuno.c: 2062: brgh = (unsigned char)(speed>>8);
"2062
[e = _brgh -> >> _speed -> 8 `i `uc ]
[; ;picuno.c: 2063: brgl = (unsigned char)(speed);
"2063
[e = _brgl -> _speed `uc ]
[; ;picuno.c: 2064: if(com==1)
"2064
[e $ ! == -> _com `i -> 1 `i 1656  ]
[; ;picuno.c: 2065: {
"2065
{
[; ;picuno.c: 2066: SPBRGH = brgh;
"2066
[e = _SPBRGH _brgh ]
[; ;picuno.c: 2067: SPBRG1 = brgl;
"2067
[e = _SPBRG1 _brgl ]
"2068
}
[; ;picuno.c: 2068: }
[e $U 1657  ]
"2069
[e :U 1656 ]
[; ;picuno.c: 2069: else
[; ;picuno.c: 2070: {
"2070
{
[; ;picuno.c: 2072: SPBRGH2 = brgh;
"2072
[e = _SPBRGH2 _brgh ]
[; ;picuno.c: 2073: SPBRG2 = brgl;
"2073
[e = _SPBRG2 _brgl ]
"2075
}
[e :U 1657 ]
[; ;picuno.c: 2075: }
[; ;picuno.c: 2076: }
"2076
[e :UE 1655 ]
}
"2081
[v _Serial_begin `(v ~T0 @X0 1 ef1`ul ]
"2082
{
[; ;picuno.c: 2081: void Serial_begin(unsigned long speed)
[; ;picuno.c: 2082: {
[e :U _Serial_begin ]
"2081
[v _speed `ul ~T0 @X0 1 r1 ]
"2082
[f ]
[; ;picuno.c: 2083: uart_brg_set(1,speed);
"2083
[e ( _uart_brg_set (2 , -> -> 1 `i `uc _speed ]
[; ;picuno.c: 2088: BAUDCON1bits.BRG16 = 1;
"2088
[e = . . _BAUDCON1bits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 2090: TXSTA=0x24;
"2090
[e = _TXSTA -> -> 36 `i `uc ]
[; ;picuno.c: 2091: RCSTA=0x90;
"2091
[e = _RCSTA -> -> 144 `i `uc ]
[; ;picuno.c: 2092: RCIE = 1;
"2092
[e = _RCIE -> -> 1 `i `b ]
[; ;picuno.c: 2093: TXIE = 0;
"2093
[e = _TXIE -> -> 0 `i `b ]
[; ;picuno.c: 2094: TXIP = 1;
"2094
[e = _TXIP -> -> 1 `i `b ]
[; ;picuno.c: 2095: RCIP = 1;
"2095
[e = _RCIP -> -> 1 `i `b ]
[; ;picuno.c: 2096: }
"2096
[e :UE 1658 ]
}
"2098
[v _Serial_end `(v ~T0 @X0 1 ef ]
"2099
{
[; ;picuno.c: 2098: void Serial_end(void)
[; ;picuno.c: 2099: {
[e :U _Serial_end ]
[f ]
[; ;picuno.c: 2100: TXSTA=0x00;
"2100
[e = _TXSTA -> -> 0 `i `uc ]
[; ;picuno.c: 2101: RCSTA=0x00;
"2101
[e = _RCSTA -> -> 0 `i `uc ]
[; ;picuno.c: 2102: RCIE = 0;
"2102
[e = _RCIE -> -> 0 `i `b ]
[; ;picuno.c: 2103: }
"2103
[e :UE 1659 ]
}
"2105
[v _Serial_available `(uc ~T0 @X0 1 ef ]
"2106
{
[; ;picuno.c: 2105: byte Serial_available(void)
[; ;picuno.c: 2106: {
[e :U _Serial_available ]
[f ]
[; ;picuno.c: 2107: return uart1_rx_cnt;
"2107
[e ) _uart1_rx_cnt ]
[e $UE 1660  ]
[; ;picuno.c: 2108: }
"2108
[e :UE 1660 ]
}
"2110
[v _Serial_putc `(v ~T0 @X0 1 ef1`uc ]
"2111
{
[; ;picuno.c: 2110: void Serial_putc(byte d)
[; ;picuno.c: 2111: {
[e :U _Serial_putc ]
"2110
[v _d `uc ~T0 @X0 1 r1 ]
"2111
[f ]
"2112
[v _p `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2112: unsigned char p;
[; ;picuno.c: 2117: if(uart1_tx_cnt)
"2117
[e $ ! != -> _uart1_tx_cnt `i -> -> -> 0 `i `uc `i 1662  ]
[; ;picuno.c: 2118: {
"2118
{
[; ;picuno.c: 2119: while(uart1_tx_cnt == 32);
"2119
[e $U 1663  ]
[e :U 1664 ]
[e :U 1663 ]
[e $ == -> _uart1_tx_cnt `i -> 32 `i 1664  ]
[e :U 1665 ]
[; ;picuno.c: 2120: INTCONbits.GIEH = 0;
"2120
[e = . . _INTCONbits 2 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2121: p = (uart1_tx_cnt + uart1_tx_pos) % 32;
"2121
[e = _p -> % + -> _uart1_tx_cnt `i -> _uart1_tx_pos `i -> 32 `i `uc ]
[; ;picuno.c: 2122: uart1_txbuf[p] = d;
"2122
[e = *U + &U _uart1_txbuf * -> _p `ux -> -> # *U &U _uart1_txbuf `ui `ux _d ]
[; ;picuno.c: 2123: uart1_tx_cnt++;
"2123
[e ++ _uart1_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 2124: INTCONbits.GIEH = 1;
"2124
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
"2125
}
[; ;picuno.c: 2125: }
[e $U 1666  ]
"2126
[e :U 1662 ]
[; ;picuno.c: 2126: else if(TXIF)
[e $ ! _TXIF 1667  ]
[; ;picuno.c: 2127: {
"2127
{
[; ;picuno.c: 2128: TXREG = d;
"2128
[e = _TXREG _d ]
"2129
}
[; ;picuno.c: 2129: }
[e $U 1668  ]
"2130
[e :U 1667 ]
[; ;picuno.c: 2130: else
[; ;picuno.c: 2131: {
"2131
{
[; ;picuno.c: 2132: uart1_tx_cnt = 1;
"2132
[e = _uart1_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 2133: uart1_tx_pos = 0;
"2133
[e = _uart1_tx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2134: uart1_txbuf[0] = d;
"2134
[e = *U + &U _uart1_txbuf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart1_txbuf `ui `ux _d ]
[; ;picuno.c: 2135: TXIE = 1;
"2135
[e = _TXIE -> -> 1 `i `b ]
"2136
}
[e :U 1668 ]
[e :U 1666 ]
[; ;picuno.c: 2136: }
[; ;picuno.c: 2137: }
"2137
[e :UE 1661 ]
}
"2139
[v _Serial_crlf `(v ~T0 @X0 1 ef ]
"2140
{
[; ;picuno.c: 2139: void Serial_crlf(void)
[; ;picuno.c: 2140: {
[e :U _Serial_crlf ]
[f ]
[; ;picuno.c: 2141: Serial_putc(0x0D);
"2141
[e ( _Serial_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2142: Serial_putc(0x0A);
"2142
[e ( _Serial_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2143: }
"2143
[e :UE 1669 ]
}
"2145
[v _Serial_puth `(v ~T0 @X0 1 ef1`uc ]
"2146
{
[; ;picuno.c: 2145: void Serial_puth(byte d)
[; ;picuno.c: 2146: {
[e :U _Serial_puth ]
"2145
[v _d `uc ~T0 @X0 1 r1 ]
"2146
[f ]
"2147
[v _h `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2147: byte h;
[; ;picuno.c: 2149: h = (d>>4)+'0';
"2149
[e = _h -> + -> >> -> _d `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 2150: if(h>'9') h+=7;
"2150
[e $ ! > -> _h `ui -> 57 `ui 1671  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1671 ]
[; ;picuno.c: 2151: Serial_putc(h);
"2151
[e ( _Serial_putc (1 _h ]
[; ;picuno.c: 2152: h = (d & 0x0F)+'0';
"2152
[e = _h -> + -> & -> _d `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 2153: if(h>'9') h+=7;
"2153
[e $ ! > -> _h `ui -> 57 `ui 1672  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1672 ]
[; ;picuno.c: 2154: Serial_putc(h);
"2154
[e ( _Serial_putc (1 _h ]
[; ;picuno.c: 2155: }
"2155
[e :UE 1670 ]
}
"2157
[v _Serial_puti `(v ~T0 @X0 1 ef1`ui ]
"2158
{
[; ;picuno.c: 2157: void Serial_puti(unsigned int dd)
[; ;picuno.c: 2158: {
[e :U _Serial_puti ]
"2157
[v _dd `ui ~T0 @X0 1 r1 ]
"2158
[f ]
"2159
[v _Ch `uc ~T0 @X0 -> 5 `i a ]
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2159: byte Ch[5],i=0;
[e = _i -> -> 0 `i `uc ]
[; ;picuno.c: 2161: do{
"2161
[e :U 1676 ]
{
[; ;picuno.c: 2162: Ch[i++]=(dd%10)+0x30;
"2162
[e = *U + &U _Ch * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux -> + % _dd -> -> 10 `i `ui -> -> 48 `i `ui `uc ]
[; ;picuno.c: 2163: dd /= 10;
"2163
[e =/ _dd -> -> 10 `uc `ui ]
"2164
}
[; ;picuno.c: 2164: }while(dd);
[e $ != _dd -> -> 0 `i `ui 1676  ]
[e :U 1675 ]
[; ;picuno.c: 2165: while(i) Serial_putc(Ch[--i]);
"2165
[e $U 1677  ]
[e :U 1678 ]
[e ( _Serial_putc (1 *U + &U _Ch * -> =- _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux ]
[e :U 1677 ]
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1678  ]
[e :U 1679 ]
[; ;picuno.c: 2166: }
"2166
[e :UE 1673 ]
}
"2168
[v _Serial_print `(v ~T0 @X0 1 ef1`*Cuc ]
"2169
{
[; ;picuno.c: 2168: void Serial_print(const char *str)
[; ;picuno.c: 2169: {
[e :U _Serial_print ]
"2168
[v _str `*Cuc ~T0 @X0 1 r1 ]
"2169
[f ]
[; ;picuno.c: 2170: while(*str){
"2170
[e $U 1681  ]
[e :U 1682 ]
{
[; ;picuno.c: 2171: Serial_putc(*str);
"2171
[e ( _Serial_putc (1 *U _str ]
[; ;picuno.c: 2172: str++;
"2172
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2173
}
[e :U 1681 ]
"2170
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1682  ]
[e :U 1683 ]
[; ;picuno.c: 2173: }
[; ;picuno.c: 2174: }
"2174
[e :UE 1680 ]
}
"2176
[v _Serial_println `(v ~T0 @X0 1 ef1`*Cuc ]
"2177
{
[; ;picuno.c: 2176: void Serial_println(const char *str)
[; ;picuno.c: 2177: {
[e :U _Serial_println ]
"2176
[v _str `*Cuc ~T0 @X0 1 r1 ]
"2177
[f ]
[; ;picuno.c: 2178: while(*str){
"2178
[e $U 1685  ]
[e :U 1686 ]
{
[; ;picuno.c: 2179: Serial_putc(*str);
"2179
[e ( _Serial_putc (1 *U _str ]
[; ;picuno.c: 2180: str++;
"2180
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2181
}
[e :U 1685 ]
"2178
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1686  ]
[e :U 1687 ]
[; ;picuno.c: 2181: }
[; ;picuno.c: 2182: Serial_putc(0x0D);
"2182
[e ( _Serial_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2183: Serial_putc(0x0A);
"2183
[e ( _Serial_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2184: }
"2184
[e :UE 1684 ]
}
"2186
[v _Serial_write `(v ~T0 @X0 1 ef1`*uc ]
"2187
{
[; ;picuno.c: 2186: void Serial_write(char *str)
[; ;picuno.c: 2187: {
[e :U _Serial_write ]
"2186
[v _str `*uc ~T0 @X0 1 r1 ]
"2187
[f ]
[; ;picuno.c: 2188: while(*str){
"2188
[e $U 1689  ]
[e :U 1690 ]
{
[; ;picuno.c: 2189: Serial_putc(*str);
"2189
[e ( _Serial_putc (1 *U _str ]
[; ;picuno.c: 2190: str++;
"2190
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2191
}
[e :U 1689 ]
"2188
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1690  ]
[e :U 1691 ]
[; ;picuno.c: 2191: }
[; ;picuno.c: 2192: }
"2192
[e :UE 1688 ]
}
"2194
[v _Serial_writeln `(v ~T0 @X0 1 ef1`*uc ]
"2195
{
[; ;picuno.c: 2194: void Serial_writeln(char *str)
[; ;picuno.c: 2195: {
[e :U _Serial_writeln ]
"2194
[v _str `*uc ~T0 @X0 1 r1 ]
"2195
[f ]
[; ;picuno.c: 2196: while(*str){
"2196
[e $U 1693  ]
[e :U 1694 ]
{
[; ;picuno.c: 2197: Serial_putc(*str);
"2197
[e ( _Serial_putc (1 *U _str ]
[; ;picuno.c: 2198: str++;
"2198
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2199
}
[e :U 1693 ]
"2196
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1694  ]
[e :U 1695 ]
[; ;picuno.c: 2199: }
[; ;picuno.c: 2200: Serial_putc(0x0D);
"2200
[e ( _Serial_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2201: Serial_putc(0x0A);
"2201
[e ( _Serial_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2202: }
"2202
[e :UE 1692 ]
}
"2204
[v _Serial_read `(uc ~T0 @X0 1 ef ]
"2205
{
[; ;picuno.c: 2204: byte Serial_read(void)
[; ;picuno.c: 2205: {
[e :U _Serial_read ]
[f ]
"2206
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2206: byte d=0;
[e = _d -> -> 0 `i `uc ]
[; ;picuno.c: 2208: if(uart1_rx_pos < uart1_rx_cnt)
"2208
[e $ ! < -> _uart1_rx_pos `i -> _uart1_rx_cnt `i 1697  ]
[; ;picuno.c: 2209: {
"2209
{
[; ;picuno.c: 2210: d = uart1_rxbuf[uart1_rx_pos++];
"2210
[e = _d *U + &U _uart1_rxbuf * -> ++ _uart1_rx_pos -> -> 1 `i `uc `ux -> -> # *U &U _uart1_rxbuf `ui `ux ]
[; ;picuno.c: 2211: if(uart1_rx_pos == uart1_rx_cnt)
"2211
[e $ ! == -> _uart1_rx_pos `i -> _uart1_rx_cnt `i 1698  ]
[; ;picuno.c: 2212: {
"2212
{
[; ;picuno.c: 2213: uart1_rx_pos = 0;
"2213
[e = _uart1_rx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2214: uart1_rx_cnt = 0;
"2214
[e = _uart1_rx_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2215: uart1_rx_ready = 0;
"2215
[e = _uart1_rx_ready -> -> 0 `i `uc ]
"2216
}
[e :U 1698 ]
"2217
}
[e :U 1697 ]
[; ;picuno.c: 2216: }
[; ;picuno.c: 2217: }
[; ;picuno.c: 2218: return d;
"2218
[e ) _d ]
[e $UE 1696  ]
[; ;picuno.c: 2219: }
"2219
[e :UE 1696 ]
}
"2221
[v _Serial_ready `(uc ~T0 @X0 1 ef ]
"2222
{
[; ;picuno.c: 2221: byte Serial_ready(void)
[; ;picuno.c: 2222: {
[e :U _Serial_ready ]
[f ]
[; ;picuno.c: 2223: return uart1_rx_ready;
"2223
[e ) _uart1_rx_ready ]
[e $UE 1699  ]
[; ;picuno.c: 2224: }
"2224
[e :UE 1699 ]
}
"2226
[v _Serial_clear `(v ~T0 @X0 1 ef ]
"2227
{
[; ;picuno.c: 2226: void Serial_clear(void)
[; ;picuno.c: 2227: {
[e :U _Serial_clear ]
[f ]
[; ;picuno.c: 2228: uart1_cr_cnt = 0;
"2228
[e = _uart1_cr_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2229: uart1_lf_cnt = 0;
"2229
[e = _uart1_lf_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2230: uart1_rx_pos = 0;
"2230
[e = _uart1_rx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2231: uart1_rx_cnt = 0;
"2231
[e = _uart1_rx_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2232: uart1_rx_ready = 0;
"2232
[e = _uart1_rx_ready -> -> 0 `i `uc ]
[; ;picuno.c: 2233: uart1_rxbuf[0] = 0;
"2233
[e = *U + &U _uart1_rxbuf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart1_rxbuf `ui `ux -> -> 0 `i `uc ]
[; ;picuno.c: 2234: }
"2234
[e :UE 1700 ]
}
"2236
[v _Serial_readBytes `(v ~T0 @X0 1 ef2`*uc`uc ]
"2237
{
[; ;picuno.c: 2236: void Serial_readBytes(byte *buffer, byte length)
[; ;picuno.c: 2237: {
[e :U _Serial_readBytes ]
"2236
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
"2237
[f ]
"2238
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2238: byte i=0,j=length;
[e = _i -> -> 0 `i `uc ]
[v _j `uc ~T0 @X0 1 a ]
[e = _j _length ]
[; ;picuno.c: 2240: if(j > uart1_rx_cnt) j = uart1_rx_cnt;
"2240
[e $ ! > -> _j `i -> _uart1_rx_cnt `i 1702  ]
[e = _j _uart1_rx_cnt ]
[e :U 1702 ]
[; ;picuno.c: 2241: while(i<j)
"2241
[e $U 1703  ]
[e :U 1704 ]
[; ;picuno.c: 2242: {
"2242
{
[; ;picuno.c: 2243: *buffer = uart1_rxbuf[i++];
"2243
[e = *U _buffer *U + &U _uart1_rxbuf * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _uart1_rxbuf `ui `ux ]
[; ;picuno.c: 2244: buffer++;
"2244
[e ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
"2245
}
[e :U 1703 ]
"2241
[e $ < -> _i `i -> _j `i 1704  ]
[e :U 1705 ]
[; ;picuno.c: 2245: }
[; ;picuno.c: 2246: }
"2246
[e :UE 1701 ]
}
"2248
[v _Serial_readString `(v ~T0 @X0 1 ef2`*uc`uc ]
"2249
{
[; ;picuno.c: 2248: void Serial_readString(byte *buffer, byte length)
[; ;picuno.c: 2249: {
[e :U _Serial_readString ]
"2248
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
"2249
[f ]
"2250
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2250: byte i=0,j=length;
[e = _i -> -> 0 `i `uc ]
[v _j `uc ~T0 @X0 1 a ]
[e = _j _length ]
[; ;picuno.c: 2252: if(j > uart1_rx_cnt) j = uart1_rx_cnt;
"2252
[e $ ! > -> _j `i -> _uart1_rx_cnt `i 1707  ]
[e = _j _uart1_rx_cnt ]
[e :U 1707 ]
[; ;picuno.c: 2253: while(i<j)
"2253
[e $U 1708  ]
[e :U 1709 ]
[; ;picuno.c: 2254: {
"2254
{
[; ;picuno.c: 2255: *buffer = uart1_rxbuf[i++];
"2255
[e = *U _buffer *U + &U _uart1_rxbuf * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _uart1_rxbuf `ui `ux ]
[; ;picuno.c: 2256: buffer++;
"2256
[e ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
"2257
}
[e :U 1708 ]
"2253
[e $ < -> _i `i -> _j `i 1709  ]
[e :U 1710 ]
[; ;picuno.c: 2257: }
[; ;picuno.c: 2258: }
"2258
[e :UE 1706 ]
}
"2264
[v _Serial2_begin `(v ~T0 @X0 1 ef1`ul ]
"2265
{
[; ;picuno.c: 2264: void Serial2_begin(unsigned long speed)
[; ;picuno.c: 2265: {
[e :U _Serial2_begin ]
"2264
[v _speed `ul ~T0 @X0 1 r1 ]
"2265
[f ]
[; ;picuno.c: 2266: uart_brg_set(2,speed);
"2266
[e ( _uart_brg_set (2 , -> -> 2 `i `uc _speed ]
[; ;picuno.c: 2267: BAUDCON2bits.BRG16 = 1;
"2267
[e = . . _BAUDCON2bits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 2268: TXSTA2=0x24;
"2268
[e = _TXSTA2 -> -> 36 `i `uc ]
[; ;picuno.c: 2269: RCSTA2=0x90;
"2269
[e = _RCSTA2 -> -> 144 `i `uc ]
[; ;picuno.c: 2270: RC2IE = 1;
"2270
[e = _RC2IE -> -> 1 `i `b ]
[; ;picuno.c: 2271: PIE3bits.TX2IE = 0;
"2271
[e = . . _PIE3bits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2272: TX2IP = 1;
"2272
[e = _TX2IP -> -> 1 `i `b ]
[; ;picuno.c: 2273: RC2IP = 1;
"2273
[e = _RC2IP -> -> 1 `i `b ]
[; ;picuno.c: 2274: }
"2274
[e :UE 1711 ]
}
"2276
[v _Serial2_end `(v ~T0 @X0 1 ef ]
"2277
{
[; ;picuno.c: 2276: void Serial2_end(void)
[; ;picuno.c: 2277: {
[e :U _Serial2_end ]
[f ]
[; ;picuno.c: 2278: TXSTA2=0x00;
"2278
[e = _TXSTA2 -> -> 0 `i `uc ]
[; ;picuno.c: 2279: RCSTA2=0x00;
"2279
[e = _RCSTA2 -> -> 0 `i `uc ]
[; ;picuno.c: 2280: RC2IE = 0;
"2280
[e = _RC2IE -> -> 0 `i `b ]
[; ;picuno.c: 2281: }
"2281
[e :UE 1712 ]
}
"2283
[v _Serial2_available `(uc ~T0 @X0 1 ef ]
"2284
{
[; ;picuno.c: 2283: byte Serial2_available(void)
[; ;picuno.c: 2284: {
[e :U _Serial2_available ]
[f ]
[; ;picuno.c: 2285: return uart2_rx_cnt;
"2285
[e ) _uart2_rx_cnt ]
[e $UE 1713  ]
[; ;picuno.c: 2286: }
"2286
[e :UE 1713 ]
}
"2288
[v _Serial2_putc `(v ~T0 @X0 1 ef1`uc ]
"2289
{
[; ;picuno.c: 2288: void Serial2_putc(byte d)
[; ;picuno.c: 2289: {
[e :U _Serial2_putc ]
"2288
[v _d `uc ~T0 @X0 1 r1 ]
"2289
[f ]
"2290
[v _p `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2290: unsigned char p;
[; ;picuno.c: 2295: if(uart2_tx_cnt)
"2295
[e $ ! != -> _uart2_tx_cnt `i -> -> -> 0 `i `uc `i 1715  ]
[; ;picuno.c: 2296: {
"2296
{
[; ;picuno.c: 2297: while(uart2_tx_cnt == 32);
"2297
[e $U 1716  ]
[e :U 1717 ]
[e :U 1716 ]
[e $ == -> _uart2_tx_cnt `i -> 32 `i 1717  ]
[e :U 1718 ]
[; ;picuno.c: 2298: INTCONbits.GIEH = 0;
"2298
[e = . . _INTCONbits 2 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2299: p = (uart2_tx_cnt + uart2_tx_pos) % 32;
"2299
[e = _p -> % + -> _uart2_tx_cnt `i -> _uart2_tx_pos `i -> 32 `i `uc ]
[; ;picuno.c: 2300: uart2_txbuf[p] = d;
"2300
[e = *U + &U _uart2_txbuf * -> _p `ux -> -> # *U &U _uart2_txbuf `ui `ux _d ]
[; ;picuno.c: 2301: uart2_tx_cnt++;
"2301
[e ++ _uart2_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 2302: INTCONbits.GIEH = 1;
"2302
[e = . . _INTCONbits 2 2 -> -> 1 `i `uc ]
"2303
}
[; ;picuno.c: 2303: }
[e $U 1719  ]
"2304
[e :U 1715 ]
[; ;picuno.c: 2304: else if(TX2IF)
[e $ ! _TX2IF 1720  ]
[; ;picuno.c: 2305: {
"2305
{
[; ;picuno.c: 2306: TXREG2 = d;
"2306
[e = _TXREG2 _d ]
"2307
}
[; ;picuno.c: 2307: }
[e $U 1721  ]
"2308
[e :U 1720 ]
[; ;picuno.c: 2308: else
[; ;picuno.c: 2309: {
"2309
{
[; ;picuno.c: 2310: uart2_tx_cnt = 1;
"2310
[e = _uart2_tx_cnt -> -> 1 `i `uc ]
[; ;picuno.c: 2311: uart2_tx_pos = 0;
"2311
[e = _uart2_tx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2312: uart2_txbuf[0] = d;
"2312
[e = *U + &U _uart2_txbuf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart2_txbuf `ui `ux _d ]
[; ;picuno.c: 2313: TX2IE = 1;
"2313
[e = _TX2IE -> -> 1 `i `b ]
"2314
}
[e :U 1721 ]
[e :U 1719 ]
[; ;picuno.c: 2314: }
[; ;picuno.c: 2315: }
"2315
[e :UE 1714 ]
}
"2317
[v _Serial2_crlf `(v ~T0 @X0 1 ef ]
"2318
{
[; ;picuno.c: 2317: void Serial2_crlf(void)
[; ;picuno.c: 2318: {
[e :U _Serial2_crlf ]
[f ]
[; ;picuno.c: 2319: Serial2_putc(0x0D);
"2319
[e ( _Serial2_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2320: Serial2_putc(0x0A);
"2320
[e ( _Serial2_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2321: }
"2321
[e :UE 1722 ]
}
"2323
[v _Serial2_puth `(v ~T0 @X0 1 ef1`uc ]
"2324
{
[; ;picuno.c: 2323: void Serial2_puth(byte d)
[; ;picuno.c: 2324: {
[e :U _Serial2_puth ]
"2323
[v _d `uc ~T0 @X0 1 r1 ]
"2324
[f ]
"2325
[v _h `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2325: byte h;
[; ;picuno.c: 2327: h = (d>>4)+'0';
"2327
[e = _h -> + -> >> -> _d `i -> 4 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 2328: if(h>'9') h+=7;
"2328
[e $ ! > -> _h `ui -> 57 `ui 1724  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1724 ]
[; ;picuno.c: 2329: Serial2_putc(h);
"2329
[e ( _Serial2_putc (1 _h ]
[; ;picuno.c: 2330: h = (d & 0x0F)+'0';
"2330
[e = _h -> + -> & -> _d `i -> 15 `i `ui -> 48 `ui `uc ]
[; ;picuno.c: 2331: if(h>'9') h+=7;
"2331
[e $ ! > -> _h `ui -> 57 `ui 1725  ]
[e =+ _h -> -> 7 `i `uc ]
[e :U 1725 ]
[; ;picuno.c: 2332: Serial2_putc(h);
"2332
[e ( _Serial2_putc (1 _h ]
[; ;picuno.c: 2333: }
"2333
[e :UE 1723 ]
}
"2335
[v _Serial2_puti `(v ~T0 @X0 1 ef1`ui ]
"2336
{
[; ;picuno.c: 2335: void Serial2_puti(unsigned int dd)
[; ;picuno.c: 2336: {
[e :U _Serial2_puti ]
"2335
[v _dd `ui ~T0 @X0 1 r1 ]
"2336
[f ]
"2337
[v _Ch `uc ~T0 @X0 -> 5 `i a ]
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2337: byte Ch[5],i=0;
[e = _i -> -> 0 `i `uc ]
[; ;picuno.c: 2339: do{
"2339
[e :U 1729 ]
{
[; ;picuno.c: 2340: Ch[i++]=(dd%10)+0x30;
"2340
[e = *U + &U _Ch * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux -> + % _dd -> -> 10 `i `ui -> -> 48 `i `ui `uc ]
[; ;picuno.c: 2341: dd /= 10;
"2341
[e =/ _dd -> -> 10 `uc `ui ]
"2342
}
[; ;picuno.c: 2342: }while(dd);
[e $ != _dd -> -> 0 `i `ui 1729  ]
[e :U 1728 ]
[; ;picuno.c: 2343: while(i) Serial2_putc(Ch[--i]);
"2343
[e $U 1730  ]
[e :U 1731 ]
[e ( _Serial2_putc (1 *U + &U _Ch * -> =- _i -> -> 1 `i `uc `ux -> -> # *U &U _Ch `ui `ux ]
[e :U 1730 ]
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1731  ]
[e :U 1732 ]
[; ;picuno.c: 2344: }
"2344
[e :UE 1726 ]
}
"2346
[v _Serial2_print `(v ~T0 @X0 1 ef1`*Cuc ]
"2347
{
[; ;picuno.c: 2346: void Serial2_print(const char *str)
[; ;picuno.c: 2347: {
[e :U _Serial2_print ]
"2346
[v _str `*Cuc ~T0 @X0 1 r1 ]
"2347
[f ]
[; ;picuno.c: 2348: while(*str){
"2348
[e $U 1734  ]
[e :U 1735 ]
{
[; ;picuno.c: 2349: Serial2_putc(*str);
"2349
[e ( _Serial2_putc (1 *U _str ]
[; ;picuno.c: 2350: str++;
"2350
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2351
}
[e :U 1734 ]
"2348
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1735  ]
[e :U 1736 ]
[; ;picuno.c: 2351: }
[; ;picuno.c: 2352: }
"2352
[e :UE 1733 ]
}
"2354
[v _Serial2_println `(v ~T0 @X0 1 ef1`*Cuc ]
"2355
{
[; ;picuno.c: 2354: void Serial2_println(const char *str)
[; ;picuno.c: 2355: {
[e :U _Serial2_println ]
"2354
[v _str `*Cuc ~T0 @X0 1 r1 ]
"2355
[f ]
[; ;picuno.c: 2356: while(*str){
"2356
[e $U 1738  ]
[e :U 1739 ]
{
[; ;picuno.c: 2357: Serial2_putc(*str);
"2357
[e ( _Serial2_putc (1 *U _str ]
[; ;picuno.c: 2358: str++;
"2358
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2359
}
[e :U 1738 ]
"2356
[e $ != -> *U _str `i -> -> -> 0 `i `Cuc `i 1739  ]
[e :U 1740 ]
[; ;picuno.c: 2359: }
[; ;picuno.c: 2360: Serial2_putc(0x0D);
"2360
[e ( _Serial2_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2361: Serial2_putc(0x0A);
"2361
[e ( _Serial2_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2362: }
"2362
[e :UE 1737 ]
}
"2364
[v _Serial2_write `(v ~T0 @X0 1 ef1`*uc ]
"2365
{
[; ;picuno.c: 2364: void Serial2_write(char *str)
[; ;picuno.c: 2365: {
[e :U _Serial2_write ]
"2364
[v _str `*uc ~T0 @X0 1 r1 ]
"2365
[f ]
[; ;picuno.c: 2366: while(*str){
"2366
[e $U 1742  ]
[e :U 1743 ]
{
[; ;picuno.c: 2367: Serial2_putc(*str);
"2367
[e ( _Serial2_putc (1 *U _str ]
[; ;picuno.c: 2368: str++;
"2368
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2369
}
[e :U 1742 ]
"2366
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1743  ]
[e :U 1744 ]
[; ;picuno.c: 2369: }
[; ;picuno.c: 2370: }
"2370
[e :UE 1741 ]
}
"2372
[v _Serial2_writeln `(v ~T0 @X0 1 ef1`*uc ]
"2373
{
[; ;picuno.c: 2372: void Serial2_writeln(char *str)
[; ;picuno.c: 2373: {
[e :U _Serial2_writeln ]
"2372
[v _str `*uc ~T0 @X0 1 r1 ]
"2373
[f ]
[; ;picuno.c: 2374: while(*str){
"2374
[e $U 1746  ]
[e :U 1747 ]
{
[; ;picuno.c: 2375: Serial2_putc(*str);
"2375
[e ( _Serial2_putc (1 *U _str ]
[; ;picuno.c: 2376: str++;
"2376
[e ++ _str * -> -> 1 `i `x -> -> # *U _str `i `x ]
"2377
}
[e :U 1746 ]
"2374
[e $ != -> *U _str `i -> -> -> 0 `i `uc `i 1747  ]
[e :U 1748 ]
[; ;picuno.c: 2377: }
[; ;picuno.c: 2378: Serial2_putc(0x0D);
"2378
[e ( _Serial2_putc (1 -> -> 13 `i `uc ]
[; ;picuno.c: 2379: Serial2_putc(0x0A);
"2379
[e ( _Serial2_putc (1 -> -> 10 `i `uc ]
[; ;picuno.c: 2380: }
"2380
[e :UE 1745 ]
}
"2382
[v _Serial2_read `(uc ~T0 @X0 1 ef ]
"2383
{
[; ;picuno.c: 2382: byte Serial2_read(void)
[; ;picuno.c: 2383: {
[e :U _Serial2_read ]
[f ]
"2384
[v _d `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2384: byte d=0;
[e = _d -> -> 0 `i `uc ]
[; ;picuno.c: 2386: if(uart2_rx_pos < uart2_rx_cnt)
"2386
[e $ ! < -> _uart2_rx_pos `i -> _uart2_rx_cnt `i 1750  ]
[; ;picuno.c: 2387: {
"2387
{
[; ;picuno.c: 2388: d = uart2_rxbuf[uart2_rx_pos++];
"2388
[e = _d *U + &U _uart2_rxbuf * -> ++ _uart2_rx_pos -> -> 1 `i `uc `ux -> -> # *U &U _uart2_rxbuf `ui `ux ]
[; ;picuno.c: 2389: if(uart2_rx_pos == uart2_rx_cnt)
"2389
[e $ ! == -> _uart2_rx_pos `i -> _uart2_rx_cnt `i 1751  ]
[; ;picuno.c: 2390: {
"2390
{
[; ;picuno.c: 2391: uart2_rx_pos = 0;
"2391
[e = _uart2_rx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2392: uart2_rx_cnt = 0;
"2392
[e = _uart2_rx_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2393: uart2_rx_ready = 0;
"2393
[e = _uart2_rx_ready -> -> 0 `i `uc ]
"2394
}
[e :U 1751 ]
"2395
}
[e :U 1750 ]
[; ;picuno.c: 2394: }
[; ;picuno.c: 2395: }
[; ;picuno.c: 2396: return d;
"2396
[e ) _d ]
[e $UE 1749  ]
[; ;picuno.c: 2397: }
"2397
[e :UE 1749 ]
}
"2399
[v _Serial2_ready `(uc ~T0 @X0 1 ef ]
"2400
{
[; ;picuno.c: 2399: byte Serial2_ready(void)
[; ;picuno.c: 2400: {
[e :U _Serial2_ready ]
[f ]
[; ;picuno.c: 2401: return uart2_rx_ready;
"2401
[e ) _uart2_rx_ready ]
[e $UE 1752  ]
[; ;picuno.c: 2402: }
"2402
[e :UE 1752 ]
}
"2404
[v _Serial2_clear `(v ~T0 @X0 1 ef ]
"2405
{
[; ;picuno.c: 2404: void Serial2_clear(void)
[; ;picuno.c: 2405: {
[e :U _Serial2_clear ]
[f ]
[; ;picuno.c: 2406: uart2_cr_cnt = 0;
"2406
[e = _uart2_cr_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2407: uart2_lf_cnt = 0;
"2407
[e = _uart2_lf_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2408: uart2_rx_pos = 0;
"2408
[e = _uart2_rx_pos -> -> 0 `i `uc ]
[; ;picuno.c: 2409: uart2_rx_cnt = 0;
"2409
[e = _uart2_rx_cnt -> -> 0 `i `uc ]
[; ;picuno.c: 2410: uart2_rx_ready = 0;
"2410
[e = _uart2_rx_ready -> -> 0 `i `uc ]
[; ;picuno.c: 2411: uart2_rxbuf[0] = 0;
"2411
[e = *U + &U _uart2_rxbuf * -> -> -> 0 `i `ui `ux -> -> # *U &U _uart2_rxbuf `ui `ux -> -> 0 `i `uc ]
[; ;picuno.c: 2412: }
"2412
[e :UE 1753 ]
}
"2414
[v _Serial2_readBytes `(v ~T0 @X0 1 ef2`*uc`uc ]
"2415
{
[; ;picuno.c: 2414: void Serial2_readBytes(byte *buffer, byte length)
[; ;picuno.c: 2415: {
[e :U _Serial2_readBytes ]
"2414
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
"2415
[f ]
"2416
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2416: byte i=0,j=length;
[e = _i -> -> 0 `i `uc ]
[v _j `uc ~T0 @X0 1 a ]
[e = _j _length ]
[; ;picuno.c: 2418: if(j > uart2_rx_cnt) j = uart2_rx_cnt;
"2418
[e $ ! > -> _j `i -> _uart2_rx_cnt `i 1755  ]
[e = _j _uart2_rx_cnt ]
[e :U 1755 ]
[; ;picuno.c: 2419: while(i<j)
"2419
[e $U 1756  ]
[e :U 1757 ]
[; ;picuno.c: 2420: {
"2420
{
[; ;picuno.c: 2421: *buffer = uart2_rxbuf[i++];
"2421
[e = *U _buffer *U + &U _uart2_rxbuf * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _uart2_rxbuf `ui `ux ]
[; ;picuno.c: 2422: buffer++;
"2422
[e ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
"2423
}
[e :U 1756 ]
"2419
[e $ < -> _i `i -> _j `i 1757  ]
[e :U 1758 ]
[; ;picuno.c: 2423: }
[; ;picuno.c: 2424: Serial2_clear();
"2424
[e ( _Serial2_clear ..  ]
[; ;picuno.c: 2425: }
"2425
[e :UE 1754 ]
}
"2427
[v _Serial2_readString `(v ~T0 @X0 1 ef2`*uc`uc ]
"2428
{
[; ;picuno.c: 2427: void Serial2_readString(byte *buffer, byte length)
[; ;picuno.c: 2428: {
[e :U _Serial2_readString ]
"2427
[v _buffer `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
"2428
[f ]
"2429
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2429: byte i=0,j=length;
[e = _i -> -> 0 `i `uc ]
[v _j `uc ~T0 @X0 1 a ]
[e = _j _length ]
[; ;picuno.c: 2431: if(j > uart2_rx_cnt) j = uart2_rx_cnt;
"2431
[e $ ! > -> _j `i -> _uart2_rx_cnt `i 1760  ]
[e = _j _uart2_rx_cnt ]
[e :U 1760 ]
[; ;picuno.c: 2432: while(i<j)
"2432
[e $U 1761  ]
[e :U 1762 ]
[; ;picuno.c: 2433: {
"2433
{
[; ;picuno.c: 2434: *buffer = uart2_rxbuf[i++];
"2434
[e = *U _buffer *U + &U _uart2_rxbuf * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U &U _uart2_rxbuf `ui `ux ]
[; ;picuno.c: 2435: buffer++;
"2435
[e ++ _buffer * -> -> 1 `i `x -> -> # *U _buffer `i `x ]
"2436
}
[e :U 1761 ]
"2432
[e $ < -> _i `i -> _j `i 1762  ]
[e :U 1763 ]
[; ;picuno.c: 2436: }
[; ;picuno.c: 2437: Serial2_clear();
"2437
[e ( _Serial2_clear ..  ]
[; ;picuno.c: 2438: }
"2438
[e :UE 1759 ]
}
"2444
[v _spi_mode `uc ~T0 @X0 1 e ]
[i _spi_mode
-> -> 0 `i `uc
]
[; ;picuno.c: 2444: byte spi_mode = 0;
"2446
[v _SPI_begin `(v ~T0 @X0 1 ef1`uc ]
"2447
{
[; ;picuno.c: 2446: void SPI_begin(byte mode)
[; ;picuno.c: 2447: {
[e :U _SPI_begin ]
"2446
[v _mode `uc ~T0 @X0 1 r1 ]
"2447
[f ]
[; ;picuno.c: 2448: spi_mode = mode;
"2448
[e = _spi_mode _mode ]
[; ;picuno.c: 2450: TRISBbits.TRISB4 = 0;
"2450
[e = . . _TRISBbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2451: TRISBbits.TRISB2 = 0;
"2451
[e = . . _TRISBbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2452: TRISBbits.TRISB1 = 1;
"2452
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 2454: if(spi_mode == 0)
"2454
[e $ ! == -> _spi_mode `i -> 0 `i 1765  ]
[; ;picuno.c: 2455: {
"2455
{
[; ;picuno.c: 2456: LATBbits.LATB4 = 0;
"2456
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2457: return;
"2457
[e $UE 1764  ]
"2458
}
[e :U 1765 ]
[; ;picuno.c: 2458: }
[; ;picuno.c: 2460: SSPCON1bits.SSPEN = 0;
"2460
[e = . . _SSPCON1bits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2461: SSPSTATbits.SMP = 1;
"2461
[e = . . _SSPSTATbits 2 7 -> -> 1 `i `uc ]
[; ;picuno.c: 2462: if(mode==1)
"2462
[e $ ! == -> _mode `i -> 1 `i 1766  ]
[; ;picuno.c: 2463: {
"2463
{
[; ;picuno.c: 2464: SSPSTATbits.CKE = 0;
"2464
[e = . . _SSPSTATbits 2 6 -> -> 0 `i `uc ]
[; ;picuno.c: 2465: SSPCON1bits.CKP = 0;
"2465
[e = . . _SSPCON1bits 0 1 -> -> 0 `i `uc ]
"2466
}
[; ;picuno.c: 2466: }
[e $U 1767  ]
"2467
[e :U 1766 ]
[; ;picuno.c: 2467: else if(mode==2)
[e $ ! == -> _mode `i -> 2 `i 1768  ]
[; ;picuno.c: 2468: {
"2468
{
[; ;picuno.c: 2469: SSPSTATbits.CKE = 0;
"2469
[e = . . _SSPSTATbits 2 6 -> -> 0 `i `uc ]
[; ;picuno.c: 2470: SSPCON1bits.CKP = 1;
"2470
[e = . . _SSPCON1bits 0 1 -> -> 1 `i `uc ]
"2471
}
[; ;picuno.c: 2471: }
[e $U 1769  ]
"2472
[e :U 1768 ]
[; ;picuno.c: 2472: else if(mode==3)
[e $ ! == -> _mode `i -> 3 `i 1770  ]
[; ;picuno.c: 2473: {
"2473
{
[; ;picuno.c: 2474: SSPSTATbits.CKE = 1;
"2474
[e = . . _SSPSTATbits 2 6 -> -> 1 `i `uc ]
[; ;picuno.c: 2475: SSPCON1bits.CKP = 0;
"2475
[e = . . _SSPCON1bits 0 1 -> -> 0 `i `uc ]
"2476
}
[; ;picuno.c: 2476: }
[e $U 1771  ]
"2477
[e :U 1770 ]
[; ;picuno.c: 2477: else if(mode==4)
[e $ ! == -> _mode `i -> 4 `i 1772  ]
[; ;picuno.c: 2478: {
"2478
{
[; ;picuno.c: 2479: SSPSTATbits.CKE = 1;
"2479
[e = . . _SSPSTATbits 2 6 -> -> 1 `i `uc ]
[; ;picuno.c: 2480: SSPCON1bits.CKP = 1;
"2480
[e = . . _SSPCON1bits 0 1 -> -> 1 `i `uc ]
"2481
}
[e :U 1772 ]
"2482
[e :U 1771 ]
[e :U 1769 ]
[e :U 1767 ]
[; ;picuno.c: 2481: }
[; ;picuno.c: 2482: SSPCON1bits.SSPM = 0b0001;
[e = . . _SSPCON1bits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 2483: SSPCON1bits.SSPEN = 1;
"2483
[e = . . _SSPCON1bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2484: }
"2484
[e :UE 1764 ]
}
"2486
[v _SPI_transfer `(uc ~T0 @X0 1 ef1`uc ]
"2487
{
[; ;picuno.c: 2486: byte SPI_transfer(byte txd)
[; ;picuno.c: 2487: {
[e :U _SPI_transfer ]
"2486
[v _txd `uc ~T0 @X0 1 r1 ]
"2487
[f ]
"2488
[v _rxd `uc ~T0 @X0 1 a ]
[; ;picuno.c: 2488: byte rxd=0,i=8;
[e = _rxd -> -> 0 `i `uc ]
[v _i `uc ~T0 @X0 1 a ]
[e = _i -> -> 8 `i `uc ]
[; ;picuno.c: 2491: if(spi_mode)
"2491
[e $ ! != -> _spi_mode `i -> -> -> 0 `i `uc `i 1774  ]
[; ;picuno.c: 2492: {
"2492
{
[; ;picuno.c: 2493: SSPCON1bits.WCOL = 0;
"2493
[e = . . _SSPCON1bits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2494: if(SSPSTATbits.BF) rxd = SSP1BUF;
"2494
[e $ ! != -> . . _SSPSTATbits 2 0 `i -> -> -> 0 `i `Vuc `i 1775  ]
[e = _rxd _SSP1BUF ]
[e :U 1775 ]
[; ;picuno.c: 2495: SSP1BUF = txd;
"2495
[e = _SSP1BUF _txd ]
[; ;picuno.c: 2496: while(!SSPSTATbits.BF);
"2496
[e $U 1776  ]
[e :U 1777 ]
[e :U 1776 ]
[e $ ! != -> . . _SSPSTATbits 2 0 `i -> -> -> 0 `i `Vuc `i 1777  ]
[e :U 1778 ]
[; ;picuno.c: 2497: rxd = SSP1BUF;
"2497
[e = _rxd _SSP1BUF ]
[; ;picuno.c: 2498: return rxd;
"2498
[e ) _rxd ]
[e $UE 1773  ]
"2499
}
[e :U 1774 ]
[; ;picuno.c: 2499: }
[; ;picuno.c: 2502: while(i){
"2502
[e $U 1779  ]
[e :U 1780 ]
{
[; ;picuno.c: 2503: if(txd & 0x80) LATBbits.LATB2=1; else LATBbits.LATB2=0;
"2503
[e $ ! != & -> _txd `i -> 128 `i -> 0 `i 1782  ]
[e = . . _LATBbits 0 2 -> -> 1 `i `uc ]
[e $U 1783  ]
[e :U 1782 ]
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[e :U 1783 ]
[; ;picuno.c: 2504: rxd <<= 1;
"2504
[e =<< _rxd -> 1 `i ]
[; ;picuno.c: 2505: LATBbits.LATB4=1;
"2505
[e = . . _LATBbits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 2506: if(PORTBbits.RB1) rxd |= 0x01;
"2506
[e $ ! != -> . . _PORTBbits 0 1 `i -> -> -> 0 `i `Vuc `i 1784  ]
[e =| _rxd -> -> 1 `i `uc ]
[e :U 1784 ]
[; ;picuno.c: 2507: txd <<= 1;
"2507
[e =<< _txd -> 1 `i ]
[; ;picuno.c: 2508: LATBbits.LATB4=0;
"2508
[e = . . _LATBbits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2509: i--;
"2509
[e -- _i -> -> 1 `i `uc ]
"2510
}
[e :U 1779 ]
"2502
[e $ != -> _i `i -> -> -> 0 `i `uc `i 1780  ]
[e :U 1781 ]
[; ;picuno.c: 2510: }
[; ;picuno.c: 2511: LATBbits.LATB2=0;
"2511
[e = . . _LATBbits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2513: return rxd;
"2513
[e ) _rxd ]
[e $UE 1773  ]
[; ;picuno.c: 2514: }
"2514
[e :UE 1773 ]
}
"2621
[v _i2c_error_flag `uc ~T0 @X0 1 e ]
[i _i2c_error_flag
-> -> 0 `i `uc
]
[; ;picuno.c: 2621: byte i2c_error_flag = 0;
"2623
[v _i2c_init `(v ~T0 @X0 1 ef1`ul ]
"2624
{
[; ;picuno.c: 2623: void i2c_init(unsigned long c)
[; ;picuno.c: 2624: {
[e :U _i2c_init ]
"2623
[v _c `ul ~T0 @X0 1 r1 ]
"2624
[f ]
[; ;picuno.c: 2626: SSPSTATbits.SMP = 1;
"2626
[e = . . _SSPSTATbits 2 7 -> -> 1 `i `uc ]
[; ;picuno.c: 2629: SSPCON1bits.SSPM3 = 1;
"2629
[e = . . _SSPCON1bits 1 3 -> -> 1 `i `uc ]
[; ;picuno.c: 2630: SSPCON1bits.SSPM2 = 0;
"2630
[e = . . _SSPCON1bits 1 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2631: SSPCON1bits.SSPM1 = 0;
"2631
[e = . . _SSPCON1bits 1 1 -> -> 0 `i `uc ]
[; ;picuno.c: 2632: SSPCON1bits.SSPM0 = 0;
"2632
[e = . . _SSPCON1bits 1 0 -> -> 0 `i `uc ]
[; ;picuno.c: 2634: SSPADD = (64000000UL /(4*c))-1;
"2634
[e = _SSPADD -> - / -> 64000000 `ul * -> -> -> 4 `i `l `ul _c -> -> -> 1 `i `l `ul `uc ]
[; ;picuno.c: 2635: pinMode(19,0x01);
"2635
[e ( _pinMode (2 , -> -> 19 `i `uc -> -> 1 `i `uc ]
[; ;picuno.c: 2636: pinMode(20,0x01);
"2636
[e ( _pinMode (2 , -> -> 20 `i `uc -> -> 1 `i `uc ]
[; ;picuno.c: 2639: SSPCON1bits.WCOL = 0;
"2639
[e = . . _SSPCON1bits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2642: SSPCON1bits.SSPOV = 0;
"2642
[e = . . _SSPCON1bits 0 3 -> -> 0 `i `uc ]
[; ;picuno.c: 2645: SSPCON1bits.SSPEN = 1;
"2645
[e = . . _SSPCON1bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2648: SSPCON2bits.PEN = 1;
"2648
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2649: while(SSPCON2bits.PEN == 1);
"2649
[e $U 1786  ]
[e :U 1787 ]
[e :U 1786 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1787  ]
[e :U 1788 ]
[; ;picuno.c: 2650: }
"2650
[e :UE 1785 ]
}
"2652
[v _b_i2c_error_flag `(uc ~T0 @X0 1 ef ]
"2653
{
[; ;picuno.c: 2652: byte b_i2c_error_flag(void)
[; ;picuno.c: 2653: {
[e :U _b_i2c_error_flag ]
[f ]
[; ;picuno.c: 2654: return i2c_error_flag;
"2654
[e ) _i2c_error_flag ]
[e $UE 1789  ]
[; ;picuno.c: 2655: }
"2655
[e :UE 1789 ]
}
"2657
[v _i2c_idle `(v ~T0 @X0 1 ef ]
"2658
{
[; ;picuno.c: 2657: void i2c_idle(void)
[; ;picuno.c: 2658: {
[e :U _i2c_idle ]
[f ]
[; ;picuno.c: 2660: while(SSPCON2 & 0b00011111 | (SSPSTATbits.R_W));
"2660
[e $U 1791  ]
[e :U 1792 ]
[e :U 1791 ]
[e $ != | & -> _SSPCON2 `i -> 31 `i -> . . _SSPSTATbits 6 1 `i -> 0 `i 1792  ]
[e :U 1793 ]
[; ;picuno.c: 2661: }
"2661
[e :UE 1790 ]
}
"2664
[v _i2c_out `(v ~T0 @X0 1 ef2`uc`uc ]
"2665
{
[; ;picuno.c: 2664: void i2c_out(byte slave_address,byte data)
[; ;picuno.c: 2665: {
[e :U _i2c_out ]
"2664
[v _slave_address `uc ~T0 @X0 1 r1 ]
[v _data `uc ~T0 @X0 1 r2 ]
"2665
[f ]
[; ;picuno.c: 2667: i2c_error_flag = 0;
"2667
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2670: SSPCON2bits.SEN = 1;
"2670
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 2671: while(SSPCON2bits.SEN == 1);
"2671
[e $U 1795  ]
[e :U 1796 ]
[e :U 1795 ]
[e $ == -> . . _SSPCON2bits 0 0 `i -> 1 `i 1796  ]
[e :U 1797 ]
[; ;picuno.c: 2674: SSP1BUF = (slave_address << 1) & 0xFE;
"2674
[e = _SSP1BUF -> & << -> _slave_address `i -> 1 `i -> 254 `i `uc ]
[; ;picuno.c: 2677: i2c_idle();
"2677
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2679: if(SSPCON2bits.ACKSTAT == 1)
"2679
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1798  ]
[; ;picuno.c: 2680: {
"2680
{
[; ;picuno.c: 2682: SSPCON2bits.PEN = 1;
"2682
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2683: while(SSPCON2bits.PEN == 1);
"2683
[e $U 1799  ]
[e :U 1800 ]
[e :U 1799 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1800  ]
[e :U 1801 ]
[; ;picuno.c: 2686: i2c_error_flag = 1;
"2686
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2687: return;
"2687
[e $UE 1794  ]
"2688
}
[e :U 1798 ]
[; ;picuno.c: 2688: }
[; ;picuno.c: 2691: SSP1BUF = data;
"2691
[e = _SSP1BUF _data ]
[; ;picuno.c: 2694: i2c_idle();
"2694
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2696: if(SSPCON2bits.ACKSTAT == 1)
"2696
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1802  ]
[; ;picuno.c: 2697: {
"2697
{
[; ;picuno.c: 2699: SSPCON2bits.PEN = 1;
"2699
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2700: while(SSPCON2bits.PEN == 1);
"2700
[e $U 1803  ]
[e :U 1804 ]
[e :U 1803 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1804  ]
[e :U 1805 ]
[; ;picuno.c: 2703: i2c_error_flag = 1;
"2703
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2704: return;
"2704
[e $UE 1794  ]
"2705
}
[e :U 1802 ]
[; ;picuno.c: 2705: }
[; ;picuno.c: 2708: SSPCON2bits.PEN = 1;
"2708
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2709: while(SSPCON2bits.PEN == 1);
"2709
[e $U 1806  ]
[e :U 1807 ]
[e :U 1806 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1807  ]
[e :U 1808 ]
[; ;picuno.c: 2712: i2c_error_flag = 0;
"2712
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2713: }
"2713
[e :UE 1794 ]
}
"2716
[v _i2c_write `(v ~T0 @X0 1 ef3`uc`uc`uc ]
"2717
{
[; ;picuno.c: 2716: void i2c_write(byte slave_address,byte register_add,byte data)
[; ;picuno.c: 2717: {
[e :U _i2c_write ]
"2716
[v _slave_address `uc ~T0 @X0 1 r1 ]
[v _register_add `uc ~T0 @X0 1 r2 ]
[v _data `uc ~T0 @X0 1 r3 ]
"2717
[f ]
[; ;picuno.c: 2719: i2c_error_flag = 0;
"2719
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2722: SSPCON2bits.SEN = 1;
"2722
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 2723: while(SSPCON2bits.SEN == 1);
"2723
[e $U 1810  ]
[e :U 1811 ]
[e :U 1810 ]
[e $ == -> . . _SSPCON2bits 0 0 `i -> 1 `i 1811  ]
[e :U 1812 ]
[; ;picuno.c: 2726: SSP1BUF = (slave_address << 1) & 0xFE;
"2726
[e = _SSP1BUF -> & << -> _slave_address `i -> 1 `i -> 254 `i `uc ]
[; ;picuno.c: 2729: i2c_idle();
"2729
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2731: if(SSPCON2bits.ACKSTAT == 1)
"2731
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1813  ]
[; ;picuno.c: 2732: {
"2732
{
[; ;picuno.c: 2734: SSPCON2bits.PEN = 1;
"2734
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2735: while(SSPCON2bits.PEN == 1);
"2735
[e $U 1814  ]
[e :U 1815 ]
[e :U 1814 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1815  ]
[e :U 1816 ]
[; ;picuno.c: 2738: i2c_error_flag = 1;
"2738
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2739: return;
"2739
[e $UE 1809  ]
"2740
}
[e :U 1813 ]
[; ;picuno.c: 2740: }
[; ;picuno.c: 2743: SSP1BUF = register_add;
"2743
[e = _SSP1BUF _register_add ]
[; ;picuno.c: 2746: i2c_idle();
"2746
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2748: if(SSPCON2bits.ACKSTAT == 1)
"2748
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1817  ]
[; ;picuno.c: 2749: {
"2749
{
[; ;picuno.c: 2751: SSPCON2bits.PEN = 1;
"2751
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2752: while(SSPCON2bits.PEN == 1);
"2752
[e $U 1818  ]
[e :U 1819 ]
[e :U 1818 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1819  ]
[e :U 1820 ]
[; ;picuno.c: 2755: i2c_error_flag = 1;
"2755
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2756: return;
"2756
[e $UE 1809  ]
"2757
}
[e :U 1817 ]
[; ;picuno.c: 2757: }
[; ;picuno.c: 2760: SSP1BUF = data;
"2760
[e = _SSP1BUF _data ]
[; ;picuno.c: 2763: i2c_idle();
"2763
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2765: if(SSPCON2bits.ACKSTAT == 1)
"2765
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1821  ]
[; ;picuno.c: 2766: {
"2766
{
[; ;picuno.c: 2768: SSPCON2bits.PEN = 1;
"2768
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2769: while(SSPCON2bits.PEN == 1);
"2769
[e $U 1822  ]
[e :U 1823 ]
[e :U 1822 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1823  ]
[e :U 1824 ]
[; ;picuno.c: 2772: i2c_error_flag = 1;
"2772
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2773: return;
"2773
[e $UE 1809  ]
"2774
}
[e :U 1821 ]
[; ;picuno.c: 2774: }
[; ;picuno.c: 2777: SSPCON2bits.PEN = 1;
"2777
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2778: while(SSPCON2bits.PEN == 1);
"2778
[e $U 1825  ]
[e :U 1826 ]
[e :U 1825 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1826  ]
[e :U 1827 ]
[; ;picuno.c: 2781: i2c_error_flag = 0;
"2781
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2782: }
"2782
[e :UE 1809 ]
}
"2784
[v _i2c_read `(uc ~T0 @X0 1 ef2`uc`uc ]
"2785
{
[; ;picuno.c: 2784: byte i2c_read(byte slave_address,byte register_add)
[; ;picuno.c: 2785: {
[e :U _i2c_read ]
"2784
[v _slave_address `uc ~T0 @X0 1 r1 ]
[v _register_add `uc ~T0 @X0 1 r2 ]
"2785
[f ]
"2786
[v _rx_data `uc ~T0 @X0 1 a ]
"2787
[v _count `ul ~T0 @X0 1 a ]
[; ;picuno.c: 2786: byte rx_data;
[; ;picuno.c: 2787: unsigned long count = 10000;
[e = _count -> -> -> 10000 `i `l `ul ]
[; ;picuno.c: 2790: i2c_error_flag = 0;
"2790
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2793: SSPCON2bits.SEN = 1;
"2793
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[; ;picuno.c: 2794: while(SSPCON2bits.SEN == 1);
"2794
[e $U 1829  ]
[e :U 1830 ]
[e :U 1829 ]
[e $ == -> . . _SSPCON2bits 0 0 `i -> 1 `i 1830  ]
[e :U 1831 ]
[; ;picuno.c: 2797: SSP1BUF = (slave_address << 1) & 0xFE;
"2797
[e = _SSP1BUF -> & << -> _slave_address `i -> 1 `i -> 254 `i `uc ]
[; ;picuno.c: 2800: i2c_idle();
"2800
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2802: if(SSPCON2bits.ACKSTAT == 1)
"2802
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1832  ]
[; ;picuno.c: 2803: {
"2803
{
[; ;picuno.c: 2805: SSPCON2bits.PEN = 1;
"2805
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2806: while(SSPCON2bits.PEN == 1);
"2806
[e $U 1833  ]
[e :U 1834 ]
[e :U 1833 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1834  ]
[e :U 1835 ]
[; ;picuno.c: 2809: i2c_error_flag = 1;
"2809
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2810: return 0;
"2810
[e ) -> -> 0 `i `uc ]
[e $UE 1828  ]
"2811
}
[e :U 1832 ]
[; ;picuno.c: 2811: }
[; ;picuno.c: 2814: SSP1BUF = register_add;
"2814
[e = _SSP1BUF _register_add ]
[; ;picuno.c: 2817: i2c_idle();
"2817
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2819: if(SSPCON2bits.ACKSTAT == 1)
"2819
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1836  ]
[; ;picuno.c: 2820: {
"2820
{
[; ;picuno.c: 2822: SSPCON2bits.PEN = 1;
"2822
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2823: while(SSPCON2bits.PEN == 1);
"2823
[e $U 1837  ]
[e :U 1838 ]
[e :U 1837 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1838  ]
[e :U 1839 ]
[; ;picuno.c: 2826: i2c_error_flag = 1;
"2826
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2827: return 0;
"2827
[e ) -> -> 0 `i `uc ]
[e $UE 1828  ]
"2828
}
[e :U 1836 ]
[; ;picuno.c: 2828: }
[; ;picuno.c: 2831: SSPCON2bits.RSEN = 1;
"2831
[e = . . _SSPCON2bits 0 1 -> -> 1 `i `uc ]
[; ;picuno.c: 2832: while(SSPCON2bits.RSEN == 1);
"2832
[e $U 1840  ]
[e :U 1841 ]
[e :U 1840 ]
[e $ == -> . . _SSPCON2bits 0 1 `i -> 1 `i 1841  ]
[e :U 1842 ]
[; ;picuno.c: 2835: SSP1BUF = (slave_address << 1) | 0x01;
"2835
[e = _SSP1BUF -> | << -> _slave_address `i -> 1 `i -> 1 `i `uc ]
[; ;picuno.c: 2838: i2c_idle();
"2838
[e ( _i2c_idle ..  ]
[; ;picuno.c: 2840: if(SSPCON2bits.ACKSTAT == 1)
"2840
[e $ ! == -> . . _SSPCON2bits 0 6 `i -> 1 `i 1843  ]
[; ;picuno.c: 2841: {
"2841
{
[; ;picuno.c: 2843: SSPCON2bits.PEN = 1;
"2843
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2844: while(SSPCON2bits.PEN == 1);
"2844
[e $U 1844  ]
[e :U 1845 ]
[e :U 1844 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1845  ]
[e :U 1846 ]
[; ;picuno.c: 2847: i2c_error_flag = 1;
"2847
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2848: return 0;
"2848
[e ) -> -> 0 `i `uc ]
[e $UE 1828  ]
"2849
}
[e :U 1843 ]
[; ;picuno.c: 2849: }
[; ;picuno.c: 2852: SSPCON2bits.RCEN = 1;
"2852
[e = . . _SSPCON2bits 0 3 -> -> 1 `i `uc ]
[; ;picuno.c: 2855: while(SSPSTATbits.BF == 0)
"2855
[e $U 1847  ]
[e :U 1848 ]
[; ;picuno.c: 2856: {
"2856
{
[; ;picuno.c: 2858: if(--count == 0 )
"2858
[e $ ! == =- _count -> -> -> 1 `i `l `ul -> -> -> 0 `i `l `ul 1850  ]
[; ;picuno.c: 2859: {
"2859
{
[; ;picuno.c: 2861: SSPCON2bits.PEN = 1;
"2861
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2862: while(SSPCON2bits.PEN == 1);
"2862
[e $U 1851  ]
[e :U 1852 ]
[e :U 1851 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1852  ]
[e :U 1853 ]
[; ;picuno.c: 2865: i2c_error_flag = 1;
"2865
[e = _i2c_error_flag -> -> 1 `i `uc ]
[; ;picuno.c: 2866: return 0;
"2866
[e ) -> -> 0 `i `uc ]
[e $UE 1828  ]
"2867
}
[e :U 1850 ]
"2868
}
[e :U 1847 ]
"2855
[e $ == -> . . _SSPSTATbits 2 0 `i -> 0 `i 1848  ]
[e :U 1849 ]
[; ;picuno.c: 2867: }
[; ;picuno.c: 2868: }
[; ;picuno.c: 2871: rx_data = SSP1BUF;
"2871
[e = _rx_data _SSP1BUF ]
[; ;picuno.c: 2874: SSPCON2bits.ACKDT = 1;
"2874
[e = . . _SSPCON2bits 0 5 -> -> 1 `i `uc ]
[; ;picuno.c: 2875: SSPCON2bits.ACKEN = 1;
"2875
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[; ;picuno.c: 2876: while(SSPCON2bits.ACKEN == 1);
"2876
[e $U 1854  ]
[e :U 1855 ]
[e :U 1854 ]
[e $ == -> . . _SSPCON2bits 0 4 `i -> 1 `i 1855  ]
[e :U 1856 ]
[; ;picuno.c: 2879: SSPCON2bits.PEN = 1;
"2879
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[; ;picuno.c: 2880: while(SSPCON2bits.PEN == 1);
"2880
[e $U 1857  ]
[e :U 1858 ]
[e :U 1857 ]
[e $ == -> . . _SSPCON2bits 0 2 `i -> 1 `i 1858  ]
[e :U 1859 ]
[; ;picuno.c: 2883: i2c_error_flag = 0;
"2883
[e = _i2c_error_flag -> -> 0 `i `uc ]
[; ;picuno.c: 2884: return rx_data;
"2884
[e ) _rx_data ]
[e $UE 1828  ]
[; ;picuno.c: 2886: }
"2886
[e :UE 1828 ]
}
"2894
[v _pwm_on `(v ~T0 @X0 1 ef ]
"2895
{
[; ;picuno.c: 2894: void pwm_on(void)
[; ;picuno.c: 2895: {
[e :U _pwm_on ]
[f ]
[; ;picuno.c: 2899: PR2 = 0xFF;
"2899
[e = _PR2 -> -> 255 `i `uc ]
[; ;picuno.c: 2902: TMR2 = 0x00;
"2902
[e = _TMR2 -> -> 0 `i `uc ]
[; ;picuno.c: 2905: PIR1bits.TMR2IF = 0;
"2905
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 2908: T2CON = 0x1E;
"2908
[e = _T2CON -> -> 30 `i `uc ]
[; ;picuno.c: 2913: CCP1CON = 0x1C;
"2913
[e = _CCP1CON -> -> 28 `i `uc ]
[; ;picuno.c: 2916: ECCP1AS = 0x00;
"2916
[e = _ECCP1AS -> -> 0 `i `uc ]
[; ;picuno.c: 2919: PWM1CON = 0x80;
"2919
[e = _PWM1CON -> -> 128 `i `uc ]
[; ;picuno.c: 2922: PSTR1CON = 0x01;
"2922
[e = _PSTR1CON -> -> 1 `i `uc ]
[; ;picuno.c: 2925: CCPR1H = 0x00;
"2925
[e = _CCPR1H -> -> 0 `i `uc ]
[; ;picuno.c: 2928: CCPR1L = 0x00;
"2928
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;picuno.c: 2931: CCPTMRS0bits.C1TSEL = 0x0;
"2931
[e = . . _CCPTMRS0bits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 2935: CCP2CON = 0x3C;
"2935
[e = _CCP2CON -> -> 60 `i `uc ]
[; ;picuno.c: 2938: ECCP2AS = 0x00;
"2938
[e = _ECCP2AS -> -> 0 `i `uc ]
[; ;picuno.c: 2941: PWM2CON = 0x80;
"2941
[e = _PWM2CON -> -> 128 `i `uc ]
[; ;picuno.c: 2944: PSTR2CON = 0x01;
"2944
[e = _PSTR2CON -> -> 1 `i `uc ]
[; ;picuno.c: 2947: CCPR2L = 0x00;
"2947
[e = _CCPR2L -> -> 0 `i `uc ]
[; ;picuno.c: 2950: CCPR2H = 0x00;
"2950
[e = _CCPR2H -> -> 0 `i `uc ]
[; ;picuno.c: 2953: CCPTMRS0bits.C2TSEL = 0x0;
"2953
[e = . . _CCPTMRS0bits 0 2 -> -> 0 `i `uc ]
[; ;picuno.c: 2959: CCP3CON = 0x0C;
"2959
[e = _CCP3CON -> -> 12 `i `uc ]
[; ;picuno.c: 2962: ECCP3AS = 0x00;
"2962
[e = _ECCP3AS -> -> 0 `i `uc ]
[; ;picuno.c: 2965: PWM3CON = 0x80;
"2965
[e = _PWM3CON -> -> 128 `i `uc ]
[; ;picuno.c: 2968: PSTR3CON = 0x01;
"2968
[e = _PSTR3CON -> -> 1 `i `uc ]
[; ;picuno.c: 2971: CCPR3H = 0x00;
"2971
[e = _CCPR3H -> -> 0 `i `uc ]
[; ;picuno.c: 2974: CCPR3L = 0x00;
"2974
[e = _CCPR3L -> -> 0 `i `uc ]
[; ;picuno.c: 2977: CCPTMRS0bits.C3TSEL = 0x0;
"2977
[e = . . _CCPTMRS0bits 0 4 -> -> 0 `i `uc ]
[; ;picuno.c: 2982: CCP4CON = 0x1C;
"2982
[e = _CCP4CON -> -> 28 `i `uc ]
[; ;picuno.c: 2985: CCPR4L = 0x00;
"2985
[e = _CCPR4L -> -> 0 `i `uc ]
[; ;picuno.c: 2988: CCPR4H = 0x00;
"2988
[e = _CCPR4H -> -> 0 `i `uc ]
[; ;picuno.c: 2991: CCPTMRS1bits.C4TSEL = 0x0;
"2991
[e = . . _CCPTMRS1bits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 2993: pinMode(18,0x00);
"2993
[e ( _pinMode (2 , -> -> 18 `i `uc -> -> 0 `i `uc ]
[; ;picuno.c: 2994: pinMode(11,0x00);
"2994
[e ( _pinMode (2 , -> -> 11 `i `uc -> -> 0 `i `uc ]
[; ;picuno.c: 2995: pinMode(13,0x00);
"2995
[e ( _pinMode (2 , -> -> 13 `i `uc -> -> 0 `i `uc ]
[; ;picuno.c: 2996: pinMode(25,0x00);
"2996
[e ( _pinMode (2 , -> -> 25 `i `uc -> -> 0 `i `uc ]
[; ;picuno.c: 2997: }
"2997
[e :UE 1860 ]
}
"2999
[v _pwm_off `(v ~T0 @X0 1 ef ]
"3000
{
[; ;picuno.c: 2999: void pwm_off(void)
[; ;picuno.c: 3000: {
[e :U _pwm_off ]
[f ]
[; ;picuno.c: 3001: T2CONbits.TMR2ON = 0;
"3001
[e = . . _T2CONbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 3002: }
"3002
[e :UE 1861 ]
}
"3004
[v _pwm_out `(v ~T0 @X0 1 ef2`uc`ui ]
"3005
{
[; ;picuno.c: 3004: void pwm_out(unsigned char ch,unsigned int dutyValue)
[; ;picuno.c: 3005: {
[e :U _pwm_out ]
"3004
[v _ch `uc ~T0 @X0 1 r1 ]
[v _dutyValue `ui ~T0 @X0 1 r2 ]
"3005
[f ]
[; ;picuno.c: 3007: if(ch == 0x01)
"3007
[e $ ! == -> _ch `i -> 1 `i 1863  ]
[; ;picuno.c: 3008: {
"3008
{
[; ;picuno.c: 3010: CCPR1L = (dutyValue & 0x00FF);
"3010
[e = _CCPR1L -> & _dutyValue -> -> 255 `i `ui `uc ]
"3011
}
[; ;picuno.c: 3011: }
[e $U 1864  ]
"3012
[e :U 1863 ]
[; ;picuno.c: 3012: else if(ch == 0x02)
[e $ ! == -> _ch `i -> 2 `i 1865  ]
[; ;picuno.c: 3013: {
"3013
{
[; ;picuno.c: 3015: CCPR2L = (dutyValue & 0x00FF);
"3015
[e = _CCPR2L -> & _dutyValue -> -> 255 `i `ui `uc ]
"3016
}
[; ;picuno.c: 3016: }
[e $U 1866  ]
"3017
[e :U 1865 ]
[; ;picuno.c: 3017: else if(ch == 0x03)
[e $ ! == -> _ch `i -> 3 `i 1867  ]
[; ;picuno.c: 3018: {
"3018
{
[; ;picuno.c: 3020: CCPR3L = (dutyValue & 0x00FF);
"3020
[e = _CCPR3L -> & _dutyValue -> -> 255 `i `ui `uc ]
"3021
}
[; ;picuno.c: 3021: }
[e $U 1868  ]
"3022
[e :U 1867 ]
[; ;picuno.c: 3022: else if(ch == 0x04)
[e $ ! == -> _ch `i -> 4 `i 1869  ]
[; ;picuno.c: 3023: {
"3023
{
[; ;picuno.c: 3025: CCPR4L = (dutyValue & 0x00FF);
"3025
[e = _CCPR4L -> & _dutyValue -> -> 255 `i `ui `uc ]
"3026
}
[e :U 1869 ]
"3027
[e :U 1868 ]
[e :U 1866 ]
[e :U 1864 ]
[; ;picuno.c: 3026: }
[; ;picuno.c: 3027: }
[e :UE 1862 ]
}
"3087
[v _InStr `(uc ~T0 @X0 1 ef3`uc`*uc`*Cuc ]
"3088
{
[; ;picuno.c: 3087: unsigned char InStr(unsigned char SPos, unsigned char *Str1, const char *Str2)
[; ;picuno.c: 3088: {
[e :U _InStr ]
"3087
[v _SPos `uc ~T0 @X0 1 r1 ]
[v _Str1 `*uc ~T0 @X0 1 r2 ]
[v _Str2 `*Cuc ~T0 @X0 1 r3 ]
"3088
[f ]
"3089
[v _l1 `uc ~T0 @X0 1 a ]
[; ;picuno.c: 3089: unsigned char l1=0,l2=0,i,j,c1,c2;
[e = _l1 -> -> 0 `i `uc ]
[v _l2 `uc ~T0 @X0 1 a ]
[e = _l2 -> -> 0 `i `uc ]
[v _i `uc ~T0 @X0 1 a ]
[v _j `uc ~T0 @X0 1 a ]
[v _c1 `uc ~T0 @X0 1 a ]
[v _c2 `uc ~T0 @X0 1 a ]
[; ;picuno.c: 3091: i=SPos;
"3091
[e = _i _SPos ]
[; ;picuno.c: 3092: while(Str1[l1]) l1++;
"3092
[e $U 1871  ]
[e :U 1872 ]
[e ++ _l1 -> -> 1 `i `uc ]
[e :U 1871 ]
[e $ != -> *U + _Str1 * -> _l1 `ux -> -> # *U _Str1 `ui `ux `i -> -> -> 0 `i `uc `i 1872  ]
[e :U 1873 ]
[; ;picuno.c: 3093: while(Str2[l2]) l2++;
"3093
[e $U 1874  ]
[e :U 1875 ]
[e ++ _l2 -> -> 1 `i `uc ]
[e :U 1874 ]
[e $ != -> *U + _Str2 * -> _l2 `ux -> -> # *U _Str2 `ui `ux `i -> -> -> 0 `i `Cuc `i 1875  ]
[e :U 1876 ]
[; ;picuno.c: 3094: if(l2>l1) return 0;
"3094
[e $ ! > -> _l2 `i -> _l1 `i 1877  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1870  ]
[e :U 1877 ]
[; ;picuno.c: 3095: l1=l1-l2;
"3095
[e = _l1 -> - -> _l1 `i -> _l2 `i `uc ]
[; ;picuno.c: 3096: if(i>l1) return 0;
"3096
[e $ ! > -> _i `i -> _l1 `i 1878  ]
[e ) -> -> 0 `i `uc ]
[e $UE 1870  ]
[e :U 1878 ]
[; ;picuno.c: 3097: while(i<=l1){
"3097
[e $U 1879  ]
[e :U 1880 ]
{
[; ;picuno.c: 3098: j=0;
"3098
[e = _j -> -> 0 `i `uc ]
[; ;picuno.c: 3099: c1=Str1[i];
"3099
[e = _c1 *U + _Str1 * -> _i `ux -> -> # *U _Str1 `ui `ux ]
[; ;picuno.c: 3100: c2=Str2[0];
"3100
[e = _c2 *U + _Str2 * -> -> 0 `i `x -> -> # *U _Str2 `i `x ]
[; ;picuno.c: 3101: if(c1==c2){
"3101
[e $ ! == -> _c1 `i -> _c2 `i 1882  ]
{
[; ;picuno.c: 3102: while(j<l2){
"3102
[e $U 1883  ]
[e :U 1884 ]
{
[; ;picuno.c: 3103: if(c1!=c2) goto NEXTC;
"3103
[e $ ! != -> _c1 `i -> _c2 `i 1886  ]
[e $U 1887  ]
[e :U 1886 ]
[; ;picuno.c: 3104: j++;
"3104
[e ++ _j -> -> 1 `i `uc ]
[; ;picuno.c: 3105: c1=Str1[i+j];
"3105
[e = _c1 *U + _Str1 * -> + -> _i `i -> _j `i `x -> -> # *U _Str1 `i `x ]
[; ;picuno.c: 3106: c2=Str2[j];
"3106
[e = _c2 *U + _Str2 * -> _j `ux -> -> # *U _Str2 `ui `ux ]
"3107
}
[e :U 1883 ]
"3102
[e $ < -> _j `i -> _l2 `i 1884  ]
[e :U 1885 ]
[; ;picuno.c: 3107: }
[; ;picuno.c: 3108: return i+1;
"3108
[e ) -> + -> _i `i -> 1 `i `uc ]
[e $UE 1870  ]
"3109
}
[e :U 1882 ]
[; ;picuno.c: 3109: }
[; ;picuno.c: 3110: NEXTC:
"3110
[e :U 1887 ]
[; ;picuno.c: 3111: i++;
"3111
[e ++ _i -> -> 1 `i `uc ]
"3112
}
[e :U 1879 ]
"3097
[e $ <= -> _i `i -> _l1 `i 1880  ]
[e :U 1881 ]
[; ;picuno.c: 3112: }
[; ;picuno.c: 3113: return 0;
"3113
[e ) -> -> 0 `i `uc ]
[e $UE 1870  ]
[; ;picuno.c: 3114: }
"3114
[e :UE 1870 ]
}
"3119
[v _FindChar `(uc ~T0 @X0 1 ef3`uc`*uc`uc ]
"3120
{
[; ;picuno.c: 3119: unsigned char FindChar(unsigned char SPos, unsigned char *Str1, unsigned char FC)
[; ;picuno.c: 3120: {
[e :U _FindChar ]
"3119
[v _SPos `uc ~T0 @X0 1 r1 ]
[v _Str1 `*uc ~T0 @X0 1 r2 ]
[v _FC `uc ~T0 @X0 1 r3 ]
"3120
[f ]
"3121
[v _i `uc ~T0 @X0 1 a ]
[v _CH `uc ~T0 @X0 1 a ]
[; ;picuno.c: 3121: unsigned char i,CH;
[; ;picuno.c: 3123: i=SPos;
"3123
[e = _i _SPos ]
[; ;picuno.c: 3124: CH=Str1[i];
"3124
[e = _CH *U + _Str1 * -> _i `ux -> -> # *U _Str1 `ui `ux ]
[; ;picuno.c: 3125: while(CH){
"3125
[e $U 1889  ]
[e :U 1890 ]
{
[; ;picuno.c: 3126: if(CH==FC) return i+1;
"3126
[e $ ! == -> _CH `i -> _FC `i 1892  ]
[e ) -> + -> _i `i -> 1 `i `uc ]
[e $UE 1888  ]
[e :U 1892 ]
[; ;picuno.c: 3127: i++;
"3127
[e ++ _i -> -> 1 `i `uc ]
[; ;picuno.c: 3128: CH=Str1[i];
"3128
[e = _CH *U + _Str1 * -> _i `ux -> -> # *U _Str1 `ui `ux ]
"3129
}
[e :U 1889 ]
"3125
[e $ != -> _CH `i -> -> -> 0 `i `uc `i 1890  ]
[e :U 1891 ]
[; ;picuno.c: 3129: }
[; ;picuno.c: 3130: return 0;
"3130
[e ) -> -> 0 `i `uc ]
[e $UE 1888  ]
[; ;picuno.c: 3131: }
"3131
[e :UE 1888 ]
}
"3134
[v _StrToUInt `(ui ~T0 @X0 1 ef1`*uc ]
"3135
{
[; ;picuno.c: 3134: unsigned int StrToUInt(unsigned char *Str1)
[; ;picuno.c: 3135: {
[e :U _StrToUInt ]
"3134
[v _Str1 `*uc ~T0 @X0 1 r1 ]
"3135
[f ]
"3136
[v _c `uc ~T0 @X0 1 a ]
[v _i `uc ~T0 @X0 1 a ]
[; ;picuno.c: 3136: unsigned char c,i=0;
[e = _i -> -> 0 `i `uc ]
"3137
[v _dd `ui ~T0 @X0 1 a ]
[; ;picuno.c: 3137: unsigned int dd=0;
[e = _dd -> -> 0 `i `ui ]
[; ;picuno.c: 3139: while(1){
"3139
[e :U 1895 ]
{
[; ;picuno.c: 3140: c=Str1[i++];
"3140
[e = _c *U + _Str1 * -> ++ _i -> -> 1 `i `uc `ux -> -> # *U _Str1 `ui `ux ]
[; ;picuno.c: 3141: if('0'<=c && c<='9'){
"3141
[e $ ! && <= -> 48 `ui -> _c `ui <= -> _c `ui -> 57 `ui 1897  ]
{
[; ;picuno.c: 3142: dd *= 10;
"3142
[e =* _dd -> -> 10 `i `ui ]
[; ;picuno.c: 3143: dd += (c-'0');
"3143
[e =+ _dd - -> _c `ui -> 48 `ui ]
"3144
}
[; ;picuno.c: 3144: }else{
[e $U 1898  ]
[e :U 1897 ]
{
[; ;picuno.c: 3145: break;
"3145
[e $U 1896  ]
"3146
}
[e :U 1898 ]
[; ;picuno.c: 3146: }
[; ;picuno.c: 3147: if(i>5) break;
"3147
[e $ ! > -> _i `i -> 5 `i 1899  ]
[e $U 1896  ]
[e :U 1899 ]
"3148
}
[e :U 1894 ]
"3139
[e $U 1895  ]
[e :U 1896 ]
[; ;picuno.c: 3148: }
[; ;picuno.c: 3149: return(dd);
"3149
[e ) _dd ]
[e $UE 1893  ]
[; ;picuno.c: 3150: }
"3150
[e :UE 1893 ]
}
"3153
[v _INT0_ISR `(v ~T0 @X0 1 ef ]
"3154
{
[; ;picuno.c: 3153: void INT0_ISR(void)
[; ;picuno.c: 3154: {
[e :U _INT0_ISR ]
[f ]
[; ;picuno.c: 3155: (INTCONbits.INT0IF = 0);
"3155
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 3158: INT0_CallBack();
"3158
[e ( _INT0_CallBack ..  ]
[; ;picuno.c: 3159: }
"3159
[e :UE 1900 ]
}
"3161
[v _INT0_CallBack `(v ~T0 @X0 1 ef ]
"3162
{
[; ;picuno.c: 3161: void INT0_CallBack(void)
[; ;picuno.c: 3162: {
[e :U _INT0_CallBack ]
[f ]
[; ;picuno.c: 3164: if(INT0_InterruptHandler)
"3164
[e $ ! != _INT0_InterruptHandler -> -> 0 `i `*F9289 1902  ]
[; ;picuno.c: 3165: {
"3165
{
[; ;picuno.c: 3166: INT0_InterruptHandler();
"3166
[e ( *U _INT0_InterruptHandler ..  ]
"3167
}
[e :U 1902 ]
[; ;picuno.c: 3167: }
[; ;picuno.c: 3168: }
"3168
[e :UE 1901 ]
}
"3170
[v _INT0_SetInterruptHandler `(v ~T0 @X0 1 ef1`*F9286 ]
{
[; ;picuno.c: 3170: void INT0_SetInterruptHandler(void (* InterruptHandler)(void)){
[e :U _INT0_SetInterruptHandler ]
[v F9602 `(v ~T0 @X0 0 tf ]
[v _InterruptHandler `*F9602 ~T0 @X0 1 r1 ]
[f ]
[; ;picuno.c: 3171: INT0_InterruptHandler = InterruptHandler;
"3171
[e = _INT0_InterruptHandler _InterruptHandler ]
[; ;picuno.c: 3172: }
"3172
[e :UE 1903 ]
}
"3174
[v _INT1_ISR `(v ~T0 @X0 1 ef ]
"3175
{
[; ;picuno.c: 3174: void INT1_ISR(void)
[; ;picuno.c: 3175: {
[e :U _INT1_ISR ]
[f ]
[; ;picuno.c: 3176: (INTCON3bits.INT1IF = 0);
"3176
[e = . . _INTCON3bits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 3179: INT1_CallBack();
"3179
[e ( _INT1_CallBack ..  ]
[; ;picuno.c: 3180: }
"3180
[e :UE 1904 ]
}
"3182
[v _INT1_CallBack `(v ~T0 @X0 1 ef ]
"3183
{
[; ;picuno.c: 3182: void INT1_CallBack(void)
[; ;picuno.c: 3183: {
[e :U _INT1_CallBack ]
[f ]
[; ;picuno.c: 3185: if(INT1_InterruptHandler)
"3185
[e $ ! != _INT1_InterruptHandler -> -> 0 `i `*F9300 1906  ]
[; ;picuno.c: 3186: {
"3186
{
[; ;picuno.c: 3187: INT1_InterruptHandler();
"3187
[e ( *U _INT1_InterruptHandler ..  ]
"3188
}
[e :U 1906 ]
[; ;picuno.c: 3188: }
[; ;picuno.c: 3189: }
"3189
[e :UE 1905 ]
}
"3191
[v _INT1_SetInterruptHandler `(v ~T0 @X0 1 ef1`*F9297 ]
{
[; ;picuno.c: 3191: void INT1_SetInterruptHandler(void (* InterruptHandler)(void)){
[e :U _INT1_SetInterruptHandler ]
[v F9607 `(v ~T0 @X0 0 tf ]
[v _InterruptHandler `*F9607 ~T0 @X0 1 r1 ]
[f ]
[; ;picuno.c: 3192: INT1_InterruptHandler = InterruptHandler;
"3192
[e = _INT1_InterruptHandler _InterruptHandler ]
[; ;picuno.c: 3193: }
"3193
[e :UE 1907 ]
}
"3195
[v _INT2_ISR `(v ~T0 @X0 1 ef ]
"3196
{
[; ;picuno.c: 3195: void INT2_ISR(void)
[; ;picuno.c: 3196: {
[e :U _INT2_ISR ]
[f ]
[; ;picuno.c: 3197: (INTCON3bits.INT2IF = 0);
"3197
[e = . . _INTCON3bits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 3200: INT2_CallBack();
"3200
[e ( _INT2_CallBack ..  ]
[; ;picuno.c: 3201: }
"3201
[e :UE 1908 ]
}
"3204
[v _INT2_CallBack `(v ~T0 @X0 1 ef ]
"3205
{
[; ;picuno.c: 3204: void INT2_CallBack(void)
[; ;picuno.c: 3205: {
[e :U _INT2_CallBack ]
[f ]
[; ;picuno.c: 3207: if(INT2_InterruptHandler)
"3207
[e $ ! != _INT2_InterruptHandler -> -> 0 `i `*F9311 1910  ]
[; ;picuno.c: 3208: {
"3208
{
[; ;picuno.c: 3209: INT2_InterruptHandler();
"3209
[e ( *U _INT2_InterruptHandler ..  ]
"3210
}
[e :U 1910 ]
[; ;picuno.c: 3210: }
[; ;picuno.c: 3211: }
"3211
[e :UE 1909 ]
}
"3213
[v _INT2_SetInterruptHandler `(v ~T0 @X0 1 ef1`*F9308 ]
{
[; ;picuno.c: 3213: void INT2_SetInterruptHandler(void (* InterruptHandler)(void)){
[e :U _INT2_SetInterruptHandler ]
[v F9612 `(v ~T0 @X0 0 tf ]
[v _InterruptHandler `*F9612 ~T0 @X0 1 r1 ]
[f ]
[; ;picuno.c: 3214: INT2_InterruptHandler = InterruptHandler;
"3214
[e = _INT2_InterruptHandler _InterruptHandler ]
[; ;picuno.c: 3215: }
"3215
[e :UE 1911 ]
}
"3217
[v _attachInterrupt `(v ~T0 @X0 1 ef3`uc`*F9275`uc ]
{
[; ;picuno.c: 3217: void attachInterrupt(byte interruptSource, void (* InterruptHandler)(void),byte mode){
[e :U _attachInterrupt ]
[v _interruptSource `uc ~T0 @X0 1 r1 ]
[v F9616 `(v ~T0 @X0 0 tf ]
[v _InterruptHandler `*F9616 ~T0 @X0 1 r2 ]
[v _mode `uc ~T0 @X0 1 r3 ]
[f ]
[; ;picuno.c: 3218: if(0 == interruptSource){
"3218
[e $ ! == -> 0 `i -> _interruptSource `i 1913  ]
{
[; ;picuno.c: 3219: (INTCONbits.INT0IF = 0);
"3219
[e = . . _INTCONbits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 3220: if(3 == mode)(INTCON2bits.INTEDG0 = 1);
"3220
[e $ ! == -> 3 `i -> _mode `i 1914  ]
[e = . . _INTCON2bits 1 6 -> -> 1 `i `uc ]
[e $U 1915  ]
"3221
[e :U 1914 ]
[; ;picuno.c: 3221: else if(2 == mode)(INTCON2bits.INTEDG0 = 0);
[e $ ! == -> 2 `i -> _mode `i 1916  ]
[e = . . _INTCON2bits 1 6 -> -> 0 `i `uc ]
[e :U 1916 ]
"3222
[e :U 1915 ]
[; ;picuno.c: 3222: INT0_InterruptHandler = InterruptHandler;
[e = _INT0_InterruptHandler _InterruptHandler ]
[; ;picuno.c: 3223: (INTCONbits.INT0IE = 1);
"3223
[e = . . _INTCONbits 0 4 -> -> 1 `i `uc ]
"3224
}
[; ;picuno.c: 3224: }
[e $U 1917  ]
"3225
[e :U 1913 ]
[; ;picuno.c: 3225: else if(1 == interruptSource){
[e $ ! == -> 1 `i -> _interruptSource `i 1918  ]
{
[; ;picuno.c: 3226: (INTCON3bits.INT1IF = 0);
"3226
[e = . . _INTCON3bits 0 0 -> -> 0 `i `uc ]
[; ;picuno.c: 3227: if(3 == mode)(INTCON2bits.INTEDG1 = 1);
"3227
[e $ ! == -> 3 `i -> _mode `i 1919  ]
[e = . . _INTCON2bits 1 5 -> -> 1 `i `uc ]
[e $U 1920  ]
"3228
[e :U 1919 ]
[; ;picuno.c: 3228: else if(2 == mode)(INTCON2bits.INTEDG1 = 0);
[e $ ! == -> 2 `i -> _mode `i 1921  ]
[e = . . _INTCON2bits 1 5 -> -> 0 `i `uc ]
[e :U 1921 ]
"3229
[e :U 1920 ]
[; ;picuno.c: 3229: INT1_InterruptHandler = InterruptHandler;
[e = _INT1_InterruptHandler _InterruptHandler ]
[; ;picuno.c: 3230: (INTCON3bits.INT1IE = 1);
"3230
[e = . . _INTCON3bits 0 3 -> -> 1 `i `uc ]
"3231
}
[; ;picuno.c: 3231: }
[e $U 1922  ]
"3232
[e :U 1918 ]
[; ;picuno.c: 3232: else if(2 == interruptSource){
[e $ ! == -> 2 `i -> _interruptSource `i 1923  ]
{
[; ;picuno.c: 3233: (INTCON3bits.INT2IF = 0);
"3233
[e = . . _INTCON3bits 0 1 -> -> 0 `i `uc ]
[; ;picuno.c: 3234: if(3 == mode)(INTCON2bits.INTEDG2 = 1);
"3234
[e $ ! == -> 3 `i -> _mode `i 1924  ]
[e = . . _INTCON2bits 1 4 -> -> 1 `i `uc ]
[e $U 1925  ]
"3235
[e :U 1924 ]
[; ;picuno.c: 3235: else if(2 == mode)(INTCON2bits.INTEDG2 = 0);
[e $ ! == -> 2 `i -> _mode `i 1926  ]
[e = . . _INTCON2bits 1 4 -> -> 0 `i `uc ]
[e :U 1926 ]
"3236
[e :U 1925 ]
[; ;picuno.c: 3236: INT2_InterruptHandler = InterruptHandler;
[e = _INT2_InterruptHandler _InterruptHandler ]
[; ;picuno.c: 3237: (INTCON3bits.INT2IE = 1);
"3237
[e = . . _INTCON3bits 0 4 -> -> 1 `i `uc ]
"3238
}
[e :U 1923 ]
"3239
[e :U 1922 ]
[e :U 1917 ]
[; ;picuno.c: 3238: }
[; ;picuno.c: 3239: }
[e :UE 1912 ]
}
"3241
[v _detachInterrupt `(v ~T0 @X0 1 ef1`uc ]
{
[; ;picuno.c: 3241: void detachInterrupt(byte interruptSource){
[e :U _detachInterrupt ]
[v _interruptSource `uc ~T0 @X0 1 r1 ]
[f ]
[; ;picuno.c: 3242: if(0 == interruptSource)
"3242
[e $ ! == -> 0 `i -> _interruptSource `i 1928  ]
[; ;picuno.c: 3243: (INTCONbits.INT0IE = 0);
"3243
[e = . . _INTCONbits 0 4 -> -> 0 `i `uc ]
[e $U 1929  ]
"3244
[e :U 1928 ]
[; ;picuno.c: 3244: else if(1 == interruptSource)
[e $ ! == -> 1 `i -> _interruptSource `i 1930  ]
[; ;picuno.c: 3245: (INTCON3bits.INT1IE = 0);
"3245
[e = . . _INTCON3bits 0 3 -> -> 0 `i `uc ]
[e $U 1931  ]
"3246
[e :U 1930 ]
[; ;picuno.c: 3246: else if(2 == interruptSource)
[e $ ! == -> 2 `i -> _interruptSource `i 1932  ]
[; ;picuno.c: 3247: (INTCON3bits.INT2IE = 0);
"3247
[e = . . _INTCON3bits 0 4 -> -> 0 `i `uc ]
[e :U 1932 ]
"3248
[e :U 1931 ]
[e :U 1929 ]
[; ;picuno.c: 3248: }
[e :UE 1927 ]
}
