22:00:09 DEBUG : Logs will be stored at 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/IDE.log'.
22:00:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_adapter\temp_xsdb_launch_script.tcl
22:00:17 INFO  : Registering command handlers for Vitis TCF services
22:00:19 INFO  : Platform repository initialization has completed.
22:00:26 INFO  : XSCT server has started successfully.
22:00:26 INFO  : Successfully done setting XSCT server connection channel  
22:00:31 INFO  : plnx-install-location is set to ''
22:00:31 INFO  : Successfully done setting workspace for the tool. 
22:00:31 INFO  : Successfully done query RDI_DATADIR 
22:02:08 INFO  : Result from executing command 'getProjects': EBZA4205_adapter
22:02:08 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
22:05:31 INFO  : Result from executing command 'getProjects': EBZA4205_adapter
22:05:31 INFO  : Result from executing command 'getPlatforms': EBZA4205_adapter|C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/EBZA4205_adapter.xpfm;xilinx_zcu102_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|C:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
22:09:36 INFO  : Checking for BSP changes to sync application flags for project 'Hello_LCD'...
22:10:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:10:37 INFO  : 'jtag frequency' command is executed.
22:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
22:10:42 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit"
22:10:42 INFO  : Context for 'APU' is selected.
22:10:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa'.
22:10:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:42 INFO  : Context for 'APU' is selected.
22:10:42 INFO  : 'stop' command is executed.
22:10:42 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
22:10:43 INFO  : 'ps7_init' command is executed.
22:10:43 INFO  : 'ps7_post_config' command is executed.
22:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:44 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:45 INFO  : 'con' command is executed.
22:10:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:45 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_adapter\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
22:12:43 INFO  : Checking for BSP changes to sync application flags for project 'memory_test'...
22:13:18 INFO  : Disconnected from the channel tcfchan#3.
22:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:13:28 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:35 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:13:35 INFO  : 'jtag frequency' command is executed.
22:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
22:13:40 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/memory_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit"
22:13:40 INFO  : Context for 'APU' is selected.
22:13:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa'.
22:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:40 INFO  : Context for 'APU' is selected.
22:13:40 INFO  : 'stop' command is executed.
22:13:40 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/memory_test/_ide/psinit/ps7_init.tcl' is done.
22:13:41 INFO  : 'ps7_init' command is executed.
22:13:41 INFO  : 'ps7_post_config' command is executed.
22:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:42 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/memory_test/Debug/memory_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/memory_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/memory_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/memory_test/Debug/memory_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:42 INFO  : 'con' command is executed.
22:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:42 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_adapter\memory_test_system\_ide\scripts\debugger_memory_test-default.tcl'
22:14:02 INFO  : Disconnected from the channel tcfchan#4.
22:16:51 INFO  : Checking for BSP changes to sync application flags for project 'LED_test'...
22:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:23 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:17:23 INFO  : 'jtag frequency' command is executed.
22:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
22:17:28 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit"
22:17:28 INFO  : Context for 'APU' is selected.
22:17:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa'.
22:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:28 INFO  : Context for 'APU' is selected.
22:17:28 INFO  : 'stop' command is executed.
22:17:28 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/psinit/ps7_init.tcl' is done.
22:17:30 INFO  : 'ps7_init' command is executed.
22:17:30 INFO  : 'ps7_post_config' command is executed.
22:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:31 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/Debug/LED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/Debug/LED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:31 INFO  : 'con' command is executed.
22:17:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:31 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_adapter\LED_test_system\_ide\scripts\debugger_led_test-default.tcl'
22:19:47 INFO  : Checking for BSP changes to sync application flags for project 'LED_test'...
22:20:39 INFO  : Disconnected from the channel tcfchan#6.
22:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:44 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:20:44 INFO  : 'jtag frequency' command is executed.
22:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
22:20:49 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit"
22:20:49 INFO  : Context for 'APU' is selected.
22:20:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa'.
22:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:49 INFO  : Context for 'APU' is selected.
22:20:50 INFO  : 'stop' command is executed.
22:20:50 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/psinit/ps7_init.tcl' is done.
22:20:51 INFO  : 'ps7_init' command is executed.
22:20:51 INFO  : 'ps7_post_config' command is executed.
22:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:52 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/Debug/LED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/Debug/LED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:52 INFO  : 'con' command is executed.
22:20:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:52 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_adapter\LED_test_system\_ide\scripts\debugger_led_test-default.tcl'
22:21:33 INFO  : Disconnected from the channel tcfchan#8.
22:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:21:43 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:21:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:21:50 INFO  : 'jtag frequency' command is executed.
22:21:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
22:21:55 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit"
22:21:55 INFO  : Context for 'APU' is selected.
22:21:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa'.
22:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:55 INFO  : Context for 'APU' is selected.
22:21:55 INFO  : 'stop' command is executed.
22:21:55 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/psinit/ps7_init.tcl' is done.
22:21:56 INFO  : 'ps7_init' command is executed.
22:21:56 INFO  : 'ps7_post_config' command is executed.
22:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:57 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/Debug/LED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/Debug/LED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:57 INFO  : 'con' command is executed.
22:21:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:21:57 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_adapter\LED_test_system\_ide\scripts\debugger_led_test-default.tcl'
22:29:58 INFO  : Disconnected from the channel tcfchan#9.
22:29:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:30:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:30:16 INFO  : 'jtag frequency' command is executed.
22:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
22:30:21 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit"
22:30:21 INFO  : Context for 'APU' is selected.
22:30:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa'.
22:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:21 INFO  : Context for 'APU' is selected.
22:30:21 INFO  : 'stop' command is executed.
22:30:21 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/_ide/psinit/ps7_init.tcl' is done.
22:30:22 INFO  : 'ps7_init' command is executed.
22:30:22 INFO  : 'ps7_post_config' command is executed.
22:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:23 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/Debug/Hello_LCD.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/Hello_LCD/Debug/Hello_LCD.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:24 INFO  : 'con' command is executed.
22:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:24 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_adapter\Hello_LCD_system\_ide\scripts\debugger_hello_lcd-default.tcl'
22:37:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:37:20 INFO  : 'jtag frequency' command is executed.
22:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}' command is executed.
22:37:26 INFO  : Device configured successfully with "C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit"
22:37:26 INFO  : Context for 'APU' is selected.
22:37:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa'.
22:37:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:26 INFO  : Context for 'APU' is selected.
22:37:26 INFO  : 'stop' command is executed.
22:37:26 INFO  : Sourcing of 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/psinit/ps7_init.tcl' is done.
22:37:27 INFO  : 'ps7_init' command is executed.
22:37:27 INFO  : 'ps7_post_config' command is executed.
22:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:28 INFO  : The application 'C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/Debug/LED_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-13722093-0"}
fpga -file C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/bitstream/EBZA4205_LCD_LED_BTN.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/EBZA4205_adapter/export/EBZA4205_adapter/hw/EBZA4205_LCD_LED_BTN.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/USER/Desktop/EBAZ4205/XilinxFPGA_SE/EBZA4205/05_Zynq7000/vitis_adapter/LED_test/Debug/LED_test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:29 INFO  : 'con' command is executed.
22:37:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:37:29 INFO  : Launch script is exported to file 'C:\Users\USER\Desktop\EBAZ4205\XilinxFPGA_SE\EBZA4205\05_Zynq7000\vitis_adapter\LED_test_system\_ide\scripts\debugger_led_test-default.tcl'
22:38:37 INFO  : Disconnected from the channel tcfchan#10.
22:38:37 WARN  : channel "tcfchan#10" closed
