{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642243573600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642243573601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 13:46:13 2022 " "Processing started: Sat Jan 15 13:46:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642243573601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642243573601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off homework_1 -c homework_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off homework_1 -c homework_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642243573601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642243574459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642243574460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reptile.v 1 1 " "Found 1 design units, including 1 entities, in source file reptile.v" { { "Info" "ISGN_ENTITY_NAME" "1 reptile " "Found entity 1: reptile" {  } { { "reptile.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/reptile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642243589540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642243589540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642243589562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642243589562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework_1.v 1 1 " "Found 1 design units, including 1 entities, in source file homework_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 homework_1 " "Found entity 1: homework_1" {  } { { "homework_1.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/homework_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642243589566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642243589566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "homework_1 " "Elaborating entity \"homework_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642243589712 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "49 0 127 homework_1.v(40) " "Verilog HDL warning at homework_1.v(40): number of words (49) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "homework_1.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/homework_1.v" 40 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1642243589761 "|homework_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reptile reptile:rr1 " "Elaborating entity \"reptile\" for hierarchy \"reptile:rr1\"" {  } { { "homework_1.v" "rr1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/homework_1.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642243589765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 reptile.v(46) " "Verilog HDL assignment warning at reptile.v(46): truncated value with size 32 to match size of target (12)" {  } { { "reptile.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/reptile.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642243589800 "|homework_1|reptile:rr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 reptile.v(52) " "Verilog HDL assignment warning at reptile.v(52): truncated value with size 32 to match size of target (12)" {  } { { "reptile.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/reptile.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642243589800 "|homework_1|reptile:rr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reptile.v(105) " "Verilog HDL assignment warning at reptile.v(105): truncated value with size 32 to match size of target (16)" {  } { { "reptile.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/reptile.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642243589800 "|homework_1|reptile:rr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reptile.v(106) " "Verilog HDL assignment warning at reptile.v(106): truncated value with size 32 to match size of target (16)" {  } { { "reptile.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/reptile.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642243589801 "|homework_1|reptile:rr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:ss1 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:ss1\"" {  } { { "homework_1.v" "ss1" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/homework_1.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642243589804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment.v(15) " "Verilog HDL assignment warning at seven_segment.v(15): truncated value with size 32 to match size of target (2)" {  } { { "seven_segment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/seven_segment.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642243589840 "|homework_1|seven_segment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 seven_segment.v(19) " "Verilog HDL assignment warning at seven_segment.v(19): truncated value with size 32 to match size of target (26)" {  } { { "seven_segment.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/seven_segment.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642243589840 "|homework_1|seven_segment:ss1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "homework_1.v" "memory" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/homework_1.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1642243590538 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1642243590538 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/db/homework_1.ram0_homework_1_24b6ce66.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/db/homework_1.ram0_homework_1_24b6ce66.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1642243590815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642243595755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642243601035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642243601839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642243601839 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushbutton " "No output dependent on input pin \"pushbutton\"" {  } { { "homework_1.v" "" { Text "C:/Users/rsan/projects/school/CSE4117-Microprocessors/Project_1/Verilog/homework_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642243602466 "|homework_1|pushbutton"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642243602466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4116 " "Implemented 4116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642243602467 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642243602467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4102 " "Implemented 4102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642243602467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642243602467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642243602515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 13:46:42 2022 " "Processing ended: Sat Jan 15 13:46:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642243602515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642243602515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642243602515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642243602515 ""}
