<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/shaw/GW/IDE/ipcore/SPIFlashInterface/data/spi_flash_interface_top.v<br>
/home/shaw/GW/IDE/ipcore/SPIFlashInterface/data/spiflash.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 25 09:14:23 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>SPI_Flash_Interface_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.146s, Elapsed time = 0h 0m 0.154s, Peak memory usage = 83.207MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 83.207MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.016s, Elapsed time = 0h 0m 0.016s, Peak memory usage = 83.332MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.007s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 83.332MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.018s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 83.457MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.006s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 83.957MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 83.957MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 83.957MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 83.957MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.021s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 83.957MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 83.957MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.004s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 83.957MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 113.039MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.051s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 113.039MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.12s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 113.039MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 113.039MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>110</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>83</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>365</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>337</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>718</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>89</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>164</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>465</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>65</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>65</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>791(726 LUT, 65 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>365 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>2 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>363 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 340</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>I_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_pclk_ibuf/I </td>
</tr>
<tr>
<td>I_spi_clock</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_spi_clock_ibuf/I </td>
</tr>
<tr>
<td>spiflash_inst/u_spi_spiif/spi_clock_inv_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_spiif/spi_clock_inv_s2/O </td>
</tr>
<tr>
<td>spiflash_inst/u_spi_spiif/O_flash_ck_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_spiif/O_flash_ck_d_s/F </td>
</tr>
<tr>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d_s/O </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_pclk</td>
<td>100.0(MHz)</td>
<td>178.3(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_spi_clock</td>
<td>100.0(MHz)</td>
<td>91.5(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_pclk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td>I_pclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/COUT</td>
</tr>
<tr>
<td>2.584</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/I1</td>
</tr>
<tr>
<td>3.151</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/F</td>
</tr>
<tr>
<td>3.357</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/I2</td>
</tr>
<tr>
<td>3.865</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/I0</td>
</tr>
<tr>
<td>4.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>4.856</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/I0</td>
</tr>
<tr>
<td>5.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>5.641</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/master_clk_en_s2/I2</td>
</tr>
<tr>
<td>6.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/master_clk_en_s2/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/master_clk_en_s1/I1</td>
</tr>
<tr>
<td>6.923</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/master_clk_en_s1/F</td>
</tr>
<tr>
<td>7.129</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d_s/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.207, 67.428%; route: 1.650, 26.442%; tC2Q: 0.382, 6.130%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_pclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td>I_pclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/COUT</td>
</tr>
<tr>
<td>2.584</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/I1</td>
</tr>
<tr>
<td>3.151</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/F</td>
</tr>
<tr>
<td>3.357</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/I2</td>
</tr>
<tr>
<td>3.865</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/I0</td>
</tr>
<tr>
<td>4.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>4.856</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/I0</td>
</tr>
<tr>
<td>5.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>5.641</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s31/I2</td>
</tr>
<tr>
<td>6.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s31/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s51/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s51/F</td>
</tr>
<tr>
<td>7.140</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s20/I1</td>
</tr>
<tr>
<td>7.708</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_ctrl/n244_s20/F</td>
</tr>
<tr>
<td>7.914</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s18/I1</td>
</tr>
<tr>
<td>8.481</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>8.688</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/txf_rd_Z_s/I0</td>
</tr>
<tr>
<td>9.266</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>spiflash_inst/u_spi_ctrl/txf_rd_Z_s/F</td>
</tr>
<tr>
<td>9.473</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/rgraynext_0_s0/I1</td>
</tr>
<tr>
<td>10.040</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/rgraynext_0_s0/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/n163_s0/I0</td>
</tr>
<tr>
<td>10.841</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/n163_s0/COUT</td>
</tr>
<tr>
<td>10.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/n164_s0/CIN</td>
</tr>
<tr>
<td>10.891</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/n164_s0/COUT</td>
</tr>
<tr>
<td>11.098</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/rempty_val_s1/I2</td>
</tr>
<tr>
<td>11.605</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/rempty_val_s1/F</td>
</tr>
<tr>
<td>11.811</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0</td>
</tr>
<tr>
<td>10.790</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spiflash_inst/u_spi_fifo/u_spi_txfifo/Empty_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.653, 70.062%; route: 2.887, 26.436%; tC2Q: 0.382, 3.502%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_pclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td>I_pclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/COUT</td>
</tr>
<tr>
<td>2.584</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/I1</td>
</tr>
<tr>
<td>3.151</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/F</td>
</tr>
<tr>
<td>3.357</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/I2</td>
</tr>
<tr>
<td>3.865</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/I0</td>
</tr>
<tr>
<td>4.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>4.856</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/I0</td>
</tr>
<tr>
<td>5.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>5.641</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s31/I2</td>
</tr>
<tr>
<td>6.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s31/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s51/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s51/F</td>
</tr>
<tr>
<td>7.140</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s20/I1</td>
</tr>
<tr>
<td>7.708</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_ctrl/n244_s20/F</td>
</tr>
<tr>
<td>7.914</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s18/I1</td>
</tr>
<tr>
<td>8.481</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>8.688</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n15_s0/I1</td>
</tr>
<tr>
<td>9.288</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n15_s0/COUT</td>
</tr>
<tr>
<td>9.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n16_s0/CIN</td>
</tr>
<tr>
<td>9.338</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n16_s0/COUT</td>
</tr>
<tr>
<td>9.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n17_s0/CIN</td>
</tr>
<tr>
<td>9.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>spiflash_inst/u_spi_ctrl/n17_s0/COUT</td>
</tr>
<tr>
<td>9.594</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_4_s4/I1</td>
</tr>
<tr>
<td>10.161</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>10.368</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n455_s4/I3</td>
</tr>
<tr>
<td>10.656</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>spiflash_inst/u_spi_ctrl/n455_s4/F</td>
</tr>
<tr>
<td>10.863</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n455_s2/I1</td>
</tr>
<tr>
<td>11.430</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n455_s2/F</td>
</tr>
<tr>
<td>11.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>10.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1</td>
</tr>
<tr>
<td>10.790</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.478, 69.574%; route: 2.887, 26.867%; tC2Q: 0.382, 3.559%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_pclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td>I_pclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/COUT</td>
</tr>
<tr>
<td>2.584</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/I1</td>
</tr>
<tr>
<td>3.151</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/F</td>
</tr>
<tr>
<td>3.357</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/I2</td>
</tr>
<tr>
<td>3.865</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/I0</td>
</tr>
<tr>
<td>4.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>4.856</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/I0</td>
</tr>
<tr>
<td>5.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>5.641</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s31/I2</td>
</tr>
<tr>
<td>6.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s31/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s51/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s51/F</td>
</tr>
<tr>
<td>7.140</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s20/I1</td>
</tr>
<tr>
<td>7.708</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_ctrl/n244_s20/F</td>
</tr>
<tr>
<td>7.914</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s18/I1</td>
</tr>
<tr>
<td>8.481</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>8.688</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n15_s0/I1</td>
</tr>
<tr>
<td>9.288</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n15_s0/COUT</td>
</tr>
<tr>
<td>9.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n16_s0/CIN</td>
</tr>
<tr>
<td>9.338</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n16_s0/COUT</td>
</tr>
<tr>
<td>9.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n17_s0/CIN</td>
</tr>
<tr>
<td>9.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>spiflash_inst/u_spi_ctrl/n17_s0/COUT</td>
</tr>
<tr>
<td>9.594</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_4_s4/I1</td>
</tr>
<tr>
<td>10.161</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>10.368</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n455_s4/I3</td>
</tr>
<tr>
<td>10.656</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>spiflash_inst/u_spi_ctrl/n455_s4/F</td>
</tr>
<tr>
<td>10.863</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n452_s2/I1</td>
</tr>
<tr>
<td>11.430</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n452_s2/F</td>
</tr>
<tr>
<td>11.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_3_s1/CLK</td>
</tr>
<tr>
<td>10.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_3_s1</td>
</tr>
<tr>
<td>10.790</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.478, 69.574%; route: 2.887, 26.867%; tC2Q: 0.382, 3.559%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">From</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spiflash_inst/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_pclk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_spi_clock[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>209</td>
<td>I_pclk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s16/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s17/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s18/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s19/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s20/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s21/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/n149_s22/COUT</td>
</tr>
<tr>
<td>2.584</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/I1</td>
</tr>
<tr>
<td>3.151</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/F</td>
</tr>
<tr>
<td>3.357</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/I2</td>
</tr>
<tr>
<td>3.865</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_2_s16/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/I0</td>
</tr>
<tr>
<td>4.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>4.856</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/I0</td>
</tr>
<tr>
<td>5.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>spiflash_inst/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>5.641</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s31/I2</td>
</tr>
<tr>
<td>6.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s31/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s51/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s51/F</td>
</tr>
<tr>
<td>7.140</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s20/I1</td>
</tr>
<tr>
<td>7.708</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_ctrl/n244_s20/F</td>
</tr>
<tr>
<td>7.914</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n244_s18/I1</td>
</tr>
<tr>
<td>8.481</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>spiflash_inst/u_spi_ctrl/n244_s18/F</td>
</tr>
<tr>
<td>8.688</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n15_s0/I1</td>
</tr>
<tr>
<td>9.288</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n15_s0/COUT</td>
</tr>
<tr>
<td>9.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n16_s0/CIN</td>
</tr>
<tr>
<td>9.338</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n16_s0/COUT</td>
</tr>
<tr>
<td>9.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>spiflash_inst/u_spi_ctrl/n17_s0/CIN</td>
</tr>
<tr>
<td>9.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>spiflash_inst/u_spi_ctrl/n17_s0/COUT</td>
</tr>
<tr>
<td>9.594</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_4_s4/I1</td>
</tr>
<tr>
<td>10.161</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>spiflash_inst/u_spi_ctrl/tx_bit_cnt_r_4_s4/F</td>
</tr>
<tr>
<td>10.368</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/data_cnt_r_8_s13/I3</td>
</tr>
<tr>
<td>10.656</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>spiflash_inst/u_spi_ctrl/data_cnt_r_8_s13/F</td>
</tr>
<tr>
<td>10.863</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n355_s2/I1</td>
</tr>
<tr>
<td>11.430</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/n355_s2/F</td>
</tr>
<tr>
<td>11.636</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/data_cnt_r_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_spi_clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_spi_clock_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>I_spi_clock_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/data_cnt_r_0_s1/CLK</td>
</tr>
<tr>
<td>10.854</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>spiflash_inst/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
<tr>
<td>10.790</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>spiflash_inst/u_spi_ctrl/data_cnt_r_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.478, 69.574%; route: 2.887, 26.867%; tC2Q: 0.382, 3.559%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
