
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.42+30 (git sha1 6c8ae44ae, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Running command `tcl synth/yosys_common/yosys.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: synth/yosys_common/build/rtl.sv2v.v
Parsing SystemVerilog input from `synth/yosys_common/build/rtl.sv2v.v' to AST representation.
Generating RTLIL representation for module `\bird'.
Generating RTLIL representation for module `\cactus'.
Generating RTLIL representation for module `\dino'.
Generating RTLIL representation for module `\title'.
Generating RTLIL representation for module `\edge_detector'.
Generating RTLIL representation for module `\vga_timer'.
Generating RTLIL representation for module `\score_counter'.
Generating RTLIL representation for module `\lfsr16'.
Generating RTLIL representation for module `\synchronizer'.
Generating RTLIL representation for module `\basys3_7seg_driver'.
Generating RTLIL representation for module `\hex7seg'.
Generating RTLIL representation for module `\clk_100M_to_clk_1k'.
Generating RTLIL representation for module `\dinorun'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).
Warning: Resizing cell port dinorun.cactus.rand_i from 1 bits to 2 bits.
Warning: Resizing cell port dinorun.bird.rand_i from 1 bits to 2 bits.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
Found and cleaned up 1 empty switch in `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
Found and cleaned up 1 empty switch in `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2277$1386'.
Found and cleaned up 1 empty switch in `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2230$1381'.
Found and cleaned up 1 empty switch in `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2176$1371'.
Found and cleaned up 1 empty switch in `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353'.
Found and cleaned up 1 empty switch in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2048$1342'.
Found and cleaned up 1 empty switch in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2040$1338'.
Found and cleaned up 1 empty switch in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1332'.
Cleaned up 9 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 12 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409 in module dinorun.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406 in module dinorun.
Removed 1 dead cases from process $proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389 in module hex7seg.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389 in module hex7seg.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2277$1386 in module basys3_7seg_driver.
Removed 1 dead cases from process $proc$synth/yosys_common/build/rtl.sv2v.v:2230$1381 in module basys3_7seg_driver.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2230$1381 in module basys3_7seg_driver.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2223$1378 in module basys3_7seg_driver.
Marked 4 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2176$1371 in module synchronizer.
Marked 2 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2148$1364 in module lfsr16.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2122$1361 in module score_counter.
Marked 3 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353 in module score_counter.
Marked 2 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2064$1347 in module vga_timer.
Marked 2 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2048$1342 in module vga_timer.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2040$1338 in module vga_timer.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2035$1336 in module vga_timer.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2024$1332 in module vga_timer.
Marked 1 switch rules as full_case in process $proc$synth/yosys_common/build/rtl.sv2v.v:2019$1330 in module vga_timer.
Removed a total of 2 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 11 redundant assignments.
Promoted 489 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2346$1399'.
  Set init value: \counter_q = 18'000000000000000000

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~36 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1424'.
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
     1/50: $4\hit_d[0:0]
     2/50: $3\score_reset[0:0]
     3/50: $3\dino_reset[0:0]
     4/50: $3\cactus_reset[0:0]
     5/50: $3\bird_reset[0:0]
     6/50: $3\lsfr_reset[0:0]
     7/50: $4\state_d[1:0]
     8/50: $3\state_d[1:0]
     9/50: $3\hit_d[0:0]
    10/50: $2\hit_d[0:0]
    11/50: $2\score_reset[0:0]
    12/50: $2\dino_reset[0:0]
    13/50: $2\cactus_reset[0:0]
    14/50: $2\bird_reset[0:0]
    15/50: $2\lsfr_reset[0:0]
    16/50: $2\state_d[1:0]
    17/50: $1\score_reset[0:0]
    18/50: $1\hit_d[0:0]
    19/50: $1\dino_reset[0:0]
    20/50: $1\cactus_reset[0:0]
    21/50: $1\bird_reset[0:0]
    22/50: $1\lsfr_reset[0:0]
    23/50: $1\state_d[1:0]
    24/50: $9\vga_red_d[3:0]
    25/50: $9\vga_green_d[3:0]
    26/50: $9\vga_blue_d[3:0]
    27/50: $8\vga_red_d[3:0]
    28/50: $8\vga_green_d[3:0]
    29/50: $8\vga_blue_d[3:0]
    30/50: $7\vga_red_d[3:0]
    31/50: $7\vga_green_d[3:0]
    32/50: $7\vga_blue_d[3:0]
    33/50: $6\vga_green_d[3:0]
    34/50: $6\vga_blue_d[3:0]
    35/50: $6\vga_red_d[3:0]
    36/50: $5\vga_red_d[3:0]
    37/50: $5\vga_green_d[3:0]
    38/50: $5\vga_blue_d[3:0]
    39/50: $4\vga_green_d[3:0]
    40/50: $4\vga_blue_d[3:0]
    41/50: $4\vga_red_d[3:0]
    42/50: $3\vga_green_d[3:0]
    43/50: $3\vga_blue_d[3:0]
    44/50: $3\vga_red_d[3:0]
    45/50: $2\vga_blue_d[3:0]
    46/50: $2\vga_green_d[3:0]
    47/50: $2\vga_red_d[3:0]
    48/50: $1\vga_blue_d[3:0]
    49/50: $1\vga_green_d[3:0]
    50/50: $1\vga_red_d[3:0]
Creating decoders for process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
     1/6: $0\freeze_game[0:0]
     2/6: $0\hit_q[0:0]
     3/6: $0\vga_green_o[3:0]
     4/6: $0\vga_blue_o[3:0]
     5/6: $0\vga_red_o[3:0]
     6/6: $0\state_q[1:0]
Creating decoders for process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2346$1399'.
Creating decoders for process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2353$1398'.
Creating decoders for process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2348$1396'.
Creating decoders for process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1391'.
Creating decoders for process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2312$1390'.
Creating decoders for process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
     1/1: { $1\A[0:0] $1\B[0:0] $1\C[0:0] $1\D[0:0] $1\E[0:0] $1\F[0:0] $1\G[0:0] }
Creating decoders for process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1388'.
Creating decoders for process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2277$1386'.
     1/1: $1\segments_o[6:0]
Creating decoders for process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2230$1381'.
     1/5: $1\anode_o[3:0] [2]
     2/5: $1\anode_o[3:0] [1]
     3/5: $1\anode_o[3:0] [3]
     4/5: $1\digit[3:0]
     5/5: $1\anode_o[3:0] [0]
Creating decoders for process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2223$1378'.
     1/1: $0\state_q[1:0]
Creating decoders for process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1377'.
Creating decoders for process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2187$1376'.
Creating decoders for process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2176$1371'.
     1/4: $4\sync_data_d[3:3]
     2/4: $3\sync_data_d[2:2]
     3/4: $2\sync_data_d[1:1]
     4/4: $1\sync_data_d[0:0]
Creating decoders for process `\lfsr16.$proc$synth/yosys_common/build/rtl.sv2v.v:2148$1364'.
     1/1: $0\state[15:0]
Creating decoders for process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1363'.
Creating decoders for process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2122$1361'.
     1/4: $0\digit3_q[3:0]
     2/4: $0\digit2_q[3:0]
     3/4: $0\digit1_q[3:0]
     4/4: $0\digit0_q[3:0]
Creating decoders for process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353'.
     1/6: $1\digit3_d[3:0]
     2/6: $2\digit2_d[3:0]
     3/6: $1\digit2_d[3:0]
     4/6: $2\digit1_d[3:0]
     5/6: $1\digit1_d[3:0]
     6/6: $1\digit0_d[3:0]
Creating decoders for process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1352'.
Creating decoders for process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2064$1347'.
     1/1: $0\visible_o[0:0]
Creating decoders for process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2048$1342'.
     1/3: $2\v_d[9:0]
     2/3: $1\v_d[9:0]
     3/3: $1\h_d[9:0]
Creating decoders for process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2040$1338'.
     1/1: $1\vsync_o[0:0]
Creating decoders for process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2035$1336'.
     1/1: $0\v_q[9:0]
Creating decoders for process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1332'.
     1/1: $1\hsync_o[0:0]
Creating decoders for process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2019$1330'.
     1/1: $0\h_q[9:0]
Creating decoders for process `\edge_detector.$proc$synth/yosys_common/build/rtl.sv2v.v:1995$1329'.
Creating decoders for process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
Creating decoders for process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
Creating decoders for process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
Creating decoders for process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
Creating decoders for process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
Creating decoders for process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
Creating decoders for process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
Creating decoders for process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\dinorun.\_sv2v_0' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1424'.
No latch inferred for signal `\dinorun.\state_d' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\digit0_en_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\digit1_en_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\digit2_en_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\digit3_en_o' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\lsfr_reset' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\bird_reset' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\nextframe_bird' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\cactus_reset' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\nextframe_cactus' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\dino_reset' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\nextframe_dino' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\hit_d' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\score_reset' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\score_en' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\vga_red_d' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\vga_green_d' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\dinorun.\vga_blue_d' from process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
No latch inferred for signal `\hex7seg.\_sv2v_0' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1391'.
No latch inferred for signal `\hex7seg.\digits' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2312$1390'.
No latch inferred for signal `\hex7seg.\A' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
No latch inferred for signal `\hex7seg.\B' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
No latch inferred for signal `\hex7seg.\C' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
No latch inferred for signal `\hex7seg.\D' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
No latch inferred for signal `\hex7seg.\E' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
No latch inferred for signal `\hex7seg.\F' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
No latch inferred for signal `\hex7seg.\G' from process `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
No latch inferred for signal `\basys3_7seg_driver.\_sv2v_0' from process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1388'.
No latch inferred for signal `\basys3_7seg_driver.\segments_o' from process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2277$1386'.
No latch inferred for signal `\basys3_7seg_driver.\anode_o' from process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2230$1381'.
No latch inferred for signal `\basys3_7seg_driver.\digit' from process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2230$1381'.
No latch inferred for signal `\synchronizer.\_sv2v_0' from process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1377'.
No latch inferred for signal `\synchronizer.\sync_data_d' from process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2176$1371'.
No latch inferred for signal `\synchronizer.\sv2v_autoblock_1.i' from process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2176$1371'.
No latch inferred for signal `\score_counter.\_sv2v_0' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1363'.
No latch inferred for signal `\score_counter.\digit0_d' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353'.
No latch inferred for signal `\score_counter.\digit1_d' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353'.
No latch inferred for signal `\score_counter.\digit2_d' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353'.
No latch inferred for signal `\score_counter.\digit3_d' from process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353'.
No latch inferred for signal `\vga_timer.\_sv2v_0' from process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1352'.
No latch inferred for signal `\vga_timer.\h_d' from process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2048$1342'.
No latch inferred for signal `\vga_timer.\v_d' from process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2048$1342'.
No latch inferred for signal `\vga_timer.\vsync_o' from process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2040$1338'.
No latch inferred for signal `\vga_timer.\hsync_o' from process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1332'.
No latch inferred for signal `\title.$memwr$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1821$1304_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
No latch inferred for signal `\title.$memwr$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1822$1305_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
No latch inferred for signal `\title.$memwr$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1823$1306_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
No latch inferred for signal `\title.$memwr$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1824$1307_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
No latch inferred for signal `\title.$memwr$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1825$1308_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
No latch inferred for signal `\title.$memwr$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1826$1309_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
No latch inferred for signal `\title.$memwr$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1827$1310_EN' from process `\title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1323$733_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1324$734_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1325$735_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1326$736_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1327$737_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1328$738_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1329$739_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1330$740_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1331$741_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1332$742_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1333$743_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1334$744_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1335$745_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1336$746_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1337$747_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1338$748_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1339$749_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1340$750_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1341$751_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1342$752_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1343$753_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1344$754_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1345$755_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1346$756_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1347$757_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1348$758_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1349$759_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1350$760_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1351$761_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1352$762_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1353$763_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1354$764_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1355$765_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1356$766_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1357$767_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1358$768_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1359$769_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1360$770_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1361$771_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1362$772_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1363$773_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1364$774_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1365$775_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1276$690_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1277$691_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1278$692_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1279$693_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1280$694_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1281$695_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1282$696_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1283$697_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1284$698_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1285$699_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1286$700_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1287$701_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1288$702_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1289$703_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1290$704_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1291$705_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1292$706_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1293$707_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1294$708_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1295$709_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1296$710_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1297$711_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1298$712_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1299$713_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1300$714_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1301$715_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1302$716_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1303$717_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1304$718_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1305$719_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1306$720_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1307$721_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1308$722_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1309$723_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1310$724_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1311$725_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1312$726_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1313$727_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1314$728_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1315$729_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1316$730_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1317$731_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1318$732_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1229$647_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1230$648_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1231$649_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1232$650_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1233$651_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1234$652_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1235$653_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1236$654_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1237$655_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1238$656_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1239$657_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1240$658_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1241$659_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1242$660_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1243$661_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1244$662_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1245$663_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1246$664_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1247$665_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1248$666_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1249$667_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1250$668_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1251$669_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1252$670_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1253$671_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1254$672_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1255$673_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1256$674_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1257$675_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1258$676_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1259$677_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1260$678_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1261$679_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1262$680_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1263$681_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1264$682_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1265$683_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1266$684_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1267$685_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1268$686_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1269$687_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1270$688_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1271$689_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1182$604_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1183$605_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1184$606_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1185$607_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1186$608_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1187$609_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1188$610_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1189$611_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1190$612_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1191$613_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1192$614_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1193$615_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1194$616_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1195$617_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1196$618_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1197$619_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1198$620_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1199$621_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1200$622_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1201$623_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1202$624_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1203$625_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1204$626_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1205$627_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1206$628_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1207$629_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1208$630_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1209$631_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1210$632_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1211$633_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1212$634_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1213$635_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1214$636_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1215$637_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1216$638_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1217$639_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1218$640_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1219$641_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1220$642_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1221$643_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1222$644_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1223$645_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1224$646_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1135$561_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1136$562_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1137$563_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1138$564_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1139$565_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1140$566_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1141$567_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1142$568_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1143$569_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1144$570_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1145$571_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1146$572_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1147$573_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1148$574_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1149$575_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1150$576_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1151$577_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1152$578_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1153$579_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1154$580_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1155$581_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1156$582_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1157$583_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1158$584_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1159$585_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1160$586_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1161$587_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1162$588_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1163$589_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1164$590_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1165$591_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1166$592_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1167$593_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1168$594_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1169$595_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1170$596_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1171$597_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1172$598_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1173$599_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1174$600_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1175$601_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1176$602_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1177$603_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1088$518_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1089$519_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1090$520_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1091$521_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1092$522_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1093$523_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1094$524_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1095$525_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1096$526_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1097$527_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1098$528_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1099$529_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1100$530_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1101$531_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1102$532_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1103$533_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1104$534_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1105$535_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1106$536_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1107$537_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1108$538_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1109$539_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1110$540_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1111$541_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1112$542_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1113$543_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1114$544_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1115$545_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1116$546_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1117$547_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1118$548_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1119$549_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1120$550_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1121$551_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1122$552_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1123$553_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1124$554_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1125$555_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1126$556_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1127$557_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1128$558_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1129$559_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\dino.$memwr$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1130$560_EN' from process `\dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:666$213_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:667$214_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:668$215_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:669$216_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:670$217_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:671$218_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:672$219_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:673$220_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:674$221_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:675$222_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:676$223_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:677$224_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:678$225_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:679$226_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:680$227_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:681$228_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:682$229_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:683$230_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:684$231_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:685$232_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:686$233_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:687$234_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:688$235_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:689$236_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:690$237_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:691$238_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:692$239_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:693$240_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:694$241_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:695$242_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:696$243_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:697$244_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:698$245_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:629$180_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:630$181_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:631$182_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:632$183_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:633$184_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:634$185_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:635$186_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:636$187_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:637$188_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:638$189_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:639$190_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:640$191_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:641$192_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:642$193_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:643$194_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:644$195_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:645$196_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:646$197_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:647$198_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:648$199_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:649$200_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:650$201_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:651$202_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:652$203_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:653$204_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:654$205_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:655$206_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:656$207_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:657$208_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:658$209_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:659$210_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:660$211_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:661$212_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:592$147_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:593$148_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:594$149_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:595$150_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:596$151_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:597$152_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:598$153_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:599$154_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:600$155_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:601$156_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:602$157_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:603$158_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:604$159_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:605$160_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:606$161_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:607$162_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:608$163_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:609$164_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:610$165_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:611$166_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:612$167_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:613$168_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:614$169_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:615$170_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:616$171_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:617$172_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:618$173_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:619$174_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:620$175_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:621$176_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:622$177_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:623$178_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:624$179_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:555$114_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:556$115_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:557$116_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:558$117_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:559$118_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:560$119_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:561$120_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:562$121_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:563$122_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:564$123_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:565$124_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:566$125_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:567$126_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:568$127_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:569$128_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:570$129_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:571$130_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:572$131_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:573$132_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:574$133_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:575$134_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:576$135_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:577$136_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:578$137_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:579$138_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:580$139_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:581$140_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:582$141_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:583$142_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:584$143_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:585$144_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:586$145_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\cactus.$memwr$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:587$146_EN' from process `\cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:86$20_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:87$21_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:88$22_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:89$23_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:90$24_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:91$25_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:92$26_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:93$27_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:94$28_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:95$29_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:96$30_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:97$31_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:98$32_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:99$33_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:100$34_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:101$35_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:102$36_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:103$37_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:64$2_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:65$3_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:66$4_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:67$5_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:68$6_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:69$7_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:70$8_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:71$9_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:72$10_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:73$11_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:74$12_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:75$13_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:76$14_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:77$15_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:78$16_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:79$17_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:80$18_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
No latch inferred for signal `\bird.$memwr$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:81$19_EN' from process `\bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dinorun.\state_q' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `\dinorun.\vga_red_o' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
  created $dff cell `$procdff$1936' with positive edge clock.
Creating register for signal `\dinorun.\vga_green_o' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
  created $dff cell `$procdff$1937' with positive edge clock.
Creating register for signal `\dinorun.\vga_blue_o' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\dinorun.\hit_q' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\dinorun.\freeze_game' using process `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\clk_100M_to_clk_1k.\clk_q' using process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2353$1398'.
  created $dff cell `$procdff$1941' with positive edge clock.
Creating register for signal `\clk_100M_to_clk_1k.\counter_q' using process `\clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2348$1396'.
  created $dff cell `$procdff$1942' with positive edge clock.
Creating register for signal `\basys3_7seg_driver.\state_q' using process `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2223$1378'.
  created $dff cell `$procdff$1943' with positive edge clock.
Creating register for signal `\synchronizer.\sync_data_q' using process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2187$1376'.
  created $dff cell `$procdff$1944' with positive edge clock.
Creating register for signal `\synchronizer.\clk_target_q1' using process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2187$1376'.
  created $dff cell `$procdff$1945' with positive edge clock.
Creating register for signal `\synchronizer.\clk_target_q2' using process `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2187$1376'.
  created $dff cell `$procdff$1946' with positive edge clock.
Creating register for signal `\lfsr16.\state' using process `\lfsr16.$proc$synth/yosys_common/build/rtl.sv2v.v:2148$1364'.
  created $dff cell `$procdff$1947' with positive edge clock.
Creating register for signal `\score_counter.\digit0_q' using process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2122$1361'.
  created $dff cell `$procdff$1948' with positive edge clock.
Creating register for signal `\score_counter.\digit1_q' using process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2122$1361'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `\score_counter.\digit2_q' using process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2122$1361'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `\score_counter.\digit3_q' using process `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2122$1361'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `\vga_timer.\visible_o' using process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2064$1347'.
  created $dff cell `$procdff$1952' with positive edge clock.
Creating register for signal `\vga_timer.\v_q' using process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2035$1336'.
  created $dff cell `$procdff$1953' with positive edge clock.
Creating register for signal `\vga_timer.\h_q' using process `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2019$1330'.
  created $dff cell `$procdff$1954' with positive edge clock.
Creating register for signal `\edge_detector.\data_q1' using process `\edge_detector.$proc$synth/yosys_common/build/rtl.sv2v.v:1995$1329'.
  created $dff cell `$procdff$1955' with positive edge clock.
Creating register for signal `\edge_detector.\data_q2' using process `\edge_detector.$proc$synth/yosys_common/build/rtl.sv2v.v:1995$1329'.
  created $dff cell `$procdff$1956' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1424'.
Found and cleaned up 13 empty switches in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2502$1409'.
Found and cleaned up 1 empty switch in `\dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
Removing empty process `dinorun.$proc$synth/yosys_common/build/rtl.sv2v.v:2485$1406'.
Removing empty process `clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2346$1399'.
Removing empty process `clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2353$1398'.
Removing empty process `clk_100M_to_clk_1k.$proc$synth/yosys_common/build/rtl.sv2v.v:2348$1396'.
Removing empty process `hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1391'.
Removing empty process `hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2312$1390'.
Found and cleaned up 1 empty switch in `\hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
Removing empty process `hex7seg.$proc$synth/yosys_common/build/rtl.sv2v.v:2313$1389'.
Removing empty process `basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1388'.
Found and cleaned up 1 empty switch in `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2277$1386'.
Removing empty process `basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2277$1386'.
Found and cleaned up 1 empty switch in `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2230$1381'.
Removing empty process `basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2230$1381'.
Found and cleaned up 1 empty switch in `\basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2223$1378'.
Removing empty process `basys3_7seg_driver.$proc$synth/yosys_common/build/rtl.sv2v.v:2223$1378'.
Removing empty process `synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1377'.
Removing empty process `synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2187$1376'.
Found and cleaned up 4 empty switches in `\synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2176$1371'.
Removing empty process `synchronizer.$proc$synth/yosys_common/build/rtl.sv2v.v:2176$1371'.
Found and cleaned up 2 empty switches in `\lfsr16.$proc$synth/yosys_common/build/rtl.sv2v.v:2148$1364'.
Removing empty process `lfsr16.$proc$synth/yosys_common/build/rtl.sv2v.v:2148$1364'.
Removing empty process `score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1363'.
Found and cleaned up 2 empty switches in `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2122$1361'.
Removing empty process `score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2122$1361'.
Found and cleaned up 3 empty switches in `\score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353'.
Removing empty process `score_counter.$proc$synth/yosys_common/build/rtl.sv2v.v:2102$1353'.
Removing empty process `vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1352'.
Found and cleaned up 2 empty switches in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2064$1347'.
Removing empty process `vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2064$1347'.
Found and cleaned up 2 empty switches in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2048$1342'.
Removing empty process `vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2048$1342'.
Found and cleaned up 1 empty switch in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2040$1338'.
Removing empty process `vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2040$1338'.
Found and cleaned up 1 empty switch in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2035$1336'.
Removing empty process `vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2035$1336'.
Found and cleaned up 1 empty switch in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1332'.
Removing empty process `vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2024$1332'.
Found and cleaned up 1 empty switch in `\vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2019$1330'.
Removing empty process `vga_timer.$proc$synth/yosys_common/build/rtl.sv2v.v:2019$1330'.
Removing empty process `edge_detector.$proc$synth/yosys_common/build/rtl.sv2v.v:1995$1329'.
Removing empty process `title.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1319'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1260'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1216'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1172'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1128'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1084'.
Removing empty process `dino.$proc$synth/yosys_common/build/rtl.sv2v.v:0$1040'.
Removing empty process `cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$484'.
Removing empty process `cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$450'.
Removing empty process `cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$416'.
Removing empty process `cactus.$proc$synth/yosys_common/build/rtl.sv2v.v:0$382'.
Removing empty process `bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$95'.
Removing empty process `bird.$proc$synth/yosys_common/build/rtl.sv2v.v:0$76'.
Cleaned up 37 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dinorun.
<suppressed ~33 debug messages>
Optimizing module clk_100M_to_clk_1k.
<suppressed ~1 debug messages>
Optimizing module hex7seg.
Optimizing module basys3_7seg_driver.
<suppressed ~6 debug messages>
Optimizing module synchronizer.
Optimizing module lfsr16.
<suppressed ~1 debug messages>
Optimizing module score_counter.
<suppressed ~4 debug messages>
Optimizing module vga_timer.
<suppressed ~3 debug messages>
Optimizing module edge_detector.
Optimizing module title.
Optimizing module dino.
Optimizing module cactus.
Optimizing module bird.

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module dinorun.
Optimizing module clk_100M_to_clk_1k.
Optimizing module hex7seg.
Optimizing module basys3_7seg_driver.
Optimizing module synchronizer.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module vga_timer.
Optimizing module edge_detector.
Optimizing module title.
Optimizing module dino.
Optimizing module cactus.
Optimizing module bird.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \vga_timer..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \bird..
Removed 7 unused cells and 1168 unused wires.
<suppressed ~20 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module basys3_7seg_driver...
Checking module bird...
Checking module cactus...
Checking module clk_100M_to_clk_1k...
Checking module dino...
Checking module dinorun...
Checking module edge_detector...
Checking module hex7seg...
Checking module lfsr16...
Checking module score_counter...
Checking module synchronizer...
Checking module title...
Checking module vga_timer...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
<suppressed ~48 debug messages>
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~285 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 111 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1445.
    dead port 2/2 on $mux $procmux$1576.
    dead port 2/2 on $mux $procmux$1451.
    dead port 2/2 on $mux $procmux$1578.
    dead port 2/2 on $mux $procmux$1585.
    dead port 2/2 on $mux $procmux$1457.
    dead port 2/2 on $mux $procmux$1587.
    dead port 2/2 on $mux $procmux$1594.
    dead port 2/2 on $mux $procmux$1596.
    dead port 2/2 on $mux $procmux$1603.
    dead port 2/2 on $mux $procmux$1463.
    dead port 2/2 on $mux $procmux$1605.
    dead port 2/2 on $mux $procmux$1612.
    dead port 2/2 on $mux $procmux$1469.
    dead port 2/2 on $mux $procmux$1614.
    dead port 2/2 on $mux $procmux$1621.
    dead port 2/2 on $mux $procmux$1623.
    dead port 2/2 on $mux $procmux$1630.
    dead port 2/2 on $mux $procmux$1433.
    dead port 2/2 on $mux $procmux$1476.
    dead port 2/2 on $mux $procmux$1632.
    dead port 2/2 on $mux $procmux$1639.
    dead port 2/2 on $mux $procmux$1483.
    dead port 2/2 on $mux $procmux$1641.
    dead port 2/2 on $mux $procmux$1648.
    dead port 2/2 on $mux $procmux$1650.
    dead port 2/2 on $mux $procmux$1657.
    dead port 2/2 on $mux $procmux$1491.
    dead port 2/2 on $mux $procmux$1659.
    dead port 2/2 on $mux $procmux$1666.
    dead port 2/2 on $mux $procmux$1439.
    dead port 2/2 on $mux $procmux$1499.
    dead port 2/2 on $mux $procmux$1668.
    dead port 2/2 on $mux $procmux$1675.
    dead port 2/2 on $mux $procmux$1677.
    dead port 2/2 on $mux $procmux$1685.
    dead port 2/2 on $mux $procmux$1507.
    dead port 2/2 on $mux $procmux$1687.
    dead port 2/2 on $mux $procmux$1695.
    dead port 2/2 on $mux $procmux$1697.
    dead port 2/2 on $mux $procmux$1705.
    dead port 2/2 on $mux $procmux$1707.
    dead port 2/2 on $mux $procmux$1715.
    dead port 2/2 on $mux $procmux$1515.
    dead port 2/2 on $mux $procmux$1717.
    dead port 2/2 on $mux $procmux$1725.
    dead port 2/2 on $mux $procmux$1727.
    dead port 2/2 on $mux $procmux$1735.
    dead port 2/2 on $mux $procmux$1737.
    dead port 2/2 on $mux $procmux$1745.
    dead port 2/2 on $mux $procmux$1523.
    dead port 2/2 on $mux $procmux$1747.
    dead port 2/2 on $mux $procmux$1755.
    dead port 2/2 on $mux $procmux$1757.
    dead port 2/2 on $mux $procmux$1765.
    dead port 2/2 on $mux $procmux$1767.
    dead port 2/2 on $mux $procmux$1531.
    dead port 2/2 on $mux $procmux$1774.
    dead port 2/2 on $mux $procmux$1539.
    dead port 2/2 on $mux $procmux$1781.
    dead port 2/2 on $mux $procmux$1788.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1915.
Removed 62 multiplexer ports.
<suppressed ~50 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
    New ctrl vector for $pmux cell $procmux$1831: { $auto$opt_reduce.cc:134:opt_pmux$1958 $procmux$1822_CMP }
    New ctrl vector for $pmux cell $procmux$1821: { $procmux$1823_CMP $auto$opt_reduce.cc:134:opt_pmux$1960 }
    New ctrl vector for $pmux cell $procmux$1841: { $procmux$1825_CMP $auto$opt_reduce.cc:134:opt_pmux$1962 }
    New ctrl vector for $pmux cell $procmux$1826: { $procmux$1824_CMP $auto$opt_reduce.cc:134:opt_pmux$1964 }
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 4 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~105 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 35 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 0 unused cells and 185 unused wires.
<suppressed ~3 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
    New ctrl vector for $pmux cell $procmux$1555: $auto$opt_reduce.cc:134:opt_pmux$1966
    New ctrl vector for $pmux cell $procmux$1567: { $eq$synth/yosys_common/build/rtl.sv2v.v:2441$1402_Y $auto$opt_reduce.cc:134:opt_pmux$1968 }
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 2 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~3 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 1 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.7.14. Rerunning OPT passes. (Maybe there is more to do..)

2.7.15. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

2.7.16. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 0 changes.

2.7.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

2.7.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..

2.7.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.7.20. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell basys3_7seg_driver.$add$synth/yosys_common/build/rtl.sv2v.v:2228$1380 ($add).
Removed top 30 bits (of 32) from port Y of cell basys3_7seg_driver.$add$synth/yosys_common/build/rtl.sv2v.v:2228$1380 ($add).
Removed top 1 bits (of 2) from port B of cell basys3_7seg_driver.$procmux$1824_CMP0 ($eq).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:64$40 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:65$41 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:66$42 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:67$43 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:68$44 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:69$45 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:70$46 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:71$47 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:72$48 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:73$49 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:74$50 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:75$51 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:76$52 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:77$53 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:78$54 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:79$55 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:80$56 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_DOWN$synth/yosys_common/build/rtl.sv2v.v:81$57 (BIRD_DOWN).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:100$72 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:101$73 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:102$74 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:103$75 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:86$58 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:87$59 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:88$60 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:89$61 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:90$62 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:91$63 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:92$64 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:93$65 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:94$66 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:95$67 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:96$68 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:97$69 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:98$70 (BIRD_UP).
Removed top 27 address bits (of 32) from memory init port bird.$meminit$\BIRD_UP$synth/yosys_common/build/rtl.sv2v.v:99$71 (BIRD_UP).
Removed top 1 bits (of 12) from port Y of cell bird._67_ ($sub).
Removed top 6 bits (of 12) from port Y of cell bird._69_ ($sub).
Removed top 4 bits (of 10) from port A of cell bird._69_ ($sub).
Removed top 5 bits (of 11) from port B of cell bird._69_ ($sub).
Removed top 20 bits (of 32) from wire bird._07_.
Removed top 22 bits (of 32) from wire bird._12_.
Removed top 27 bits (of 32) from wire bird._13_.
Removed top 21 bits (of 32) from wire bird._29_.
Removed top 26 bits (of 32) from wire bird._31_.
Removed top 5 bits (of 10) from wire bird.rom_y.
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:555$250 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:556$251 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:557$252 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:558$253 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:559$254 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:560$255 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:561$256 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:562$257 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:563$258 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:564$259 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:565$260 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:566$261 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:567$262 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:568$263 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:569$264 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:570$265 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:571$266 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:572$267 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:573$268 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:574$269 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:575$270 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:576$271 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:577$272 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:578$273 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:579$274 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:580$275 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:581$276 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:582$277 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:583$278 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:584$279 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:585$280 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:586$281 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS0$synth/yosys_common/build/rtl.sv2v.v:587$282 (CACTUS0).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:592$283 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:593$284 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:594$285 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:595$286 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:596$287 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:597$288 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:598$289 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:599$290 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:600$291 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:601$292 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:602$293 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:603$294 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:604$295 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:605$296 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:606$297 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:607$298 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:608$299 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:609$300 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:610$301 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:611$302 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:612$303 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:613$304 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:614$305 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:615$306 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:616$307 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:617$308 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:618$309 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:619$310 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:620$311 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:621$312 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:622$313 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:623$314 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS1$synth/yosys_common/build/rtl.sv2v.v:624$315 (CACTUS1).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:629$316 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:630$317 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:631$318 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:632$319 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:633$320 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:634$321 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:635$322 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:636$323 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:637$324 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:638$325 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:639$326 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:640$327 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:641$328 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:642$329 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:643$330 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:644$331 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:645$332 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:646$333 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:647$334 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:648$335 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:649$336 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:650$337 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:651$338 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:652$339 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:653$340 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:654$341 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:655$342 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:656$343 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:657$344 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:658$345 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:659$346 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:660$347 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS2$synth/yosys_common/build/rtl.sv2v.v:661$348 (CACTUS2).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:666$349 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:667$350 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:668$351 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:669$352 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:670$353 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:671$354 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:672$355 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:673$356 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:674$357 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:675$358 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:676$359 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:677$360 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:678$361 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:679$362 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:680$363 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:681$364 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:682$365 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:683$366 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:684$367 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:685$368 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:686$369 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:687$370 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:688$371 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:689$372 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:690$373 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:691$374 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:692$375 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:693$376 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:694$377 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:695$378 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:696$379 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:697$380 (CACTUS3).
Removed top 26 address bits (of 32) from memory init port cactus.$meminit$\CACTUS3$synth/yosys_common/build/rtl.sv2v.v:698$381 (CACTUS3).
Removed top 1 bits (of 12) from port Y of cell cactus._54_ ($sub).
Removed top 4 bits (of 11) from port Y of cell cactus._56_ ($sub).
Removed top 3 bits (of 10) from port A of cell cactus._56_ ($sub).
Removed top 2 bits (of 9) from port B of cell cactus._56_ ($sub).
Removed top 21 bits (of 32) from wire cactus._07_.
Removed top 22 bits (of 32) from wire cactus._08_.
Removed top 31 bits (of 32) from wire cactus._25_.
Removed top 25 bits (of 32) from wire cactus._26_.
Removed top 4 bits (of 10) from wire cactus.rom_y.
Removed top 1 bits (of 18) from port B of cell clk_100M_to_clk_1k.$eq$synth/yosys_common/build/rtl.sv2v.v:2347$1392 ($eq).
Removed top 31 bits (of 32) from port B of cell clk_100M_to_clk_1k.$add$synth/yosys_common/build/rtl.sv2v.v:2347$1393 ($add).
Removed top 13 bits (of 32) from port Y of cell clk_100M_to_clk_1k.$add$synth/yosys_common/build/rtl.sv2v.v:2347$1393 ($add).
Removed top 14 bits (of 32) from mux cell clk_100M_to_clk_1k.$ternary$synth/yosys_common/build/rtl.sv2v.v:2347$1395 ($mux).
Removed top 16 bits (of 32) from port B of cell clk_100M_to_clk_1k.$gt$synth/yosys_common/build/rtl.sv2v.v:2351$1397 ($gt).
Removed top 1 bits (of 19) from port Y of cell clk_100M_to_clk_1k.$add$synth/yosys_common/build/rtl.sv2v.v:2347$1393 ($add).
Removed top 14 bits (of 32) from wire clk_100M_to_clk_1k.$add$synth/yosys_common/build/rtl.sv2v.v:2347$1393_Y.
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1088$782 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1089$783 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1090$784 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1091$785 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1092$786 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1093$787 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1094$788 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1095$789 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1096$790 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1097$791 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1098$792 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1099$793 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1100$794 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1101$795 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1102$796 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1103$797 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1104$798 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1105$799 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1106$800 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1107$801 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1108$802 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1109$803 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1110$804 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1111$805 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1112$806 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1113$807 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1114$808 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1115$809 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1116$810 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1117$811 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1118$812 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1119$813 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1120$814 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1121$815 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1122$816 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1123$817 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1124$818 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1125$819 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1126$820 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1127$821 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1128$822 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1129$823 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNLEFT$synth/yosys_common/build/rtl.sv2v.v:1130$824 (DINO_DOWNLEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1135$825 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1136$826 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1137$827 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1138$828 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1139$829 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1140$830 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1141$831 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1142$832 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1143$833 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1144$834 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1145$835 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1146$836 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1147$837 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1148$838 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1149$839 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1150$840 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1151$841 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1152$842 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1153$843 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1154$844 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1155$845 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1156$846 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1157$847 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1158$848 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1159$849 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1160$850 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1161$851 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1162$852 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1163$853 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1164$854 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1165$855 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1166$856 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1167$857 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1168$858 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1169$859 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1170$860 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1171$861 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1172$862 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1173$863 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1174$864 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1175$865 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1176$866 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_DOWNRIGHT$synth/yosys_common/build/rtl.sv2v.v:1177$867 (DINO_DOWNRIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1182$868 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1183$869 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1184$870 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1185$871 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1186$872 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1187$873 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1188$874 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1189$875 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1190$876 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1191$877 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1192$878 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1193$879 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1194$880 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1195$881 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1196$882 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1197$883 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1198$884 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1199$885 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1200$886 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1201$887 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1202$888 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1203$889 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1204$890 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1205$891 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1206$892 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1207$893 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1208$894 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1209$895 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1210$896 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1211$897 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1212$898 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1213$899 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1214$900 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1215$901 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1216$902 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1217$903 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1218$904 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1219$905 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1220$906 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1221$907 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1222$908 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1223$909 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_HIT$synth/yosys_common/build/rtl.sv2v.v:1224$910 (DINO_HIT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1229$911 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1230$912 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1231$913 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1232$914 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1233$915 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1234$916 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1235$917 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1236$918 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1237$919 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1238$920 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1239$921 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1240$922 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1241$923 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1242$924 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1243$925 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1244$926 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1245$927 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1246$928 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1247$929 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1248$930 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1249$931 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1250$932 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1251$933 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1252$934 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1253$935 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1254$936 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1255$937 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1256$938 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1257$939 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1258$940 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1259$941 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1260$942 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1261$943 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1262$944 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1263$945 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1264$946 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1265$947 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1266$948 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1267$949 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1268$950 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1269$951 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1270$952 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_LEFT$synth/yosys_common/build/rtl.sv2v.v:1271$953 (DINO_LEFT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1276$954 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1277$955 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1278$956 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1279$957 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1280$958 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1281$959 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1282$960 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1283$961 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1284$962 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1285$963 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1286$964 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1287$965 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1288$966 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1289$967 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1290$968 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1291$969 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1292$970 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1293$971 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1294$972 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1295$973 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1296$974 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1297$975 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1298$976 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1299$977 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1300$978 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1301$979 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1302$980 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1303$981 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1304$982 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1305$983 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1306$984 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1307$985 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1308$986 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1309$987 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1310$988 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1311$989 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1312$990 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1313$991 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1314$992 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1315$993 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1316$994 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1317$995 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_RIGHT$synth/yosys_common/build/rtl.sv2v.v:1318$996 (DINO_RIGHT).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1323$997 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1324$998 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1325$999 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1326$1000 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1327$1001 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1328$1002 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1329$1003 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1330$1004 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1331$1005 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1332$1006 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1333$1007 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1334$1008 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1335$1009 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1336$1010 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1337$1011 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1338$1012 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1339$1013 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1340$1014 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1341$1015 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1342$1016 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1343$1017 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1344$1018 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1345$1019 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1346$1020 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1347$1021 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1348$1022 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1349$1023 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1350$1024 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1351$1025 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1352$1026 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1353$1027 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1354$1028 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1355$1029 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1356$1030 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1357$1031 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1358$1032 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1359$1033 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1360$1034 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1361$1035 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1362$1036 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1363$1037 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1364$1038 (DINO_STANDING).
Removed top 26 address bits (of 32) from memory init port dino.$meminit$\DINO_STANDING$synth/yosys_common/build/rtl.sv2v.v:1365$1039 (DINO_STANDING).
Removed top 1 bits (of 11) from port Y of cell dino._79_ ($sub).
Removed top 6 bits (of 12) from port Y of cell dino._81_ ($sub).
Removed top 4 bits (of 10) from port A of cell dino._81_ ($sub).
Removed top 5 bits (of 11) from port B of cell dino._81_ ($sub).
Removed top 20 bits (of 32) from wire dino._11_.
Removed top 22 bits (of 32) from wire dino._15_.
Removed top 26 bits (of 32) from wire dino._16_.
Removed top 30 bits (of 32) from wire dino._38_.
Removed top 4 bits (of 10) from wire dino.rom_y.
Removed top 1 bits (of 2) from port B of cell dinorun.$eq$synth/yosys_common/build/rtl.sv2v.v:2441$1402 ($eq).
Removed top 23 bits (of 32) from port B of cell dinorun.$ge$synth/yosys_common/build/rtl.sv2v.v:2526$1420 ($ge).
Removed top 28 address bits (of 32) from memory init port hex7seg.$auto$mem.cc:328:emit$1428 ($auto$proc_rom.cc:155:do_switch$1426).
Removed top 31 bits (of 32) from port B of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2105$1354 ($add).
Removed top 28 bits (of 32) from port Y of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2105$1354 ($add).
Removed top 31 bits (of 32) from port B of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2111$1356 ($add).
Removed top 28 bits (of 32) from port Y of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2111$1356 ($add).
Removed top 31 bits (of 32) from port B of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2115$1358 ($add).
Removed top 28 bits (of 32) from port Y of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2115$1358 ($add).
Removed top 31 bits (of 32) from port B of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2119$1360 ($add).
Removed top 28 bits (of 32) from port Y of cell score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2119$1360 ($add).
Removed top 28 bits (of 32) from wire score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2105$1354_Y.
Removed top 28 bits (of 32) from wire score_counter.$add$synth/yosys_common/build/rtl.sv2v.v:2115$1358_Y.
Removed top 29 address bits (of 32) from memory init port title.$meminit$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1821$1312 (TITLE).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1822$1313 (TITLE).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1823$1314 (TITLE).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1824$1315 (TITLE).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1825$1316 (TITLE).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1826$1317 (TITLE).
Removed top 29 address bits (of 32) from memory init port title.$meminit$\TITLE$synth/yosys_common/build/rtl.sv2v.v:1827$1318 (TITLE).
Removed top 22 bits (of 32) from port B of cell vga_timer.$ge$synth/yosys_common/build/rtl.sv2v.v:2027$1333 ($ge).
Removed top 22 bits (of 32) from port B of cell vga_timer.$le$synth/yosys_common/build/rtl.sv2v.v:2027$1334 ($le).
Removed top 1 bits (of 10) from port B of cell vga_timer.$eq$synth/yosys_common/build/rtl.sv2v.v:2043$1339 ($eq).
Removed top 1 bits (of 10) from port B of cell vga_timer.$eq$synth/yosys_common/build/rtl.sv2v.v:2043$1340 ($eq).
Removed top 31 bits (of 32) from port B of cell vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:2058$1345 ($add).
Removed top 22 bits (of 32) from port Y of cell vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:2058$1345 ($add).
Removed top 31 bits (of 32) from port B of cell vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:2061$1346 ($add).
Removed top 22 bits (of 32) from port Y of cell vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:2061$1346 ($add).
Removed top 23 bits (of 32) from port B of cell vga_timer.$le$synth/yosys_common/build/rtl.sv2v.v:2067$1349 ($le).
Removed top 22 bits (of 32) from port B of cell vga_timer.$le$synth/yosys_common/build/rtl.sv2v.v:2067$1350 ($le).
Removed top 22 bits (of 32) from wire vga_timer.$add$synth/yosys_common/build/rtl.sv2v.v:2058$1345_Y.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 0 unused cells and 23 unused wires.
<suppressed ~7 debug messages>

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== basys3_7seg_driver ===

   Number of wires:                 37
   Number of wire bits:             64
   Number of public wires:          23
   Number of public wire bits:      49
   Number of ports:                 12
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $add                            1
     $dff                            1
     $eq                             4
     $logic_not                      5
     $mux                            2
     $pmux                           5
     $reduce_or                      4
     hex7seg                         1

=== bird ===

   Number of wires:                 50
   Number of wire bits:            270
   Number of public wires:          50
   Number of public wire bits:     270
   Number of ports:                  8
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            3
     $eq                             4
     $ge                             2
     $le                             1
     $logic_and                      3
     $logic_not                      2
     $lt                             2
     $mem_v2                         2
     $mux                            4
     $ne                             1
     $not                            1
     $pmux                           2
     $reduce_and                     3
     $sdffe                          4
     $shiftx                         2
     $sub                            4

=== cactus ===

   Number of wires:                 44
   Number of wire bits:            200
   Number of public wires:          44
   Number of public wire bits:     200
   Number of ports:                  8
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $eq                             3
     $ge                             2
     $le                             1
     $logic_and                      3
     $logic_not                      1
     $lt                             2
     $mem_v2                         4
     $mux                            3
     $ne                             1
     $pmux                           1
     $reduce_and                     2
     $sdffe                          2
     $shiftx                         4
     $sub                            4

=== clk_100M_to_clk_1k ===

   Number of wires:                  8
   Number of wire bits:             59
   Number of public wires:           6
   Number of public wire bits:      40
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $dff                            2
     $eq                             1
     $gt                             1
     $mux                            1

=== dino ===

   Number of wires:                 60
   Number of wire bits:            561
   Number of public wires:          60
   Number of public wire bits:     561
   Number of ports:                  9
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            4
     $eq                             1
     $ge                             4
     $logic_and                      4
     $logic_not                      1
     $lt                             2
     $mem_v2                         6
     $mux                           12
     $not                            1
     $reduce_and                     2
     $sdffe                          4
     $shiftx                         6
     $sub                            3

=== dinorun ===

   Number of wires:                 76
   Number of wire bits:            168
   Number of public wires:          45
   Number of public wire bits:     110
   Number of ports:                 18
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $and                            2
     $dff                            6
     $eq                             3
     $ge                             1
     $logic_and                      4
     $logic_not                      3
     $logic_or                       1
     $mux                           18
     $pmux                           3
     $reduce_or                      2
     bird                            1
     cactus                          1
     dino                            1
     edge_detector                   1
     lfsr16                          1
     score_counter                   1
     title                           1
     vga_timer                       1

=== edge_detector ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            2
     $logic_and                      1
     $logic_not                      1

=== hex7seg ===

   Number of wires:                 13
   Number of wire bits:             16
   Number of public wires:          13
   Number of public wire bits:      16
   Number of ports:                 11
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mem_v2                         1

=== lfsr16 ===

   Number of wires:                 10
   Number of wire bits:             70
   Number of public wires:           5
   Number of public wire bits:      35
   Number of ports:                  4
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $mux                            2
     $xor                            3

=== score_counter ===

   Number of wires:                 33
   Number of wire bits:            167
   Number of public wires:          16
   Number of public wire bits:      52
   Number of ports:                  7
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $add                            4
     $dff                            4
     $eq                             3
     $mux                           14

=== synchronizer ===

   Number of wires:                 16
   Number of wire bits:             59
   Number of public wires:          11
   Number of public wire bits:      54
   Number of ports:                  4
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $dff                            3
     $logic_and                      1
     $logic_not                      1
     $logic_or                       4
     $mux                            4

=== title ===

   Number of wires:                 19
   Number of wire bits:            225
   Number of public wires:          19
   Number of public wire bits:     225
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $div                            2
     $ge                             2
     $logic_and                      3
     $lt                             2
     $mem_v2                         1
     $mux                            1
     $shiftx                         1
     $sub                            3

=== vga_timer ===

   Number of wires:                 30
   Number of wire bits:            151
   Number of public wires:          12
   Number of public wire bits:      66
   Number of ports:                  7
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $add                            2
     $dff                            3
     $eq                             4
     $ge                             1
     $le                             3
     $logic_and                      2
     $logic_or                       1
     $mux                            9

2.13. Executing CHECK pass (checking for obvious problems).
Checking module basys3_7seg_driver...
Checking module bird...
Checking module cactus...
Checking module clk_100M_to_clk_1k...
Checking module dino...
Checking module dinorun...
Checking module edge_detector...
Checking module hex7seg...
Checking module lfsr16...
Checking module score_counter...
Checking module synchronizer...
Checking module title...
Checking module vga_timer...
Found and reported 0 problems.

3. Executing OPT pass (performing simple optimizations).

3.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

3.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~6 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 2 cells.

3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 0 changes.

3.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

3.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1943 ($dff) from module basys3_7seg_driver (D = \state_d, Q = \state_q, rval = 2'00).
Adding SRST signal on $procdff$1942 ($dff) from module clk_100M_to_clk_1k (D = $add$synth/yosys_common/build/rtl.sv2v.v:2347$1393_Y, Q = \counter_q, rval = 18'000000000000000000).
Adding SRST signal on $procdff$1940 ($dff) from module dinorun (D = $eq$synth/yosys_common/build/rtl.sv2v.v:2499$1408_Y, Q = \freeze_game, rval = 1'0).
Adding SRST signal on $procdff$1939 ($dff) from module dinorun (D = \hit_d, Q = \hit_q, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1992 ($sdff) from module dinorun (D = \hit_d, Q = \hit_q).
Adding SRST signal on $procdff$1936 ($dff) from module dinorun (D = $2\vga_blue_d[3:0], Q = \vga_red_o, rval = 4'0000).
Adding SRST signal on $procdff$1935 ($dff) from module dinorun (D = \state_d, Q = \state_q, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$2005 ($sdff) from module dinorun (D = \state_d, Q = \state_q).
Adding SRST signal on $procdff$1947 ($dff) from module lfsr16 (D = $procmux$1862_Y, Q = \state, rval = 16'0000000000000001).
Adding EN signal on $auto$ff.cc:266:slice$2013 ($sdff) from module lfsr16 (D = { \state [14:0] $xor$synth/yosys_common/build/rtl.sv2v.v:2152$1368_Y }, Q = \state).
Adding SRST signal on $procdff$1951 ($dff) from module score_counter (D = $procmux$1867_Y, Q = \digit3_q, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2015 ($sdff) from module score_counter (D = $add$synth/yosys_common/build/rtl.sv2v.v:2119$1360_Y [3:0], Q = \digit3_q).
Adding SRST signal on $procdff$1950 ($dff) from module score_counter (D = $procmux$1872_Y, Q = \digit2_q, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2019 ($sdff) from module score_counter (D = \digit2_d, Q = \digit2_q).
Adding SRST signal on $procdff$1949 ($dff) from module score_counter (D = $procmux$1877_Y, Q = \digit1_q, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2021 ($sdff) from module score_counter (D = \digit1_d, Q = \digit1_q).
Adding SRST signal on $procdff$1948 ($dff) from module score_counter (D = $procmux$1882_Y, Q = \digit0_q, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2023 ($sdff) from module score_counter (D = \digit0_d, Q = \digit0_q).
Adding EN signal on $procdff$1944 ($dff) from module synchronizer (D = \async_data_i [0], Q = \sync_data_q [0]).
Adding EN signal on $procdff$1944 ($dff) from module synchronizer (D = \async_data_i [1], Q = \sync_data_q [1]).
Adding EN signal on $procdff$1944 ($dff) from module synchronizer (D = \async_data_i [2], Q = \sync_data_q [2]).
Adding EN signal on $procdff$1944 ($dff) from module synchronizer (D = \async_data_i [3], Q = \sync_data_q [3]).
Adding SRST signal on $procdff$1954 ($dff) from module vga_timer (D = \h_d, Q = \h_q, rval = 10'0000000000).
Adding SRST signal on $procdff$1953 ($dff) from module vga_timer (D = \v_d, Q = \v_q, rval = 10'0000000000).
Adding SRST signal on $procdff$1952 ($dff) from module vga_timer (D = $procmux$1906_Y, Q = \visible_o, rval = 1'0).

3.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 25 unused cells and 24 unused wires.
<suppressed ~36 debug messages>

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
<suppressed ~1 debug messages>
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

3.9. Rerunning OPT passes. (Maybe there is more to do..)

3.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

3.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 0 changes.

3.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
<suppressed ~3 debug messages>
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 1 cells.

3.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

3.16. Rerunning OPT passes. (Maybe there is more to do..)

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \basys3_7seg_driver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \bird..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cactus..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \clk_100M_to_clk_1k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dino..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dinorun..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \edge_detector..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \hex7seg..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lfsr16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \score_counter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \synchronizer..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \title..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vga_timer..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \basys3_7seg_driver.
  Optimizing cells in module \bird.
  Optimizing cells in module \cactus.
  Optimizing cells in module \clk_100M_to_clk_1k.
  Optimizing cells in module \dino.
  Optimizing cells in module \dinorun.
  Optimizing cells in module \edge_detector.
  Optimizing cells in module \hex7seg.
  Optimizing cells in module \lfsr16.
  Optimizing cells in module \score_counter.
  Optimizing cells in module \synchronizer.
  Optimizing cells in module \title.
  Optimizing cells in module \vga_timer.
Performed a total of 0 changes.

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\basys3_7seg_driver'.
Finding identical cells in module `\bird'.
Finding identical cells in module `\cactus'.
Finding identical cells in module `\clk_100M_to_clk_1k'.
Finding identical cells in module `\dino'.
Finding identical cells in module `\dinorun'.
Finding identical cells in module `\edge_detector'.
Finding identical cells in module `\hex7seg'.
Finding identical cells in module `\lfsr16'.
Finding identical cells in module `\score_counter'.
Finding identical cells in module `\synchronizer'.
Finding identical cells in module `\title'.
Finding identical cells in module `\vga_timer'.
Removed a total of 0 cells.

3.20. Executing OPT_DFF pass (perform DFF optimizations).

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \basys3_7seg_driver..
Finding unused cells or wires in module \bird..
Finding unused cells or wires in module \cactus..
Finding unused cells or wires in module \clk_100M_to_clk_1k..
Finding unused cells or wires in module \dino..
Finding unused cells or wires in module \dinorun..
Finding unused cells or wires in module \edge_detector..
Finding unused cells or wires in module \hex7seg..
Finding unused cells or wires in module \lfsr16..
Finding unused cells or wires in module \score_counter..
Finding unused cells or wires in module \synchronizer..
Finding unused cells or wires in module \title..
Finding unused cells or wires in module \vga_timer..

3.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module basys3_7seg_driver.
Optimizing module bird.
Optimizing module cactus.
Optimizing module clk_100M_to_clk_1k.
Optimizing module dino.
Optimizing module dinorun.
Optimizing module edge_detector.
Optimizing module hex7seg.
Optimizing module lfsr16.
Optimizing module score_counter.
Optimizing module synchronizer.
Optimizing module title.
Optimizing module vga_timer.

3.23. Finished OPT passes. (There is nothing left to do.)

4. Printing statistics.

=== basys3_7seg_driver ===

   Number of wires:                 36
   Number of wire bits:             62
   Number of public wires:          23
   Number of public wire bits:      49
   Number of ports:                 12
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            1
     $eq                             4
     $logic_not                      5
     $mux                            1
     $pmux                           5
     $reduce_or                      4
     $sdff                           1
     hex7seg                         1

=== bird ===

   Number of wires:                 50
   Number of wire bits:            270
   Number of public wires:          50
   Number of public wire bits:     270
   Number of ports:                  8
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            3
     $eq                             4
     $ge                             2
     $le                             1
     $logic_and                      3
     $logic_not                      2
     $lt                             2
     $mem_v2                         2
     $mux                            4
     $ne                             1
     $not                            1
     $pmux                           2
     $reduce_and                     3
     $sdffe                          4
     $shiftx                         2
     $sub                            4

=== cactus ===

   Number of wires:                 44
   Number of wire bits:            200
   Number of public wires:          44
   Number of public wire bits:     200
   Number of ports:                  8
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $eq                             3
     $ge                             2
     $le                             1
     $logic_and                      3
     $logic_not                      1
     $lt                             2
     $mem_v2                         4
     $mux                            3
     $ne                             1
     $pmux                           1
     $reduce_and                     2
     $sdffe                          2
     $shiftx                         4
     $sub                            4

=== clk_100M_to_clk_1k ===

   Number of wires:                  7
   Number of wire bits:             41
   Number of public wires:           5
   Number of public wire bits:      22
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add                            1
     $dff                            1
     $eq                             1
     $gt                             1
     $sdff                           1

=== dino ===

   Number of wires:                 60
   Number of wire bits:            561
   Number of public wires:          60
   Number of public wire bits:     561
   Number of ports:                  9
   Number of port bits:             27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                            4
     $eq                             1
     $ge                             4
     $logic_and                      4
     $logic_not                      1
     $lt                             2
     $mem_v2                         6
     $mux                           12
     $not                            1
     $reduce_and                     2
     $sdffe                          4
     $shiftx                         6
     $sub                            3

=== dinorun ===

   Number of wires:                 76
   Number of wire bits:            155
   Number of public wires:          42
   Number of public wire bits:      98
   Number of ports:                 18
   Number of port bits:             39
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $and                            2
     $eq                             3
     $ge                             1
     $logic_and                      4
     $logic_not                      3
     $logic_or                       1
     $mux                           13
     $ne                             3
     $pmux                           3
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                      2
     $sdff                           2
     $sdffe                          2
     bird                            1
     cactus                          1
     dino                            1
     edge_detector                   1
     lfsr16                          1
     score_counter                   1
     title                           1
     vga_timer                       1

=== edge_detector ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            2
     $logic_and                      1
     $logic_not                      1

=== hex7seg ===

   Number of wires:                 13
   Number of wire bits:             16
   Number of public wires:          13
   Number of public wire bits:      16
   Number of ports:                 11
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mem_v2                         1

=== lfsr16 ===

   Number of wires:                  8
   Number of wire bits:             38
   Number of public wires:           5
   Number of public wire bits:      35
   Number of ports:                  4
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $sdffe                          1
     $xor                            3

=== score_counter ===

   Number of wires:                 25
   Number of wire bits:            132
   Number of public wires:          15
   Number of public wire bits:      48
   Number of ports:                  7
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $add                            4
     $eq                             3
     $mux                            5
     $reduce_and                     1
     $sdffe                          4

=== synchronizer ===

   Number of wires:                 15
   Number of wire bits:             55
   Number of public wires:          10
   Number of public wire bits:      50
   Number of ports:                  4
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $dff                            2
     $dffe                           4
     $logic_and                      1
     $logic_not                      1
     $logic_or                       4

=== title ===

   Number of wires:                 19
   Number of wire bits:            225
   Number of public wires:          19
   Number of public wire bits:     225
   Number of ports:                  3
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $div                            2
     $ge                             2
     $logic_and                      3
     $lt                             2
     $mem_v2                         1
     $mux                            1
     $shiftx                         1
     $sub                            3

=== vga_timer ===

   Number of wires:                 27
   Number of wire bits:            130
   Number of public wires:          12
   Number of public wire bits:      66
   Number of ports:                  7
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $eq                             4
     $ge                             1
     $le                             3
     $logic_and                      2
     $logic_or                       1
     $mux                            6
     $sdff                           3

5. Executing Verilog backend.
Dumping module `\basys3_7seg_driver'.
Dumping module `\bird'.
Dumping module `\cactus'.
Dumping module `\clk_100M_to_clk_1k'.
Dumping module `\dino'.
Dumping module `\dinorun'.
Dumping module `\edge_detector'.
Dumping module `\hex7seg'.
Dumping module `\lfsr16'.
Dumping module `\score_counter'.
Dumping module `\synchronizer'.
Dumping module `\title'.
Dumping module `\vga_timer'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 6317dcbc10, CPU: user 0.55s system 0.03s, MEM: 28.76 MB peak
Yosys 0.42+30 (git sha1 6c8ae44ae, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 20% 9x opt_clean (0 sec), 17% 2x read_verilog (0 sec), ...
