[INF:CM0023] Creating log file ../../build/tests/OneNetRange/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:2: No timescale set for "dut".

[WRN:PA0205] dut.v:8: No timescale set for "ConnectTB".

[WRN:PA0205] dut.v:11: No timescale set for "middle".

[WRN:PA0205] dut.v:15: No timescale set for "SUB".

[WRN:PA0205] tb.v:1: No timescale set for "TESTBENCH".

[WRN:PA0205] tb.v:16: No timescale set for "TOP".

[INF:CP0300] Compilation...

[INF:CP0304] dut.v:8: Compile interface "work@ConnectTB".

[INF:CP0303] dut.v:15: Compile module "work@SUB".

[INF:CP0303] tb.v:16: Compile module "work@TOP".

[INF:CP0303] dut.v:2: Compile module "work@dut".

[INF:CP0303] dut.v:11: Compile module "work@middle".

[INF:CP0306] tb.v:1: Compile program "work@TESTBENCH".

[WRN:CP0314] tb.v:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:16: Top level module "work@TOP".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/OneNetRange/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@TOP)
|vpiName:work@TOP
|uhdmallInterfaces:
\_interface: work@ConnectTB (work@ConnectTB) dut.v:8: , endline:9:12: , parent:work@TOP
  |vpiDefName:work@ConnectTB
  |vpiFullName:work@ConnectTB
  |vpiPort:
  \_port: (con_i), line:8, col:67, parent:work@ConnectTB
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_i), line:8, col:67, parent:work@ConnectTB
        |vpiName:con_i
        |vpiFullName:work@ConnectTB.con_i
        |vpiNetType:1
  |vpiPort:
  \_port: (con_o), line:8, col:97, parent:work@ConnectTB
    |vpiName:con_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_o), line:8, col:97, parent:work@ConnectTB
        |vpiName:con_o
        |vpiFullName:work@ConnectTB.con_o
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_i), line:8, col:67, parent:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_o), line:8, col:97, parent:work@ConnectTB
|uhdmallPrograms:
\_program: work@TESTBENCH (work@TESTBENCH) tb.v:1: , endline:13:10: , parent:work@TOP
  |vpiDefName:work@TESTBENCH
  |vpiFullName:work@TESTBENCH
  |vpiProcess:
  \_initial: , parent:work@TESTBENCH
    |vpiStmt:
    \_begin: (work@TESTBENCH), line:2, col:10
      |vpiFullName:work@TESTBENCH
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:3, col:4, parent:work@TESTBENCH
        |vpiName:$dumpfile
        |vpiArgument:
        \_constant: , line:3, col:14, endline:3:24: 
          |vpiConstType:6
          |vpiDecompile:test.vcd
          |vpiSize:8
          |STRING:test.vcd
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:4, col:4, parent:work@TESTBENCH
        |vpiName:$dumpvars
      |vpiStmt:
      \_sys_func_call: ($monitor), line:5, col:4, parent:work@TESTBENCH
        |vpiName:$monitor
        |vpiArgument:
        \_constant: , line:5, col:13, endline:5:38: 
          |vpiConstType:6
          |vpiDecompile:@%0dns i = %0d, o = %0d
          |vpiSize:23
          |STRING:@%0dns i = %0d, o = %0d
        |vpiArgument:
        \_sys_func_call: ($time), line:5, col:39, endline:5:44: , parent:$monitor
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (work@TESTBENCH.drive), line:5, col:45, endline:5:50: , parent:$monitor
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_logic_net: (work@TOP.tb.drive), line:1, col:97, parent:work@TOP.tb
            |vpiName:drive
            |vpiFullName:work@TOP.tb.drive
            |vpiNetType:48
            |vpiRange:
            \_range: , line:1, col:86
              |vpiLeftRange:
              \_constant: , line:1, col:86, endline:1:91: 
                |vpiConstType:7
                |vpiDecompile:15
                |vpiSize:64
                |INT:15
              |vpiRightRange:
              \_constant: , line:1, col:94, endline:1:95: 
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
        |vpiArgument:
        \_ref_obj: (work@TESTBENCH.observe), line:5, col:52, endline:5:59: , parent:$monitor
          |vpiName:observe
          |vpiFullName:work@TESTBENCH.observe
          |vpiActual:
          \_logic_net: (work@TOP.tb.observe), line:1, col:65, parent:work@TOP.tb
            |vpiName:observe
            |vpiFullName:work@TOP.tb.observe
            |vpiNetType:1
            |vpiRange:
            \_range: , line:1, col:54
              |vpiLeftRange:
              \_constant: , line:1, col:54, endline:1:59: 
                |vpiConstType:7
                |vpiDecompile:15
                |vpiSize:64
                |INT:15
              |vpiRightRange:
              \_constant: , line:1, col:62, endline:1:63: 
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
      |vpiStmt:
      \_assignment: , line:6, col:4, parent:work@TESTBENCH
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@TESTBENCH.drive), line:6, col:4, endline:6:9: , parent:work@TESTBENCH
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_logic_net: (work@TOP.tb.drive), line:1, col:97, parent:work@TOP.tb
        |vpiRhs:
        \_constant: , line:6, col:12, endline:6:15: 
          |vpiConstType:9
          |vpiDecompile:000
          |vpiSize:64
          |UINT:0
      |vpiStmt:
      \_delay_control: , line:7, col:4, parent:work@TESTBENCH
        |#1
        |vpiStmt:
        \_immediate_assert: , line:7, col:7
          |vpiExpr:
          \_operation: , line:7, col:14, endline:7:19: 
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.drive), line:7, col:14, endline:7:19: 
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
              |vpiActual:
              \_logic_net: (work@TOP.tb.drive), line:1, col:97, parent:work@TOP.tb
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.observe), line:7, col:23, endline:7:30: 
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
              |vpiActual:
              \_logic_net: (work@TOP.tb.observe), line:1, col:65, parent:work@TOP.tb
          |vpiStmt:
          \_sys_func_call: ($display), line:7, col:32
            |vpiName:$display
            |vpiArgument:
            \_constant: , line:7, col:41, endline:7:46: 
              |vpiConstType:6
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:7, col:54
            |vpiName:$fatal
            |vpiArgument:
            \_constant: , line:7, col:61, endline:7:62: 
              |vpiConstType:9
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
            |vpiArgument:
            \_constant: , line:7, col:64, endline:7:83: 
              |vpiConstType:6
              |vpiDecompile:drive != observe!
              |vpiSize:17
              |STRING:drive != observe!
      |vpiStmt:
      \_delay_control: , line:8, col:4, parent:work@TESTBENCH
        |#5
        |vpiStmt:
        \_assignment: , line:8, col:7
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@TESTBENCH.drive), line:8, col:7, endline:8:12: 
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_logic_net: (work@TOP.tb.drive), line:1, col:97, parent:work@TOP.tb
          |vpiRhs:
          \_constant: , line:8, col:15, endline:8:18: 
            |vpiConstType:9
            |vpiDecompile:111
            |vpiSize:64
            |UINT:111
      |vpiStmt:
      \_delay_control: , line:9, col:4, parent:work@TESTBENCH
        |#1
        |vpiStmt:
        \_immediate_assert: , line:9, col:7
          |vpiExpr:
          \_operation: , line:9, col:14, endline:9:19: 
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.drive), line:9, col:14, endline:9:19: 
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
              |vpiActual:
              \_logic_net: (work@TOP.tb.drive), line:1, col:97, parent:work@TOP.tb
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.observe), line:9, col:23, endline:9:30: 
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
              |vpiActual:
              \_logic_net: (work@TOP.tb.observe), line:1, col:65, parent:work@TOP.tb
          |vpiStmt:
          \_sys_func_call: ($display), line:9, col:32
            |vpiName:$display
            |vpiArgument:
            \_constant: , line:9, col:41, endline:9:46: 
              |vpiConstType:6
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:9, col:54
            |vpiName:$fatal
            |vpiArgument:
            \_constant: , line:9, col:61, endline:9:62: 
              |vpiConstType:9
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
            |vpiArgument:
            \_constant: , line:9, col:64, endline:9:83: 
              |vpiConstType:6
              |vpiDecompile:drive != observe!
              |vpiSize:17
              |STRING:drive != observe!
      |vpiStmt:
      \_delay_control: , line:10, col:4, parent:work@TESTBENCH
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:10, col:9
          |vpiName:$finish
  |vpiPort:
  \_port: (observe), line:1, col:65, parent:work@TESTBENCH
    |vpiName:observe
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TESTBENCH.observe), line:1, col:65, parent:work@TESTBENCH
        |vpiName:observe
        |vpiFullName:work@TESTBENCH.observe
        |vpiNetType:1
  |vpiPort:
  \_port: (drive), line:1, col:97, parent:work@TESTBENCH
    |vpiName:drive
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TESTBENCH.drive), line:1, col:97, parent:work@TESTBENCH
        |vpiName:drive
        |vpiFullName:work@TESTBENCH.drive
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@TESTBENCH.observe), line:1, col:65, parent:work@TESTBENCH
  |vpiNet:
  \_logic_net: (work@TESTBENCH.drive), line:1, col:97, parent:work@TESTBENCH
|uhdmallModules:
\_module: work@SUB (work@SUB) dut.v:15: , endline:17:9: , parent:work@TOP
  |vpiDefName:work@SUB
  |vpiFullName:work@SUB
  |vpiPort:
  \_port: (inp), line:15, col:58, parent:work@SUB
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:15, col:58, parent:work@SUB
        |vpiName:inp
        |vpiFullName:work@SUB.inp
        |vpiNetType:1
  |vpiPort:
  \_port: (out), line:15, col:86, parent:work@SUB
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.out), line:15, col:86, parent:work@SUB
        |vpiName:out
        |vpiFullName:work@SUB.out
        |vpiNetType:48
  |vpiContAssign:
  \_cont_assign: , line:16, col:9, parent:work@SUB
    |vpiRhs:
    \_ref_obj: (work@SUB.inp), line:16, col:15, endline:16:18: 
      |vpiName:inp
      |vpiFullName:work@SUB.inp
    |vpiLhs:
    \_ref_obj: (work@SUB.out), line:16, col:9, endline:16:12: 
      |vpiName:out
      |vpiFullName:work@SUB.out
  |vpiNet:
  \_logic_net: (work@SUB.inp), line:15, col:58, parent:work@SUB
  |vpiNet:
  \_logic_net: (work@SUB.out), line:15, col:86, parent:work@SUB
  |vpiParamAssign:
  \_param_assign: , line:15, col:23, parent:work@SUB
    |vpiRhs:
    \_constant: , line:15, col:31, endline:15:32: 
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
    |vpiLhs:
    \_parameter: (work@SUB.width), line:15, col:23, parent:work@SUB
      |vpiName:width
      |vpiFullName:work@SUB.width
  |vpiParameter:
  \_parameter: (work@SUB.width), line:15, col:23, parent:work@SUB
|uhdmallModules:
\_module: work@TOP (work@TOP) tb.v:16: , endline:23:9: , parent:work@TOP
  |vpiDefName:work@TOP
  |vpiFullName:work@TOP
  |vpiNet:
  \_logic_net: (work@TOP.i), line:18, col:19, parent:work@TOP
    |vpiName:i
    |vpiFullName:work@TOP.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@TOP.o), line:19, col:19, parent:work@TOP
    |vpiName:o
    |vpiFullName:work@TOP.o
    |vpiNetType:1
  |vpiParamAssign:
  \_param_assign: , line:17, col:12, parent:work@TOP
    |vpiRhs:
    \_constant: , line:17, col:20, endline:17:22: 
      |vpiConstType:9
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
    |vpiLhs:
    \_parameter: (work@TOP.width), line:17, col:12, parent:work@TOP
      |vpiName:width
      |vpiFullName:work@TOP.width
  |vpiParameter:
  \_parameter: (work@TOP.width), line:17, col:12, parent:work@TOP
|uhdmallModules:
\_module: work@dut (work@dut) dut.v:2: , endline:5:9: , parent:work@TOP
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (i), line:2, col:58, parent:work@dut
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.i), line:2, col:58, parent:work@dut
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiNetType:1
  |vpiPort:
  \_port: (o), line:2, col:84, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:2, col:84, parent:work@dut
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@dut.i), line:2, col:58, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:2, col:84, parent:work@dut
  |vpiParamAssign:
  \_param_assign: , line:2, col:23, parent:work@dut
    |vpiRhs:
    \_constant: , line:2, col:31, endline:2:32: 
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
    |vpiLhs:
    \_parameter: (work@dut.width), line:2, col:23, parent:work@dut
      |vpiName:width
      |vpiFullName:work@dut.width
  |vpiParameter:
  \_parameter: (work@dut.width), line:2, col:23, parent:work@dut
|uhdmallModules:
\_module: work@middle (work@middle) dut.v:11: , endline:13:9: , parent:work@TOP
  |vpiDefName:work@middle
  |vpiFullName:work@middle
  |vpiPort:
  \_port: (conn), line:11, col:48, parent:work@middle
    |vpiName:conn
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_interface: work@ConnectTB (work@ConnectTB) dut.v:8: , endline:9:12: , parent:work@TOP
        |vpiDefName:work@ConnectTB
        |vpiFullName:work@ConnectTB
        |vpiPort:
        \_port: (con_i), line:8, col:67, parent:work@ConnectTB
          |vpiName:con_i
          |vpiDirection:1
          |vpiLowConn:
          \_ref_obj: 
            |vpiActual:
            \_logic_net: (work@ConnectTB.con_i), line:8, col:67, parent:work@ConnectTB
              |vpiName:con_i
              |vpiFullName:work@ConnectTB.con_i
              |vpiNetType:1
        |vpiPort:
        \_port: (con_o), line:8, col:97, parent:work@ConnectTB
          |vpiName:con_o
          |vpiDirection:2
          |vpiLowConn:
          \_ref_obj: 
            |vpiActual:
            \_logic_net: (work@ConnectTB.con_o), line:8, col:97, parent:work@ConnectTB
              |vpiName:con_o
              |vpiFullName:work@ConnectTB.con_o
              |vpiNetType:48
        |vpiNet:
        \_logic_net: (work@ConnectTB.con_i), line:8, col:67, parent:work@ConnectTB
        |vpiNet:
        \_logic_net: (work@ConnectTB.con_o), line:8, col:97, parent:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@middle.conn), line:11, col:48, parent:work@middle
    |vpiName:conn
    |vpiFullName:work@middle.conn
  |vpiParamAssign:
  \_param_assign: , line:11, col:26, parent:work@middle
    |vpiRhs:
    \_constant: , line:11, col:34, endline:11:35: 
      |vpiConstType:9
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
    |vpiLhs:
    \_parameter: (work@middle.width), line:11, col:26, parent:work@middle
      |vpiName:width
      |vpiFullName:work@middle.width
  |vpiParameter:
  \_parameter: (work@middle.width), line:11, col:26, parent:work@middle
|uhdmtopModules:
\_module: work@TOP (work@TOP) tb.v:16: , endline:23:9: 
  |vpiDefName:work@TOP
  |vpiName:work@TOP
  |vpiInterface:
  \_interface: work@ConnectTB (work@TOP.conntb) tb.v:20: , parent:work@TOP
    |vpiDefName:work@ConnectTB
    |vpiName:conntb
    |vpiFullName:work@TOP.conntb
    |vpiPort:
    \_port: (con_i), line:8, col:67, parent:work@TOP.conntb
      |vpiName:con_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (i), line:20, col:35, endline:20:36: 
        |vpiName:i
        |vpiActual:
        \_logic_net: (work@TOP.i), line:18, col:19, parent:work@TOP
          |vpiName:i
          |vpiFullName:work@TOP.i
          |vpiNetType:1
          |vpiRange:
          \_range: , line:18, col:8
            |vpiLeftRange:
            \_constant: , line:18, col:8, endline:18:13: 
              |vpiConstType:7
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
            |vpiRightRange:
            \_constant: , line:18, col:16, endline:18:17: 
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@TOP.conntb.con_i), line:8, col:67, parent:work@TOP.conntb
          |vpiName:con_i
          |vpiFullName:work@TOP.conntb.con_i
          |vpiNetType:1
          |vpiRange:
          \_range: , line:8, col:56
            |vpiLeftRange:
            \_constant: , line:8, col:56, endline:8:61: 
              |vpiConstType:7
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
            |vpiRightRange:
            \_constant: , line:8, col:64, endline:8:65: 
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiPort:
    \_port: (con_o), line:8, col:97, parent:work@TOP.conntb
      |vpiName:con_o
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (o), line:20, col:45, endline:20:46: 
        |vpiName:o
        |vpiActual:
        \_logic_net: (work@TOP.o), line:19, col:19, parent:work@TOP
          |vpiName:o
          |vpiFullName:work@TOP.o
          |vpiNetType:1
          |vpiRange:
          \_range: , line:19, col:8
            |vpiLeftRange:
            \_constant: , line:19, col:8, endline:19:13: 
              |vpiConstType:7
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
            |vpiRightRange:
            \_constant: , line:19, col:16, endline:19:17: 
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@TOP.conntb.con_o), line:8, col:97, parent:work@TOP.conntb
          |vpiName:con_o
          |vpiFullName:work@TOP.conntb.con_o
          |vpiNetType:48
          |vpiRange:
          \_range: , line:8, col:86
            |vpiLeftRange:
            \_constant: , line:8, col:86, endline:8:91: 
              |vpiConstType:7
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
            |vpiRightRange:
            \_constant: , line:8, col:94, endline:8:95: 
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiNet:
    \_logic_net: (work@TOP.conntb.con_i), line:8, col:67, parent:work@TOP.conntb
    |vpiNet:
    \_logic_net: (work@TOP.conntb.con_o), line:8, col:97, parent:work@TOP.conntb
    |vpiInstance:
    \_module: work@TOP (work@TOP) tb.v:16: , endline:23:9: 
    |vpiParamAssign:
    \_param_assign: , line:8, col:32, parent:work@TOP.conntb
      |vpiRhs:
      \_constant: , line:8, col:40
        |vpiConstType:9
        |vpiDecompile:16
        |vpiSize:64
        |UINT:16
      |vpiLhs:
      \_parameter: (work@TOP.conntb.width), line:8, col:32, parent:work@TOP.conntb
        |vpiName:width
        |vpiFullName:work@TOP.conntb.width
        |UINT:16
    |vpiParameter:
    \_parameter: (work@TOP.conntb.width), line:8, col:32, parent:work@TOP.conntb
  |vpiModule:
  \_module: work@dut (work@TOP.dut1) tb.v:21: , parent:work@TOP
    |vpiDefName:work@dut
    |vpiName:dut1
    |vpiFullName:work@TOP.dut1
    |vpiPort:
    \_port: (i), line:2, col:58, parent:work@TOP.dut1
      |vpiName:i
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (conntb.con_i), line:21, col:23, endline:21:35: 
        |vpiName:conntb.con_i
        |vpiActual:
        \_ref_obj: (conntb)
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_i)
          |vpiName:con_i
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@TOP.dut1.i), line:2, col:58, parent:work@TOP.dut1
          |vpiName:i
          |vpiFullName:work@TOP.dut1.i
          |vpiNetType:1
          |vpiRange:
          \_range: , line:2, col:47
            |vpiLeftRange:
            \_constant: , line:2, col:47, endline:2:52: 
              |vpiConstType:7
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
            |vpiRightRange:
            \_constant: , line:2, col:55, endline:2:56: 
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiPort:
    \_port: (o), line:2, col:84, parent:work@TOP.dut1
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (conntb.con_o), line:21, col:41, endline:21:53: 
        |vpiName:conntb.con_o
        |vpiActual:
        \_ref_obj: (conntb)
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_o)
          |vpiName:con_o
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@TOP.dut1.o), line:2, col:84, parent:work@TOP.dut1
          |vpiName:o
          |vpiFullName:work@TOP.dut1.o
          |vpiNetType:48
          |vpiRange:
          \_range: , line:2, col:73
            |vpiLeftRange:
            \_constant: , line:2, col:73, endline:2:78: 
              |vpiConstType:7
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
            |vpiRightRange:
            \_constant: , line:2, col:81, endline:2:82: 
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiInterface:
    \_interface: work@ConnectTB (work@TOP.dut1.conntb) dut.v:3: , parent:work@TOP.dut1
      |vpiDefName:work@ConnectTB
      |vpiName:conntb
      |vpiFullName:work@TOP.dut1.conntb
      |vpiPort:
      \_port: (con_i), line:8, col:67, parent:work@TOP.dut1.conntb
        |vpiName:con_i
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (i), line:3, col:43, endline:3:44: 
          |vpiName:i
          |vpiActual:
          \_logic_net: (work@TOP.dut1.i), line:2, col:58, parent:work@TOP.dut1
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@TOP.dut1.conntb.con_i), line:8, col:67, parent:work@TOP.dut1.conntb
            |vpiName:con_i
            |vpiFullName:work@TOP.dut1.conntb.con_i
            |vpiNetType:1
            |vpiRange:
            \_range: , line:8, col:56
              |vpiLeftRange:
              \_constant: , line:8, col:56, endline:8:61: 
                |vpiConstType:7
                |vpiDecompile:15
                |vpiSize:64
                |INT:15
              |vpiRightRange:
              \_constant: , line:8, col:64, endline:8:65: 
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
      |vpiPort:
      \_port: (con_o), line:8, col:97, parent:work@TOP.dut1.conntb
        |vpiName:con_o
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (o), line:3, col:53, endline:3:54: 
          |vpiName:o
          |vpiActual:
          \_logic_net: (work@TOP.dut1.o), line:2, col:84, parent:work@TOP.dut1
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_logic_net: (work@TOP.dut1.conntb.con_o), line:8, col:97, parent:work@TOP.dut1.conntb
            |vpiName:con_o
            |vpiFullName:work@TOP.dut1.conntb.con_o
            |vpiNetType:48
            |vpiRange:
            \_range: , line:8, col:86
              |vpiLeftRange:
              \_constant: , line:8, col:86, endline:8:91: 
                |vpiConstType:7
                |vpiDecompile:15
                |vpiSize:64
                |INT:15
              |vpiRightRange:
              \_constant: , line:8, col:94, endline:8:95: 
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
      |vpiNet:
      \_logic_net: (work@TOP.dut1.conntb.con_i), line:8, col:67, parent:work@TOP.dut1.conntb
      |vpiNet:
      \_logic_net: (work@TOP.dut1.conntb.con_o), line:8, col:97, parent:work@TOP.dut1.conntb
      |vpiInstance:
      \_module: work@dut (work@TOP.dut1) tb.v:21: , parent:work@TOP
      |vpiParamAssign:
      \_param_assign: , line:8, col:32, parent:work@TOP.dut1.conntb
        |vpiRhs:
        \_constant: , line:8, col:40
          |vpiConstType:9
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
        |vpiLhs:
        \_parameter: (work@TOP.dut1.conntb.width), line:8, col:32, parent:work@TOP.dut1.conntb
          |vpiName:width
          |vpiFullName:work@TOP.dut1.conntb.width
          |UINT:16
      |vpiParameter:
      \_parameter: (work@TOP.dut1.conntb.width), line:8, col:32, parent:work@TOP.dut1.conntb
    |vpiModule:
    \_module: work@middle (work@TOP.dut1.middle1) dut.v:4: , parent:work@TOP.dut1
      |vpiDefName:work@middle
      |vpiName:middle1
      |vpiFullName:work@TOP.dut1.middle1
      |vpiPort:
      \_port: (conn), line:11, col:48, parent:work@TOP.dut1.middle1
        |vpiName:conn
        |vpiDirection:5
        |vpiHighConn:
        \_ref_obj: (conntb), line:4, col:34, endline:4:40: 
          |vpiName:conntb
          |vpiActual:
          \_interface: work@ConnectTB (conntb) dut.v:3: 
            |vpiDefName:work@ConnectTB
            |vpiName:conntb
        |vpiLowConn:
        \_ref_obj: 
          |vpiActual:
          \_interface: work@ConnectTB (conn) dut.v:4: 
            |vpiDefName:work@ConnectTB
            |vpiName:conn
      |vpiModule:
      \_module: work@SUB (work@TOP.dut1.middle1.sub1) dut.v:12: , parent:work@TOP.dut1.middle1
        |vpiDefName:work@SUB
        |vpiName:sub1
        |vpiFullName:work@TOP.dut1.middle1.sub1
        |vpiPort:
        \_port: (inp), line:15, col:58, parent:work@TOP.dut1.middle1.sub1
          |vpiName:inp
          |vpiDirection:1
          |vpiHighConn:
          \_hier_path: (conn.con_i), line:12, col:33, endline:12:43: 
            |vpiName:conn.con_i
            |vpiActual:
            \_ref_obj: (conn)
              |vpiName:conn
            |vpiActual:
            \_ref_obj: (con_i)
              |vpiName:con_i
          |vpiLowConn:
          \_ref_obj: 
            |vpiActual:
            \_logic_net: (work@TOP.dut1.middle1.sub1.inp), line:15, col:58, parent:work@TOP.dut1.middle1.sub1
              |vpiName:inp
              |vpiFullName:work@TOP.dut1.middle1.sub1.inp
              |vpiNetType:1
              |vpiRange:
              \_range: , line:15, col:47
                |vpiLeftRange:
                \_constant: , line:15, col:47, endline:15:52: 
                  |vpiConstType:7
                  |vpiDecompile:15
                  |vpiSize:64
                  |INT:15
                |vpiRightRange:
                \_constant: , line:15, col:55, endline:15:56: 
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
        |vpiPort:
        \_port: (out), line:15, col:86, parent:work@TOP.dut1.middle1.sub1
          |vpiName:out
          |vpiDirection:2
          |vpiHighConn:
          \_hier_path: (conn.con_o), line:12, col:50, endline:12:60: 
            |vpiName:conn.con_o
            |vpiActual:
            \_ref_obj: (conn)
              |vpiName:conn
            |vpiActual:
            \_ref_obj: (con_o)
              |vpiName:con_o
          |vpiLowConn:
          \_ref_obj: 
            |vpiActual:
            \_logic_net: (work@TOP.dut1.middle1.sub1.out), line:15, col:86, parent:work@TOP.dut1.middle1.sub1
              |vpiName:out
              |vpiFullName:work@TOP.dut1.middle1.sub1.out
              |vpiNetType:48
              |vpiRange:
              \_range: , line:15, col:75
                |vpiLeftRange:
                \_constant: , line:15, col:75, endline:15:80: 
                  |vpiConstType:7
                  |vpiDecompile:15
                  |vpiSize:64
                  |INT:15
                |vpiRightRange:
                \_constant: , line:15, col:83, endline:15:84: 
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
        |vpiNet:
        \_logic_net: (work@TOP.dut1.middle1.sub1.inp), line:15, col:58, parent:work@TOP.dut1.middle1.sub1
        |vpiNet:
        \_logic_net: (work@TOP.dut1.middle1.sub1.out), line:15, col:86, parent:work@TOP.dut1.middle1.sub1
        |vpiInstance:
        \_module: work@middle (work@TOP.dut1.middle1) dut.v:4: , parent:work@TOP.dut1
        |vpiParamAssign:
        \_param_assign: , line:15, col:23, parent:work@TOP.dut1.middle1.sub1
          |vpiRhs:
          \_constant: , line:15, col:31
            |vpiConstType:9
            |vpiDecompile:16
            |vpiSize:64
            |UINT:16
          |vpiLhs:
          \_parameter: (work@TOP.dut1.middle1.sub1.width), line:15, col:23, parent:work@TOP.dut1.middle1.sub1
            |vpiName:width
            |vpiFullName:work@TOP.dut1.middle1.sub1.width
            |UINT:16
        |vpiParameter:
        \_parameter: (work@TOP.dut1.middle1.sub1.width), line:15, col:23, parent:work@TOP.dut1.middle1.sub1
      |vpiInstance:
      \_module: work@dut (work@TOP.dut1) tb.v:21: , parent:work@TOP
      |vpiParamAssign:
      \_param_assign: , line:11, col:26, parent:work@TOP.dut1.middle1
        |vpiRhs:
        \_constant: , line:11, col:34
          |vpiConstType:9
          |vpiDecompile:16
          |vpiSize:64
          |UINT:16
        |vpiLhs:
        \_parameter: (work@TOP.dut1.middle1.width), line:11, col:26, parent:work@TOP.dut1.middle1
          |vpiName:width
          |vpiFullName:work@TOP.dut1.middle1.width
          |UINT:16
      |vpiParameter:
      \_parameter: (work@TOP.dut1.middle1.width), line:11, col:26, parent:work@TOP.dut1.middle1
    |vpiNet:
    \_logic_net: (work@TOP.dut1.i), line:2, col:58, parent:work@TOP.dut1
    |vpiNet:
    \_logic_net: (work@TOP.dut1.o), line:2, col:84, parent:work@TOP.dut1
    |vpiInstance:
    \_module: work@TOP (work@TOP) tb.v:16: , endline:23:9: 
    |vpiParamAssign:
    \_param_assign: , line:2, col:23, parent:work@TOP.dut1
      |vpiRhs:
      \_constant: , line:2, col:31
        |vpiConstType:9
        |vpiDecompile:16
        |vpiSize:64
        |UINT:16
      |vpiLhs:
      \_parameter: (work@TOP.dut1.width), line:2, col:23, parent:work@TOP.dut1
        |vpiName:width
        |vpiFullName:work@TOP.dut1.width
        |UINT:16
    |vpiParameter:
    \_parameter: (work@TOP.dut1.width), line:2, col:23, parent:work@TOP.dut1
  |vpiNet:
  \_logic_net: (work@TOP.i), line:18, col:19, parent:work@TOP
  |vpiNet:
  \_logic_net: (work@TOP.o), line:19, col:19, parent:work@TOP
  |vpiProgram:
  \_program: work@TESTBENCH (work@TOP.tb) tb.v:22: , parent:work@TOP
    |vpiDefName:work@TESTBENCH
    |vpiName:tb
    |vpiFullName:work@TOP.tb
    |vpiPort:
    \_port: (observe), line:1, col:65, parent:work@TOP.tb
      |vpiName:observe
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (conntb.con_o), line:22, col:33, endline:22:45: 
        |vpiName:conntb.con_o
        |vpiActual:
        \_ref_obj: (conntb)
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_o)
          |vpiName:con_o
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@TOP.tb.observe), line:1, col:65, parent:work@TOP.tb
          |vpiName:observe
          |vpiFullName:work@TOP.tb.observe
          |vpiNetType:1
          |vpiRange:
          \_range: , line:1, col:54
            |vpiLeftRange:
            \_constant: , line:1, col:54, endline:1:59: 
              |vpiConstType:7
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
            |vpiRightRange:
            \_constant: , line:1, col:62, endline:1:63: 
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiPort:
    \_port: (drive), line:1, col:97, parent:work@TOP.tb
      |vpiName:drive
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (conntb.con_i), line:22, col:54, endline:22:66: 
        |vpiName:conntb.con_i
        |vpiActual:
        \_ref_obj: (conntb)
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_i)
          |vpiName:con_i
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@TOP.tb.drive), line:1, col:97, parent:work@TOP.tb
          |vpiName:drive
          |vpiFullName:work@TOP.tb.drive
          |vpiNetType:48
          |vpiRange:
          \_range: , line:1, col:86
            |vpiLeftRange:
            \_constant: , line:1, col:86, endline:1:91: 
              |vpiConstType:7
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
            |vpiRightRange:
            \_constant: , line:1, col:94, endline:1:95: 
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
    |vpiNet:
    \_logic_net: (work@TOP.tb.observe), line:1, col:65, parent:work@TOP.tb
    |vpiNet:
    \_logic_net: (work@TOP.tb.drive), line:1, col:97, parent:work@TOP.tb
    |vpiInstance:
    \_module: work@TOP (work@TOP) tb.v:16: , endline:23:9: 
  |vpiParamAssign:
  \_param_assign: , line:17, col:12, parent:work@TOP
    |vpiRhs:
    \_constant: , line:17, col:20
      |vpiConstType:9
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
    |vpiLhs:
    \_parameter: (work@TOP.width), line:17, col:12, parent:work@TOP
      |vpiName:width
      |vpiFullName:work@TOP.width
      |UINT:16
  |vpiParameter:
  \_parameter: (work@TOP.width), line:17, col:12, parent:work@TOP
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 5

