```verilog
module sillyfunction(input logic a,b,c,
                    output logic y);
    assign y = ~a & ~b & ~c |
                a & ~b & ~c |
                a & ~b & c;
endmodule
//assign keyword has to do with it being combinational logic
```

# 2. Bus inversion module

```verilog
module inv( input logic [3:0]a,
            output logic [3:0]y)

    assign y = ~a;

endmodule
```

Here, the [] brackets content defines endianness of the input:
```verilog
[0:3]a //big endian (a[0] is LSB)
[3:0]a //little endian (a[0] is MSB)
```

# 3. Gates
Module executing 5 basic gates on 2 4-bit bus inputs

```verilog
module gates(   input logic [3:0]a, [3:0]b,
                output logic [3:0]y1, logic [3:0]y2, logic [3:0]y3, logic[3:0]y4, logic[3:0]y5)

        assign y1 = a & b;
        assign y2 = a | b;
        assign y3 = a ^ b;
        assign y4 = ~(a & b);
        assign y5 = ~(a | b);
    
endmodule
```
```verilog
module and8(    input logic[7:0]a,
                output logic y)
        
    assign y = a[0] & a[1] & a[2] & a[3] & a[4] & a[5] & a[6] & a[7];

endmodule
```

You coul also write this module in the following, more concise notation:
```verilog
module and8(    input logic[7:0]a,
                output logic y)
        
    assign y =& a;

endmodule
```

# 4. Multiplexers

module mux2
    #(parameter width=8)
    (   input logic [width-1:0] a, b, logic select,
        output logic [widht-1:0] q])

    if(s) q<=a;
    else q<=b

endmoduke
