// Seed: 561026316
module module_0 #(
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd41
);
  wor id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = 1;
  parameter id_2 = 1;
  assign id_1 = 1 ? id_2 : !id_2;
  wire _id_3;
  assign id_1 = id_1;
  logic id_4;
  assign id_4[id_3] = 1;
  wire [-1 'd0 : id_2] id_5;
  wire [id_3 : -1] id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd91
) (
    _id_1,
    id_2
);
  input wire id_2;
  input wire _id_1;
  wire [(  id_1  )  &  -1 : 1] id_3;
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    wait (id_3 !=? 1);
  end
endmodule
