
Temperature Sensor Array.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013b8c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000574  08013d30  08013d30  00023d30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080142a4  080142a4  00030350  2**0
                  CONTENTS
  4 .ARM          00000008  080142a4  080142a4  000242a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080142ac  080142ac  00030350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080142ac  080142ac  000242ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080142b0  080142b0  000242b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  080142b4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002bc0  20000350  08014604  00030350  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20002f10  08014604  00032f10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030350  2**0
                  CONTENTS, READONLY
 12 .debug_info   000375ce  00000000  00000000  00030380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c55  00000000  00000000  0006794e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002270  00000000  00000000  0006e5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001fc0  00000000  00000000  00070818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022e84  00000000  00000000  000727d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00031855  00000000  00000000  0009565c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aec85  00000000  00000000  000c6eb1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00175b36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a0b4  00000000  00000000  00175b8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  0017fc40  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  0017fd0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000350 	.word	0x20000350
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08013d14 	.word	0x08013d14

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000354 	.word	0x20000354
 80001dc:	08013d14 	.word	0x08013d14

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <OperateLED_A>:
#include "BSP.h"
#include "main.h"


void OperateLED_A (LEDState_t eState)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
	if(eState == eLED_On)
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d105      	bne.n	8000ecc <OperateLED_A+0x1c>
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	4807      	ldr	r0, [pc, #28]	; (8000ee4 <OperateLED_A+0x34>)
 8000ec6:	f001 fc57 	bl	8002778 <HAL_GPIO_WritePin>
	}
	else if(eState == eLED_Off)
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
	}
}
 8000eca:	e007      	b.n	8000edc <OperateLED_A+0x2c>
	else if(eState == eLED_Off)
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d104      	bne.n	8000edc <OperateLED_A+0x2c>
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <OperateLED_A+0x34>)
 8000ed8:	f001 fc4e 	bl	8002778 <HAL_GPIO_WritePin>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40020800 	.word	0x40020800

08000ee8 <OperateLED_C>:
	{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
	}
}
void OperateLED_C (LEDState_t eState)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
	if(eState == eLED_On)
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d105      	bne.n	8000f04 <OperateLED_C+0x1c>
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	2104      	movs	r1, #4
 8000efc:	4807      	ldr	r0, [pc, #28]	; (8000f1c <OperateLED_C+0x34>)
 8000efe:	f001 fc3b 	bl	8002778 <HAL_GPIO_WritePin>
	}
	else if(eState == eLED_Off)
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
	}
}
 8000f02:	e007      	b.n	8000f14 <OperateLED_C+0x2c>
	else if(eState == eLED_Off)
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d104      	bne.n	8000f14 <OperateLED_C+0x2c>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2104      	movs	r1, #4
 8000f0e:	4803      	ldr	r0, [pc, #12]	; (8000f1c <OperateLED_C+0x34>)
 8000f10:	f001 fc32 	bl	8002778 <HAL_GPIO_WritePin>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40020800 	.word	0x40020800

08000f20 <ToggleLED_B>:
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
	}
}

void ToggleLED_B()
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000f24:	2102      	movs	r1, #2
 8000f26:	4802      	ldr	r0, [pc, #8]	; (8000f30 <ToggleLED_B+0x10>)
 8000f28:	f001 fc3f 	bl	80027aa <HAL_GPIO_TogglePin>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40020800 	.word	0x40020800

08000f34 <ToggleLED_D>:

void ToggleLED_D()
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000f38:	2108      	movs	r1, #8
 8000f3a:	4802      	ldr	r0, [pc, #8]	; (8000f44 <ToggleLED_D+0x10>)
 8000f3c:	f001 fc35 	bl	80027aa <HAL_GPIO_TogglePin>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40020800 	.word	0x40020800

08000f48 <OperateSensorPower_A>:

void OperateSensorPower_A (SensorState_t eState)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	if(eState == eSensor_On)
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d106      	bne.n	8000f66 <OperateSensorPower_A+0x1e>
	{
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f5e:	4808      	ldr	r0, [pc, #32]	; (8000f80 <OperateSensorPower_A+0x38>)
 8000f60:	f001 fc0a 	bl	8002778 <HAL_GPIO_WritePin>
	}
	else if(eState == eSensor_Off)
	{
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_SET);
	}
}
 8000f64:	e008      	b.n	8000f78 <OperateSensorPower_A+0x30>
	else if(eState == eSensor_Off)
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d105      	bne.n	8000f78 <OperateSensorPower_A+0x30>
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f72:	4803      	ldr	r0, [pc, #12]	; (8000f80 <OperateSensorPower_A+0x38>)
 8000f74:	f001 fc00 	bl	8002778 <HAL_GPIO_WritePin>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40020800 	.word	0x40020800

08000f84 <OperateSensorPower_B>:
void OperateSensorPower_B (SensorState_t eState)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
	if(eState == eSensor_On)
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d106      	bne.n	8000fa2 <OperateSensorPower_B+0x1e>
	{
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_RESET);
 8000f94:	2200      	movs	r2, #0
 8000f96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9a:	4808      	ldr	r0, [pc, #32]	; (8000fbc <OperateSensorPower_B+0x38>)
 8000f9c:	f001 fbec 	bl	8002778 <HAL_GPIO_WritePin>
	}
	else if(eState == eSensor_Off)
	{
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_SET);
	}
}
 8000fa0:	e008      	b.n	8000fb4 <OperateSensorPower_B+0x30>
	else if(eState == eSensor_Off)
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d105      	bne.n	8000fb4 <OperateSensorPower_B+0x30>
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fae:	4803      	ldr	r0, [pc, #12]	; (8000fbc <OperateSensorPower_B+0x38>)
 8000fb0:	f001 fbe2 	bl	8002778 <HAL_GPIO_WritePin>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	40020800 	.word	0x40020800

08000fc0 <TurnAllSensorOn>:

void TurnAllSensorOn()
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
	OperateSensorPower_A(eSensor_On);
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f7ff ffbf 	bl	8000f48 <OperateSensorPower_A>
	OperateSensorPower_B(eSensor_On);
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff ffda 	bl	8000f84 <OperateSensorPower_B>
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <SensorArray_Init>:
	0x0C,
	0x0E
};

void SensorArray_Init(I2C_HandleTypeDef *hI2CA, I2C_HandleTypeDef *hI2CB)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
	for(uint8_t u8Idx = 0; u8Idx < MCP9808_I2CA_DeviceCount; u8Idx++)
 8000fde:	2300      	movs	r3, #0
 8000fe0:	73fb      	strb	r3, [r7, #15]
 8000fe2:	e024      	b.n	800102e <SensorArray_Init+0x5a>
	{
		kaSensorArrayDataA[u8Idx].hTranscieverHandle = hI2CA;
 8000fe4:	7bfa      	ldrb	r2, [r7, #15]
 8000fe6:	492c      	ldr	r1, [pc, #176]	; (8001098 <SensorArray_Init+0xc4>)
 8000fe8:	4613      	mov	r3, r2
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	4413      	add	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	440b      	add	r3, r1
 8000ff2:	3304      	adds	r3, #4
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	601a      	str	r2, [r3, #0]
		kaSensorArrayDataA[u8Idx].u8Address = ((MCP9808_AddresLowerNibble << 4) + u8DeviceAddressListA[u8Idx]);
 8000ff8:	7bfb      	ldrb	r3, [r7, #15]
 8000ffa:	4a28      	ldr	r2, [pc, #160]	; (800109c <SensorArray_Init+0xc8>)
 8000ffc:	5cd3      	ldrb	r3, [r2, r3]
 8000ffe:	7bfa      	ldrb	r2, [r7, #15]
 8001000:	3330      	adds	r3, #48	; 0x30
 8001002:	b2d8      	uxtb	r0, r3
 8001004:	4924      	ldr	r1, [pc, #144]	; (8001098 <SensorArray_Init+0xc4>)
 8001006:	4613      	mov	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	4413      	add	r3, r2
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	440b      	add	r3, r1
 8001010:	3301      	adds	r3, #1
 8001012:	4602      	mov	r2, r0
 8001014:	701a      	strb	r2, [r3, #0]
		kaSensorArrayDataA[u8Idx].bEnabled = true;
 8001016:	7bfa      	ldrb	r2, [r7, #15]
 8001018:	491f      	ldr	r1, [pc, #124]	; (8001098 <SensorArray_Init+0xc4>)
 800101a:	4613      	mov	r3, r2
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	4413      	add	r3, r2
 8001020:	009b      	lsls	r3, r3, #2
 8001022:	440b      	add	r3, r1
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]
	for(uint8_t u8Idx = 0; u8Idx < MCP9808_I2CA_DeviceCount; u8Idx++)
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	3301      	adds	r3, #1
 800102c:	73fb      	strb	r3, [r7, #15]
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	2b04      	cmp	r3, #4
 8001032:	d9d7      	bls.n	8000fe4 <SensorArray_Init+0x10>
	}
	for(uint8_t u8Idx = 0; u8Idx < MCP9808_I2CB_DeviceCount; u8Idx++)
 8001034:	2300      	movs	r3, #0
 8001036:	73bb      	strb	r3, [r7, #14]
 8001038:	e024      	b.n	8001084 <SensorArray_Init+0xb0>
	{
		kaSensorArrayDataB[u8Idx].hTranscieverHandle = hI2CB;
 800103a:	7bba      	ldrb	r2, [r7, #14]
 800103c:	4918      	ldr	r1, [pc, #96]	; (80010a0 <SensorArray_Init+0xcc>)
 800103e:	4613      	mov	r3, r2
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	4413      	add	r3, r2
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	440b      	add	r3, r1
 8001048:	3304      	adds	r3, #4
 800104a:	683a      	ldr	r2, [r7, #0]
 800104c:	601a      	str	r2, [r3, #0]
		kaSensorArrayDataB[u8Idx].u8Address = ((MCP9808_AddresLowerNibble << 4) + u8DeviceAddressListB[u8Idx]);
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	4a14      	ldr	r2, [pc, #80]	; (80010a4 <SensorArray_Init+0xd0>)
 8001052:	5cd3      	ldrb	r3, [r2, r3]
 8001054:	7bba      	ldrb	r2, [r7, #14]
 8001056:	3330      	adds	r3, #48	; 0x30
 8001058:	b2d8      	uxtb	r0, r3
 800105a:	4911      	ldr	r1, [pc, #68]	; (80010a0 <SensorArray_Init+0xcc>)
 800105c:	4613      	mov	r3, r2
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	4413      	add	r3, r2
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	440b      	add	r3, r1
 8001066:	3301      	adds	r3, #1
 8001068:	4602      	mov	r2, r0
 800106a:	701a      	strb	r2, [r3, #0]
		kaSensorArrayDataB[u8Idx].bEnabled = true;
 800106c:	7bba      	ldrb	r2, [r7, #14]
 800106e:	490c      	ldr	r1, [pc, #48]	; (80010a0 <SensorArray_Init+0xcc>)
 8001070:	4613      	mov	r3, r2
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	4413      	add	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	440b      	add	r3, r1
 800107a:	2201      	movs	r2, #1
 800107c:	701a      	strb	r2, [r3, #0]
	for(uint8_t u8Idx = 0; u8Idx < MCP9808_I2CB_DeviceCount; u8Idx++)
 800107e:	7bbb      	ldrb	r3, [r7, #14]
 8001080:	3301      	adds	r3, #1
 8001082:	73bb      	strb	r3, [r7, #14]
 8001084:	7bbb      	ldrb	r3, [r7, #14]
 8001086:	2b04      	cmp	r3, #4
 8001088:	d9d7      	bls.n	800103a <SensorArray_Init+0x66>
	}
}
 800108a:	bf00      	nop
 800108c:	bf00      	nop
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	20000ec4 	.word	0x20000ec4
 800109c:	08013dfc 	.word	0x08013dfc
 80010a0:	20000f00 	.word	0x20000f00
 80010a4:	08013e04 	.word	0x08013e04

080010a8 <MCP9808_Read>:

#include "TemperatureSensor_MCP9808.h"
#include "MCP9808_ArrayData.h"

void MCP9808_Read(MCP9808_Sensor_t *kSensor)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read_IT(kSensor->hTranscieverHandle, kSensor->u8Address, MCP9808_AddressAmbientTemperature, 1, kSensor->u16RawMeasurement, 2);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6858      	ldr	r0, [r3, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	785b      	ldrb	r3, [r3, #1]
 80010b8:	b299      	uxth	r1, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3308      	adds	r3, #8
 80010be:	2202      	movs	r2, #2
 80010c0:	9201      	str	r2, [sp, #4]
 80010c2:	9300      	str	r3, [sp, #0]
 80010c4:	2301      	movs	r3, #1
 80010c6:	2205      	movs	r2, #5
 80010c8:	f001 fcf2 	bl	8002ab0 <HAL_I2C_Mem_Read_IT>
}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <MCP9808_DecodeTemperature>:


float MCP9808_DecodeTemperature(MCP9808_Sensor_t *kSensor)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	uint16_t u16FixedPointReadingLow = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	827b      	strh	r3, [r7, #18]
	uint16_t u16FixedPointReadingHigh = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	823b      	strh	r3, [r7, #16]
	uint16_t u16FixedPointReading = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	81fb      	strh	r3, [r7, #14]
	bool bNegativeSign = false;
 80010e8:	2300      	movs	r3, #0
 80010ea:	737b      	strb	r3, [r7, #13]
	float fResult = 0.0;
 80010ec:	f04f 0300 	mov.w	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]

	u16FixedPointReadingLow = ((uint16_t)(kSensor->u16RawMeasurement[0])) << 8;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	7a1b      	ldrb	r3, [r3, #8]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	021b      	lsls	r3, r3, #8
 80010fa:	827b      	strh	r3, [r7, #18]
	bNegativeSign = ( u16FixedPointReadingLow & 0x1000) && 0x1000;
 80010fc:	8a7b      	ldrh	r3, [r7, #18]
 80010fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001102:	2b00      	cmp	r3, #0
 8001104:	bf14      	ite	ne
 8001106:	2301      	movne	r3, #1
 8001108:	2300      	moveq	r3, #0
 800110a:	737b      	strb	r3, [r7, #13]
	u16FixedPointReadingLow = u16FixedPointReadingLow & (0x0FFF); // Mask to delete threshold data and sign
 800110c:	8a7b      	ldrh	r3, [r7, #18]
 800110e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001112:	827b      	strh	r3, [r7, #18]

	u16FixedPointReadingHigh = ((uint16_t)(kSensor->u16RawMeasurement[1]));
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	7a5b      	ldrb	r3, [r3, #9]
 8001118:	823b      	strh	r3, [r7, #16]
	u16FixedPointReading = u16FixedPointReadingLow + u16FixedPointReadingHigh;
 800111a:	8a7a      	ldrh	r2, [r7, #18]
 800111c:	8a3b      	ldrh	r3, [r7, #16]
 800111e:	4413      	add	r3, r2
 8001120:	81fb      	strh	r3, [r7, #14]

	if (bNegativeSign)
 8001122:	7b7b      	ldrb	r3, [r7, #13]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00d      	beq.n	8001144 <MCP9808_DecodeTemperature+0x70>
	{
		fResult = ((float)(u16FixedPointReading) / 16) * -1;
 8001128:	89fb      	ldrh	r3, [r7, #14]
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001132:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001136:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800113a:	eef1 7a67 	vneg.f32	s15, s15
 800113e:	edc7 7a05 	vstr	s15, [r7, #20]
 8001142:	e00a      	b.n	800115a <MCP9808_DecodeTemperature+0x86>
	}
	else
	{
		fResult = ((float)(u16FixedPointReading) / 16);
 8001144:	89fb      	ldrh	r3, [r7, #14]
 8001146:	ee07 3a90 	vmov	s15, r3
 800114a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800114e:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001152:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001156:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return fResult;
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	ee07 3a90 	vmov	s15, r3
}
 8001160:	eeb0 0a67 	vmov.f32	s0, s15
 8001164:	371c      	adds	r7, #28
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
	...

08001170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001174:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <HAL_Init+0x40>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0d      	ldr	r2, [pc, #52]	; (80011b0 <HAL_Init+0x40>)
 800117a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800117e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <HAL_Init+0x40>)
 8001186:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800118a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800118c:	4b08      	ldr	r3, [pc, #32]	; (80011b0 <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a07      	ldr	r2, [pc, #28]	; (80011b0 <HAL_Init+0x40>)
 8001192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001196:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001198:	2003      	movs	r0, #3
 800119a:	f000 fdf5 	bl	8001d88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800119e:	2000      	movs	r0, #0
 80011a0:	f000 f808 	bl	80011b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011a4:	f00e fe50 	bl	800fe48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40023c00 	.word	0x40023c00

080011b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <HAL_InitTick+0x54>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <HAL_InitTick+0x58>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	4619      	mov	r1, r3
 80011c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f000 fe0d 	bl	8001df2 <HAL_SYSTICK_Config>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e00e      	b.n	8001200 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	2b0f      	cmp	r3, #15
 80011e6:	d80a      	bhi.n	80011fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e8:	2200      	movs	r2, #0
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	f04f 30ff 	mov.w	r0, #4294967295
 80011f0:	f000 fdd5 	bl	8001d9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f4:	4a06      	ldr	r2, [pc, #24]	; (8001210 <HAL_InitTick+0x5c>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
 80011fc:	e000      	b.n	8001200 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
}
 8001200:	4618      	mov	r0, r3
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000118 	.word	0x20000118
 800120c:	20000004 	.word	0x20000004
 8001210:	20000000 	.word	0x20000000

08001214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <HAL_IncTick+0x20>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_IncTick+0x24>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4413      	add	r3, r2
 8001224:	4a04      	ldr	r2, [pc, #16]	; (8001238 <HAL_IncTick+0x24>)
 8001226:	6013      	str	r3, [r2, #0]
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000004 	.word	0x20000004
 8001238:	20000f3c 	.word	0x20000f3c

0800123c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return uwTick;
 8001240:	4b03      	ldr	r3, [pc, #12]	; (8001250 <HAL_GetTick+0x14>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000f3c 	.word	0x20000f3c

08001254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800125c:	f7ff ffee 	bl	800123c <HAL_GetTick>
 8001260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800126c:	d005      	beq.n	800127a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_Delay+0x44>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800127a:	bf00      	nop
 800127c:	f7ff ffde 	bl	800123c <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	429a      	cmp	r2, r3
 800128a:	d8f7      	bhi.n	800127c <HAL_Delay+0x28>
  {
  }
}
 800128c:	bf00      	nop
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000004 	.word	0x20000004

0800129c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012a4:	2300      	movs	r3, #0
 80012a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e033      	b.n	800131a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d109      	bne.n	80012ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f00e fdec 	bl	800fe98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	f003 0310 	and.w	r3, r3, #16
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d118      	bne.n	800130c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80012e2:	f023 0302 	bic.w	r3, r3, #2
 80012e6:	f043 0202 	orr.w	r2, r3, #2
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f000 fb74 	bl	80019dc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	f023 0303 	bic.w	r3, r3, #3
 8001302:	f043 0201 	orr.w	r2, r3, #1
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	641a      	str	r2, [r3, #64]	; 0x40
 800130a:	e001      	b.n	8001310 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001318:	7bfb      	ldrb	r3, [r7, #15]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001324:	b480      	push	{r7}
 8001326:	b085      	sub	sp, #20
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800132c:	2300      	movs	r3, #0
 800132e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001336:	2b01      	cmp	r3, #1
 8001338:	d101      	bne.n	800133e <HAL_ADC_Start_IT+0x1a>
 800133a:	2302      	movs	r3, #2
 800133c:	e0a1      	b.n	8001482 <HAL_ADC_Start_IT+0x15e>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2201      	movs	r2, #1
 8001342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	f003 0301 	and.w	r3, r3, #1
 8001350:	2b01      	cmp	r3, #1
 8001352:	d018      	beq.n	8001386 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f042 0201 	orr.w	r2, r2, #1
 8001362:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001364:	4b4a      	ldr	r3, [pc, #296]	; (8001490 <HAL_ADC_Start_IT+0x16c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a4a      	ldr	r2, [pc, #296]	; (8001494 <HAL_ADC_Start_IT+0x170>)
 800136a:	fba2 2303 	umull	r2, r3, r2, r3
 800136e:	0c9a      	lsrs	r2, r3, #18
 8001370:	4613      	mov	r3, r2
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	4413      	add	r3, r2
 8001376:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001378:	e002      	b.n	8001380 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3b01      	subs	r3, #1
 800137e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f9      	bne.n	800137a <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	2b01      	cmp	r3, #1
 8001392:	d169      	bne.n	8001468 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001398:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800139c:	f023 0301 	bic.w	r3, r3, #1
 80013a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d007      	beq.n	80013c6 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013d2:	d106      	bne.n	80013e2 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d8:	f023 0206 	bic.w	r2, r3, #6
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	645a      	str	r2, [r3, #68]	; 0x44
 80013e0:	e002      	b.n	80013e8 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013f0:	4b29      	ldr	r3, [pc, #164]	; (8001498 <HAL_ADC_Start_IT+0x174>)
 80013f2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80013fc:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	6812      	ldr	r2, [r2, #0]
 8001408:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800140c:	f043 0320 	orr.w	r3, r3, #32
 8001410:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 031f 	and.w	r3, r3, #31
 800141a:	2b00      	cmp	r3, #0
 800141c:	d10f      	bne.n	800143e <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d129      	bne.n	8001480 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	689a      	ldr	r2, [r3, #8]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	e020      	b.n	8001480 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a16      	ldr	r2, [pc, #88]	; (800149c <HAL_ADC_Start_IT+0x178>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d11b      	bne.n	8001480 <HAL_ADC_Start_IT+0x15c>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d114      	bne.n	8001480 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689a      	ldr	r2, [r3, #8]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	e00b      	b.n	8001480 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146c:	f043 0210 	orr.w	r2, r3, #16
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001478:	f043 0201 	orr.w	r2, r3, #1
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	20000118 	.word	0x20000118
 8001494:	431bde83 	.word	0x431bde83
 8001498:	40012300 	.word	0x40012300
 800149c:	40012000 	.word	0x40012000

080014a0 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	2300      	movs	r3, #0
 80014ae:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	bf0c      	ite	eq
 80014be:	2301      	moveq	r3, #1
 80014c0:	2300      	movne	r3, #0
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f003 0320 	and.w	r3, r3, #32
 80014d0:	2b20      	cmp	r3, #32
 80014d2:	bf0c      	ite	eq
 80014d4:	2301      	moveq	r3, #1
 80014d6:	2300      	movne	r3, #0
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d049      	beq.n	8001576 <HAL_ADC_IRQHandler+0xd6>
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d046      	beq.n	8001576 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ec:	f003 0310 	and.w	r3, r3, #16
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d105      	bne.n	8001500 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014f8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d12b      	bne.n	8001566 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001512:	2b00      	cmp	r3, #0
 8001514:	d127      	bne.n	8001566 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800151c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001520:	2b00      	cmp	r3, #0
 8001522:	d006      	beq.n	8001532 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800152e:	2b00      	cmp	r3, #0
 8001530:	d119      	bne.n	8001566 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f022 0220 	bic.w	r2, r2, #32
 8001540:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d105      	bne.n	8001566 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	f043 0201 	orr.w	r2, r3, #1
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f000 f8e8 	bl	800173c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f06f 0212 	mvn.w	r2, #18
 8001574:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	2b04      	cmp	r3, #4
 8001582:	bf0c      	ite	eq
 8001584:	2301      	moveq	r3, #1
 8001586:	2300      	movne	r3, #0
 8001588:	b2db      	uxtb	r3, r3
 800158a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001596:	2b80      	cmp	r3, #128	; 0x80
 8001598:	bf0c      	ite	eq
 800159a:	2301      	moveq	r3, #1
 800159c:	2300      	movne	r3, #0
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d057      	beq.n	8001658 <HAL_ADC_IRQHandler+0x1b8>
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d054      	beq.n	8001658 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b2:	f003 0310 	and.w	r3, r3, #16
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d105      	bne.n	80015c6 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015be:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d139      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015da:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d006      	beq.n	80015f0 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d12b      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d124      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001608:	2b00      	cmp	r3, #0
 800160a:	d11d      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001610:	2b00      	cmp	r3, #0
 8001612:	d119      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001622:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001638:	2b00      	cmp	r3, #0
 800163a:	d105      	bne.n	8001648 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001640:	f043 0201 	orr.w	r2, r3, #1
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f000 fac3 	bl	8001bd4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f06f 020c 	mvn.w	r2, #12
 8001656:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b01      	cmp	r3, #1
 8001664:	bf0c      	ite	eq
 8001666:	2301      	moveq	r3, #1
 8001668:	2300      	movne	r3, #0
 800166a:	b2db      	uxtb	r3, r3
 800166c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001678:	2b40      	cmp	r3, #64	; 0x40
 800167a:	bf0c      	ite	eq
 800167c:	2301      	moveq	r3, #1
 800167e:	2300      	movne	r3, #0
 8001680:	b2db      	uxtb	r3, r3
 8001682:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d017      	beq.n	80016ba <HAL_ADC_IRQHandler+0x21a>
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d014      	beq.n	80016ba <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b01      	cmp	r3, #1
 800169c:	d10d      	bne.n	80016ba <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f850 	bl	8001750 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f06f 0201 	mvn.w	r2, #1
 80016b8:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0320 	and.w	r3, r3, #32
 80016c4:	2b20      	cmp	r3, #32
 80016c6:	bf0c      	ite	eq
 80016c8:	2301      	moveq	r3, #1
 80016ca:	2300      	movne	r3, #0
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80016de:	bf0c      	ite	eq
 80016e0:	2301      	moveq	r3, #1
 80016e2:	2300      	movne	r3, #0
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d015      	beq.n	800171a <HAL_ADC_IRQHandler+0x27a>
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d012      	beq.n	800171a <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f8:	f043 0202 	orr.w	r2, r3, #2
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f06f 0220 	mvn.w	r2, #32
 8001708:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f000 f82a 	bl	8001764 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f06f 0220 	mvn.w	r2, #32
 8001718:	601a      	str	r2, [r3, #0]
  }
}
 800171a:	bf00      	nop
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001782:	2300      	movs	r3, #0
 8001784:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800178c:	2b01      	cmp	r3, #1
 800178e:	d101      	bne.n	8001794 <HAL_ADC_ConfigChannel+0x1c>
 8001790:	2302      	movs	r3, #2
 8001792:	e113      	b.n	80019bc <HAL_ADC_ConfigChannel+0x244>
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b09      	cmp	r3, #9
 80017a2:	d925      	bls.n	80017f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	68d9      	ldr	r1, [r3, #12]
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	461a      	mov	r2, r3
 80017b2:	4613      	mov	r3, r2
 80017b4:	005b      	lsls	r3, r3, #1
 80017b6:	4413      	add	r3, r2
 80017b8:	3b1e      	subs	r3, #30
 80017ba:	2207      	movs	r2, #7
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	43da      	mvns	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	400a      	ands	r2, r1
 80017c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	68d9      	ldr	r1, [r3, #12]
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	4618      	mov	r0, r3
 80017dc:	4603      	mov	r3, r0
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	4403      	add	r3, r0
 80017e2:	3b1e      	subs	r3, #30
 80017e4:	409a      	lsls	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	e022      	b.n	8001836 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6919      	ldr	r1, [r3, #16]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	461a      	mov	r2, r3
 80017fe:	4613      	mov	r3, r2
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	4413      	add	r3, r2
 8001804:	2207      	movs	r2, #7
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43da      	mvns	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	400a      	ands	r2, r1
 8001812:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6919      	ldr	r1, [r3, #16]
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	b29b      	uxth	r3, r3
 8001824:	4618      	mov	r0, r3
 8001826:	4603      	mov	r3, r0
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4403      	add	r3, r0
 800182c:	409a      	lsls	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	430a      	orrs	r2, r1
 8001834:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b06      	cmp	r3, #6
 800183c:	d824      	bhi.n	8001888 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685a      	ldr	r2, [r3, #4]
 8001848:	4613      	mov	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4413      	add	r3, r2
 800184e:	3b05      	subs	r3, #5
 8001850:	221f      	movs	r2, #31
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43da      	mvns	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	400a      	ands	r2, r1
 800185e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	b29b      	uxth	r3, r3
 800186c:	4618      	mov	r0, r3
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685a      	ldr	r2, [r3, #4]
 8001872:	4613      	mov	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4413      	add	r3, r2
 8001878:	3b05      	subs	r3, #5
 800187a:	fa00 f203 	lsl.w	r2, r0, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	430a      	orrs	r2, r1
 8001884:	635a      	str	r2, [r3, #52]	; 0x34
 8001886:	e04c      	b.n	8001922 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b0c      	cmp	r3, #12
 800188e:	d824      	bhi.n	80018da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685a      	ldr	r2, [r3, #4]
 800189a:	4613      	mov	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	3b23      	subs	r3, #35	; 0x23
 80018a2:	221f      	movs	r2, #31
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43da      	mvns	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	400a      	ands	r2, r1
 80018b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	b29b      	uxth	r3, r3
 80018be:	4618      	mov	r0, r3
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685a      	ldr	r2, [r3, #4]
 80018c4:	4613      	mov	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	3b23      	subs	r3, #35	; 0x23
 80018cc:	fa00 f203 	lsl.w	r2, r0, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	631a      	str	r2, [r3, #48]	; 0x30
 80018d8:	e023      	b.n	8001922 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685a      	ldr	r2, [r3, #4]
 80018e4:	4613      	mov	r3, r2
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	4413      	add	r3, r2
 80018ea:	3b41      	subs	r3, #65	; 0x41
 80018ec:	221f      	movs	r2, #31
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43da      	mvns	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	400a      	ands	r2, r1
 80018fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	b29b      	uxth	r3, r3
 8001908:	4618      	mov	r0, r3
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685a      	ldr	r2, [r3, #4]
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	3b41      	subs	r3, #65	; 0x41
 8001916:	fa00 f203 	lsl.w	r2, r0, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	430a      	orrs	r2, r1
 8001920:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001922:	4b29      	ldr	r3, [pc, #164]	; (80019c8 <HAL_ADC_ConfigChannel+0x250>)
 8001924:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a28      	ldr	r2, [pc, #160]	; (80019cc <HAL_ADC_ConfigChannel+0x254>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d10f      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x1d8>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b12      	cmp	r3, #18
 8001936:	d10b      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a1d      	ldr	r2, [pc, #116]	; (80019cc <HAL_ADC_ConfigChannel+0x254>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d12b      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x23a>
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a1c      	ldr	r2, [pc, #112]	; (80019d0 <HAL_ADC_ConfigChannel+0x258>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d003      	beq.n	800196c <HAL_ADC_ConfigChannel+0x1f4>
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2b11      	cmp	r3, #17
 800196a:	d122      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a11      	ldr	r2, [pc, #68]	; (80019d0 <HAL_ADC_ConfigChannel+0x258>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d111      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800198e:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <HAL_ADC_ConfigChannel+0x25c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a11      	ldr	r2, [pc, #68]	; (80019d8 <HAL_ADC_ConfigChannel+0x260>)
 8001994:	fba2 2303 	umull	r2, r3, r2, r3
 8001998:	0c9a      	lsrs	r2, r3, #18
 800199a:	4613      	mov	r3, r2
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	4413      	add	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80019a4:	e002      	b.n	80019ac <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	3b01      	subs	r3, #1
 80019aa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1f9      	bne.n	80019a6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr
 80019c8:	40012300 	.word	0x40012300
 80019cc:	40012000 	.word	0x40012000
 80019d0:	10000012 	.word	0x10000012
 80019d4:	20000118 	.word	0x20000118
 80019d8:	431bde83 	.word	0x431bde83

080019dc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019e4:	4b79      	ldr	r3, [pc, #484]	; (8001bcc <ADC_Init+0x1f0>)
 80019e6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	685a      	ldr	r2, [r3, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	431a      	orrs	r2, r3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	6859      	ldr	r1, [r3, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	021a      	lsls	r2, r3, #8
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	685a      	ldr	r2, [r3, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	6859      	ldr	r1, [r3, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689a      	ldr	r2, [r3, #8]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	430a      	orrs	r2, r1
 8001a46:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	689a      	ldr	r2, [r3, #8]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6899      	ldr	r1, [r3, #8]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	68da      	ldr	r2, [r3, #12]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	430a      	orrs	r2, r1
 8001a68:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a6e:	4a58      	ldr	r2, [pc, #352]	; (8001bd0 <ADC_Init+0x1f4>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d022      	beq.n	8001aba <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	689a      	ldr	r2, [r3, #8]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a82:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	6899      	ldr	r1, [r3, #8]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	430a      	orrs	r2, r1
 8001a94:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001aa4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	6899      	ldr	r1, [r3, #8]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	e00f      	b.n	8001ada <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ac8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ad8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 0202 	bic.w	r2, r2, #2
 8001ae8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	6899      	ldr	r1, [r3, #8]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	7e1b      	ldrb	r3, [r3, #24]
 8001af4:	005a      	lsls	r2, r3, #1
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	430a      	orrs	r2, r1
 8001afc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d01b      	beq.n	8001b40 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	685a      	ldr	r2, [r3, #4]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b16:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	685a      	ldr	r2, [r3, #4]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001b26:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6859      	ldr	r1, [r3, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b32:	3b01      	subs	r3, #1
 8001b34:	035a      	lsls	r2, r3, #13
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	e007      	b.n	8001b50 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	685a      	ldr	r2, [r3, #4]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b4e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001b5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	051a      	lsls	r2, r3, #20
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	430a      	orrs	r2, r1
 8001b74:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	689a      	ldr	r2, [r3, #8]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001b84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6899      	ldr	r1, [r3, #8]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001b92:	025a      	lsls	r2, r3, #9
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689a      	ldr	r2, [r3, #8]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001baa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	6899      	ldr	r1, [r3, #8]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	029a      	lsls	r2, r3, #10
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	609a      	str	r2, [r3, #8]
}
 8001bc0:	bf00      	nop
 8001bc2:	3714      	adds	r7, #20
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	40012300 	.word	0x40012300
 8001bd0:	0f000001 	.word	0x0f000001

08001bd4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <__NVIC_SetPriorityGrouping+0x44>)
 8001bfa:	68db      	ldr	r3, [r3, #12]
 8001bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c04:	4013      	ands	r3, r2
 8001c06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c1a:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <__NVIC_SetPriorityGrouping+0x44>)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	60d3      	str	r3, [r2, #12]
}
 8001c20:	bf00      	nop
 8001c22:	3714      	adds	r7, #20
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr
 8001c2c:	e000ed00 	.word	0xe000ed00

08001c30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c34:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <__NVIC_GetPriorityGrouping+0x18>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	0a1b      	lsrs	r3, r3, #8
 8001c3a:	f003 0307 	and.w	r3, r3, #7
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	e000ed00 	.word	0xe000ed00

08001c4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	db0b      	blt.n	8001c76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	f003 021f 	and.w	r2, r3, #31
 8001c64:	4907      	ldr	r1, [pc, #28]	; (8001c84 <__NVIC_EnableIRQ+0x38>)
 8001c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6a:	095b      	lsrs	r3, r3, #5
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000e100 	.word	0xe000e100

08001c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	6039      	str	r1, [r7, #0]
 8001c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	db0a      	blt.n	8001cb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	490c      	ldr	r1, [pc, #48]	; (8001cd4 <__NVIC_SetPriority+0x4c>)
 8001ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca6:	0112      	lsls	r2, r2, #4
 8001ca8:	b2d2      	uxtb	r2, r2
 8001caa:	440b      	add	r3, r1
 8001cac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cb0:	e00a      	b.n	8001cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4908      	ldr	r1, [pc, #32]	; (8001cd8 <__NVIC_SetPriority+0x50>)
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	3b04      	subs	r3, #4
 8001cc0:	0112      	lsls	r2, r2, #4
 8001cc2:	b2d2      	uxtb	r2, r2
 8001cc4:	440b      	add	r3, r1
 8001cc6:	761a      	strb	r2, [r3, #24]
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	e000e100 	.word	0xe000e100
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b089      	sub	sp, #36	; 0x24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	f003 0307 	and.w	r3, r3, #7
 8001cee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	f1c3 0307 	rsb	r3, r3, #7
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	bf28      	it	cs
 8001cfa:	2304      	movcs	r3, #4
 8001cfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	3304      	adds	r3, #4
 8001d02:	2b06      	cmp	r3, #6
 8001d04:	d902      	bls.n	8001d0c <NVIC_EncodePriority+0x30>
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	3b03      	subs	r3, #3
 8001d0a:	e000      	b.n	8001d0e <NVIC_EncodePriority+0x32>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d10:	f04f 32ff 	mov.w	r2, #4294967295
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	43da      	mvns	r2, r3
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	401a      	ands	r2, r3
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d24:	f04f 31ff 	mov.w	r1, #4294967295
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2e:	43d9      	mvns	r1, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d34:	4313      	orrs	r3, r2
         );
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3724      	adds	r7, #36	; 0x24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
	...

08001d44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d54:	d301      	bcc.n	8001d5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d56:	2301      	movs	r3, #1
 8001d58:	e00f      	b.n	8001d7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d5a:	4a0a      	ldr	r2, [pc, #40]	; (8001d84 <SysTick_Config+0x40>)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	3b01      	subs	r3, #1
 8001d60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d62:	210f      	movs	r1, #15
 8001d64:	f04f 30ff 	mov.w	r0, #4294967295
 8001d68:	f7ff ff8e 	bl	8001c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d6c:	4b05      	ldr	r3, [pc, #20]	; (8001d84 <SysTick_Config+0x40>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d72:	4b04      	ldr	r3, [pc, #16]	; (8001d84 <SysTick_Config+0x40>)
 8001d74:	2207      	movs	r2, #7
 8001d76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	e000e010 	.word	0xe000e010

08001d88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff ff29 	bl	8001be8 <__NVIC_SetPriorityGrouping>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	b086      	sub	sp, #24
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	4603      	mov	r3, r0
 8001da6:	60b9      	str	r1, [r7, #8]
 8001da8:	607a      	str	r2, [r7, #4]
 8001daa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001db0:	f7ff ff3e 	bl	8001c30 <__NVIC_GetPriorityGrouping>
 8001db4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	68b9      	ldr	r1, [r7, #8]
 8001dba:	6978      	ldr	r0, [r7, #20]
 8001dbc:	f7ff ff8e 	bl	8001cdc <NVIC_EncodePriority>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ff5d 	bl	8001c88 <__NVIC_SetPriority>
}
 8001dce:	bf00      	nop
 8001dd0:	3718      	adds	r7, #24
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b082      	sub	sp, #8
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ff31 	bl	8001c4c <__NVIC_EnableIRQ>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7ff ffa2 	bl	8001d44 <SysTick_Config>
 8001e00:	4603      	mov	r3, r0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001e18:	f7ff fa10 	bl	800123c <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e099      	b.n	8001f5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0201 	bic.w	r2, r2, #1
 8001e46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e48:	e00f      	b.n	8001e6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e4a:	f7ff f9f7 	bl	800123c <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b05      	cmp	r3, #5
 8001e56:	d908      	bls.n	8001e6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2220      	movs	r2, #32
 8001e5c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2203      	movs	r2, #3
 8001e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e078      	b.n	8001f5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d1e8      	bne.n	8001e4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e80:	697a      	ldr	r2, [r7, #20]
 8001e82:	4b38      	ldr	r3, [pc, #224]	; (8001f64 <HAL_DMA_Init+0x158>)
 8001e84:	4013      	ands	r3, r2
 8001e86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ea2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a1b      	ldr	r3, [r3, #32]
 8001eb4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	d107      	bne.n	8001ed4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	697a      	ldr	r2, [r7, #20]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	695b      	ldr	r3, [r3, #20]
 8001ee2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	f023 0307 	bic.w	r3, r3, #7
 8001eea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d117      	bne.n	8001f2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f02:	697a      	ldr	r2, [r7, #20]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00e      	beq.n	8001f2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 fa19 	bl	8002348 <DMA_CheckFifoParam>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d008      	beq.n	8001f2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2240      	movs	r2, #64	; 0x40
 8001f20:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e016      	b.n	8001f5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f000 f9d0 	bl	80022dc <DMA_CalcBaseAndBitshift>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f44:	223f      	movs	r2, #63	; 0x3f
 8001f46:	409a      	lsls	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3718      	adds	r7, #24
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	f010803f 	.word	0xf010803f

08001f68 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b02      	cmp	r3, #2
 8001f7a:	d004      	beq.n	8001f86 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2280      	movs	r2, #128	; 0x80
 8001f80:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e00c      	b.n	8001fa0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2205      	movs	r2, #5
 8001f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 0201 	bic.w	r2, r2, #1
 8001f9c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001fb8:	4b92      	ldr	r3, [pc, #584]	; (8002204 <HAL_DMA_IRQHandler+0x258>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a92      	ldr	r2, [pc, #584]	; (8002208 <HAL_DMA_IRQHandler+0x25c>)
 8001fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc2:	0a9b      	lsrs	r3, r3, #10
 8001fc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fd6:	2208      	movs	r2, #8
 8001fd8:	409a      	lsls	r2, r3
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d01a      	beq.n	8002018 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d013      	beq.n	8002018 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 0204 	bic.w	r2, r2, #4
 8001ffe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002004:	2208      	movs	r2, #8
 8002006:	409a      	lsls	r2, r3
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002010:	f043 0201 	orr.w	r2, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800201c:	2201      	movs	r2, #1
 800201e:	409a      	lsls	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4013      	ands	r3, r2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d012      	beq.n	800204e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	695b      	ldr	r3, [r3, #20]
 800202e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00b      	beq.n	800204e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203a:	2201      	movs	r2, #1
 800203c:	409a      	lsls	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002046:	f043 0202 	orr.w	r2, r3, #2
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002052:	2204      	movs	r2, #4
 8002054:	409a      	lsls	r2, r3
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	4013      	ands	r3, r2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d012      	beq.n	8002084 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00b      	beq.n	8002084 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002070:	2204      	movs	r2, #4
 8002072:	409a      	lsls	r2, r3
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207c:	f043 0204 	orr.w	r2, r3, #4
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002088:	2210      	movs	r2, #16
 800208a:	409a      	lsls	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4013      	ands	r3, r2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d043      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d03c      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a6:	2210      	movs	r2, #16
 80020a8:	409a      	lsls	r2, r3
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d018      	beq.n	80020ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d108      	bne.n	80020dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d024      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	4798      	blx	r3
 80020da:	e01f      	b.n	800211c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d01b      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	4798      	blx	r3
 80020ec:	e016      	b.n	800211c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d107      	bne.n	800210c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0208 	bic.w	r2, r2, #8
 800210a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	2b00      	cmp	r3, #0
 8002112:	d003      	beq.n	800211c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002120:	2220      	movs	r2, #32
 8002122:	409a      	lsls	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4013      	ands	r3, r2
 8002128:	2b00      	cmp	r3, #0
 800212a:	f000 808e 	beq.w	800224a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0310 	and.w	r3, r3, #16
 8002138:	2b00      	cmp	r3, #0
 800213a:	f000 8086 	beq.w	800224a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002142:	2220      	movs	r2, #32
 8002144:	409a      	lsls	r2, r3
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b05      	cmp	r3, #5
 8002154:	d136      	bne.n	80021c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0216 	bic.w	r2, r2, #22
 8002164:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	695a      	ldr	r2, [r3, #20]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002174:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217a:	2b00      	cmp	r3, #0
 800217c:	d103      	bne.n	8002186 <HAL_DMA_IRQHandler+0x1da>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002182:	2b00      	cmp	r3, #0
 8002184:	d007      	beq.n	8002196 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 0208 	bic.w	r2, r2, #8
 8002194:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800219a:	223f      	movs	r2, #63	; 0x3f
 800219c:	409a      	lsls	r2, r3
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d07d      	beq.n	80022b6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	4798      	blx	r3
        }
        return;
 80021c2:	e078      	b.n	80022b6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d01c      	beq.n	800220c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d108      	bne.n	80021f2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d030      	beq.n	800224a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	4798      	blx	r3
 80021f0:	e02b      	b.n	800224a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d027      	beq.n	800224a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	4798      	blx	r3
 8002202:	e022      	b.n	800224a <HAL_DMA_IRQHandler+0x29e>
 8002204:	20000118 	.word	0x20000118
 8002208:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10f      	bne.n	800223a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0210 	bic.w	r2, r2, #16
 8002228:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2201      	movs	r2, #1
 800222e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800224e:	2b00      	cmp	r3, #0
 8002250:	d032      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	2b00      	cmp	r3, #0
 800225c:	d022      	beq.n	80022a4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2205      	movs	r2, #5
 8002262:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	681a      	ldr	r2, [r3, #0]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 0201 	bic.w	r2, r2, #1
 8002274:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	3301      	adds	r3, #1
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	697a      	ldr	r2, [r7, #20]
 800227e:	429a      	cmp	r2, r3
 8002280:	d307      	bcc.n	8002292 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1f2      	bne.n	8002276 <HAL_DMA_IRQHandler+0x2ca>
 8002290:	e000      	b.n	8002294 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002292:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d005      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	4798      	blx	r3
 80022b4:	e000      	b.n	80022b8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80022b6:	bf00      	nop
    }
  }
}
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop

080022c0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022ce:	b2db      	uxtb	r3, r3
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022dc:	b480      	push	{r7}
 80022de:	b085      	sub	sp, #20
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	3b10      	subs	r3, #16
 80022ec:	4a14      	ldr	r2, [pc, #80]	; (8002340 <DMA_CalcBaseAndBitshift+0x64>)
 80022ee:	fba2 2303 	umull	r2, r3, r2, r3
 80022f2:	091b      	lsrs	r3, r3, #4
 80022f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022f6:	4a13      	ldr	r2, [pc, #76]	; (8002344 <DMA_CalcBaseAndBitshift+0x68>)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	4413      	add	r3, r2
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	461a      	mov	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2b03      	cmp	r3, #3
 8002308:	d909      	bls.n	800231e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002312:	f023 0303 	bic.w	r3, r3, #3
 8002316:	1d1a      	adds	r2, r3, #4
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	659a      	str	r2, [r3, #88]	; 0x58
 800231c:	e007      	b.n	800232e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002326:	f023 0303 	bic.w	r3, r3, #3
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002332:	4618      	mov	r0, r3
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	aaaaaaab 	.word	0xaaaaaaab
 8002344:	08013e0c 	.word	0x08013e0c

08002348 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002348:	b480      	push	{r7}
 800234a:	b085      	sub	sp, #20
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002350:	2300      	movs	r3, #0
 8002352:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002358:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d11f      	bne.n	80023a2 <DMA_CheckFifoParam+0x5a>
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	2b03      	cmp	r3, #3
 8002366:	d856      	bhi.n	8002416 <DMA_CheckFifoParam+0xce>
 8002368:	a201      	add	r2, pc, #4	; (adr r2, 8002370 <DMA_CheckFifoParam+0x28>)
 800236a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800236e:	bf00      	nop
 8002370:	08002381 	.word	0x08002381
 8002374:	08002393 	.word	0x08002393
 8002378:	08002381 	.word	0x08002381
 800237c:	08002417 	.word	0x08002417
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002384:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d046      	beq.n	800241a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002390:	e043      	b.n	800241a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002396:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800239a:	d140      	bne.n	800241e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023a0:	e03d      	b.n	800241e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	699b      	ldr	r3, [r3, #24]
 80023a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023aa:	d121      	bne.n	80023f0 <DMA_CheckFifoParam+0xa8>
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	2b03      	cmp	r3, #3
 80023b0:	d837      	bhi.n	8002422 <DMA_CheckFifoParam+0xda>
 80023b2:	a201      	add	r2, pc, #4	; (adr r2, 80023b8 <DMA_CheckFifoParam+0x70>)
 80023b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b8:	080023c9 	.word	0x080023c9
 80023bc:	080023cf 	.word	0x080023cf
 80023c0:	080023c9 	.word	0x080023c9
 80023c4:	080023e1 	.word	0x080023e1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	73fb      	strb	r3, [r7, #15]
      break;
 80023cc:	e030      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d025      	beq.n	8002426 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023de:	e022      	b.n	8002426 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80023e8:	d11f      	bne.n	800242a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023ee:	e01c      	b.n	800242a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d903      	bls.n	80023fe <DMA_CheckFifoParam+0xb6>
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	d003      	beq.n	8002404 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80023fc:	e018      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	73fb      	strb	r3, [r7, #15]
      break;
 8002402:	e015      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002408:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800240c:	2b00      	cmp	r3, #0
 800240e:	d00e      	beq.n	800242e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	73fb      	strb	r3, [r7, #15]
      break;
 8002414:	e00b      	b.n	800242e <DMA_CheckFifoParam+0xe6>
      break;
 8002416:	bf00      	nop
 8002418:	e00a      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 800241a:	bf00      	nop
 800241c:	e008      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 800241e:	bf00      	nop
 8002420:	e006      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 8002422:	bf00      	nop
 8002424:	e004      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 8002426:	bf00      	nop
 8002428:	e002      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;   
 800242a:	bf00      	nop
 800242c:	e000      	b.n	8002430 <DMA_CheckFifoParam+0xe8>
      break;
 800242e:	bf00      	nop
    }
  } 
  
  return status; 
 8002430:	7bfb      	ldrb	r3, [r7, #15]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3714      	adds	r7, #20
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop

08002440 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002440:	b480      	push	{r7}
 8002442:	b089      	sub	sp, #36	; 0x24
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800244a:	2300      	movs	r3, #0
 800244c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002452:	2300      	movs	r3, #0
 8002454:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
 800245a:	e159      	b.n	8002710 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800245c:	2201      	movs	r2, #1
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	697a      	ldr	r2, [r7, #20]
 800246c:	4013      	ands	r3, r2
 800246e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	429a      	cmp	r2, r3
 8002476:	f040 8148 	bne.w	800270a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	2b01      	cmp	r3, #1
 8002484:	d005      	beq.n	8002492 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800248e:	2b02      	cmp	r3, #2
 8002490:	d130      	bne.n	80024f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	2203      	movs	r2, #3
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4013      	ands	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024c8:	2201      	movs	r2, #1
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	091b      	lsrs	r3, r3, #4
 80024de:	f003 0201 	and.w	r2, r3, #1
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d017      	beq.n	8002530 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	2203      	movs	r2, #3
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	69ba      	ldr	r2, [r7, #24]
 8002514:	4013      	ands	r3, r2
 8002516:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	69ba      	ldr	r2, [r7, #24]
 8002526:	4313      	orrs	r3, r2
 8002528:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d123      	bne.n	8002584 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	08da      	lsrs	r2, r3, #3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3208      	adds	r2, #8
 8002544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002548:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	f003 0307 	and.w	r3, r3, #7
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	220f      	movs	r2, #15
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4013      	ands	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	691a      	ldr	r2, [r3, #16]
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	08da      	lsrs	r2, r3, #3
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3208      	adds	r2, #8
 800257e:	69b9      	ldr	r1, [r7, #24]
 8002580:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	2203      	movs	r2, #3
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	43db      	mvns	r3, r3
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4013      	ands	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 0203 	and.w	r2, r3, #3
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 80a2 	beq.w	800270a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	4b57      	ldr	r3, [pc, #348]	; (8002728 <HAL_GPIO_Init+0x2e8>)
 80025cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ce:	4a56      	ldr	r2, [pc, #344]	; (8002728 <HAL_GPIO_Init+0x2e8>)
 80025d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025d4:	6453      	str	r3, [r2, #68]	; 0x44
 80025d6:	4b54      	ldr	r3, [pc, #336]	; (8002728 <HAL_GPIO_Init+0x2e8>)
 80025d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025e2:	4a52      	ldr	r2, [pc, #328]	; (800272c <HAL_GPIO_Init+0x2ec>)
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	089b      	lsrs	r3, r3, #2
 80025e8:	3302      	adds	r3, #2
 80025ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	220f      	movs	r2, #15
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43db      	mvns	r3, r3
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	4013      	ands	r3, r2
 8002604:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a49      	ldr	r2, [pc, #292]	; (8002730 <HAL_GPIO_Init+0x2f0>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d019      	beq.n	8002642 <HAL_GPIO_Init+0x202>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a48      	ldr	r2, [pc, #288]	; (8002734 <HAL_GPIO_Init+0x2f4>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d013      	beq.n	800263e <HAL_GPIO_Init+0x1fe>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a47      	ldr	r2, [pc, #284]	; (8002738 <HAL_GPIO_Init+0x2f8>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d00d      	beq.n	800263a <HAL_GPIO_Init+0x1fa>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a46      	ldr	r2, [pc, #280]	; (800273c <HAL_GPIO_Init+0x2fc>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d007      	beq.n	8002636 <HAL_GPIO_Init+0x1f6>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a45      	ldr	r2, [pc, #276]	; (8002740 <HAL_GPIO_Init+0x300>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d101      	bne.n	8002632 <HAL_GPIO_Init+0x1f2>
 800262e:	2304      	movs	r3, #4
 8002630:	e008      	b.n	8002644 <HAL_GPIO_Init+0x204>
 8002632:	2307      	movs	r3, #7
 8002634:	e006      	b.n	8002644 <HAL_GPIO_Init+0x204>
 8002636:	2303      	movs	r3, #3
 8002638:	e004      	b.n	8002644 <HAL_GPIO_Init+0x204>
 800263a:	2302      	movs	r3, #2
 800263c:	e002      	b.n	8002644 <HAL_GPIO_Init+0x204>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <HAL_GPIO_Init+0x204>
 8002642:	2300      	movs	r3, #0
 8002644:	69fa      	ldr	r2, [r7, #28]
 8002646:	f002 0203 	and.w	r2, r2, #3
 800264a:	0092      	lsls	r2, r2, #2
 800264c:	4093      	lsls	r3, r2
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002654:	4935      	ldr	r1, [pc, #212]	; (800272c <HAL_GPIO_Init+0x2ec>)
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002662:	4b38      	ldr	r3, [pc, #224]	; (8002744 <HAL_GPIO_Init+0x304>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	43db      	mvns	r3, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4013      	ands	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d003      	beq.n	8002686 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002686:	4a2f      	ldr	r2, [pc, #188]	; (8002744 <HAL_GPIO_Init+0x304>)
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800268c:	4b2d      	ldr	r3, [pc, #180]	; (8002744 <HAL_GPIO_Init+0x304>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	43db      	mvns	r3, r3
 8002696:	69ba      	ldr	r2, [r7, #24]
 8002698:	4013      	ands	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d003      	beq.n	80026b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026b0:	4a24      	ldr	r2, [pc, #144]	; (8002744 <HAL_GPIO_Init+0x304>)
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026b6:	4b23      	ldr	r3, [pc, #140]	; (8002744 <HAL_GPIO_Init+0x304>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	43db      	mvns	r3, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4013      	ands	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d003      	beq.n	80026da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026da:	4a1a      	ldr	r2, [pc, #104]	; (8002744 <HAL_GPIO_Init+0x304>)
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026e0:	4b18      	ldr	r3, [pc, #96]	; (8002744 <HAL_GPIO_Init+0x304>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4013      	ands	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d003      	beq.n	8002704 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002704:	4a0f      	ldr	r2, [pc, #60]	; (8002744 <HAL_GPIO_Init+0x304>)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	3301      	adds	r3, #1
 800270e:	61fb      	str	r3, [r7, #28]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	2b0f      	cmp	r3, #15
 8002714:	f67f aea2 	bls.w	800245c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	40023800 	.word	0x40023800
 800272c:	40013800 	.word	0x40013800
 8002730:	40020000 	.word	0x40020000
 8002734:	40020400 	.word	0x40020400
 8002738:	40020800 	.word	0x40020800
 800273c:	40020c00 	.word	0x40020c00
 8002740:	40021000 	.word	0x40021000
 8002744:	40013c00 	.word	0x40013c00

08002748 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	460b      	mov	r3, r1
 8002752:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	887b      	ldrh	r3, [r7, #2]
 800275a:	4013      	ands	r3, r2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d002      	beq.n	8002766 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
 8002764:	e001      	b.n	800276a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002766:	2300      	movs	r3, #0
 8002768:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800276a:	7bfb      	ldrb	r3, [r7, #15]
}
 800276c:	4618      	mov	r0, r3
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	460b      	mov	r3, r1
 8002782:	807b      	strh	r3, [r7, #2]
 8002784:	4613      	mov	r3, r2
 8002786:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002788:	787b      	ldrb	r3, [r7, #1]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800278e:	887a      	ldrh	r2, [r7, #2]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002794:	e003      	b.n	800279e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002796:	887b      	ldrh	r3, [r7, #2]
 8002798:	041a      	lsls	r2, r3, #16
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	619a      	str	r2, [r3, #24]
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr

080027aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027aa:	b480      	push	{r7}
 80027ac:	b085      	sub	sp, #20
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	6078      	str	r0, [r7, #4]
 80027b2:	460b      	mov	r3, r1
 80027b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	695b      	ldr	r3, [r3, #20]
 80027ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80027bc:	887a      	ldrh	r2, [r7, #2]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4013      	ands	r3, r2
 80027c2:	041a      	lsls	r2, r3, #16
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	43d9      	mvns	r1, r3
 80027c8:	887b      	ldrh	r3, [r7, #2]
 80027ca:	400b      	ands	r3, r1
 80027cc:	431a      	orrs	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	619a      	str	r2, [r3, #24]
}
 80027d2:	bf00      	nop
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
	...

080027e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80027ea:	4b08      	ldr	r3, [pc, #32]	; (800280c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027ec:	695a      	ldr	r2, [r3, #20]
 80027ee:	88fb      	ldrh	r3, [r7, #6]
 80027f0:	4013      	ands	r3, r2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d006      	beq.n	8002804 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027f6:	4a05      	ldr	r2, [pc, #20]	; (800280c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027f8:	88fb      	ldrh	r3, [r7, #6]
 80027fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027fc:	88fb      	ldrh	r3, [r7, #6]
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f806 	bl	8002810 <HAL_GPIO_EXTI_Callback>
  }
}
 8002804:	bf00      	nop
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40013c00 	.word	0x40013c00

08002810 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	4603      	mov	r3, r0
 8002818:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e12b      	b.n	8002a92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d106      	bne.n	8002854 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f00d fb6e 	bl	800ff30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2224      	movs	r2, #36	; 0x24
 8002858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0201 	bic.w	r2, r2, #1
 800286a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800287a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800288a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800288c:	f003 fb2c 	bl	8005ee8 <HAL_RCC_GetPCLK1Freq>
 8002890:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	4a81      	ldr	r2, [pc, #516]	; (8002a9c <HAL_I2C_Init+0x274>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d807      	bhi.n	80028ac <HAL_I2C_Init+0x84>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4a80      	ldr	r2, [pc, #512]	; (8002aa0 <HAL_I2C_Init+0x278>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	bf94      	ite	ls
 80028a4:	2301      	movls	r3, #1
 80028a6:	2300      	movhi	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	e006      	b.n	80028ba <HAL_I2C_Init+0x92>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	4a7d      	ldr	r2, [pc, #500]	; (8002aa4 <HAL_I2C_Init+0x27c>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	bf94      	ite	ls
 80028b4:	2301      	movls	r3, #1
 80028b6:	2300      	movhi	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e0e7      	b.n	8002a92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	4a78      	ldr	r2, [pc, #480]	; (8002aa8 <HAL_I2C_Init+0x280>)
 80028c6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ca:	0c9b      	lsrs	r3, r3, #18
 80028cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68ba      	ldr	r2, [r7, #8]
 80028de:	430a      	orrs	r2, r1
 80028e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	4a6a      	ldr	r2, [pc, #424]	; (8002a9c <HAL_I2C_Init+0x274>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d802      	bhi.n	80028fc <HAL_I2C_Init+0xd4>
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	3301      	adds	r3, #1
 80028fa:	e009      	b.n	8002910 <HAL_I2C_Init+0xe8>
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002902:	fb02 f303 	mul.w	r3, r2, r3
 8002906:	4a69      	ldr	r2, [pc, #420]	; (8002aac <HAL_I2C_Init+0x284>)
 8002908:	fba2 2303 	umull	r2, r3, r2, r3
 800290c:	099b      	lsrs	r3, r3, #6
 800290e:	3301      	adds	r3, #1
 8002910:	687a      	ldr	r2, [r7, #4]
 8002912:	6812      	ldr	r2, [r2, #0]
 8002914:	430b      	orrs	r3, r1
 8002916:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002922:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	495c      	ldr	r1, [pc, #368]	; (8002a9c <HAL_I2C_Init+0x274>)
 800292c:	428b      	cmp	r3, r1
 800292e:	d819      	bhi.n	8002964 <HAL_I2C_Init+0x13c>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	1e59      	subs	r1, r3, #1
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	fbb1 f3f3 	udiv	r3, r1, r3
 800293e:	1c59      	adds	r1, r3, #1
 8002940:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002944:	400b      	ands	r3, r1
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00a      	beq.n	8002960 <HAL_I2C_Init+0x138>
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	1e59      	subs	r1, r3, #1
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	fbb1 f3f3 	udiv	r3, r1, r3
 8002958:	3301      	adds	r3, #1
 800295a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800295e:	e051      	b.n	8002a04 <HAL_I2C_Init+0x1dc>
 8002960:	2304      	movs	r3, #4
 8002962:	e04f      	b.n	8002a04 <HAL_I2C_Init+0x1dc>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d111      	bne.n	8002990 <HAL_I2C_Init+0x168>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	1e58      	subs	r0, r3, #1
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6859      	ldr	r1, [r3, #4]
 8002974:	460b      	mov	r3, r1
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	440b      	add	r3, r1
 800297a:	fbb0 f3f3 	udiv	r3, r0, r3
 800297e:	3301      	adds	r3, #1
 8002980:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002984:	2b00      	cmp	r3, #0
 8002986:	bf0c      	ite	eq
 8002988:	2301      	moveq	r3, #1
 800298a:	2300      	movne	r3, #0
 800298c:	b2db      	uxtb	r3, r3
 800298e:	e012      	b.n	80029b6 <HAL_I2C_Init+0x18e>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	1e58      	subs	r0, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6859      	ldr	r1, [r3, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	440b      	add	r3, r1
 800299e:	0099      	lsls	r1, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029a6:	3301      	adds	r3, #1
 80029a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	bf0c      	ite	eq
 80029b0:	2301      	moveq	r3, #1
 80029b2:	2300      	movne	r3, #0
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <HAL_I2C_Init+0x196>
 80029ba:	2301      	movs	r3, #1
 80029bc:	e022      	b.n	8002a04 <HAL_I2C_Init+0x1dc>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10e      	bne.n	80029e4 <HAL_I2C_Init+0x1bc>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	1e58      	subs	r0, r3, #1
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6859      	ldr	r1, [r3, #4]
 80029ce:	460b      	mov	r3, r1
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	440b      	add	r3, r1
 80029d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d8:	3301      	adds	r3, #1
 80029da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029e2:	e00f      	b.n	8002a04 <HAL_I2C_Init+0x1dc>
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	1e58      	subs	r0, r3, #1
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6859      	ldr	r1, [r3, #4]
 80029ec:	460b      	mov	r3, r1
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	440b      	add	r3, r1
 80029f2:	0099      	lsls	r1, r3, #2
 80029f4:	440b      	add	r3, r1
 80029f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80029fa:	3301      	adds	r3, #1
 80029fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a04:	6879      	ldr	r1, [r7, #4]
 8002a06:	6809      	ldr	r1, [r1, #0]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	69da      	ldr	r2, [r3, #28]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	430a      	orrs	r2, r1
 8002a26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6911      	ldr	r1, [r2, #16]
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	68d2      	ldr	r2, [r2, #12]
 8002a3e:	4311      	orrs	r1, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	430b      	orrs	r3, r1
 8002a46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	695a      	ldr	r2, [r3, #20]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	431a      	orrs	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	000186a0 	.word	0x000186a0
 8002aa0:	001e847f 	.word	0x001e847f
 8002aa4:	003d08ff 	.word	0x003d08ff
 8002aa8:	431bde83 	.word	0x431bde83
 8002aac:	10624dd3 	.word	0x10624dd3

08002ab0 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b087      	sub	sp, #28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	4608      	mov	r0, r1
 8002aba:	4611      	mov	r1, r2
 8002abc:	461a      	mov	r2, r3
 8002abe:	4603      	mov	r3, r0
 8002ac0:	817b      	strh	r3, [r7, #10]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	813b      	strh	r3, [r7, #8]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002aca:	2300      	movs	r3, #0
 8002acc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b20      	cmp	r3, #32
 8002ad8:	f040 809a 	bne.w	8002c10 <HAL_I2C_Mem_Read_IT+0x160>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002adc:	4b50      	ldr	r3, [pc, #320]	; (8002c20 <HAL_I2C_Mem_Read_IT+0x170>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	08db      	lsrs	r3, r3, #3
 8002ae2:	4a50      	ldr	r2, [pc, #320]	; (8002c24 <HAL_I2C_Mem_Read_IT+0x174>)
 8002ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae8:	0a1a      	lsrs	r2, r3, #8
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	009a      	lsls	r2, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	3b01      	subs	r3, #1
 8002afa:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d116      	bne.n	8002b30 <HAL_I2C_Mem_Read_IT+0x80>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2200      	movs	r2, #0
 8002b06:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1c:	f043 0220 	orr.w	r2, r3, #32
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e070      	b.n	8002c12 <HAL_I2C_Mem_Read_IT+0x162>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d0db      	beq.n	8002af6 <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <HAL_I2C_Mem_Read_IT+0x9c>
 8002b48:	2302      	movs	r3, #2
 8002b4a:	e062      	b.n	8002c12 <HAL_I2C_Mem_Read_IT+0x162>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d007      	beq.n	8002b72 <HAL_I2C_Mem_Read_IT+0xc2>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f042 0201 	orr.w	r2, r2, #1
 8002b70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b80:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2222      	movs	r2, #34	; 0x22
 8002b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2240      	movs	r2, #64	; 0x40
 8002b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2200      	movs	r2, #0
 8002b96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6a3a      	ldr	r2, [r7, #32]
 8002b9c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ba8:	b29a      	uxth	r2, r3
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	4a1d      	ldr	r2, [pc, #116]	; (8002c28 <HAL_I2C_Mem_Read_IT+0x178>)
 8002bb2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8002bb4:	897a      	ldrh	r2, [r7, #10]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8002bba:	893a      	ldrh	r2, [r7, #8]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002bc0:	88fa      	ldrh	r2, [r7, #6]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002bda:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bea:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if (hi2c->XferSize > 0U)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d007      	beq.n	8002c0c <HAL_I2C_Mem_Read_IT+0x15c>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	685a      	ldr	r2, [r3, #4]
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002c0a:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	e000      	b.n	8002c12 <HAL_I2C_Mem_Read_IT+0x162>
  }
  else
  {
    return HAL_BUSY;
 8002c10:	2302      	movs	r3, #2
  }
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	371c      	adds	r7, #28
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000118 	.word	0x20000118
 8002c24:	14f8b589 	.word	0x14f8b589
 8002c28:	ffff0000 	.word	0xffff0000

08002c2c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b088      	sub	sp, #32
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c44:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c4c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c54:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002c56:	7bfb      	ldrb	r3, [r7, #15]
 8002c58:	2b10      	cmp	r3, #16
 8002c5a:	d003      	beq.n	8002c64 <HAL_I2C_EV_IRQHandler+0x38>
 8002c5c:	7bfb      	ldrb	r3, [r7, #15]
 8002c5e:	2b40      	cmp	r3, #64	; 0x40
 8002c60:	f040 80c1 	bne.w	8002de6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	695b      	ldr	r3, [r3, #20]
 8002c72:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10d      	bne.n	8002c9a <HAL_I2C_EV_IRQHandler+0x6e>
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002c84:	d003      	beq.n	8002c8e <HAL_I2C_EV_IRQHandler+0x62>
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002c8c:	d101      	bne.n	8002c92 <HAL_I2C_EV_IRQHandler+0x66>
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <HAL_I2C_EV_IRQHandler+0x68>
 8002c92:	2300      	movs	r3, #0
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	f000 8132 	beq.w	8002efe <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	f003 0301 	and.w	r3, r3, #1
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00c      	beq.n	8002cbe <HAL_I2C_EV_IRQHandler+0x92>
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	0a5b      	lsrs	r3, r3, #9
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d006      	beq.n	8002cbe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f001 fb51 	bl	8004358 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 fcc8 	bl	800364c <I2C_Master_SB>
 8002cbc:	e092      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	08db      	lsrs	r3, r3, #3
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d009      	beq.n	8002cde <HAL_I2C_EV_IRQHandler+0xb2>
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	0a5b      	lsrs	r3, r3, #9
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d003      	beq.n	8002cde <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 fd3e 	bl	8003758 <I2C_Master_ADD10>
 8002cdc:	e082      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	085b      	lsrs	r3, r3, #1
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d009      	beq.n	8002cfe <HAL_I2C_EV_IRQHandler+0xd2>
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	0a5b      	lsrs	r3, r3, #9
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fd58 	bl	80037ac <I2C_Master_ADDR>
 8002cfc:	e072      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	089b      	lsrs	r3, r3, #2
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d03b      	beq.n	8002d82 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d18:	f000 80f3 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	09db      	lsrs	r3, r3, #7
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00f      	beq.n	8002d48 <HAL_I2C_EV_IRQHandler+0x11c>
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	0a9b      	lsrs	r3, r3, #10
 8002d2c:	f003 0301 	and.w	r3, r3, #1
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d009      	beq.n	8002d48 <HAL_I2C_EV_IRQHandler+0x11c>
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	089b      	lsrs	r3, r3, #2
 8002d38:	f003 0301 	and.w	r3, r3, #1
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d103      	bne.n	8002d48 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 f942 	bl	8002fca <I2C_MasterTransmit_TXE>
 8002d46:	e04d      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d48:	69fb      	ldr	r3, [r7, #28]
 8002d4a:	089b      	lsrs	r3, r3, #2
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 80d6 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	0a5b      	lsrs	r3, r3, #9
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 80cf 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002d64:	7bbb      	ldrb	r3, [r7, #14]
 8002d66:	2b21      	cmp	r3, #33	; 0x21
 8002d68:	d103      	bne.n	8002d72 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f9c9 	bl	8003102 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d70:	e0c7      	b.n	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	2b40      	cmp	r3, #64	; 0x40
 8002d76:	f040 80c4 	bne.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fa37 	bl	80031ee <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d80:	e0bf      	b.n	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d90:	f000 80b7 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	099b      	lsrs	r3, r3, #6
 8002d98:	f003 0301 	and.w	r3, r3, #1
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00f      	beq.n	8002dc0 <HAL_I2C_EV_IRQHandler+0x194>
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	0a9b      	lsrs	r3, r3, #10
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d009      	beq.n	8002dc0 <HAL_I2C_EV_IRQHandler+0x194>
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	089b      	lsrs	r3, r3, #2
 8002db0:	f003 0301 	and.w	r3, r3, #1
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d103      	bne.n	8002dc0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 faac 	bl	8003316 <I2C_MasterReceive_RXNE>
 8002dbe:	e011      	b.n	8002de4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	089b      	lsrs	r3, r3, #2
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 809a 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	0a5b      	lsrs	r3, r3, #9
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f000 8093 	beq.w	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f000 fb4b 	bl	8003478 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002de2:	e08e      	b.n	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002de4:	e08d      	b.n	8002f02 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d004      	beq.n	8002df8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	61fb      	str	r3, [r7, #28]
 8002df6:	e007      	b.n	8002e08 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	085b      	lsrs	r3, r3, #1
 8002e0c:	f003 0301 	and.w	r3, r3, #1
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d012      	beq.n	8002e3a <HAL_I2C_EV_IRQHandler+0x20e>
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	0a5b      	lsrs	r3, r3, #9
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00c      	beq.n	8002e3a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002e30:	69b9      	ldr	r1, [r7, #24]
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f000 ff09 	bl	8003c4a <I2C_Slave_ADDR>
 8002e38:	e066      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	091b      	lsrs	r3, r3, #4
 8002e3e:	f003 0301 	and.w	r3, r3, #1
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d009      	beq.n	8002e5a <HAL_I2C_EV_IRQHandler+0x22e>
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	0a5b      	lsrs	r3, r3, #9
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 ff44 	bl	8003ce0 <I2C_Slave_STOPF>
 8002e58:	e056      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002e5a:	7bbb      	ldrb	r3, [r7, #14]
 8002e5c:	2b21      	cmp	r3, #33	; 0x21
 8002e5e:	d002      	beq.n	8002e66 <HAL_I2C_EV_IRQHandler+0x23a>
 8002e60:	7bbb      	ldrb	r3, [r7, #14]
 8002e62:	2b29      	cmp	r3, #41	; 0x29
 8002e64:	d125      	bne.n	8002eb2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	09db      	lsrs	r3, r3, #7
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00f      	beq.n	8002e92 <HAL_I2C_EV_IRQHandler+0x266>
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	0a9b      	lsrs	r3, r3, #10
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d009      	beq.n	8002e92 <HAL_I2C_EV_IRQHandler+0x266>
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	089b      	lsrs	r3, r3, #2
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d103      	bne.n	8002e92 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 fe1f 	bl	8003ace <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e90:	e039      	b.n	8002f06 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	089b      	lsrs	r3, r3, #2
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d033      	beq.n	8002f06 <HAL_I2C_EV_IRQHandler+0x2da>
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	0a5b      	lsrs	r3, r3, #9
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d02d      	beq.n	8002f06 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 fe4c 	bl	8003b48 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002eb0:	e029      	b.n	8002f06 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	099b      	lsrs	r3, r3, #6
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d00f      	beq.n	8002ede <HAL_I2C_EV_IRQHandler+0x2b2>
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	0a9b      	lsrs	r3, r3, #10
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d009      	beq.n	8002ede <HAL_I2C_EV_IRQHandler+0x2b2>
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	089b      	lsrs	r3, r3, #2
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 fe57 	bl	8003b8a <I2C_SlaveReceive_RXNE>
 8002edc:	e014      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	089b      	lsrs	r3, r3, #2
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00e      	beq.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	0a5b      	lsrs	r3, r3, #9
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d008      	beq.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 fe85 	bl	8003c06 <I2C_SlaveReceive_BTF>
 8002efc:	e004      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002efe:	bf00      	nop
 8002f00:	e002      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f02:	bf00      	nop
 8002f04:	e000      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f06:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002f08:	3720      	adds	r7, #32
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002f3e:	bf00      	nop
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
 8002f66:	460b      	mov	r3, r1
 8002f68:	70fb      	strb	r3, [r7, #3]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	b083      	sub	sp, #12
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f8e:	b480      	push	{r7}
 8002f90:	b083      	sub	sp, #12
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b083      	sub	sp, #12
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr

08002fb6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b083      	sub	sp, #12
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr

08002fca <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b084      	sub	sp, #16
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fe0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d150      	bne.n	8003092 <I2C_MasterTransmit_TXE+0xc8>
 8002ff0:	7bfb      	ldrb	r3, [r7, #15]
 8002ff2:	2b21      	cmp	r3, #33	; 0x21
 8002ff4:	d14d      	bne.n	8003092 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2b08      	cmp	r3, #8
 8002ffa:	d01d      	beq.n	8003038 <I2C_MasterTransmit_TXE+0x6e>
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	2b20      	cmp	r3, #32
 8003000:	d01a      	beq.n	8003038 <I2C_MasterTransmit_TXE+0x6e>
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003008:	d016      	beq.n	8003038 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003018:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2211      	movs	r2, #17
 800301e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2220      	movs	r2, #32
 800302c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff6c 	bl	8002f0e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003036:	e060      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003046:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003056:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2220      	movs	r2, #32
 8003062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b40      	cmp	r3, #64	; 0x40
 8003070:	d107      	bne.n	8003082 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff ff87 	bl	8002f8e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003080:	e03b      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f7ff ff3f 	bl	8002f0e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003090:	e033      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	2b21      	cmp	r3, #33	; 0x21
 8003096:	d005      	beq.n	80030a4 <I2C_MasterTransmit_TXE+0xda>
 8003098:	7bbb      	ldrb	r3, [r7, #14]
 800309a:	2b40      	cmp	r3, #64	; 0x40
 800309c:	d12d      	bne.n	80030fa <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800309e:	7bfb      	ldrb	r3, [r7, #15]
 80030a0:	2b22      	cmp	r3, #34	; 0x22
 80030a2:	d12a      	bne.n	80030fa <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d108      	bne.n	80030c0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030bc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80030be:	e01c      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b40      	cmp	r3, #64	; 0x40
 80030ca:	d103      	bne.n	80030d4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 f88e 	bl	80031ee <I2C_MemoryTransmit_TXE_BTF>
}
 80030d2:	e012      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	781a      	ldrb	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e4:	1c5a      	adds	r2, r3, #1
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29a      	uxth	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80030f8:	e7ff      	b.n	80030fa <I2C_MasterTransmit_TXE+0x130>
 80030fa:	bf00      	nop
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b084      	sub	sp, #16
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003116:	b2db      	uxtb	r3, r3
 8003118:	2b21      	cmp	r3, #33	; 0x21
 800311a:	d164      	bne.n	80031e6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d012      	beq.n	800314c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	781a      	ldrb	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	1c5a      	adds	r2, r3, #1
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003140:	b29b      	uxth	r3, r3
 8003142:	3b01      	subs	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800314a:	e04c      	b.n	80031e6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b08      	cmp	r3, #8
 8003150:	d01d      	beq.n	800318e <I2C_MasterTransmit_BTF+0x8c>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b20      	cmp	r3, #32
 8003156:	d01a      	beq.n	800318e <I2C_MasterTransmit_BTF+0x8c>
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800315e:	d016      	beq.n	800318e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800316e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2211      	movs	r2, #17
 8003174:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2220      	movs	r2, #32
 8003182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff fec1 	bl	8002f0e <HAL_I2C_MasterTxCpltCallback>
}
 800318c:	e02b      	b.n	80031e6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800319c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ac:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b40      	cmp	r3, #64	; 0x40
 80031c6:	d107      	bne.n	80031d8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fedc 	bl	8002f8e <HAL_I2C_MemTxCpltCallback>
}
 80031d6:	e006      	b.n	80031e6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f7ff fe94 	bl	8002f0e <HAL_I2C_MasterTxCpltCallback>
}
 80031e6:	bf00      	nop
 80031e8:	3710      	adds	r7, #16
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80031ee:	b580      	push	{r7, lr}
 80031f0:	b084      	sub	sp, #16
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031fc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003202:	2b00      	cmp	r3, #0
 8003204:	d11d      	bne.n	8003242 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800320a:	2b01      	cmp	r3, #1
 800320c:	d10b      	bne.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003212:	b2da      	uxtb	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800321e:	1c9a      	adds	r2, r3, #2
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003224:	e073      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800322a:	b29b      	uxth	r3, r3
 800322c:	121b      	asrs	r3, r3, #8
 800322e:	b2da      	uxtb	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800323a:	1c5a      	adds	r2, r3, #1
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003240:	e065      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003246:	2b01      	cmp	r3, #1
 8003248:	d10b      	bne.n	8003262 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800324e:	b2da      	uxtb	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800325a:	1c5a      	adds	r2, r3, #1
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003260:	e055      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003266:	2b02      	cmp	r3, #2
 8003268:	d151      	bne.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800326a:	7bfb      	ldrb	r3, [r7, #15]
 800326c:	2b22      	cmp	r3, #34	; 0x22
 800326e:	d10d      	bne.n	800328c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800327e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	651a      	str	r2, [r3, #80]	; 0x50
}
 800328a:	e040      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003290:	b29b      	uxth	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d015      	beq.n	80032c2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	2b21      	cmp	r3, #33	; 0x21
 800329a:	d112      	bne.n	80032c2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a0:	781a      	ldrb	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ac:	1c5a      	adds	r2, r3, #1
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80032c0:	e025      	b.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d120      	bne.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
 80032ce:	2b21      	cmp	r3, #33	; 0x21
 80032d0:	d11d      	bne.n	800330e <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80032e0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032f0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f7ff fe40 	bl	8002f8e <HAL_I2C_MemTxCpltCallback>
}
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b22      	cmp	r3, #34	; 0x22
 8003328:	f040 80a2 	bne.w	8003470 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003330:	b29b      	uxth	r3, r3
 8003332:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2b03      	cmp	r3, #3
 8003338:	d921      	bls.n	800337e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	691a      	ldr	r2, [r3, #16]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334c:	1c5a      	adds	r2, r3, #1
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003364:	b29b      	uxth	r3, r3
 8003366:	2b03      	cmp	r3, #3
 8003368:	f040 8082 	bne.w	8003470 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800337a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800337c:	e078      	b.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003382:	2b02      	cmp	r3, #2
 8003384:	d074      	beq.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d002      	beq.n	8003392 <I2C_MasterReceive_RXNE+0x7c>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d16e      	bne.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 ffae 	bl	80042f4 <I2C_WaitOnSTOPRequestThroughIT>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d142      	bne.n	8003424 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ac:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033bc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	691a      	ldr	r2, [r3, #16]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	b2d2      	uxtb	r2, r2
 80033ca:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	1c5a      	adds	r2, r3, #1
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2220      	movs	r2, #32
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b40      	cmp	r3, #64	; 0x40
 80033f6:	d10a      	bne.n	800340e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f00d f80a 	bl	8010420 <HAL_I2C_MemRxCpltCallback>
}
 800340c:	e030      	b.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2212      	movs	r2, #18
 800341a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff fd80 	bl	8002f22 <HAL_I2C_MasterRxCpltCallback>
}
 8003422:	e025      	b.n	8003470 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	685a      	ldr	r2, [r3, #4]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003432:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	691a      	ldr	r2, [r3, #16]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	b2d2      	uxtb	r2, r2
 8003440:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003446:	1c5a      	adds	r2, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003450:	b29b      	uxth	r3, r3
 8003452:	3b01      	subs	r3, #1
 8003454:	b29a      	uxth	r2, r3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2220      	movs	r2, #32
 800345e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f7ff fd99 	bl	8002fa2 <HAL_I2C_ErrorCallback>
}
 8003470:	bf00      	nop
 8003472:	3710      	adds	r7, #16
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003484:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800348a:	b29b      	uxth	r3, r3
 800348c:	2b04      	cmp	r3, #4
 800348e:	d11b      	bne.n	80034c8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800349e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	691a      	ldr	r2, [r3, #16]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034aa:	b2d2      	uxtb	r2, r2
 80034ac:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b2:	1c5a      	adds	r2, r3, #1
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034bc:	b29b      	uxth	r3, r3
 80034be:	3b01      	subs	r3, #1
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80034c6:	e0bd      	b.n	8003644 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b03      	cmp	r3, #3
 80034d0:	d129      	bne.n	8003526 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034e0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d00a      	beq.n	80034fe <I2C_MasterReceive_BTF+0x86>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d007      	beq.n	80034fe <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034fc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	1c5a      	adds	r2, r3, #1
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800351a:	b29b      	uxth	r3, r3
 800351c:	3b01      	subs	r3, #1
 800351e:	b29a      	uxth	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003524:	e08e      	b.n	8003644 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800352a:	b29b      	uxth	r3, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d176      	bne.n	800361e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d002      	beq.n	800353c <I2C_MasterReceive_BTF+0xc4>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b10      	cmp	r3, #16
 800353a:	d108      	bne.n	800354e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	e019      	b.n	8003582 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2b04      	cmp	r3, #4
 8003552:	d002      	beq.n	800355a <I2C_MasterReceive_BTF+0xe2>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b02      	cmp	r3, #2
 8003558:	d108      	bne.n	800356c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	e00a      	b.n	8003582 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2b10      	cmp	r3, #16
 8003570:	d007      	beq.n	8003582 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003580:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	691a      	ldr	r2, [r3, #16]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358c:	b2d2      	uxtb	r2, r2
 800358e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359e:	b29b      	uxth	r3, r3
 80035a0:	3b01      	subs	r3, #1
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	3b01      	subs	r3, #1
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	685a      	ldr	r2, [r3, #4]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80035dc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b40      	cmp	r3, #64	; 0x40
 80035f0:	d10a      	bne.n	8003608 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f00c ff0d 	bl	8010420 <HAL_I2C_MemRxCpltCallback>
}
 8003606:	e01d      	b.n	8003644 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2212      	movs	r2, #18
 8003614:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff fc83 	bl	8002f22 <HAL_I2C_MasterRxCpltCallback>
}
 800361c:	e012      	b.n	8003644 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	691a      	ldr	r2, [r3, #16]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003628:	b2d2      	uxtb	r2, r2
 800362a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003630:	1c5a      	adds	r2, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800363a:	b29b      	uxth	r3, r3
 800363c:	3b01      	subs	r3, #1
 800363e:	b29a      	uxth	r2, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003644:	bf00      	nop
 8003646:	3710      	adds	r7, #16
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800365a:	b2db      	uxtb	r3, r3
 800365c:	2b40      	cmp	r3, #64	; 0x40
 800365e:	d117      	bne.n	8003690 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003664:	2b00      	cmp	r3, #0
 8003666:	d109      	bne.n	800367c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366c:	b2db      	uxtb	r3, r3
 800366e:	461a      	mov	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003678:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800367a:	e067      	b.n	800374c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003680:	b2db      	uxtb	r3, r3
 8003682:	f043 0301 	orr.w	r3, r3, #1
 8003686:	b2da      	uxtb	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	611a      	str	r2, [r3, #16]
}
 800368e:	e05d      	b.n	800374c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003698:	d133      	bne.n	8003702 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b21      	cmp	r3, #33	; 0x21
 80036a4:	d109      	bne.n	80036ba <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	461a      	mov	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036b6:	611a      	str	r2, [r3, #16]
 80036b8:	e008      	b.n	80036cc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	f043 0301 	orr.w	r3, r3, #1
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d004      	beq.n	80036de <I2C_Master_SB+0x92>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d108      	bne.n	80036f0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d032      	beq.n	800374c <I2C_Master_SB+0x100>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d02d      	beq.n	800374c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036fe:	605a      	str	r2, [r3, #4]
}
 8003700:	e024      	b.n	800374c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003706:	2b00      	cmp	r3, #0
 8003708:	d10e      	bne.n	8003728 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370e:	b29b      	uxth	r3, r3
 8003710:	11db      	asrs	r3, r3, #7
 8003712:	b2db      	uxtb	r3, r3
 8003714:	f003 0306 	and.w	r3, r3, #6
 8003718:	b2db      	uxtb	r3, r3
 800371a:	f063 030f 	orn	r3, r3, #15
 800371e:	b2da      	uxtb	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	611a      	str	r2, [r3, #16]
}
 8003726:	e011      	b.n	800374c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800372c:	2b01      	cmp	r3, #1
 800372e:	d10d      	bne.n	800374c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003734:	b29b      	uxth	r3, r3
 8003736:	11db      	asrs	r3, r3, #7
 8003738:	b2db      	uxtb	r3, r3
 800373a:	f003 0306 	and.w	r3, r3, #6
 800373e:	b2db      	uxtb	r3, r3
 8003740:	f063 030e 	orn	r3, r3, #14
 8003744:	b2da      	uxtb	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	611a      	str	r2, [r3, #16]
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003764:	b2da      	uxtb	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003770:	2b00      	cmp	r3, #0
 8003772:	d004      	beq.n	800377e <I2C_Master_ADD10+0x26>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800377a:	2b00      	cmp	r3, #0
 800377c:	d108      	bne.n	8003790 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00c      	beq.n	80037a0 <I2C_Master_ADD10+0x48>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800378a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800378c:	2b00      	cmp	r3, #0
 800378e:	d007      	beq.n	80037a0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800379e:	605a      	str	r2, [r3, #4]
  }
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b091      	sub	sp, #68	; 0x44
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c8:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b22      	cmp	r3, #34	; 0x22
 80037d4:	f040 8169 	bne.w	8003aaa <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10f      	bne.n	8003800 <I2C_Master_ADDR+0x54>
 80037e0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80037e4:	2b40      	cmp	r3, #64	; 0x40
 80037e6:	d10b      	bne.n	8003800 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e8:	2300      	movs	r3, #0
 80037ea:	633b      	str	r3, [r7, #48]	; 0x30
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	633b      	str	r3, [r7, #48]	; 0x30
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699b      	ldr	r3, [r3, #24]
 80037fa:	633b      	str	r3, [r7, #48]	; 0x30
 80037fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037fe:	e160      	b.n	8003ac2 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003804:	2b00      	cmp	r3, #0
 8003806:	d11d      	bne.n	8003844 <I2C_Master_ADDR+0x98>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003810:	d118      	bne.n	8003844 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003812:	2300      	movs	r3, #0
 8003814:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003826:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003836:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	651a      	str	r2, [r3, #80]	; 0x50
 8003842:	e13e      	b.n	8003ac2 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003848:	b29b      	uxth	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d113      	bne.n	8003876 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384e:	2300      	movs	r3, #0
 8003850:	62bb      	str	r3, [r7, #40]	; 0x28
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	62bb      	str	r3, [r7, #40]	; 0x28
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	699b      	ldr	r3, [r3, #24]
 8003860:	62bb      	str	r3, [r7, #40]	; 0x28
 8003862:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	e115      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	f040 808a 	bne.w	8003996 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003884:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003888:	d137      	bne.n	80038fa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003898:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80038a8:	d113      	bne.n	80038d2 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038b8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ba:	2300      	movs	r3, #0
 80038bc:	627b      	str	r3, [r7, #36]	; 0x24
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	695b      	ldr	r3, [r3, #20]
 80038c4:	627b      	str	r3, [r7, #36]	; 0x24
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	699b      	ldr	r3, [r3, #24]
 80038cc:	627b      	str	r3, [r7, #36]	; 0x24
 80038ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d0:	e0e7      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d2:	2300      	movs	r3, #0
 80038d4:	623b      	str	r3, [r7, #32]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	623b      	str	r3, [r7, #32]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	623b      	str	r3, [r7, #32]
 80038e6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	e0d3      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80038fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038fc:	2b08      	cmp	r3, #8
 80038fe:	d02e      	beq.n	800395e <I2C_Master_ADDR+0x1b2>
 8003900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003902:	2b20      	cmp	r3, #32
 8003904:	d02b      	beq.n	800395e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003908:	2b12      	cmp	r3, #18
 800390a:	d102      	bne.n	8003912 <I2C_Master_ADDR+0x166>
 800390c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800390e:	2b01      	cmp	r3, #1
 8003910:	d125      	bne.n	800395e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003914:	2b04      	cmp	r3, #4
 8003916:	d00e      	beq.n	8003936 <I2C_Master_ADDR+0x18a>
 8003918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800391a:	2b02      	cmp	r3, #2
 800391c:	d00b      	beq.n	8003936 <I2C_Master_ADDR+0x18a>
 800391e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003920:	2b10      	cmp	r3, #16
 8003922:	d008      	beq.n	8003936 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	e007      	b.n	8003946 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003944:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003946:	2300      	movs	r3, #0
 8003948:	61fb      	str	r3, [r7, #28]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	61fb      	str	r3, [r7, #28]
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	e0a1      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800396c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800396e:	2300      	movs	r3, #0
 8003970:	61bb      	str	r3, [r7, #24]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	699b      	ldr	r3, [r3, #24]
 8003980:	61bb      	str	r3, [r7, #24]
 8003982:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	e085      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800399a:	b29b      	uxth	r3, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d14d      	bne.n	8003a3c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80039a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a2:	2b04      	cmp	r3, #4
 80039a4:	d016      	beq.n	80039d4 <I2C_Master_ADDR+0x228>
 80039a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d013      	beq.n	80039d4 <I2C_Master_ADDR+0x228>
 80039ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ae:	2b10      	cmp	r3, #16
 80039b0:	d010      	beq.n	80039d4 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039c0:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039d0:	601a      	str	r2, [r3, #0]
 80039d2:	e007      	b.n	80039e4 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039e2:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039f2:	d117      	bne.n	8003a24 <I2C_Master_ADDR+0x278>
 80039f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039f6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039fa:	d00b      	beq.n	8003a14 <I2C_Master_ADDR+0x268>
 80039fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d008      	beq.n	8003a14 <I2C_Master_ADDR+0x268>
 8003a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a04:	2b08      	cmp	r3, #8
 8003a06:	d005      	beq.n	8003a14 <I2C_Master_ADDR+0x268>
 8003a08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a0a:	2b10      	cmp	r3, #16
 8003a0c:	d002      	beq.n	8003a14 <I2C_Master_ADDR+0x268>
 8003a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a10:	2b20      	cmp	r3, #32
 8003a12:	d107      	bne.n	8003a24 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a22:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	e032      	b.n	8003aa2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a4a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a5a:	d117      	bne.n	8003a8c <I2C_Master_ADDR+0x2e0>
 8003a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003a62:	d00b      	beq.n	8003a7c <I2C_Master_ADDR+0x2d0>
 8003a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d008      	beq.n	8003a7c <I2C_Master_ADDR+0x2d0>
 8003a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	d005      	beq.n	8003a7c <I2C_Master_ADDR+0x2d0>
 8003a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a72:	2b10      	cmp	r3, #16
 8003a74:	d002      	beq.n	8003a7c <I2C_Master_ADDR+0x2d0>
 8003a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a78:	2b20      	cmp	r3, #32
 8003a7a:	d107      	bne.n	8003a8c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a8a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	613b      	str	r3, [r7, #16]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	613b      	str	r3, [r7, #16]
 8003aa0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003aa8:	e00b      	b.n	8003ac2 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	60fb      	str	r3, [r7, #12]
 8003abe:	68fb      	ldr	r3, [r7, #12]
}
 8003ac0:	e7ff      	b.n	8003ac2 <I2C_Master_ADDR+0x316>
 8003ac2:	bf00      	nop
 8003ac4:	3744      	adds	r7, #68	; 0x44
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b084      	sub	sp, #16
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003adc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d02b      	beq.n	8003b40 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aec:	781a      	ldrb	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	1c5a      	adds	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d114      	bne.n	8003b40 <I2C_SlaveTransmit_TXE+0x72>
 8003b16:	7bfb      	ldrb	r3, [r7, #15]
 8003b18:	2b29      	cmp	r3, #41	; 0x29
 8003b1a:	d111      	bne.n	8003b40 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b2a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2221      	movs	r2, #33	; 0x21
 8003b30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2228      	movs	r2, #40	; 0x28
 8003b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7ff f9fb 	bl	8002f36 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b40:	bf00      	nop
 8003b42:	3710      	adds	r7, #16
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d011      	beq.n	8003b7e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	781a      	ldrb	r2, [r3, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	1c5a      	adds	r2, r3, #1
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	3b01      	subs	r3, #1
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr

08003b8a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b084      	sub	sp, #16
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b98:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d02c      	beq.n	8003bfe <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	691a      	ldr	r2, [r3, #16]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	b2d2      	uxtb	r2, r2
 8003bb0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d114      	bne.n	8003bfe <I2C_SlaveReceive_RXNE+0x74>
 8003bd4:	7bfb      	ldrb	r3, [r7, #15]
 8003bd6:	2b2a      	cmp	r3, #42	; 0x2a
 8003bd8:	d111      	bne.n	8003bfe <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003be8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2222      	movs	r2, #34	; 0x22
 8003bee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2228      	movs	r2, #40	; 0x28
 8003bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f7ff f9a6 	bl	8002f4a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003bfe:	bf00      	nop
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c06:	b480      	push	{r7}
 8003c08:	b083      	sub	sp, #12
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d012      	beq.n	8003c3e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	691a      	ldr	r2, [r3, #16]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	b2d2      	uxtb	r2, r2
 8003c24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	1c5a      	adds	r2, r3, #1
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003c3e:	bf00      	nop
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b084      	sub	sp, #16
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
 8003c52:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003c54:	2300      	movs	r3, #0
 8003c56:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003c64:	2b28      	cmp	r3, #40	; 0x28
 8003c66:	d127      	bne.n	8003cb8 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c76:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	089b      	lsrs	r3, r3, #2
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	09db      	lsrs	r3, r3, #7
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d103      	bne.n	8003c9c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	81bb      	strh	r3, [r7, #12]
 8003c9a:	e002      	b.n	8003ca2 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	699b      	ldr	r3, [r3, #24]
 8003ca0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003caa:	89ba      	ldrh	r2, [r7, #12]
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	4619      	mov	r1, r3
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff f954 	bl	8002f5e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003cb6:	e00e      	b.n	8003cd6 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60bb      	str	r3, [r7, #8]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	60bb      	str	r3, [r7, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003cd6:	bf00      	nop
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cee:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003cfe:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003d00:	2300      	movs	r3, #0
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	60bb      	str	r3, [r7, #8]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]
 8003d1c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d2c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d3c:	d172      	bne.n	8003e24 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d3e:	7bfb      	ldrb	r3, [r7, #15]
 8003d40:	2b22      	cmp	r3, #34	; 0x22
 8003d42:	d002      	beq.n	8003d4a <I2C_Slave_STOPF+0x6a>
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	2b2a      	cmp	r3, #42	; 0x2a
 8003d48:	d135      	bne.n	8003db6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d005      	beq.n	8003d6e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d66:	f043 0204 	orr.w	r2, r3, #4
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d7c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7fe fa9c 	bl	80022c0 <HAL_DMA_GetState>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d049      	beq.n	8003e22 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d92:	4a69      	ldr	r2, [pc, #420]	; (8003f38 <I2C_Slave_STOPF+0x258>)
 8003d94:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7fe f8e4 	bl	8001f68 <HAL_DMA_Abort_IT>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d03d      	beq.n	8003e22 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003daa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003db0:	4610      	mov	r0, r2
 8003db2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003db4:	e035      	b.n	8003e22 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	b29a      	uxth	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d005      	beq.n	8003dda <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd2:	f043 0204 	orr.w	r2, r3, #4
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003de8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fe fa66 	bl	80022c0 <HAL_DMA_GetState>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d014      	beq.n	8003e24 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dfe:	4a4e      	ldr	r2, [pc, #312]	; (8003f38 <I2C_Slave_STOPF+0x258>)
 8003e00:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fe f8ae 	bl	8001f68 <HAL_DMA_Abort_IT>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	4798      	blx	r3
 8003e20:	e000      	b.n	8003e24 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003e22:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d03e      	beq.n	8003eac <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	f003 0304 	and.w	r3, r3, #4
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d112      	bne.n	8003e62 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4e:	1c5a      	adds	r2, r3, #1
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	695b      	ldr	r3, [r3, #20]
 8003e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e6c:	2b40      	cmp	r3, #64	; 0x40
 8003e6e:	d112      	bne.n	8003e96 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	691a      	ldr	r2, [r3, #16]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	b2d2      	uxtb	r2, r2
 8003e7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e82:	1c5a      	adds	r2, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e8c:	b29b      	uxth	r3, r3
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d005      	beq.n	8003eac <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea4:	f043 0204 	orr.w	r2, r3, #4
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 f843 	bl	8003f40 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003eba:	e039      	b.n	8003f30 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003ebc:	7bfb      	ldrb	r3, [r7, #15]
 8003ebe:	2b2a      	cmp	r3, #42	; 0x2a
 8003ec0:	d109      	bne.n	8003ed6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2228      	movs	r2, #40	; 0x28
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff f83a 	bl	8002f4a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b28      	cmp	r3, #40	; 0x28
 8003ee0:	d111      	bne.n	8003f06 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a15      	ldr	r2, [pc, #84]	; (8003f3c <I2C_Slave_STOPF+0x25c>)
 8003ee6:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2220      	movs	r2, #32
 8003ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7ff f83b 	bl	8002f7a <HAL_I2C_ListenCpltCallback>
}
 8003f04:	e014      	b.n	8003f30 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0a:	2b22      	cmp	r3, #34	; 0x22
 8003f0c:	d002      	beq.n	8003f14 <I2C_Slave_STOPF+0x234>
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
 8003f10:	2b22      	cmp	r3, #34	; 0x22
 8003f12:	d10d      	bne.n	8003f30 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff f80d 	bl	8002f4a <HAL_I2C_SlaveRxCpltCallback>
}
 8003f30:	bf00      	nop
 8003f32:	3710      	adds	r7, #16
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	080041a5 	.word	0x080041a5
 8003f3c:	ffff0000 	.word	0xffff0000

08003f40 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f4e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f56:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f58:	7bbb      	ldrb	r3, [r7, #14]
 8003f5a:	2b10      	cmp	r3, #16
 8003f5c:	d002      	beq.n	8003f64 <I2C_ITError+0x24>
 8003f5e:	7bbb      	ldrb	r3, [r7, #14]
 8003f60:	2b40      	cmp	r3, #64	; 0x40
 8003f62:	d10a      	bne.n	8003f7a <I2C_ITError+0x3a>
 8003f64:	7bfb      	ldrb	r3, [r7, #15]
 8003f66:	2b22      	cmp	r3, #34	; 0x22
 8003f68:	d107      	bne.n	8003f7a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f78:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f80:	2b28      	cmp	r3, #40	; 0x28
 8003f82:	d107      	bne.n	8003f94 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2228      	movs	r2, #40	; 0x28
 8003f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003f92:	e015      	b.n	8003fc0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa2:	d00a      	beq.n	8003fba <I2C_ITError+0x7a>
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
 8003fa6:	2b60      	cmp	r3, #96	; 0x60
 8003fa8:	d007      	beq.n	8003fba <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2220      	movs	r2, #32
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fce:	d162      	bne.n	8004096 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	685a      	ldr	r2, [r3, #4]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fde:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d020      	beq.n	8004030 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff2:	4a6a      	ldr	r2, [pc, #424]	; (800419c <I2C_ITError+0x25c>)
 8003ff4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7fd ffb4 	bl	8001f68 <HAL_DMA_Abort_IT>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 8089 	beq.w	800411a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0201 	bic.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2220      	movs	r2, #32
 800401c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004024:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800402a:	4610      	mov	r0, r2
 800402c:	4798      	blx	r3
 800402e:	e074      	b.n	800411a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004034:	4a59      	ldr	r2, [pc, #356]	; (800419c <I2C_ITError+0x25c>)
 8004036:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800403c:	4618      	mov	r0, r3
 800403e:	f7fd ff93 	bl	8001f68 <HAL_DMA_Abort_IT>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d068      	beq.n	800411a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004052:	2b40      	cmp	r3, #64	; 0x40
 8004054:	d10b      	bne.n	800406e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	691a      	ldr	r2, [r3, #16]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004060:	b2d2      	uxtb	r2, r2
 8004062:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004068:	1c5a      	adds	r2, r3, #1
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0201 	bic.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2220      	movs	r2, #32
 8004082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004090:	4610      	mov	r0, r2
 8004092:	4798      	blx	r3
 8004094:	e041      	b.n	800411a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b60      	cmp	r3, #96	; 0x60
 80040a0:	d125      	bne.n	80040ee <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2220      	movs	r2, #32
 80040a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	d10b      	bne.n	80040d6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	691a      	ldr	r2, [r3, #16]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c8:	b2d2      	uxtb	r2, r2
 80040ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d0:	1c5a      	adds	r2, r3, #1
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0201 	bic.w	r2, r2, #1
 80040e4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7fe ff65 	bl	8002fb6 <HAL_I2C_AbortCpltCallback>
 80040ec:	e015      	b.n	800411a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f8:	2b40      	cmp	r3, #64	; 0x40
 80040fa:	d10b      	bne.n	8004114 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004114:	6878      	ldr	r0, [r7, #4]
 8004116:	f7fe ff44 	bl	8002fa2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10e      	bne.n	8004148 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004130:	2b00      	cmp	r3, #0
 8004132:	d109      	bne.n	8004148 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800413a:	2b00      	cmp	r3, #0
 800413c:	d104      	bne.n	8004148 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004144:	2b00      	cmp	r3, #0
 8004146:	d007      	beq.n	8004158 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004156:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800415e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	f003 0304 	and.w	r3, r3, #4
 8004168:	2b04      	cmp	r3, #4
 800416a:	d113      	bne.n	8004194 <I2C_ITError+0x254>
 800416c:	7bfb      	ldrb	r3, [r7, #15]
 800416e:	2b28      	cmp	r3, #40	; 0x28
 8004170:	d110      	bne.n	8004194 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a0a      	ldr	r2, [pc, #40]	; (80041a0 <I2C_ITError+0x260>)
 8004176:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2220      	movs	r2, #32
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7fe fef3 	bl	8002f7a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004194:	bf00      	nop
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	080041a5 	.word	0x080041a5
 80041a0:	ffff0000 	.word	0xffff0000

080041a4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b086      	sub	sp, #24
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041bc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80041be:	4b4b      	ldr	r3, [pc, #300]	; (80042ec <I2C_DMAAbort+0x148>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	08db      	lsrs	r3, r3, #3
 80041c4:	4a4a      	ldr	r2, [pc, #296]	; (80042f0 <I2C_DMAAbort+0x14c>)
 80041c6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ca:	0a1a      	lsrs	r2, r3, #8
 80041cc:	4613      	mov	r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	4413      	add	r3, r2
 80041d2:	00da      	lsls	r2, r3, #3
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d106      	bne.n	80041ec <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	f043 0220 	orr.w	r2, r3, #32
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80041ea:	e00a      	b.n	8004202 <I2C_DMAAbort+0x5e>
    }
    count--;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	3b01      	subs	r3, #1
 80041f0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004200:	d0ea      	beq.n	80041d8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800420e:	2200      	movs	r2, #0
 8004210:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421e:	2200      	movs	r2, #0
 8004220:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004230:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2200      	movs	r2, #0
 8004236:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004244:	2200      	movs	r2, #0
 8004246:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004254:	2200      	movs	r2, #0
 8004256:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f022 0201 	bic.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b60      	cmp	r3, #96	; 0x60
 8004272:	d10e      	bne.n	8004292 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	2200      	movs	r2, #0
 8004288:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800428a:	6978      	ldr	r0, [r7, #20]
 800428c:	f7fe fe93 	bl	8002fb6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004290:	e027      	b.n	80042e2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004292:	7cfb      	ldrb	r3, [r7, #19]
 8004294:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004298:	2b28      	cmp	r3, #40	; 0x28
 800429a:	d117      	bne.n	80042cc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0201 	orr.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042ba:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	2200      	movs	r2, #0
 80042c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	2228      	movs	r2, #40	; 0x28
 80042c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80042ca:	e007      	b.n	80042dc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80042dc:	6978      	ldr	r0, [r7, #20]
 80042de:	f7fe fe60 	bl	8002fa2 <HAL_I2C_ErrorCallback>
}
 80042e2:	bf00      	nop
 80042e4:	3718      	adds	r7, #24
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	20000118 	.word	0x20000118
 80042f0:	14f8b589 	.word	0x14f8b589

080042f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004300:	4b13      	ldr	r3, [pc, #76]	; (8004350 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	08db      	lsrs	r3, r3, #3
 8004306:	4a13      	ldr	r2, [pc, #76]	; (8004354 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004308:	fba2 2303 	umull	r2, r3, r2, r3
 800430c:	0a1a      	lsrs	r2, r3, #8
 800430e:	4613      	mov	r3, r2
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	4413      	add	r3, r2
 8004314:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	3b01      	subs	r3, #1
 800431a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d107      	bne.n	8004332 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004326:	f043 0220 	orr.w	r2, r3, #32
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e008      	b.n	8004344 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800433c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004340:	d0e9      	beq.n	8004316 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	20000118 	.word	0x20000118
 8004354:	14f8b589 	.word	0x14f8b589

08004358 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004364:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004368:	d103      	bne.n	8004372 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2201      	movs	r2, #1
 800436e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004370:	e007      	b.n	8004382 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004376:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800437a:	d102      	bne.n	8004382 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2208      	movs	r2, #8
 8004380:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr

0800438e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800438e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004390:	b08f      	sub	sp, #60	; 0x3c
 8004392:	af0a      	add	r7, sp, #40	; 0x28
 8004394:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e10f      	b.n	80045c0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d106      	bne.n	80043c0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f00c f956 	bl	801066c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2203      	movs	r2, #3
 80043c4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d102      	bne.n	80043da <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4618      	mov	r0, r3
 80043e0:	f005 f9d5 	bl	800978e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	603b      	str	r3, [r7, #0]
 80043ea:	687e      	ldr	r6, [r7, #4]
 80043ec:	466d      	mov	r5, sp
 80043ee:	f106 0410 	add.w	r4, r6, #16
 80043f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80043f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80043fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80043fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8004402:	1d33      	adds	r3, r6, #4
 8004404:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004406:	6838      	ldr	r0, [r7, #0]
 8004408:	f005 f8ac 	bl	8009564 <USB_CoreInit>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d005      	beq.n	800441e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2202      	movs	r2, #2
 8004416:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e0d0      	b.n	80045c0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2100      	movs	r1, #0
 8004424:	4618      	mov	r0, r3
 8004426:	f005 f9c3 	bl	80097b0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800442a:	2300      	movs	r3, #0
 800442c:	73fb      	strb	r3, [r7, #15]
 800442e:	e04a      	b.n	80044c6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004430:	7bfa      	ldrb	r2, [r7, #15]
 8004432:	6879      	ldr	r1, [r7, #4]
 8004434:	4613      	mov	r3, r2
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	1a9b      	subs	r3, r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	440b      	add	r3, r1
 800443e:	333d      	adds	r3, #61	; 0x3d
 8004440:	2201      	movs	r2, #1
 8004442:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004444:	7bfa      	ldrb	r2, [r7, #15]
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	4613      	mov	r3, r2
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	1a9b      	subs	r3, r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	333c      	adds	r3, #60	; 0x3c
 8004454:	7bfa      	ldrb	r2, [r7, #15]
 8004456:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004458:	7bfa      	ldrb	r2, [r7, #15]
 800445a:	7bfb      	ldrb	r3, [r7, #15]
 800445c:	b298      	uxth	r0, r3
 800445e:	6879      	ldr	r1, [r7, #4]
 8004460:	4613      	mov	r3, r2
 8004462:	00db      	lsls	r3, r3, #3
 8004464:	1a9b      	subs	r3, r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	440b      	add	r3, r1
 800446a:	3342      	adds	r3, #66	; 0x42
 800446c:	4602      	mov	r2, r0
 800446e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004470:	7bfa      	ldrb	r2, [r7, #15]
 8004472:	6879      	ldr	r1, [r7, #4]
 8004474:	4613      	mov	r3, r2
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	1a9b      	subs	r3, r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	440b      	add	r3, r1
 800447e:	333f      	adds	r3, #63	; 0x3f
 8004480:	2200      	movs	r2, #0
 8004482:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004484:	7bfa      	ldrb	r2, [r7, #15]
 8004486:	6879      	ldr	r1, [r7, #4]
 8004488:	4613      	mov	r3, r2
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	1a9b      	subs	r3, r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	3344      	adds	r3, #68	; 0x44
 8004494:	2200      	movs	r2, #0
 8004496:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004498:	7bfa      	ldrb	r2, [r7, #15]
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	3348      	adds	r3, #72	; 0x48
 80044a8:	2200      	movs	r2, #0
 80044aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80044ac:	7bfa      	ldrb	r2, [r7, #15]
 80044ae:	6879      	ldr	r1, [r7, #4]
 80044b0:	4613      	mov	r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	1a9b      	subs	r3, r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	3350      	adds	r3, #80	; 0x50
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	3301      	adds	r3, #1
 80044c4:	73fb      	strb	r3, [r7, #15]
 80044c6:	7bfa      	ldrb	r2, [r7, #15]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d3af      	bcc.n	8004430 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044d0:	2300      	movs	r3, #0
 80044d2:	73fb      	strb	r3, [r7, #15]
 80044d4:	e044      	b.n	8004560 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80044d6:	7bfa      	ldrb	r2, [r7, #15]
 80044d8:	6879      	ldr	r1, [r7, #4]
 80044da:	4613      	mov	r3, r2
 80044dc:	00db      	lsls	r3, r3, #3
 80044de:	1a9b      	subs	r3, r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80044e8:	2200      	movs	r2, #0
 80044ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80044ec:	7bfa      	ldrb	r2, [r7, #15]
 80044ee:	6879      	ldr	r1, [r7, #4]
 80044f0:	4613      	mov	r3, r2
 80044f2:	00db      	lsls	r3, r3, #3
 80044f4:	1a9b      	subs	r3, r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	440b      	add	r3, r1
 80044fa:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80044fe:	7bfa      	ldrb	r2, [r7, #15]
 8004500:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004502:	7bfa      	ldrb	r2, [r7, #15]
 8004504:	6879      	ldr	r1, [r7, #4]
 8004506:	4613      	mov	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	1a9b      	subs	r3, r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	440b      	add	r3, r1
 8004510:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004514:	2200      	movs	r2, #0
 8004516:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004518:	7bfa      	ldrb	r2, [r7, #15]
 800451a:	6879      	ldr	r1, [r7, #4]
 800451c:	4613      	mov	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	1a9b      	subs	r3, r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800452e:	7bfa      	ldrb	r2, [r7, #15]
 8004530:	6879      	ldr	r1, [r7, #4]
 8004532:	4613      	mov	r3, r2
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	1a9b      	subs	r3, r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004540:	2200      	movs	r2, #0
 8004542:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004544:	7bfa      	ldrb	r2, [r7, #15]
 8004546:	6879      	ldr	r1, [r7, #4]
 8004548:	4613      	mov	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	1a9b      	subs	r3, r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004556:	2200      	movs	r2, #0
 8004558:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800455a:	7bfb      	ldrb	r3, [r7, #15]
 800455c:	3301      	adds	r3, #1
 800455e:	73fb      	strb	r3, [r7, #15]
 8004560:	7bfa      	ldrb	r2, [r7, #15]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	429a      	cmp	r2, r3
 8004568:	d3b5      	bcc.n	80044d6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	603b      	str	r3, [r7, #0]
 8004570:	687e      	ldr	r6, [r7, #4]
 8004572:	466d      	mov	r5, sp
 8004574:	f106 0410 	add.w	r4, r6, #16
 8004578:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800457a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800457c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800457e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004580:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004584:	e885 0003 	stmia.w	r5, {r0, r1}
 8004588:	1d33      	adds	r3, r6, #4
 800458a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800458c:	6838      	ldr	r0, [r7, #0]
 800458e:	f005 f95b 	bl	8009848 <USB_DevInit>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d005      	beq.n	80045a4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2202      	movs	r2, #2
 800459c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e00d      	b.n	80045c0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f006 f9d7 	bl	800a96c <USB_DevDisconnect>

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3714      	adds	r7, #20
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080045c8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d101      	bne.n	80045e4 <HAL_PCD_Start+0x1c>
 80045e0:	2302      	movs	r3, #2
 80045e2:	e020      	b.n	8004626 <HAL_PCD_Start+0x5e>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d109      	bne.n	8004608 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d005      	beq.n	8004608 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004600:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4618      	mov	r0, r3
 800460e:	f005 f8ad 	bl	800976c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4618      	mov	r0, r3
 8004618:	f006 f987 	bl	800a92a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800462e:	b590      	push	{r4, r7, lr}
 8004630:	b08d      	sub	sp, #52	; 0x34
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800463c:	6a3b      	ldr	r3, [r7, #32]
 800463e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4618      	mov	r0, r3
 8004646:	f006 fa45 	bl	800aad4 <USB_GetMode>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	f040 839d 	bne.w	8004d8c <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4618      	mov	r0, r3
 8004658:	f006 f9a9 	bl	800a9ae <USB_ReadInterrupts>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	f000 8393 	beq.w	8004d8a <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4618      	mov	r0, r3
 800466a:	f006 f9a0 	bl	800a9ae <USB_ReadInterrupts>
 800466e:	4603      	mov	r3, r0
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b02      	cmp	r3, #2
 8004676:	d107      	bne.n	8004688 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	695a      	ldr	r2, [r3, #20]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f002 0202 	and.w	r2, r2, #2
 8004686:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4618      	mov	r0, r3
 800468e:	f006 f98e 	bl	800a9ae <USB_ReadInterrupts>
 8004692:	4603      	mov	r3, r0
 8004694:	f003 0310 	and.w	r3, r3, #16
 8004698:	2b10      	cmp	r3, #16
 800469a:	d161      	bne.n	8004760 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699a      	ldr	r2, [r3, #24]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f022 0210 	bic.w	r2, r2, #16
 80046aa:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	f003 020f 	and.w	r2, r3, #15
 80046b8:	4613      	mov	r3, r2
 80046ba:	00db      	lsls	r3, r3, #3
 80046bc:	1a9b      	subs	r3, r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	4413      	add	r3, r2
 80046c8:	3304      	adds	r3, #4
 80046ca:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	0c5b      	lsrs	r3, r3, #17
 80046d0:	f003 030f 	and.w	r3, r3, #15
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d124      	bne.n	8004722 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80046de:	4013      	ands	r3, r2
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d035      	beq.n	8004750 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	091b      	lsrs	r3, r3, #4
 80046ec:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80046ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	461a      	mov	r2, r3
 80046f6:	6a38      	ldr	r0, [r7, #32]
 80046f8:	f005 ffc5 	bl	800a686 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	68da      	ldr	r2, [r3, #12]
 8004700:	69bb      	ldr	r3, [r7, #24]
 8004702:	091b      	lsrs	r3, r3, #4
 8004704:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004708:	441a      	add	r2, r3
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	699a      	ldr	r2, [r3, #24]
 8004712:	69bb      	ldr	r3, [r7, #24]
 8004714:	091b      	lsrs	r3, r3, #4
 8004716:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800471a:	441a      	add	r2, r3
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	619a      	str	r2, [r3, #24]
 8004720:	e016      	b.n	8004750 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	0c5b      	lsrs	r3, r3, #17
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	2b06      	cmp	r3, #6
 800472c:	d110      	bne.n	8004750 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004734:	2208      	movs	r2, #8
 8004736:	4619      	mov	r1, r3
 8004738:	6a38      	ldr	r0, [r7, #32]
 800473a:	f005 ffa4 	bl	800a686 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	699a      	ldr	r2, [r3, #24]
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	091b      	lsrs	r3, r3, #4
 8004746:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800474a:	441a      	add	r2, r3
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	699a      	ldr	r2, [r3, #24]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0210 	orr.w	r2, r2, #16
 800475e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4618      	mov	r0, r3
 8004766:	f006 f922 	bl	800a9ae <USB_ReadInterrupts>
 800476a:	4603      	mov	r3, r0
 800476c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004770:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004774:	d16e      	bne.n	8004854 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4618      	mov	r0, r3
 8004780:	f006 f928 	bl	800a9d4 <USB_ReadDevAllOutEpInterrupt>
 8004784:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004786:	e062      	b.n	800484e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478a:	f003 0301 	and.w	r3, r3, #1
 800478e:	2b00      	cmp	r3, #0
 8004790:	d057      	beq.n	8004842 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004798:	b2d2      	uxtb	r2, r2
 800479a:	4611      	mov	r1, r2
 800479c:	4618      	mov	r0, r3
 800479e:	f006 f94d 	bl	800aa3c <USB_ReadDevOutEPInterrupt>
 80047a2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00c      	beq.n	80047c8 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	015a      	lsls	r2, r3, #5
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	4413      	add	r3, r2
 80047b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047ba:	461a      	mov	r2, r3
 80047bc:	2301      	movs	r3, #1
 80047be:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80047c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fdb0 	bl	8005328 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00c      	beq.n	80047ec <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80047d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d4:	015a      	lsls	r2, r3, #5
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	4413      	add	r3, r2
 80047da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047de:	461a      	mov	r2, r3
 80047e0:	2308      	movs	r3, #8
 80047e2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80047e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 feaa 	bl	8005540 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	f003 0310 	and.w	r3, r3, #16
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d008      	beq.n	8004808 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	015a      	lsls	r2, r3, #5
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	4413      	add	r3, r2
 80047fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004802:	461a      	mov	r2, r3
 8004804:	2310      	movs	r3, #16
 8004806:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	f003 0320 	and.w	r3, r3, #32
 800480e:	2b00      	cmp	r3, #0
 8004810:	d008      	beq.n	8004824 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004814:	015a      	lsls	r2, r3, #5
 8004816:	69fb      	ldr	r3, [r7, #28]
 8004818:	4413      	add	r3, r2
 800481a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800481e:	461a      	mov	r2, r3
 8004820:	2320      	movs	r3, #32
 8004822:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d009      	beq.n	8004842 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800482e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004830:	015a      	lsls	r2, r3, #5
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	4413      	add	r3, r2
 8004836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800483a:	461a      	mov	r2, r3
 800483c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004840:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	3301      	adds	r3, #1
 8004846:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800484a:	085b      	lsrs	r3, r3, #1
 800484c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800484e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004850:	2b00      	cmp	r3, #0
 8004852:	d199      	bne.n	8004788 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4618      	mov	r0, r3
 800485a:	f006 f8a8 	bl	800a9ae <USB_ReadInterrupts>
 800485e:	4603      	mov	r3, r0
 8004860:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004864:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004868:	f040 80c0 	bne.w	80049ec <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4618      	mov	r0, r3
 8004872:	f006 f8c9 	bl	800aa08 <USB_ReadDevAllInEpInterrupt>
 8004876:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800487c:	e0b2      	b.n	80049e4 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800487e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 80a7 	beq.w	80049d8 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004890:	b2d2      	uxtb	r2, r2
 8004892:	4611      	mov	r1, r2
 8004894:	4618      	mov	r0, r3
 8004896:	f006 f8ef 	bl	800aa78 <USB_ReadDevInEPInterrupt>
 800489a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	f003 0301 	and.w	r3, r3, #1
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d057      	beq.n	8004956 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80048a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a8:	f003 030f 	and.w	r3, r3, #15
 80048ac:	2201      	movs	r2, #1
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	43db      	mvns	r3, r3
 80048c0:	69f9      	ldr	r1, [r7, #28]
 80048c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048c6:	4013      	ands	r3, r2
 80048c8:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	015a      	lsls	r2, r3, #5
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	4413      	add	r3, r2
 80048d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048d6:	461a      	mov	r2, r3
 80048d8:	2301      	movs	r3, #1
 80048da:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d132      	bne.n	800494a <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e8:	4613      	mov	r3, r2
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	1a9b      	subs	r3, r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	3348      	adds	r3, #72	; 0x48
 80048f4:	6819      	ldr	r1, [r3, #0]
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	1a9b      	subs	r3, r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4403      	add	r3, r0
 8004904:	3344      	adds	r3, #68	; 0x44
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4419      	add	r1, r3
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800490e:	4613      	mov	r3, r2
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	4403      	add	r3, r0
 8004918:	3348      	adds	r3, #72	; 0x48
 800491a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800491c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491e:	2b00      	cmp	r3, #0
 8004920:	d113      	bne.n	800494a <HAL_PCD_IRQHandler+0x31c>
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004926:	4613      	mov	r3, r2
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	440b      	add	r3, r1
 8004930:	3350      	adds	r3, #80	; 0x50
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d108      	bne.n	800494a <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6818      	ldr	r0, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004942:	461a      	mov	r2, r3
 8004944:	2101      	movs	r1, #1
 8004946:	f006 f8f7 	bl	800ab38 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800494a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494c:	b2db      	uxtb	r3, r3
 800494e:	4619      	mov	r1, r3
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f00b ff0c 	bl	801076e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	f003 0308 	and.w	r3, r3, #8
 800495c:	2b00      	cmp	r3, #0
 800495e:	d008      	beq.n	8004972 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004962:	015a      	lsls	r2, r3, #5
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	4413      	add	r3, r2
 8004968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800496c:	461a      	mov	r2, r3
 800496e:	2308      	movs	r3, #8
 8004970:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	f003 0310 	and.w	r3, r3, #16
 8004978:	2b00      	cmp	r3, #0
 800497a:	d008      	beq.n	800498e <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800497c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497e:	015a      	lsls	r2, r3, #5
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	4413      	add	r3, r2
 8004984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004988:	461a      	mov	r2, r3
 800498a:	2310      	movs	r3, #16
 800498c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004994:	2b00      	cmp	r3, #0
 8004996:	d008      	beq.n	80049aa <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499a:	015a      	lsls	r2, r3, #5
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	4413      	add	r3, r2
 80049a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049a4:	461a      	mov	r2, r3
 80049a6:	2340      	movs	r3, #64	; 0x40
 80049a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d008      	beq.n	80049c6 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80049b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b6:	015a      	lsls	r2, r3, #5
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	4413      	add	r3, r2
 80049bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049c0:	461a      	mov	r2, r3
 80049c2:	2302      	movs	r3, #2
 80049c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d003      	beq.n	80049d8 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80049d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 fc1b 	bl	800520e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	3301      	adds	r3, #1
 80049dc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80049de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e0:	085b      	lsrs	r3, r3, #1
 80049e2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80049e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f47f af49 	bne.w	800487e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4618      	mov	r0, r3
 80049f2:	f005 ffdc 	bl	800a9ae <USB_ReadInterrupts>
 80049f6:	4603      	mov	r3, r0
 80049f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80049fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a00:	d122      	bne.n	8004a48 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	69fa      	ldr	r2, [r7, #28]
 8004a0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a10:	f023 0301 	bic.w	r3, r3, #1
 8004a14:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d108      	bne.n	8004a32 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004a28:	2100      	movs	r1, #0
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fe26 	bl	800567c <HAL_PCDEx_LPM_Callback>
 8004a30:	e002      	b.n	8004a38 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f00b ff08 	bl	8010848 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	695a      	ldr	r2, [r3, #20]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004a46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f005 ffae 	bl	800a9ae <USB_ReadInterrupts>
 8004a52:	4603      	mov	r3, r0
 8004a54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a5c:	d112      	bne.n	8004a84 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d102      	bne.n	8004a74 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f00b fec4 	bl	80107fc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695a      	ldr	r2, [r3, #20]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004a82:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f005 ff90 	bl	800a9ae <USB_ReadInterrupts>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a98:	f040 80c7 	bne.w	8004c2a <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	69fa      	ldr	r2, [r7, #28]
 8004aa6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004aaa:	f023 0301 	bic.w	r3, r3, #1
 8004aae:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2110      	movs	r1, #16
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f005 f82a 	bl	8009b10 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004abc:	2300      	movs	r3, #0
 8004abe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ac0:	e056      	b.n	8004b70 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ad4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ad8:	015a      	lsls	r2, r3, #5
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	4413      	add	r3, r2
 8004ade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ae6:	0151      	lsls	r1, r2, #5
 8004ae8:	69fa      	ldr	r2, [r7, #28]
 8004aea:	440a      	add	r2, r1
 8004aec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004af0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004af4:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af8:	015a      	lsls	r2, r3, #5
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	4413      	add	r3, r2
 8004afe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b06:	0151      	lsls	r1, r2, #5
 8004b08:	69fa      	ldr	r2, [r7, #28]
 8004b0a:	440a      	add	r2, r1
 8004b0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b14:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b18:	015a      	lsls	r2, r3, #5
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b22:	461a      	mov	r2, r3
 8004b24:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b28:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2c:	015a      	lsls	r2, r3, #5
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	4413      	add	r3, r2
 8004b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b3a:	0151      	lsls	r1, r2, #5
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	440a      	add	r2, r1
 8004b40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b44:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b48:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4c:	015a      	lsls	r2, r3, #5
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	4413      	add	r3, r2
 8004b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b5a:	0151      	lsls	r1, r2, #5
 8004b5c:	69fa      	ldr	r2, [r7, #28]
 8004b5e:	440a      	add	r2, r1
 8004b60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b64:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b68:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d3a3      	bcc.n	8004ac2 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	69fa      	ldr	r2, [r7, #28]
 8004b84:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b88:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004b8c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d016      	beq.n	8004bc4 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ba0:	69fa      	ldr	r2, [r7, #28]
 8004ba2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004ba6:	f043 030b 	orr.w	r3, r3, #11
 8004baa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb6:	69fa      	ldr	r2, [r7, #28]
 8004bb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bbc:	f043 030b 	orr.w	r3, r3, #11
 8004bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8004bc2:	e015      	b.n	8004bf0 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	69fa      	ldr	r2, [r7, #28]
 8004bce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bd2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004bd6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004bda:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	69fa      	ldr	r2, [r7, #28]
 8004be6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bea:	f043 030b 	orr.w	r3, r3, #11
 8004bee:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69fa      	ldr	r2, [r7, #28]
 8004bfa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bfe:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004c02:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6818      	ldr	r0, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004c14:	461a      	mov	r2, r3
 8004c16:	f005 ff8f 	bl	800ab38 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	695a      	ldr	r2, [r3, #20]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004c28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f005 febd 	bl	800a9ae <USB_ReadInterrupts>
 8004c34:	4603      	mov	r3, r0
 8004c36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c3e:	d124      	bne.n	8004c8a <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4618      	mov	r0, r3
 8004c46:	f005 ff53 	bl	800aaf0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f004 ffbb 	bl	8009bca <USB_GetDevSpeed>
 8004c54:	4603      	mov	r3, r0
 8004c56:	461a      	mov	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681c      	ldr	r4, [r3, #0]
 8004c60:	f001 f936 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8004c64:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	4620      	mov	r0, r4
 8004c70:	f004 fcda 	bl	8009628 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f00b fda2 	bl	80107be <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695a      	ldr	r2, [r3, #20]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004c88:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f005 fe8d 	bl	800a9ae <USB_ReadInterrupts>
 8004c94:	4603      	mov	r3, r0
 8004c96:	f003 0308 	and.w	r3, r3, #8
 8004c9a:	2b08      	cmp	r3, #8
 8004c9c:	d10a      	bne.n	8004cb4 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f00b fd7f 	bl	80107a2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	695a      	ldr	r2, [r3, #20]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f002 0208 	and.w	r2, r2, #8
 8004cb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f005 fe78 	bl	800a9ae <USB_ReadInterrupts>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004cc8:	d10f      	bne.n	8004cea <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f00b fdd7 	bl	8010888 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695a      	ldr	r2, [r3, #20]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004ce8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f005 fe5d 	bl	800a9ae <USB_ReadInterrupts>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cfa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004cfe:	d10f      	bne.n	8004d20 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	4619      	mov	r1, r3
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f00b fdaa 	bl	8010864 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695a      	ldr	r2, [r3, #20]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004d1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4618      	mov	r0, r3
 8004d26:	f005 fe42 	bl	800a9ae <USB_ReadInterrupts>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d34:	d10a      	bne.n	8004d4c <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f00b fdb8 	bl	80108ac <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	695a      	ldr	r2, [r3, #20]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004d4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f005 fe2c 	bl	800a9ae <USB_ReadInterrupts>
 8004d56:	4603      	mov	r3, r0
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b04      	cmp	r3, #4
 8004d5e:	d115      	bne.n	8004d8c <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f00b fda8 	bl	80108c8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6859      	ldr	r1, [r3, #4]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	430a      	orrs	r2, r1
 8004d86:	605a      	str	r2, [r3, #4]
 8004d88:	e000      	b.n	8004d8c <HAL_PCD_IRQHandler+0x75e>
      return;
 8004d8a:	bf00      	nop
    }
  }
}
 8004d8c:	3734      	adds	r7, #52	; 0x34
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd90      	pop	{r4, r7, pc}

08004d92 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b082      	sub	sp, #8
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d101      	bne.n	8004dac <HAL_PCD_SetAddress+0x1a>
 8004da8:	2302      	movs	r3, #2
 8004daa:	e013      	b.n	8004dd4 <HAL_PCD_SetAddress+0x42>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	78fa      	ldrb	r2, [r7, #3]
 8004db8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	78fa      	ldrb	r2, [r7, #3]
 8004dc2:	4611      	mov	r1, r2
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f005 fd8a 	bl	800a8de <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3708      	adds	r7, #8
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}

08004ddc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	4608      	mov	r0, r1
 8004de6:	4611      	mov	r1, r2
 8004de8:	461a      	mov	r2, r3
 8004dea:	4603      	mov	r3, r0
 8004dec:	70fb      	strb	r3, [r7, #3]
 8004dee:	460b      	mov	r3, r1
 8004df0:	803b      	strh	r3, [r7, #0]
 8004df2:	4613      	mov	r3, r2
 8004df4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004df6:	2300      	movs	r3, #0
 8004df8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004dfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	da0f      	bge.n	8004e22 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e02:	78fb      	ldrb	r3, [r7, #3]
 8004e04:	f003 020f 	and.w	r2, r3, #15
 8004e08:	4613      	mov	r3, r2
 8004e0a:	00db      	lsls	r3, r3, #3
 8004e0c:	1a9b      	subs	r3, r3, r2
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	3338      	adds	r3, #56	; 0x38
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	4413      	add	r3, r2
 8004e16:	3304      	adds	r3, #4
 8004e18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	705a      	strb	r2, [r3, #1]
 8004e20:	e00f      	b.n	8004e42 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e22:	78fb      	ldrb	r3, [r7, #3]
 8004e24:	f003 020f 	and.w	r2, r3, #15
 8004e28:	4613      	mov	r3, r2
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	4413      	add	r3, r2
 8004e38:	3304      	adds	r3, #4
 8004e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004e42:	78fb      	ldrb	r3, [r7, #3]
 8004e44:	f003 030f 	and.w	r3, r3, #15
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004e4e:	883a      	ldrh	r2, [r7, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	78ba      	ldrb	r2, [r7, #2]
 8004e58:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	785b      	ldrb	r3, [r3, #1]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d004      	beq.n	8004e6c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	781b      	ldrb	r3, [r3, #0]
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004e6c:	78bb      	ldrb	r3, [r7, #2]
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d102      	bne.n	8004e78 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_PCD_EP_Open+0xaa>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e00e      	b.n	8004ea4 <HAL_PCD_EP_Open+0xc8>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68f9      	ldr	r1, [r7, #12]
 8004e94:	4618      	mov	r0, r3
 8004e96:	f004 febd 	bl	8009c14 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004ea2:	7afb      	ldrb	r3, [r7, #11]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004eb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	da0f      	bge.n	8004ee0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	f003 020f 	and.w	r2, r3, #15
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	00db      	lsls	r3, r3, #3
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	3338      	adds	r3, #56	; 0x38
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	3304      	adds	r3, #4
 8004ed6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2201      	movs	r2, #1
 8004edc:	705a      	strb	r2, [r3, #1]
 8004ede:	e00f      	b.n	8004f00 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ee0:	78fb      	ldrb	r3, [r7, #3]
 8004ee2:	f003 020f 	and.w	r2, r3, #15
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	00db      	lsls	r3, r3, #3
 8004eea:	1a9b      	subs	r3, r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	f003 030f 	and.w	r3, r3, #15
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d101      	bne.n	8004f1a <HAL_PCD_EP_Close+0x6e>
 8004f16:	2302      	movs	r3, #2
 8004f18:	e00e      	b.n	8004f38 <HAL_PCD_EP_Close+0x8c>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68f9      	ldr	r1, [r7, #12]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f004 fefb 	bl	8009d24 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	607a      	str	r2, [r7, #4]
 8004f4a:	603b      	str	r3, [r7, #0]
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f50:	7afb      	ldrb	r3, [r7, #11]
 8004f52:	f003 020f 	and.w	r2, r3, #15
 8004f56:	4613      	mov	r3, r2
 8004f58:	00db      	lsls	r3, r3, #3
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	4413      	add	r3, r2
 8004f66:	3304      	adds	r3, #4
 8004f68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f82:	7afb      	ldrb	r3, [r7, #11]
 8004f84:	f003 030f 	and.w	r3, r3, #15
 8004f88:	b2da      	uxtb	r2, r3
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d102      	bne.n	8004f9c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f9c:	7afb      	ldrb	r3, [r7, #11]
 8004f9e:	f003 030f 	and.w	r3, r3, #15
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d109      	bne.n	8004fba <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	6979      	ldr	r1, [r7, #20]
 8004fb4:	f005 f9d6 	bl	800a364 <USB_EP0StartXfer>
 8004fb8:	e008      	b.n	8004fcc <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6818      	ldr	r0, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	461a      	mov	r2, r3
 8004fc6:	6979      	ldr	r1, [r7, #20]
 8004fc8:	f004 ff88 	bl	8009edc <USB_EPStartXfer>
  }

  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b083      	sub	sp, #12
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	460b      	mov	r3, r1
 8004fe0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004fe2:	78fb      	ldrb	r3, [r7, #3]
 8004fe4:	f003 020f 	and.w	r2, r3, #15
 8004fe8:	6879      	ldr	r1, [r7, #4]
 8004fea:	4613      	mov	r3, r2
 8004fec:	00db      	lsls	r3, r3, #3
 8004fee:	1a9b      	subs	r3, r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	440b      	add	r3, r1
 8004ff4:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004ff8:	681b      	ldr	r3, [r3, #0]
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	370c      	adds	r7, #12
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr

08005006 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005006:	b580      	push	{r7, lr}
 8005008:	b086      	sub	sp, #24
 800500a:	af00      	add	r7, sp, #0
 800500c:	60f8      	str	r0, [r7, #12]
 800500e:	607a      	str	r2, [r7, #4]
 8005010:	603b      	str	r3, [r7, #0]
 8005012:	460b      	mov	r3, r1
 8005014:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005016:	7afb      	ldrb	r3, [r7, #11]
 8005018:	f003 020f 	and.w	r2, r3, #15
 800501c:	4613      	mov	r3, r2
 800501e:	00db      	lsls	r3, r3, #3
 8005020:	1a9b      	subs	r3, r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	3338      	adds	r3, #56	; 0x38
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	4413      	add	r3, r2
 800502a:	3304      	adds	r3, #4
 800502c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2200      	movs	r2, #0
 800503e:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	2201      	movs	r2, #1
 8005044:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005046:	7afb      	ldrb	r3, [r7, #11]
 8005048:	f003 030f 	and.w	r3, r3, #15
 800504c:	b2da      	uxtb	r2, r3
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d102      	bne.n	8005060 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005060:	7afb      	ldrb	r3, [r7, #11]
 8005062:	f003 030f 	and.w	r3, r3, #15
 8005066:	2b00      	cmp	r3, #0
 8005068:	d109      	bne.n	800507e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	b2db      	uxtb	r3, r3
 8005074:	461a      	mov	r2, r3
 8005076:	6979      	ldr	r1, [r7, #20]
 8005078:	f005 f974 	bl	800a364 <USB_EP0StartXfer>
 800507c:	e008      	b.n	8005090 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6818      	ldr	r0, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	b2db      	uxtb	r3, r3
 8005088:	461a      	mov	r2, r3
 800508a:	6979      	ldr	r1, [r7, #20]
 800508c:	f004 ff26 	bl	8009edc <USB_EPStartXfer>
  }

  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	3718      	adds	r7, #24
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}

0800509a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b084      	sub	sp, #16
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
 80050a2:	460b      	mov	r3, r1
 80050a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80050a6:	78fb      	ldrb	r3, [r7, #3]
 80050a8:	f003 020f 	and.w	r2, r3, #15
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d901      	bls.n	80050b8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e050      	b.n	800515a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80050b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	da0f      	bge.n	80050e0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	f003 020f 	and.w	r2, r3, #15
 80050c6:	4613      	mov	r3, r2
 80050c8:	00db      	lsls	r3, r3, #3
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	3338      	adds	r3, #56	; 0x38
 80050d0:	687a      	ldr	r2, [r7, #4]
 80050d2:	4413      	add	r3, r2
 80050d4:	3304      	adds	r3, #4
 80050d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2201      	movs	r2, #1
 80050dc:	705a      	strb	r2, [r3, #1]
 80050de:	e00d      	b.n	80050fc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80050e0:	78fa      	ldrb	r2, [r7, #3]
 80050e2:	4613      	mov	r3, r2
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	1a9b      	subs	r3, r3, r2
 80050e8:	009b      	lsls	r3, r3, #2
 80050ea:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	4413      	add	r3, r2
 80050f2:	3304      	adds	r3, #4
 80050f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2201      	movs	r2, #1
 8005100:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005102:	78fb      	ldrb	r3, [r7, #3]
 8005104:	f003 030f 	and.w	r3, r3, #15
 8005108:	b2da      	uxtb	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005114:	2b01      	cmp	r3, #1
 8005116:	d101      	bne.n	800511c <HAL_PCD_EP_SetStall+0x82>
 8005118:	2302      	movs	r3, #2
 800511a:	e01e      	b.n	800515a <HAL_PCD_EP_SetStall+0xc0>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	68f9      	ldr	r1, [r7, #12]
 800512a:	4618      	mov	r0, r3
 800512c:	f005 fb03 	bl	800a736 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005130:	78fb      	ldrb	r3, [r7, #3]
 8005132:	f003 030f 	and.w	r3, r3, #15
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10a      	bne.n	8005150 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6818      	ldr	r0, [r3, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	b2d9      	uxtb	r1, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800514a:	461a      	mov	r2, r3
 800514c:	f005 fcf4 	bl	800ab38 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005162:	b580      	push	{r7, lr}
 8005164:	b084      	sub	sp, #16
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
 800516a:	460b      	mov	r3, r1
 800516c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800516e:	78fb      	ldrb	r3, [r7, #3]
 8005170:	f003 020f 	and.w	r2, r3, #15
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	429a      	cmp	r2, r3
 800517a:	d901      	bls.n	8005180 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e042      	b.n	8005206 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005180:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005184:	2b00      	cmp	r3, #0
 8005186:	da0f      	bge.n	80051a8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005188:	78fb      	ldrb	r3, [r7, #3]
 800518a:	f003 020f 	and.w	r2, r3, #15
 800518e:	4613      	mov	r3, r2
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	1a9b      	subs	r3, r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	3338      	adds	r3, #56	; 0x38
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	4413      	add	r3, r2
 800519c:	3304      	adds	r3, #4
 800519e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2201      	movs	r2, #1
 80051a4:	705a      	strb	r2, [r3, #1]
 80051a6:	e00f      	b.n	80051c8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051a8:	78fb      	ldrb	r3, [r7, #3]
 80051aa:	f003 020f 	and.w	r2, r3, #15
 80051ae:	4613      	mov	r3, r2
 80051b0:	00db      	lsls	r3, r3, #3
 80051b2:	1a9b      	subs	r3, r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	4413      	add	r3, r2
 80051be:	3304      	adds	r3, #4
 80051c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_PCD_EP_ClrStall+0x86>
 80051e4:	2302      	movs	r3, #2
 80051e6:	e00e      	b.n	8005206 <HAL_PCD_EP_ClrStall+0xa4>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68f9      	ldr	r1, [r7, #12]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f005 fb0b 	bl	800a812 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3710      	adds	r7, #16
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b08a      	sub	sp, #40	; 0x28
 8005212:	af02      	add	r7, sp, #8
 8005214:	6078      	str	r0, [r7, #4]
 8005216:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005222:	683a      	ldr	r2, [r7, #0]
 8005224:	4613      	mov	r3, r2
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	1a9b      	subs	r3, r3, r2
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	3338      	adds	r3, #56	; 0x38
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	4413      	add	r3, r2
 8005232:	3304      	adds	r3, #4
 8005234:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	699a      	ldr	r2, [r3, #24]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	429a      	cmp	r2, r3
 8005240:	d901      	bls.n	8005246 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e06c      	b.n	8005320 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	695a      	ldr	r2, [r3, #20]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	69fa      	ldr	r2, [r7, #28]
 8005258:	429a      	cmp	r2, r3
 800525a:	d902      	bls.n	8005262 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	3303      	adds	r3, #3
 8005266:	089b      	lsrs	r3, r3, #2
 8005268:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800526a:	e02b      	b.n	80052c4 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	695a      	ldr	r2, [r3, #20]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	699b      	ldr	r3, [r3, #24]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	69fa      	ldr	r2, [r7, #28]
 800527e:	429a      	cmp	r2, r3
 8005280:	d902      	bls.n	8005288 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	3303      	adds	r3, #3
 800528c:	089b      	lsrs	r3, r3, #2
 800528e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	68d9      	ldr	r1, [r3, #12]
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	b2da      	uxtb	r2, r3
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	9300      	str	r3, [sp, #0]
 80052a4:	4603      	mov	r3, r0
 80052a6:	6978      	ldr	r0, [r7, #20]
 80052a8:	f005 f9af 	bl	800a60a <USB_WritePacket>

    ep->xfer_buff  += len;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	68da      	ldr	r2, [r3, #12]
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	441a      	add	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	699a      	ldr	r2, [r3, #24]
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	441a      	add	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	015a      	lsls	r2, r3, #5
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	4413      	add	r3, r2
 80052cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	69ba      	ldr	r2, [r7, #24]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d809      	bhi.n	80052ee <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	699a      	ldr	r2, [r3, #24]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d203      	bcs.n	80052ee <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d1be      	bne.n	800526c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	695a      	ldr	r2, [r3, #20]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	429a      	cmp	r2, r3
 80052f8:	d811      	bhi.n	800531e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	f003 030f 	and.w	r3, r3, #15
 8005300:	2201      	movs	r2, #1
 8005302:	fa02 f303 	lsl.w	r3, r2, r3
 8005306:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800530e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	43db      	mvns	r3, r3
 8005314:	6939      	ldr	r1, [r7, #16]
 8005316:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800531a:	4013      	ands	r3, r2
 800531c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3720      	adds	r7, #32
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	333c      	adds	r3, #60	; 0x3c
 8005340:	3304      	adds	r3, #4
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	015a      	lsls	r2, r3, #5
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	4413      	add	r3, r2
 800534e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	2b01      	cmp	r3, #1
 800535c:	f040 80a0 	bne.w	80054a0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f003 0308 	and.w	r3, r3, #8
 8005366:	2b00      	cmp	r3, #0
 8005368:	d015      	beq.n	8005396 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	4a72      	ldr	r2, [pc, #456]	; (8005538 <PCD_EP_OutXfrComplete_int+0x210>)
 800536e:	4293      	cmp	r3, r2
 8005370:	f240 80dd 	bls.w	800552e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800537a:	2b00      	cmp	r3, #0
 800537c:	f000 80d7 	beq.w	800552e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	015a      	lsls	r2, r3, #5
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	4413      	add	r3, r2
 8005388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800538c:	461a      	mov	r2, r3
 800538e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005392:	6093      	str	r3, [r2, #8]
 8005394:	e0cb      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f003 0320 	and.w	r3, r3, #32
 800539c:	2b00      	cmp	r3, #0
 800539e:	d009      	beq.n	80053b4 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	015a      	lsls	r2, r3, #5
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	4413      	add	r3, r2
 80053a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ac:	461a      	mov	r2, r3
 80053ae:	2320      	movs	r3, #32
 80053b0:	6093      	str	r3, [r2, #8]
 80053b2:	e0bc      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f040 80b7 	bne.w	800552e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	4a5d      	ldr	r2, [pc, #372]	; (8005538 <PCD_EP_OutXfrComplete_int+0x210>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d90f      	bls.n	80053e8 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	015a      	lsls	r2, r3, #5
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	4413      	add	r3, r2
 80053da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053de:	461a      	mov	r2, r3
 80053e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053e4:	6093      	str	r3, [r2, #8]
 80053e6:	e0a2      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80053e8:	6879      	ldr	r1, [r7, #4]
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	4613      	mov	r3, r2
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	440b      	add	r3, r1
 80053f6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80053fa:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	0159      	lsls	r1, r3, #5
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	440b      	add	r3, r1
 8005404:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800540e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	683a      	ldr	r2, [r7, #0]
 8005414:	4613      	mov	r3, r2
 8005416:	00db      	lsls	r3, r3, #3
 8005418:	1a9b      	subs	r3, r3, r2
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	4403      	add	r3, r0
 800541e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005422:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005424:	6879      	ldr	r1, [r7, #4]
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	4613      	mov	r3, r2
 800542a:	00db      	lsls	r3, r3, #3
 800542c:	1a9b      	subs	r3, r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	440b      	add	r3, r1
 8005432:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005436:	6819      	ldr	r1, [r3, #0]
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	683a      	ldr	r2, [r7, #0]
 800543c:	4613      	mov	r3, r2
 800543e:	00db      	lsls	r3, r3, #3
 8005440:	1a9b      	subs	r3, r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4403      	add	r3, r0
 8005446:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4419      	add	r1, r3
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	4613      	mov	r3, r2
 8005454:	00db      	lsls	r3, r3, #3
 8005456:	1a9b      	subs	r3, r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4403      	add	r3, r0
 800545c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005460:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d114      	bne.n	8005492 <PCD_EP_OutXfrComplete_int+0x16a>
 8005468:	6879      	ldr	r1, [r7, #4]
 800546a:	683a      	ldr	r2, [r7, #0]
 800546c:	4613      	mov	r3, r2
 800546e:	00db      	lsls	r3, r3, #3
 8005470:	1a9b      	subs	r3, r3, r2
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	440b      	add	r3, r1
 8005476:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d108      	bne.n	8005492 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6818      	ldr	r0, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800548a:	461a      	mov	r2, r3
 800548c:	2101      	movs	r1, #1
 800548e:	f005 fb53 	bl	800ab38 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	b2db      	uxtb	r3, r3
 8005496:	4619      	mov	r1, r3
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f00b f94d 	bl	8010738 <HAL_PCD_DataOutStageCallback>
 800549e:	e046      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	4a26      	ldr	r2, [pc, #152]	; (800553c <PCD_EP_OutXfrComplete_int+0x214>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d124      	bne.n	80054f2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00a      	beq.n	80054c8 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	015a      	lsls	r2, r3, #5
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	4413      	add	r3, r2
 80054ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054be:	461a      	mov	r2, r3
 80054c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054c4:	6093      	str	r3, [r2, #8]
 80054c6:	e032      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d008      	beq.n	80054e4 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80054de:	461a      	mov	r2, r3
 80054e0:	2320      	movs	r3, #32
 80054e2:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	4619      	mov	r1, r3
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f00b f924 	bl	8010738 <HAL_PCD_DataOutStageCallback>
 80054f0:	e01d      	b.n	800552e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d114      	bne.n	8005522 <PCD_EP_OutXfrComplete_int+0x1fa>
 80054f8:	6879      	ldr	r1, [r7, #4]
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	4613      	mov	r3, r2
 80054fe:	00db      	lsls	r3, r3, #3
 8005500:	1a9b      	subs	r3, r3, r2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	440b      	add	r3, r1
 8005506:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d108      	bne.n	8005522 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6818      	ldr	r0, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800551a:	461a      	mov	r2, r3
 800551c:	2100      	movs	r1, #0
 800551e:	f005 fb0b 	bl	800ab38 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	b2db      	uxtb	r3, r3
 8005526:	4619      	mov	r1, r3
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f00b f905 	bl	8010738 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3718      	adds	r7, #24
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	4f54300a 	.word	0x4f54300a
 800553c:	4f54310a 	.word	0x4f54310a

08005540 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	333c      	adds	r3, #60	; 0x3c
 8005558:	3304      	adds	r3, #4
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	015a      	lsls	r2, r3, #5
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	4413      	add	r3, r2
 8005566:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	4a15      	ldr	r2, [pc, #84]	; (80055c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d90e      	bls.n	8005594 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800557c:	2b00      	cmp	r3, #0
 800557e:	d009      	beq.n	8005594 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	4413      	add	r3, r2
 8005588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800558c:	461a      	mov	r2, r3
 800558e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005592:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f00b f8bd 	bl	8010714 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4a0a      	ldr	r2, [pc, #40]	; (80055c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d90c      	bls.n	80055bc <PCD_EP_OutSetupPacket_int+0x7c>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d108      	bne.n	80055bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80055b4:	461a      	mov	r2, r3
 80055b6:	2101      	movs	r1, #1
 80055b8:	f005 fabe 	bl	800ab38 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3718      	adds	r7, #24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	4f54300a 	.word	0x4f54300a

080055cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b085      	sub	sp, #20
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	460b      	mov	r3, r1
 80055d6:	70fb      	strb	r3, [r7, #3]
 80055d8:	4613      	mov	r3, r2
 80055da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80055e4:	78fb      	ldrb	r3, [r7, #3]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d107      	bne.n	80055fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80055ea:	883b      	ldrh	r3, [r7, #0]
 80055ec:	0419      	lsls	r1, r3, #16
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	629a      	str	r2, [r3, #40]	; 0x28
 80055f8:	e028      	b.n	800564c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005600:	0c1b      	lsrs	r3, r3, #16
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	4413      	add	r3, r2
 8005606:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005608:	2300      	movs	r3, #0
 800560a:	73fb      	strb	r3, [r7, #15]
 800560c:	e00d      	b.n	800562a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	7bfb      	ldrb	r3, [r7, #15]
 8005614:	3340      	adds	r3, #64	; 0x40
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	4413      	add	r3, r2
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	0c1b      	lsrs	r3, r3, #16
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	4413      	add	r3, r2
 8005622:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005624:	7bfb      	ldrb	r3, [r7, #15]
 8005626:	3301      	adds	r3, #1
 8005628:	73fb      	strb	r3, [r7, #15]
 800562a:	7bfa      	ldrb	r2, [r7, #15]
 800562c:	78fb      	ldrb	r3, [r7, #3]
 800562e:	3b01      	subs	r3, #1
 8005630:	429a      	cmp	r2, r3
 8005632:	d3ec      	bcc.n	800560e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005634:	883b      	ldrh	r3, [r7, #0]
 8005636:	0418      	lsls	r0, r3, #16
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6819      	ldr	r1, [r3, #0]
 800563c:	78fb      	ldrb	r3, [r7, #3]
 800563e:	3b01      	subs	r3, #1
 8005640:	68ba      	ldr	r2, [r7, #8]
 8005642:	4302      	orrs	r2, r0
 8005644:	3340      	adds	r3, #64	; 0x40
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	440b      	add	r3, r1
 800564a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr

0800565a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800565a:	b480      	push	{r7}
 800565c:	b083      	sub	sp, #12
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
 8005662:	460b      	mov	r3, r1
 8005664:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	887a      	ldrh	r2, [r7, #2]
 800566c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	460b      	mov	r3, r1
 8005686:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr

08005694 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d101      	bne.n	80056a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e262      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d075      	beq.n	800579e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056b2:	4ba3      	ldr	r3, [pc, #652]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 030c 	and.w	r3, r3, #12
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d00c      	beq.n	80056d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056be:	4ba0      	ldr	r3, [pc, #640]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056c6:	2b08      	cmp	r3, #8
 80056c8:	d112      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ca:	4b9d      	ldr	r3, [pc, #628]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056d6:	d10b      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d8:	4b99      	ldr	r3, [pc, #612]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d05b      	beq.n	800579c <HAL_RCC_OscConfig+0x108>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d157      	bne.n	800579c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e23d      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f8:	d106      	bne.n	8005708 <HAL_RCC_OscConfig+0x74>
 80056fa:	4b91      	ldr	r3, [pc, #580]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a90      	ldr	r2, [pc, #576]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005704:	6013      	str	r3, [r2, #0]
 8005706:	e01d      	b.n	8005744 <HAL_RCC_OscConfig+0xb0>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005710:	d10c      	bne.n	800572c <HAL_RCC_OscConfig+0x98>
 8005712:	4b8b      	ldr	r3, [pc, #556]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a8a      	ldr	r2, [pc, #552]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005718:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	4b88      	ldr	r3, [pc, #544]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a87      	ldr	r2, [pc, #540]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005728:	6013      	str	r3, [r2, #0]
 800572a:	e00b      	b.n	8005744 <HAL_RCC_OscConfig+0xb0>
 800572c:	4b84      	ldr	r3, [pc, #528]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a83      	ldr	r2, [pc, #524]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005736:	6013      	str	r3, [r2, #0]
 8005738:	4b81      	ldr	r3, [pc, #516]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a80      	ldr	r2, [pc, #512]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 800573e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005742:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d013      	beq.n	8005774 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800574c:	f7fb fd76 	bl	800123c <HAL_GetTick>
 8005750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005752:	e008      	b.n	8005766 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005754:	f7fb fd72 	bl	800123c <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	2b64      	cmp	r3, #100	; 0x64
 8005760:	d901      	bls.n	8005766 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	e202      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005766:	4b76      	ldr	r3, [pc, #472]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d0f0      	beq.n	8005754 <HAL_RCC_OscConfig+0xc0>
 8005772:	e014      	b.n	800579e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005774:	f7fb fd62 	bl	800123c <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800577c:	f7fb fd5e 	bl	800123c <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b64      	cmp	r3, #100	; 0x64
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e1ee      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800578e:	4b6c      	ldr	r3, [pc, #432]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d1f0      	bne.n	800577c <HAL_RCC_OscConfig+0xe8>
 800579a:	e000      	b.n	800579e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800579c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0302 	and.w	r3, r3, #2
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d063      	beq.n	8005872 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057aa:	4b65      	ldr	r3, [pc, #404]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057ac:	689b      	ldr	r3, [r3, #8]
 80057ae:	f003 030c 	and.w	r3, r3, #12
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00b      	beq.n	80057ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057b6:	4b62      	ldr	r3, [pc, #392]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057be:	2b08      	cmp	r3, #8
 80057c0:	d11c      	bne.n	80057fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057c2:	4b5f      	ldr	r3, [pc, #380]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d116      	bne.n	80057fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ce:	4b5c      	ldr	r3, [pc, #368]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_RCC_OscConfig+0x152>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d001      	beq.n	80057e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e1c2      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e6:	4b56      	ldr	r3, [pc, #344]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	00db      	lsls	r3, r3, #3
 80057f4:	4952      	ldr	r1, [pc, #328]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057fa:	e03a      	b.n	8005872 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d020      	beq.n	8005846 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005804:	4b4f      	ldr	r3, [pc, #316]	; (8005944 <HAL_RCC_OscConfig+0x2b0>)
 8005806:	2201      	movs	r2, #1
 8005808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800580a:	f7fb fd17 	bl	800123c <HAL_GetTick>
 800580e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005810:	e008      	b.n	8005824 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005812:	f7fb fd13 	bl	800123c <HAL_GetTick>
 8005816:	4602      	mov	r2, r0
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e1a3      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005824:	4b46      	ldr	r3, [pc, #280]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0302 	and.w	r3, r3, #2
 800582c:	2b00      	cmp	r3, #0
 800582e:	d0f0      	beq.n	8005812 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005830:	4b43      	ldr	r3, [pc, #268]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	00db      	lsls	r3, r3, #3
 800583e:	4940      	ldr	r1, [pc, #256]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005840:	4313      	orrs	r3, r2
 8005842:	600b      	str	r3, [r1, #0]
 8005844:	e015      	b.n	8005872 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005846:	4b3f      	ldr	r3, [pc, #252]	; (8005944 <HAL_RCC_OscConfig+0x2b0>)
 8005848:	2200      	movs	r2, #0
 800584a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fb fcf6 	bl	800123c <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005852:	e008      	b.n	8005866 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005854:	f7fb fcf2 	bl	800123c <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e182      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005866:	4b36      	ldr	r3, [pc, #216]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1f0      	bne.n	8005854 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0308 	and.w	r3, r3, #8
 800587a:	2b00      	cmp	r3, #0
 800587c:	d030      	beq.n	80058e0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d016      	beq.n	80058b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005886:	4b30      	ldr	r3, [pc, #192]	; (8005948 <HAL_RCC_OscConfig+0x2b4>)
 8005888:	2201      	movs	r2, #1
 800588a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800588c:	f7fb fcd6 	bl	800123c <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005894:	f7fb fcd2 	bl	800123c <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e162      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058a6:	4b26      	ldr	r3, [pc, #152]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80058a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0f0      	beq.n	8005894 <HAL_RCC_OscConfig+0x200>
 80058b2:	e015      	b.n	80058e0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058b4:	4b24      	ldr	r3, [pc, #144]	; (8005948 <HAL_RCC_OscConfig+0x2b4>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058ba:	f7fb fcbf 	bl	800123c <HAL_GetTick>
 80058be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c0:	e008      	b.n	80058d4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058c2:	f7fb fcbb 	bl	800123c <HAL_GetTick>
 80058c6:	4602      	mov	r2, r0
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	1ad3      	subs	r3, r2, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d901      	bls.n	80058d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e14b      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058d4:	4b1a      	ldr	r3, [pc, #104]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80058d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058d8:	f003 0302 	and.w	r3, r3, #2
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1f0      	bne.n	80058c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 809e 	beq.w	8005a2a <HAL_RCC_OscConfig+0x396>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058ee:	2300      	movs	r3, #0
 80058f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058f2:	4b13      	ldr	r3, [pc, #76]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 80058f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10f      	bne.n	800591e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058fe:	2300      	movs	r3, #0
 8005900:	60bb      	str	r3, [r7, #8]
 8005902:	4b0f      	ldr	r3, [pc, #60]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	4a0e      	ldr	r2, [pc, #56]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800590c:	6413      	str	r3, [r2, #64]	; 0x40
 800590e:	4b0c      	ldr	r3, [pc, #48]	; (8005940 <HAL_RCC_OscConfig+0x2ac>)
 8005910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005916:	60bb      	str	r3, [r7, #8]
 8005918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800591a:	2301      	movs	r3, #1
 800591c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800591e:	4b0b      	ldr	r3, [pc, #44]	; (800594c <HAL_RCC_OscConfig+0x2b8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005926:	2b00      	cmp	r3, #0
 8005928:	d121      	bne.n	800596e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800592a:	4b08      	ldr	r3, [pc, #32]	; (800594c <HAL_RCC_OscConfig+0x2b8>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a07      	ldr	r2, [pc, #28]	; (800594c <HAL_RCC_OscConfig+0x2b8>)
 8005930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005934:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005936:	f7fb fc81 	bl	800123c <HAL_GetTick>
 800593a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800593c:	e011      	b.n	8005962 <HAL_RCC_OscConfig+0x2ce>
 800593e:	bf00      	nop
 8005940:	40023800 	.word	0x40023800
 8005944:	42470000 	.word	0x42470000
 8005948:	42470e80 	.word	0x42470e80
 800594c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005950:	f7fb fc74 	bl	800123c <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	2b02      	cmp	r3, #2
 800595c:	d901      	bls.n	8005962 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e104      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005962:	4b84      	ldr	r3, [pc, #528]	; (8005b74 <HAL_RCC_OscConfig+0x4e0>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0f0      	beq.n	8005950 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d106      	bne.n	8005984 <HAL_RCC_OscConfig+0x2f0>
 8005976:	4b80      	ldr	r3, [pc, #512]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800597a:	4a7f      	ldr	r2, [pc, #508]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 800597c:	f043 0301 	orr.w	r3, r3, #1
 8005980:	6713      	str	r3, [r2, #112]	; 0x70
 8005982:	e01c      	b.n	80059be <HAL_RCC_OscConfig+0x32a>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2b05      	cmp	r3, #5
 800598a:	d10c      	bne.n	80059a6 <HAL_RCC_OscConfig+0x312>
 800598c:	4b7a      	ldr	r3, [pc, #488]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 800598e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005990:	4a79      	ldr	r2, [pc, #484]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005992:	f043 0304 	orr.w	r3, r3, #4
 8005996:	6713      	str	r3, [r2, #112]	; 0x70
 8005998:	4b77      	ldr	r3, [pc, #476]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 800599a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800599c:	4a76      	ldr	r2, [pc, #472]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 800599e:	f043 0301 	orr.w	r3, r3, #1
 80059a2:	6713      	str	r3, [r2, #112]	; 0x70
 80059a4:	e00b      	b.n	80059be <HAL_RCC_OscConfig+0x32a>
 80059a6:	4b74      	ldr	r3, [pc, #464]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059aa:	4a73      	ldr	r2, [pc, #460]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059ac:	f023 0301 	bic.w	r3, r3, #1
 80059b0:	6713      	str	r3, [r2, #112]	; 0x70
 80059b2:	4b71      	ldr	r3, [pc, #452]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b6:	4a70      	ldr	r2, [pc, #448]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059b8:	f023 0304 	bic.w	r3, r3, #4
 80059bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d014      	beq.n	80059f0 <HAL_RCC_OscConfig+0x35c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c6:	f7fb fc39 	bl	800123c <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059cc:	e009      	b.n	80059e2 <HAL_RCC_OscConfig+0x34e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059ce:	f7fb fc35 	bl	800123c <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80059dc:	d901      	bls.n	80059e2 <HAL_RCC_OscConfig+0x34e>
        {
          return HAL_TIMEOUT;
 80059de:	2303      	movs	r3, #3
 80059e0:	e0c4      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e2:	4b65      	ldr	r3, [pc, #404]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 80059e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059e6:	f003 0302 	and.w	r3, r3, #2
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d0ef      	beq.n	80059ce <HAL_RCC_OscConfig+0x33a>
 80059ee:	e013      	b.n	8005a18 <HAL_RCC_OscConfig+0x384>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059f0:	f7fb fc24 	bl	800123c <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059f6:	e009      	b.n	8005a0c <HAL_RCC_OscConfig+0x378>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059f8:	f7fb fc20 	bl	800123c <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005a06:	d901      	bls.n	8005a0c <HAL_RCC_OscConfig+0x378>
        {
          return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e0af      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a0c:	4b5a      	ldr	r3, [pc, #360]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1ef      	bne.n	80059f8 <HAL_RCC_OscConfig+0x364>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a18:	7dfb      	ldrb	r3, [r7, #23]
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d105      	bne.n	8005a2a <HAL_RCC_OscConfig+0x396>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a1e:	4b56      	ldr	r3, [pc, #344]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a22:	4a55      	ldr	r2, [pc, #340]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a28:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	f000 809b 	beq.w	8005b6a <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a34:	4b50      	ldr	r3, [pc, #320]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f003 030c 	and.w	r3, r3, #12
 8005a3c:	2b08      	cmp	r3, #8
 8005a3e:	d05c      	beq.n	8005afa <HAL_RCC_OscConfig+0x466>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d141      	bne.n	8005acc <HAL_RCC_OscConfig+0x438>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a48:	4b4c      	ldr	r3, [pc, #304]	; (8005b7c <HAL_RCC_OscConfig+0x4e8>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4e:	f7fb fbf5 	bl	800123c <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x3d4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a56:	f7fb fbf1 	bl	800123c <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x3d4>
          {
            return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e081      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a68:	4b43      	ldr	r3, [pc, #268]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1f0      	bne.n	8005a56 <HAL_RCC_OscConfig+0x3c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	69da      	ldr	r2, [r3, #28]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a1b      	ldr	r3, [r3, #32]
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a82:	019b      	lsls	r3, r3, #6
 8005a84:	431a      	orrs	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8a:	085b      	lsrs	r3, r3, #1
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	041b      	lsls	r3, r3, #16
 8005a90:	431a      	orrs	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a96:	061b      	lsls	r3, r3, #24
 8005a98:	4937      	ldr	r1, [pc, #220]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a9e:	4b37      	ldr	r3, [pc, #220]	; (8005b7c <HAL_RCC_OscConfig+0x4e8>)
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa4:	f7fb fbca 	bl	800123c <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0x42a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aac:	f7fb fbc6 	bl	800123c <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e056      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005abe:	4b2e      	ldr	r3, [pc, #184]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0f0      	beq.n	8005aac <HAL_RCC_OscConfig+0x418>
 8005aca:	e04e      	b.n	8005b6a <HAL_RCC_OscConfig+0x4d6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005acc:	4b2b      	ldr	r3, [pc, #172]	; (8005b7c <HAL_RCC_OscConfig+0x4e8>)
 8005ace:	2200      	movs	r2, #0
 8005ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ad2:	f7fb fbb3 	bl	800123c <HAL_GetTick>
 8005ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ad8:	e008      	b.n	8005aec <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ada:	f7fb fbaf 	bl	800123c <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b02      	cmp	r3, #2
 8005ae6:	d901      	bls.n	8005aec <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e03f      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aec:	4b22      	ldr	r3, [pc, #136]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1f0      	bne.n	8005ada <HAL_RCC_OscConfig+0x446>
 8005af8:	e037      	b.n	8005b6a <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d101      	bne.n	8005b06 <HAL_RCC_OscConfig+0x472>
      {
        return HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	e032      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b06:	4b1c      	ldr	r3, [pc, #112]	; (8005b78 <HAL_RCC_OscConfig+0x4e4>)
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d028      	beq.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d121      	bne.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d11a      	bne.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b36:	4013      	ands	r3, r2
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b3c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d111      	bne.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b4c:	085b      	lsrs	r3, r3, #1
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d107      	bne.n	8005b66 <HAL_RCC_OscConfig+0x4d2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b60:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d001      	beq.n	8005b6a <HAL_RCC_OscConfig+0x4d6>
#endif
        {
          return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e000      	b.n	8005b6c <HAL_RCC_OscConfig+0x4d8>
        }
      }
    }
  }
  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3718      	adds	r7, #24
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	40007000 	.word	0x40007000
 8005b78:	40023800 	.word	0x40023800
 8005b7c:	42470060 	.word	0x42470060

08005b80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d101      	bne.n	8005b94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e0cc      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b94:	4b68      	ldr	r3, [pc, #416]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0307 	and.w	r3, r3, #7
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d90c      	bls.n	8005bbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ba2:	4b65      	ldr	r3, [pc, #404]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	b2d2      	uxtb	r2, r2
 8005ba8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005baa:	4b63      	ldr	r3, [pc, #396]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0307 	and.w	r3, r3, #7
 8005bb2:	683a      	ldr	r2, [r7, #0]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d001      	beq.n	8005bbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e0b8      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0302 	and.w	r3, r3, #2
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d020      	beq.n	8005c0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0304 	and.w	r3, r3, #4
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d005      	beq.n	8005be0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bd4:	4b59      	ldr	r3, [pc, #356]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	4a58      	ldr	r2, [pc, #352]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005bde:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0308 	and.w	r3, r3, #8
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d005      	beq.n	8005bf8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bec:	4b53      	ldr	r3, [pc, #332]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	4a52      	ldr	r2, [pc, #328]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005bf6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bf8:	4b50      	ldr	r3, [pc, #320]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	494d      	ldr	r1, [pc, #308]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c06:	4313      	orrs	r3, r2
 8005c08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d044      	beq.n	8005ca0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d107      	bne.n	8005c2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c1e:	4b47      	ldr	r3, [pc, #284]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d119      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e07f      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d003      	beq.n	8005c3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c3a:	2b03      	cmp	r3, #3
 8005c3c:	d107      	bne.n	8005c4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c3e:	4b3f      	ldr	r3, [pc, #252]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d109      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e06f      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c4e:	4b3b      	ldr	r3, [pc, #236]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e067      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c5e:	4b37      	ldr	r3, [pc, #220]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f023 0203 	bic.w	r2, r3, #3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	4934      	ldr	r1, [pc, #208]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c70:	f7fb fae4 	bl	800123c <HAL_GetTick>
 8005c74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c76:	e00a      	b.n	8005c8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c78:	f7fb fae0 	bl	800123c <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d901      	bls.n	8005c8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e04f      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c8e:	4b2b      	ldr	r3, [pc, #172]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	f003 020c 	and.w	r2, r3, #12
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d1eb      	bne.n	8005c78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ca0:	4b25      	ldr	r3, [pc, #148]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d20c      	bcs.n	8005cc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cae:	4b22      	ldr	r3, [pc, #136]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005cb0:	683a      	ldr	r2, [r7, #0]
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cb6:	4b20      	ldr	r3, [pc, #128]	; (8005d38 <HAL_RCC_ClockConfig+0x1b8>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0307 	and.w	r3, r3, #7
 8005cbe:	683a      	ldr	r2, [r7, #0]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d001      	beq.n	8005cc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e032      	b.n	8005d2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f003 0304 	and.w	r3, r3, #4
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d008      	beq.n	8005ce6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cd4:	4b19      	ldr	r3, [pc, #100]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	4916      	ldr	r1, [pc, #88]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 0308 	and.w	r3, r3, #8
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d009      	beq.n	8005d06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cf2:	4b12      	ldr	r3, [pc, #72]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	490e      	ldr	r1, [pc, #56]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d06:	f000 f82d 	bl	8005d64 <HAL_RCC_GetSysClockFreq>
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	4b0b      	ldr	r3, [pc, #44]	; (8005d3c <HAL_RCC_ClockConfig+0x1bc>)
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	091b      	lsrs	r3, r3, #4
 8005d12:	f003 030f 	and.w	r3, r3, #15
 8005d16:	490a      	ldr	r1, [pc, #40]	; (8005d40 <HAL_RCC_ClockConfig+0x1c0>)
 8005d18:	5ccb      	ldrb	r3, [r1, r3]
 8005d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d1e:	4a09      	ldr	r2, [pc, #36]	; (8005d44 <HAL_RCC_ClockConfig+0x1c4>)
 8005d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d22:	4b09      	ldr	r3, [pc, #36]	; (8005d48 <HAL_RCC_ClockConfig+0x1c8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fb fa44 	bl	80011b4 <HAL_InitTick>

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3710      	adds	r7, #16
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	40023c00 	.word	0x40023c00
 8005d3c:	40023800 	.word	0x40023800
 8005d40:	08013ea8 	.word	0x08013ea8
 8005d44:	20000118 	.word	0x20000118
 8005d48:	20000000 	.word	0x20000000

08005d4c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8005d50:	4b03      	ldr	r3, [pc, #12]	; (8005d60 <HAL_RCC_EnableCSS+0x14>)
 8005d52:	2201      	movs	r2, #1
 8005d54:	601a      	str	r2, [r3, #0]
}
 8005d56:	bf00      	nop
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	4247004c 	.word	0x4247004c

08005d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d64:	b5b0      	push	{r4, r5, r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d6a:	2100      	movs	r1, #0
 8005d6c:	6079      	str	r1, [r7, #4]
 8005d6e:	2100      	movs	r1, #0
 8005d70:	60f9      	str	r1, [r7, #12]
 8005d72:	2100      	movs	r1, #0
 8005d74:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005d76:	2100      	movs	r1, #0
 8005d78:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d7a:	4952      	ldr	r1, [pc, #328]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005d7c:	6889      	ldr	r1, [r1, #8]
 8005d7e:	f001 010c 	and.w	r1, r1, #12
 8005d82:	2908      	cmp	r1, #8
 8005d84:	d00d      	beq.n	8005da2 <HAL_RCC_GetSysClockFreq+0x3e>
 8005d86:	2908      	cmp	r1, #8
 8005d88:	f200 8094 	bhi.w	8005eb4 <HAL_RCC_GetSysClockFreq+0x150>
 8005d8c:	2900      	cmp	r1, #0
 8005d8e:	d002      	beq.n	8005d96 <HAL_RCC_GetSysClockFreq+0x32>
 8005d90:	2904      	cmp	r1, #4
 8005d92:	d003      	beq.n	8005d9c <HAL_RCC_GetSysClockFreq+0x38>
 8005d94:	e08e      	b.n	8005eb4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d96:	4b4c      	ldr	r3, [pc, #304]	; (8005ec8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005d98:	60bb      	str	r3, [r7, #8]
       break;
 8005d9a:	e08e      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d9c:	4b4b      	ldr	r3, [pc, #300]	; (8005ecc <HAL_RCC_GetSysClockFreq+0x168>)
 8005d9e:	60bb      	str	r3, [r7, #8]
      break;
 8005da0:	e08b      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005da2:	4948      	ldr	r1, [pc, #288]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005da4:	6849      	ldr	r1, [r1, #4]
 8005da6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005daa:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dac:	4945      	ldr	r1, [pc, #276]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005dae:	6849      	ldr	r1, [r1, #4]
 8005db0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005db4:	2900      	cmp	r1, #0
 8005db6:	d024      	beq.n	8005e02 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005db8:	4942      	ldr	r1, [pc, #264]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005dba:	6849      	ldr	r1, [r1, #4]
 8005dbc:	0989      	lsrs	r1, r1, #6
 8005dbe:	4608      	mov	r0, r1
 8005dc0:	f04f 0100 	mov.w	r1, #0
 8005dc4:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005dc8:	f04f 0500 	mov.w	r5, #0
 8005dcc:	ea00 0204 	and.w	r2, r0, r4
 8005dd0:	ea01 0305 	and.w	r3, r1, r5
 8005dd4:	493d      	ldr	r1, [pc, #244]	; (8005ecc <HAL_RCC_GetSysClockFreq+0x168>)
 8005dd6:	fb01 f003 	mul.w	r0, r1, r3
 8005dda:	2100      	movs	r1, #0
 8005ddc:	fb01 f102 	mul.w	r1, r1, r2
 8005de0:	1844      	adds	r4, r0, r1
 8005de2:	493a      	ldr	r1, [pc, #232]	; (8005ecc <HAL_RCC_GetSysClockFreq+0x168>)
 8005de4:	fba2 0101 	umull	r0, r1, r2, r1
 8005de8:	1863      	adds	r3, r4, r1
 8005dea:	4619      	mov	r1, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	461a      	mov	r2, r3
 8005df0:	f04f 0300 	mov.w	r3, #0
 8005df4:	f7fa fee0 	bl	8000bb8 <__aeabi_uldivmod>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	460b      	mov	r3, r1
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	60fb      	str	r3, [r7, #12]
 8005e00:	e04a      	b.n	8005e98 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e02:	4b30      	ldr	r3, [pc, #192]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	099b      	lsrs	r3, r3, #6
 8005e08:	461a      	mov	r2, r3
 8005e0a:	f04f 0300 	mov.w	r3, #0
 8005e0e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005e12:	f04f 0100 	mov.w	r1, #0
 8005e16:	ea02 0400 	and.w	r4, r2, r0
 8005e1a:	ea03 0501 	and.w	r5, r3, r1
 8005e1e:	4620      	mov	r0, r4
 8005e20:	4629      	mov	r1, r5
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	f04f 0300 	mov.w	r3, #0
 8005e2a:	014b      	lsls	r3, r1, #5
 8005e2c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005e30:	0142      	lsls	r2, r0, #5
 8005e32:	4610      	mov	r0, r2
 8005e34:	4619      	mov	r1, r3
 8005e36:	1b00      	subs	r0, r0, r4
 8005e38:	eb61 0105 	sbc.w	r1, r1, r5
 8005e3c:	f04f 0200 	mov.w	r2, #0
 8005e40:	f04f 0300 	mov.w	r3, #0
 8005e44:	018b      	lsls	r3, r1, #6
 8005e46:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005e4a:	0182      	lsls	r2, r0, #6
 8005e4c:	1a12      	subs	r2, r2, r0
 8005e4e:	eb63 0301 	sbc.w	r3, r3, r1
 8005e52:	f04f 0000 	mov.w	r0, #0
 8005e56:	f04f 0100 	mov.w	r1, #0
 8005e5a:	00d9      	lsls	r1, r3, #3
 8005e5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e60:	00d0      	lsls	r0, r2, #3
 8005e62:	4602      	mov	r2, r0
 8005e64:	460b      	mov	r3, r1
 8005e66:	1912      	adds	r2, r2, r4
 8005e68:	eb45 0303 	adc.w	r3, r5, r3
 8005e6c:	f04f 0000 	mov.w	r0, #0
 8005e70:	f04f 0100 	mov.w	r1, #0
 8005e74:	0299      	lsls	r1, r3, #10
 8005e76:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005e7a:	0290      	lsls	r0, r2, #10
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	460b      	mov	r3, r1
 8005e80:	4610      	mov	r0, r2
 8005e82:	4619      	mov	r1, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	461a      	mov	r2, r3
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	f7fa fe94 	bl	8000bb8 <__aeabi_uldivmod>
 8005e90:	4602      	mov	r2, r0
 8005e92:	460b      	mov	r3, r1
 8005e94:	4613      	mov	r3, r2
 8005e96:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005e98:	4b0a      	ldr	r3, [pc, #40]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	0c1b      	lsrs	r3, r3, #16
 8005e9e:	f003 0303 	and.w	r3, r3, #3
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	005b      	lsls	r3, r3, #1
 8005ea6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eb0:	60bb      	str	r3, [r7, #8]
      break;
 8005eb2:	e002      	b.n	8005eba <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005eb4:	4b04      	ldr	r3, [pc, #16]	; (8005ec8 <HAL_RCC_GetSysClockFreq+0x164>)
 8005eb6:	60bb      	str	r3, [r7, #8]
      break;
 8005eb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eba:	68bb      	ldr	r3, [r7, #8]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bdb0      	pop	{r4, r5, r7, pc}
 8005ec4:	40023800 	.word	0x40023800
 8005ec8:	00f42400 	.word	0x00f42400
 8005ecc:	016e3600 	.word	0x016e3600

08005ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ed4:	4b03      	ldr	r3, [pc, #12]	; (8005ee4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	20000118 	.word	0x20000118

08005ee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005eec:	f7ff fff0 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	4b05      	ldr	r3, [pc, #20]	; (8005f08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	0a9b      	lsrs	r3, r3, #10
 8005ef8:	f003 0307 	and.w	r3, r3, #7
 8005efc:	4903      	ldr	r1, [pc, #12]	; (8005f0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005efe:	5ccb      	ldrb	r3, [r1, r3]
 8005f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	40023800 	.word	0x40023800
 8005f0c:	08013eb8 	.word	0x08013eb8

08005f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f14:	f7ff ffdc 	bl	8005ed0 <HAL_RCC_GetHCLKFreq>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	4b05      	ldr	r3, [pc, #20]	; (8005f30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	0b5b      	lsrs	r3, r3, #13
 8005f20:	f003 0307 	and.w	r3, r3, #7
 8005f24:	4903      	ldr	r1, [pc, #12]	; (8005f34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f26:	5ccb      	ldrb	r3, [r1, r3]
 8005f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	40023800 	.word	0x40023800
 8005f34:	08013eb8 	.word	0x08013eb8

08005f38 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8005f3c:	4b06      	ldr	r3, [pc, #24]	; (8005f58 <HAL_RCC_NMI_IRQHandler+0x20>)
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f44:	2b80      	cmp	r3, #128	; 0x80
 8005f46:	d104      	bne.n	8005f52 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8005f48:	f000 f80a 	bl	8005f60 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8005f4c:	4b03      	ldr	r3, [pc, #12]	; (8005f5c <HAL_RCC_NMI_IRQHandler+0x24>)
 8005f4e:	2280      	movs	r2, #128	; 0x80
 8005f50:	701a      	strb	r2, [r3, #0]
  }
}
 8005f52:	bf00      	nop
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	4002380e 	.word	0x4002380e

08005f60 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8005f60:	b480      	push	{r7}
 8005f62:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8005f64:	bf00      	nop
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
	...

08005f70 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d105      	bne.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d038      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005f98:	4b68      	ldr	r3, [pc, #416]	; (800613c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f9e:	f7fb f94d 	bl	800123c <HAL_GetTick>
 8005fa2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fa4:	e008      	b.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005fa6:	f7fb f949 	bl	800123c <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	2b02      	cmp	r3, #2
 8005fb2:	d901      	bls.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e0bc      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fb8:	4b61      	ldr	r3, [pc, #388]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d1f0      	bne.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	019b      	lsls	r3, r3, #6
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	071b      	lsls	r3, r3, #28
 8005fd6:	495a      	ldr	r1, [pc, #360]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005fde:	4b57      	ldr	r3, [pc, #348]	; (800613c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fe4:	f7fb f92a 	bl	800123c <HAL_GetTick>
 8005fe8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005fea:	e008      	b.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005fec:	f7fb f926 	bl	800123c <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	2b02      	cmp	r3, #2
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e099      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ffe:	4b50      	ldr	r3, [pc, #320]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d0f0      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 8082 	beq.w	800611c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006018:	2300      	movs	r3, #0
 800601a:	60fb      	str	r3, [r7, #12]
 800601c:	4b48      	ldr	r3, [pc, #288]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800601e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006020:	4a47      	ldr	r2, [pc, #284]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006026:	6413      	str	r3, [r2, #64]	; 0x40
 8006028:	4b45      	ldr	r3, [pc, #276]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800602a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006034:	4b43      	ldr	r3, [pc, #268]	; (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a42      	ldr	r2, [pc, #264]	; (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800603a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800603e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006040:	f7fb f8fc 	bl	800123c <HAL_GetTick>
 8006044:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006046:	e008      	b.n	800605a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006048:	f7fb f8f8 	bl	800123c <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d901      	bls.n	800605a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e06b      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800605a:	4b3a      	ldr	r3, [pc, #232]	; (8006144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006062:	2b00      	cmp	r3, #0
 8006064:	d0f0      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006066:	4b36      	ldr	r3, [pc, #216]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800606a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800606e:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d02e      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800607e:	693a      	ldr	r2, [r7, #16]
 8006080:	429a      	cmp	r2, r3
 8006082:	d027      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006084:	4b2e      	ldr	r3, [pc, #184]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800608c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800608e:	4b2e      	ldr	r3, [pc, #184]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006090:	2201      	movs	r2, #1
 8006092:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006094:	4b2c      	ldr	r3, [pc, #176]	; (8006148 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006096:	2200      	movs	r2, #0
 8006098:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800609a:	4a29      	ldr	r2, [pc, #164]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80060a0:	4b27      	ldr	r3, [pc, #156]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d113      	bne.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80060ac:	f7fb f8c6 	bl	800123c <HAL_GetTick>
 80060b0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b2:	e009      	b.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060b4:	f7fb f8c2 	bl	800123c <HAL_GetTick>
 80060b8:	4602      	mov	r2, r0
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80060c2:	d901      	bls.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x158>
          {
            return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e034      	b.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060c8:	4b1d      	ldr	r3, [pc, #116]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060cc:	f003 0302 	and.w	r3, r3, #2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d0ef      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	691b      	ldr	r3, [r3, #16]
 80060d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80060e0:	d10d      	bne.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80060e2:	4b17      	ldr	r3, [pc, #92]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80060f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060f6:	4912      	ldr	r1, [pc, #72]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	608b      	str	r3, [r1, #8]
 80060fc:	e005      	b.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x19a>
 80060fe:	4b10      	ldr	r3, [pc, #64]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	4a0f      	ldr	r2, [pc, #60]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006104:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006108:	6093      	str	r3, [r2, #8]
 800610a:	4b0d      	ldr	r3, [pc, #52]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800610c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006116:	490a      	ldr	r1, [pc, #40]	; (8006140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006118:	4313      	orrs	r3, r2
 800611a:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0308 	and.w	r3, r3, #8
 8006124:	2b00      	cmp	r3, #0
 8006126:	d003      	beq.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	7d1a      	ldrb	r2, [r3, #20]
 800612c:	4b07      	ldr	r3, [pc, #28]	; (800614c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800612e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3718      	adds	r7, #24
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	42470068 	.word	0x42470068
 8006140:	40023800 	.word	0x40023800
 8006144:	40007000 	.word	0x40007000
 8006148:	42470e40 	.word	0x42470e40
 800614c:	424711e0 	.word	0x424711e0

08006150 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e083      	b.n	800626a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	7f5b      	ldrb	r3, [r3, #29]
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b00      	cmp	r3, #0
 800616a:	d105      	bne.n	8006178 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f009 ffaa 	bl	80100cc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	22ca      	movs	r2, #202	; 0xca
 8006184:	625a      	str	r2, [r3, #36]	; 0x24
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2253      	movs	r2, #83	; 0x53
 800618c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 f9fb 	bl	800658a <RTC_EnterInitMode>
 8006194:	4603      	mov	r3, r0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d008      	beq.n	80061ac <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	22ff      	movs	r2, #255	; 0xff
 80061a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2204      	movs	r2, #4
 80061a6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e05e      	b.n	800626a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	6812      	ldr	r2, [r2, #0]
 80061b6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80061ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061be:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	6899      	ldr	r1, [r3, #8]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	431a      	orrs	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	431a      	orrs	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	68d2      	ldr	r2, [r2, #12]
 80061e6:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6919      	ldr	r1, [r3, #16]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	041a      	lsls	r2, r3, #16
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68da      	ldr	r2, [r3, #12]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800620a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f003 0320 	and.w	r3, r3, #32
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10e      	bne.n	8006238 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 f98d 	bl	800653a <HAL_RTC_WaitForSynchro>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d008      	beq.n	8006238 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	22ff      	movs	r2, #255	; 0xff
 800622c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2204      	movs	r2, #4
 8006232:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e018      	b.n	800626a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006246:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	699a      	ldr	r2, [r3, #24]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	430a      	orrs	r2, r1
 8006258:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	22ff      	movs	r2, #255	; 0xff
 8006260:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2201      	movs	r2, #1
 8006266:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8006268:	2300      	movs	r3, #0
  }
}
 800626a:	4618      	mov	r0, r3
 800626c:	3708      	adds	r7, #8
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006272:	b590      	push	{r4, r7, lr}
 8006274:	b087      	sub	sp, #28
 8006276:	af00      	add	r7, sp, #0
 8006278:	60f8      	str	r0, [r7, #12]
 800627a:	60b9      	str	r1, [r7, #8]
 800627c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800627e:	2300      	movs	r3, #0
 8006280:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	7f1b      	ldrb	r3, [r3, #28]
 8006286:	2b01      	cmp	r3, #1
 8006288:	d101      	bne.n	800628e <HAL_RTC_SetTime+0x1c>
 800628a:	2302      	movs	r3, #2
 800628c:	e0aa      	b.n	80063e4 <HAL_RTC_SetTime+0x172>
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2201      	movs	r2, #1
 8006292:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2202      	movs	r2, #2
 8006298:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d126      	bne.n	80062ee <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d102      	bne.n	80062b4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	2200      	movs	r2, #0
 80062b2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	781b      	ldrb	r3, [r3, #0]
 80062b8:	4618      	mov	r0, r3
 80062ba:	f000 f992 	bl	80065e2 <RTC_ByteToBcd2>
 80062be:	4603      	mov	r3, r0
 80062c0:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	785b      	ldrb	r3, [r3, #1]
 80062c6:	4618      	mov	r0, r3
 80062c8:	f000 f98b 	bl	80065e2 <RTC_ByteToBcd2>
 80062cc:	4603      	mov	r3, r0
 80062ce:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80062d0:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	789b      	ldrb	r3, [r3, #2]
 80062d6:	4618      	mov	r0, r3
 80062d8:	f000 f983 	bl	80065e2 <RTC_ByteToBcd2>
 80062dc:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80062de:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	78db      	ldrb	r3, [r3, #3]
 80062e6:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80062e8:	4313      	orrs	r3, r2
 80062ea:	617b      	str	r3, [r7, #20]
 80062ec:	e018      	b.n	8006320 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d102      	bne.n	8006302 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	2200      	movs	r2, #0
 8006300:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	785b      	ldrb	r3, [r3, #1]
 800630c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800630e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8006310:	68ba      	ldr	r2, [r7, #8]
 8006312:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006314:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	78db      	ldrb	r3, [r3, #3]
 800631a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800631c:	4313      	orrs	r3, r2
 800631e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	22ca      	movs	r2, #202	; 0xca
 8006326:	625a      	str	r2, [r3, #36]	; 0x24
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2253      	movs	r2, #83	; 0x53
 800632e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 f92a 	bl	800658a <RTC_EnterInitMode>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d00b      	beq.n	8006354 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	22ff      	movs	r2, #255	; 0xff
 8006342:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2204      	movs	r2, #4
 8006348:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e047      	b.n	80063e4 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800635e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006362:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689a      	ldr	r2, [r3, #8]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006372:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6899      	ldr	r1, [r3, #8]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	68da      	ldr	r2, [r3, #12]
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	431a      	orrs	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	430a      	orrs	r2, r1
 800638a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68da      	ldr	r2, [r3, #12]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800639a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	f003 0320 	and.w	r3, r3, #32
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d111      	bne.n	80063ce <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f000 f8c5 	bl	800653a <HAL_RTC_WaitForSynchro>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00b      	beq.n	80063ce <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	22ff      	movs	r2, #255	; 0xff
 80063bc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2204      	movs	r2, #4
 80063c2:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2200      	movs	r2, #0
 80063c8:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e00a      	b.n	80063e4 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	22ff      	movs	r2, #255	; 0xff
 80063d4:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2201      	movs	r2, #1
 80063da:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80063e2:	2300      	movs	r3, #0
  }
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	371c      	adds	r7, #28
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd90      	pop	{r4, r7, pc}

080063ec <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80063ec:	b590      	push	{r4, r7, lr}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80063f8:	2300      	movs	r3, #0
 80063fa:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	7f1b      	ldrb	r3, [r3, #28]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d101      	bne.n	8006408 <HAL_RTC_SetDate+0x1c>
 8006404:	2302      	movs	r3, #2
 8006406:	e094      	b.n	8006532 <HAL_RTC_SetDate+0x146>
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2201      	movs	r2, #1
 800640c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2202      	movs	r2, #2
 8006412:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d10e      	bne.n	8006438 <HAL_RTC_SetDate+0x4c>
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	785b      	ldrb	r3, [r3, #1]
 800641e:	f003 0310 	and.w	r3, r3, #16
 8006422:	2b00      	cmp	r3, #0
 8006424:	d008      	beq.n	8006438 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	785b      	ldrb	r3, [r3, #1]
 800642a:	f023 0310 	bic.w	r3, r3, #16
 800642e:	b2db      	uxtb	r3, r3
 8006430:	330a      	adds	r3, #10
 8006432:	b2da      	uxtb	r2, r3
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d11c      	bne.n	8006478 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	78db      	ldrb	r3, [r3, #3]
 8006442:	4618      	mov	r0, r3
 8006444:	f000 f8cd 	bl	80065e2 <RTC_ByteToBcd2>
 8006448:	4603      	mov	r3, r0
 800644a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	785b      	ldrb	r3, [r3, #1]
 8006450:	4618      	mov	r0, r3
 8006452:	f000 f8c6 	bl	80065e2 <RTC_ByteToBcd2>
 8006456:	4603      	mov	r3, r0
 8006458:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800645a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	789b      	ldrb	r3, [r3, #2]
 8006460:	4618      	mov	r0, r3
 8006462:	f000 f8be 	bl	80065e2 <RTC_ByteToBcd2>
 8006466:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006468:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006472:	4313      	orrs	r3, r2
 8006474:	617b      	str	r3, [r7, #20]
 8006476:	e00e      	b.n	8006496 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	78db      	ldrb	r3, [r3, #3]
 800647c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	785b      	ldrb	r3, [r3, #1]
 8006482:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006484:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800648a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006492:	4313      	orrs	r3, r2
 8006494:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	22ca      	movs	r2, #202	; 0xca
 800649c:	625a      	str	r2, [r3, #36]	; 0x24
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2253      	movs	r2, #83	; 0x53
 80064a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f000 f86f 	bl	800658a <RTC_EnterInitMode>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00b      	beq.n	80064ca <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	22ff      	movs	r2, #255	; 0xff
 80064b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2204      	movs	r2, #4
 80064be:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e033      	b.n	8006532 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80064d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80064d8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	68da      	ldr	r2, [r3, #12]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064e8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	689b      	ldr	r3, [r3, #8]
 80064f0:	f003 0320 	and.w	r3, r3, #32
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d111      	bne.n	800651c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f000 f81e 	bl	800653a <HAL_RTC_WaitForSynchro>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d00b      	beq.n	800651c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	22ff      	movs	r2, #255	; 0xff
 800650a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2204      	movs	r2, #4
 8006510:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e00a      	b.n	8006532 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	22ff      	movs	r2, #255	; 0xff
 8006522:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2201      	movs	r2, #1
 8006528:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8006530:	2300      	movs	r3, #0
  }
}
 8006532:	4618      	mov	r0, r3
 8006534:	371c      	adds	r7, #28
 8006536:	46bd      	mov	sp, r7
 8006538:	bd90      	pop	{r4, r7, pc}

0800653a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b084      	sub	sp, #16
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006542:	2300      	movs	r3, #0
 8006544:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	68da      	ldr	r2, [r3, #12]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006554:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006556:	f7fa fe71 	bl	800123c <HAL_GetTick>
 800655a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800655c:	e009      	b.n	8006572 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800655e:	f7fa fe6d 	bl	800123c <HAL_GetTick>
 8006562:	4602      	mov	r2, r0
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800656c:	d901      	bls.n	8006572 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e007      	b.n	8006582 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	f003 0320 	and.w	r3, r3, #32
 800657c:	2b00      	cmp	r3, #0
 800657e:	d0ee      	beq.n	800655e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3710      	adds	r7, #16
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800658a:	b580      	push	{r7, lr}
 800658c:	b084      	sub	sp, #16
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006592:	2300      	movs	r3, #0
 8006594:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d119      	bne.n	80065d8 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f04f 32ff 	mov.w	r2, #4294967295
 80065ac:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80065ae:	f7fa fe45 	bl	800123c <HAL_GetTick>
 80065b2:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80065b4:	e009      	b.n	80065ca <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80065b6:	f7fa fe41 	bl	800123c <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065c4:	d901      	bls.n	80065ca <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e007      	b.n	80065da <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d0ee      	beq.n	80065b6 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80065e2:	b480      	push	{r7}
 80065e4:	b085      	sub	sp, #20
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	4603      	mov	r3, r0
 80065ea:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80065ec:	2300      	movs	r3, #0
 80065ee:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 80065f0:	e005      	b.n	80065fe <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	3301      	adds	r3, #1
 80065f6:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80065f8:	79fb      	ldrb	r3, [r7, #7]
 80065fa:	3b0a      	subs	r3, #10
 80065fc:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 80065fe:	79fb      	ldrb	r3, [r7, #7]
 8006600:	2b09      	cmp	r3, #9
 8006602:	d8f6      	bhi.n	80065f2 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	b2db      	uxtb	r3, r3
 8006608:	011b      	lsls	r3, r3, #4
 800660a:	b2da      	uxtb	r2, r3
 800660c:	79fb      	ldrb	r3, [r7, #7]
 800660e:	4313      	orrs	r3, r2
 8006610:	b2db      	uxtb	r3, r3
}
 8006612:	4618      	mov	r0, r3
 8006614:	3714      	adds	r7, #20
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr

0800661e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b082      	sub	sp, #8
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d101      	bne.n	8006630 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e022      	b.n	8006676 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006636:	b2db      	uxtb	r3, r3
 8006638:	2b00      	cmp	r3, #0
 800663a:	d105      	bne.n	8006648 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f009 fd6e 	bl	8010124 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2203      	movs	r2, #3
 800664c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f815 	bl	8006680 <HAL_SD_InitCard>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d001      	beq.n	8006660 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e00a      	b.n	8006676 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3708      	adds	r7, #8
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
	...

08006680 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006680:	b5b0      	push	{r4, r5, r7, lr}
 8006682:	b08e      	sub	sp, #56	; 0x38
 8006684:	af04      	add	r7, sp, #16
 8006686:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006688:	2300      	movs	r3, #0
 800668a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800668c:	2300      	movs	r3, #0
 800668e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006690:	2300      	movs	r3, #0
 8006692:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006694:	2300      	movs	r3, #0
 8006696:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006698:	2300      	movs	r3, #0
 800669a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800669c:	2376      	movs	r3, #118	; 0x76
 800669e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681d      	ldr	r5, [r3, #0]
 80066a4:	466c      	mov	r4, sp
 80066a6:	f107 0314 	add.w	r3, r7, #20
 80066aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80066ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80066b2:	f107 0308 	add.w	r3, r7, #8
 80066b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066b8:	4628      	mov	r0, r5
 80066ba:	f002 f9df 	bl	8008a7c <SDIO_Init>
 80066be:	4603      	mov	r3, r0
 80066c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80066c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e04c      	b.n	800676a <HAL_SD_InitCard+0xea>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80066d0:	4b28      	ldr	r3, [pc, #160]	; (8006774 <HAL_SD_InitCard+0xf4>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4618      	mov	r0, r3
 80066dc:	f002 fa17 	bl	8008b0e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80066e0:	4b24      	ldr	r3, [pc, #144]	; (8006774 <HAL_SD_InitCard+0xf4>)
 80066e2:	2201      	movs	r2, #1
 80066e4:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f000 ff02 	bl	80074f0 <SD_PowerON>
 80066ec:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80066ee:	6a3b      	ldr	r3, [r7, #32]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00b      	beq.n	800670c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006700:	6a3b      	ldr	r3, [r7, #32]
 8006702:	431a      	orrs	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e02e      	b.n	800676a <HAL_SD_InitCard+0xea>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 fe23 	bl	8007358 <SD_InitCard>
 8006712:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006714:	6a3b      	ldr	r3, [r7, #32]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00b      	beq.n	8006732 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006726:	6a3b      	ldr	r3, [r7, #32]
 8006728:	431a      	orrs	r2, r3
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e01b      	b.n	800676a <HAL_SD_InitCard+0xea>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f44f 7100 	mov.w	r1, #512	; 0x200
 800673a:	4618      	mov	r0, r3
 800673c:	f002 fa7a 	bl	8008c34 <SDMMC_CmdBlockLength>
 8006740:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00f      	beq.n	8006768 <HAL_SD_InitCard+0xe8>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a0a      	ldr	r2, [pc, #40]	; (8006778 <HAL_SD_InitCard+0xf8>)
 800674e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006754:	6a3b      	ldr	r3, [r7, #32]
 8006756:	431a      	orrs	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e000      	b.n	800676a <HAL_SD_InitCard+0xea>
  }

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3728      	adds	r7, #40	; 0x28
 800676e:	46bd      	mov	sp, r7
 8006770:	bdb0      	pop	{r4, r5, r7, pc}
 8006772:	bf00      	nop
 8006774:	422580a0 	.word	0x422580a0
 8006778:	004005ff 	.word	0x004005ff

0800677c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b092      	sub	sp, #72	; 0x48
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
 8006788:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800678a:	f7fa fd57 	bl	800123c <HAL_GetTick>
 800678e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d107      	bne.n	80067ae <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e1bd      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	f040 81b0 	bne.w	8006b1c <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80067c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	441a      	add	r2, r3
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d907      	bls.n	80067e0 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e1a4      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2203      	movs	r2, #3
 80067e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2200      	movs	r2, #0
 80067ee:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d002      	beq.n	80067fe <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80067f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067fa:	025b      	lsls	r3, r3, #9
 80067fc:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80067fe:	f04f 33ff 	mov.w	r3, #4294967295
 8006802:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	025b      	lsls	r3, r3, #9
 8006808:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800680a:	2390      	movs	r3, #144	; 0x90
 800680c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800680e:	2302      	movs	r3, #2
 8006810:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006812:	2300      	movs	r3, #0
 8006814:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006816:	2301      	movs	r3, #1
 8006818:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f107 0214 	add.w	r2, r7, #20
 8006822:	4611      	mov	r1, r2
 8006824:	4618      	mov	r0, r3
 8006826:	f002 f9d9 	bl	8008bdc <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d90a      	bls.n	8006846 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2202      	movs	r2, #2
 8006834:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800683c:	4618      	mov	r0, r3
 800683e:	f002 fa3d 	bl	8008cbc <SDMMC_CmdReadMultiBlock>
 8006842:	6478      	str	r0, [r7, #68]	; 0x44
 8006844:	e009      	b.n	800685a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2201      	movs	r2, #1
 800684a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006852:	4618      	mov	r0, r3
 8006854:	f002 fa10 	bl	8008c78 <SDMMC_CmdReadSingleBlock>
 8006858:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800685a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800685c:	2b00      	cmp	r3, #0
 800685e:	d012      	beq.n	8006886 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a7a      	ldr	r2, [pc, #488]	; (8006a50 <HAL_SD_ReadBlocks+0x2d4>)
 8006866:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800686c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800686e:	431a      	orrs	r2, r3
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e151      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800688a:	e061      	b.n	8006950 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006892:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d03c      	beq.n	8006914 <HAL_SD_ReadBlocks+0x198>
 800689a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800689c:	2b00      	cmp	r3, #0
 800689e:	d039      	beq.n	8006914 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80068a0:	2300      	movs	r3, #0
 80068a2:	643b      	str	r3, [r7, #64]	; 0x40
 80068a4:	e033      	b.n	800690e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f002 f911 	bl	8008ad2 <SDIO_ReadFIFO>
 80068b0:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80068b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b4:	b2da      	uxtb	r2, r3
 80068b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80068ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068bc:	3301      	adds	r3, #1
 80068be:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80068c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068c2:	3b01      	subs	r3, #1
 80068c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80068c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068c8:	0a1b      	lsrs	r3, r3, #8
 80068ca:	b2da      	uxtb	r2, r3
 80068cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ce:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80068d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068d2:	3301      	adds	r3, #1
 80068d4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80068d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068d8:	3b01      	subs	r3, #1
 80068da:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80068dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068de:	0c1b      	lsrs	r3, r3, #16
 80068e0:	b2da      	uxtb	r2, r3
 80068e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80068e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068e8:	3301      	adds	r3, #1
 80068ea:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80068ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068ee:	3b01      	subs	r3, #1
 80068f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80068f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068f4:	0e1b      	lsrs	r3, r3, #24
 80068f6:	b2da      	uxtb	r2, r3
 80068f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068fa:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80068fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068fe:	3301      	adds	r3, #1
 8006900:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006904:	3b01      	subs	r3, #1
 8006906:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8006908:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800690a:	3301      	adds	r3, #1
 800690c:	643b      	str	r3, [r7, #64]	; 0x40
 800690e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006910:	2b07      	cmp	r3, #7
 8006912:	d9c8      	bls.n	80068a6 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006914:	f7fa fc92 	bl	800123c <HAL_GetTick>
 8006918:	4602      	mov	r2, r0
 800691a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006920:	429a      	cmp	r2, r3
 8006922:	d902      	bls.n	800692a <HAL_SD_ReadBlocks+0x1ae>
 8006924:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006926:	2b00      	cmp	r3, #0
 8006928:	d112      	bne.n	8006950 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a48      	ldr	r2, [pc, #288]	; (8006a50 <HAL_SD_ReadBlocks+0x2d4>)
 8006930:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006936:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2201      	movs	r2, #1
 8006942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	2200      	movs	r2, #0
 800694a:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800694c:	2303      	movs	r3, #3
 800694e:	e0ec      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006956:	f240 332a 	movw	r3, #810	; 0x32a
 800695a:	4013      	ands	r3, r2
 800695c:	2b00      	cmp	r3, #0
 800695e:	d095      	beq.n	800688c <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800696a:	2b00      	cmp	r3, #0
 800696c:	d022      	beq.n	80069b4 <HAL_SD_ReadBlocks+0x238>
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	2b01      	cmp	r3, #1
 8006972:	d91f      	bls.n	80069b4 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006978:	2b03      	cmp	r3, #3
 800697a:	d01b      	beq.n	80069b4 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4618      	mov	r0, r3
 8006982:	f002 fa01 	bl	8008d88 <SDMMC_CmdStopTransfer>
 8006986:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800698a:	2b00      	cmp	r3, #0
 800698c:	d012      	beq.n	80069b4 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a2f      	ldr	r2, [pc, #188]	; (8006a50 <HAL_SD_ReadBlocks+0x2d4>)
 8006994:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800699a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800699c:	431a      	orrs	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2201      	movs	r2, #1
 80069a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e0ba      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ba:	f003 0308 	and.w	r3, r3, #8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d012      	beq.n	80069e8 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a22      	ldr	r2, [pc, #136]	; (8006a50 <HAL_SD_ReadBlocks+0x2d4>)
 80069c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ce:	f043 0208 	orr.w	r2, r3, #8
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2200      	movs	r2, #0
 80069e2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e0a0      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ee:	f003 0302 	and.w	r3, r3, #2
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d012      	beq.n	8006a1c <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a15      	ldr	r2, [pc, #84]	; (8006a50 <HAL_SD_ReadBlocks+0x2d4>)
 80069fc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a02:	f043 0202 	orr.w	r2, r3, #2
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2200      	movs	r2, #0
 8006a16:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e086      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a22:	f003 0320 	and.w	r3, r3, #32
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d063      	beq.n	8006af2 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a08      	ldr	r2, [pc, #32]	; (8006a50 <HAL_SD_ReadBlocks+0x2d4>)
 8006a30:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a36:	f043 0220 	orr.w	r2, r3, #32
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e06c      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
 8006a50:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f002 f83a 	bl	8008ad2 <SDIO_ReadFIFO>
 8006a5e:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8006a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a62:	b2da      	uxtb	r2, r3
 8006a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a66:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a70:	3b01      	subs	r3, #1
 8006a72:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a76:	0a1b      	lsrs	r3, r3, #8
 8006a78:	b2da      	uxtb	r2, r3
 8006a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a7c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a80:	3301      	adds	r3, #1
 8006a82:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006a84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a86:	3b01      	subs	r3, #1
 8006a88:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a8c:	0c1b      	lsrs	r3, r3, #16
 8006a8e:	b2da      	uxtb	r2, r3
 8006a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a92:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006a94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a96:	3301      	adds	r3, #1
 8006a98:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006a9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a9c:	3b01      	subs	r3, #1
 8006a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa2:	0e1b      	lsrs	r3, r3, #24
 8006aa4:	b2da      	uxtb	r2, r3
 8006aa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aa8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006aac:	3301      	adds	r3, #1
 8006aae:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006ab0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006ab6:	f7fa fbc1 	bl	800123c <HAL_GetTick>
 8006aba:	4602      	mov	r2, r0
 8006abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abe:	1ad3      	subs	r3, r2, r3
 8006ac0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d902      	bls.n	8006acc <HAL_SD_ReadBlocks+0x350>
 8006ac6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d112      	bne.n	8006af2 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a18      	ldr	r2, [pc, #96]	; (8006b34 <HAL_SD_ReadBlocks+0x3b8>)
 8006ad2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2200      	movs	r2, #0
 8006aec:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e01b      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d002      	beq.n	8006b06 <HAL_SD_ReadBlocks+0x38a>
 8006b00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1a6      	bne.n	8006a54 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f240 523a 	movw	r2, #1338	; 0x53a
 8006b0e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	e006      	b.n	8006b2a <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b20:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006b28:	2301      	movs	r3, #1
  }
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3748      	adds	r7, #72	; 0x48
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	004005ff 	.word	0x004005ff

08006b38 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b092      	sub	sp, #72	; 0x48
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	607a      	str	r2, [r7, #4]
 8006b44:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006b46:	f7fa fb79 	bl	800123c <HAL_GetTick>
 8006b4a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d107      	bne.n	8006b6a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e166      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	f040 8159 	bne.w	8006e2a <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006b7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	441a      	add	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b88:	429a      	cmp	r2, r3
 8006b8a:	d907      	bls.n	8006b9c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b90:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e14d      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2203      	movs	r2, #3
 8006ba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d002      	beq.n	8006bba <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bb6:	025b      	lsls	r3, r3, #9
 8006bb8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006bba:	f04f 33ff 	mov.w	r3, #4294967295
 8006bbe:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	025b      	lsls	r3, r3, #9
 8006bc4:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006bc6:	2390      	movs	r3, #144	; 0x90
 8006bc8:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f107 0218 	add.w	r2, r7, #24
 8006bde:	4611      	mov	r1, r2
 8006be0:	4618      	mov	r0, r3
 8006be2:	f001 fffb 	bl	8008bdc <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d90a      	bls.n	8006c02 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2220      	movs	r2, #32
 8006bf0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f002 f8a3 	bl	8008d44 <SDMMC_CmdWriteMultiBlock>
 8006bfe:	6478      	str	r0, [r7, #68]	; 0x44
 8006c00:	e009      	b.n	8006c16 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2210      	movs	r2, #16
 8006c06:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f002 f876 	bl	8008d00 <SDMMC_CmdWriteSingleBlock>
 8006c14:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006c16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d012      	beq.n	8006c42 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a87      	ldr	r2, [pc, #540]	; (8006e40 <HAL_SD_WriteBlocks+0x308>)
 8006c22:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e0fa      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006c46:	e065      	b.n	8006d14 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d040      	beq.n	8006cd8 <HAL_SD_WriteBlocks+0x1a0>
 8006c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d03d      	beq.n	8006cd8 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	643b      	str	r3, [r7, #64]	; 0x40
 8006c60:	e037      	b.n	8006cd2 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8006c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006c6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c70:	3b01      	subs	r3, #1
 8006c72:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	021a      	lsls	r2, r3, #8
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006c80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c82:	3301      	adds	r3, #1
 8006c84:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006c86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c88:	3b01      	subs	r3, #1
 8006c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8006c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	041a      	lsls	r2, r3, #16
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006c9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ca0:	3b01      	subs	r3, #1
 8006ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8006ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	061a      	lsls	r2, r3, #24
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006cb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f107 0214 	add.w	r2, r7, #20
 8006cc4:	4611      	mov	r1, r2
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f001 ff10 	bl	8008aec <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8006ccc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cce:	3301      	adds	r3, #1
 8006cd0:	643b      	str	r3, [r7, #64]	; 0x40
 8006cd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006cd4:	2b07      	cmp	r3, #7
 8006cd6:	d9c4      	bls.n	8006c62 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006cd8:	f7fa fab0 	bl	800123c <HAL_GetTick>
 8006cdc:	4602      	mov	r2, r0
 8006cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce0:	1ad3      	subs	r3, r2, r3
 8006ce2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d902      	bls.n	8006cee <HAL_SD_WriteBlocks+0x1b6>
 8006ce8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d112      	bne.n	8006d14 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a53      	ldr	r2, [pc, #332]	; (8006e40 <HAL_SD_WriteBlocks+0x308>)
 8006cf4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cfc:	431a      	orrs	r2, r3
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e091      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d1a:	f240 331a 	movw	r3, #794	; 0x31a
 8006d1e:	4013      	ands	r3, r2
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d091      	beq.n	8006c48 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d022      	beq.n	8006d78 <HAL_SD_WriteBlocks+0x240>
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d91f      	bls.n	8006d78 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d3c:	2b03      	cmp	r3, #3
 8006d3e:	d01b      	beq.n	8006d78 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4618      	mov	r0, r3
 8006d46:	f002 f81f 	bl	8008d88 <SDMMC_CmdStopTransfer>
 8006d4a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006d4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d012      	beq.n	8006d78 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a3a      	ldr	r2, [pc, #232]	; (8006e40 <HAL_SD_WriteBlocks+0x308>)
 8006d58:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d60:	431a      	orrs	r2, r3
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2200      	movs	r2, #0
 8006d72:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e05f      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d7e:	f003 0308 	and.w	r3, r3, #8
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d012      	beq.n	8006dac <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a2d      	ldr	r2, [pc, #180]	; (8006e40 <HAL_SD_WriteBlocks+0x308>)
 8006d8c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d92:	f043 0208 	orr.w	r2, r3, #8
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e045      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d012      	beq.n	8006de0 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4a20      	ldr	r2, [pc, #128]	; (8006e40 <HAL_SD_WriteBlocks+0x308>)
 8006dc0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc6:	f043 0202 	orr.w	r2, r3, #2
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2201      	movs	r2, #1
 8006dd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e02b      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006de6:	f003 0310 	and.w	r3, r3, #16
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d012      	beq.n	8006e14 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a13      	ldr	r2, [pc, #76]	; (8006e40 <HAL_SD_WriteBlocks+0x308>)
 8006df4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfa:	f043 0210 	orr.w	r2, r3, #16
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2201      	movs	r2, #1
 8006e06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006e10:	2301      	movs	r3, #1
 8006e12:	e011      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f240 523a 	movw	r2, #1338	; 0x53a
 8006e1c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2201      	movs	r2, #1
 8006e22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006e26:	2300      	movs	r3, #0
 8006e28:	e006      	b.n	8006e38 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e2e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
  }
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3748      	adds	r7, #72	; 0x48
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bd80      	pop	{r7, pc}
 8006e40:	004005ff 	.word	0x004005ff

08006e44 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e52:	0f9b      	lsrs	r3, r3, #30
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e5e:	0e9b      	lsrs	r3, r3, #26
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	f003 030f 	and.w	r3, r3, #15
 8006e66:	b2da      	uxtb	r2, r3
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e70:	0e1b      	lsrs	r3, r3, #24
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	f003 0303 	and.w	r3, r3, #3
 8006e78:	b2da      	uxtb	r2, r3
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e82:	0c1b      	lsrs	r3, r3, #16
 8006e84:	b2da      	uxtb	r2, r3
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e8e:	0a1b      	lsrs	r3, r3, #8
 8006e90:	b2da      	uxtb	r2, r3
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e9a:	b2da      	uxtb	r2, r3
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ea4:	0d1b      	lsrs	r3, r3, #20
 8006ea6:	b29a      	uxth	r2, r3
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006eb0:	0c1b      	lsrs	r3, r3, #16
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	f003 030f 	and.w	r3, r3, #15
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ec2:	0bdb      	lsrs	r3, r3, #15
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ed4:	0b9b      	lsrs	r3, r3, #14
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	f003 0301 	and.w	r3, r3, #1
 8006edc:	b2da      	uxtb	r2, r3
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ee6:	0b5b      	lsrs	r3, r3, #13
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	f003 0301 	and.w	r3, r3, #1
 8006eee:	b2da      	uxtb	r2, r3
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ef8:	0b1b      	lsrs	r3, r3, #12
 8006efa:	b2db      	uxtb	r3, r3
 8006efc:	f003 0301 	and.w	r3, r3, #1
 8006f00:	b2da      	uxtb	r2, r3
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d163      	bne.n	8006fdc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f18:	009a      	lsls	r2, r3, #2
 8006f1a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006f1e:	4013      	ands	r3, r2
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006f24:	0f92      	lsrs	r2, r2, #30
 8006f26:	431a      	orrs	r2, r3
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f30:	0edb      	lsrs	r3, r3, #27
 8006f32:	b2db      	uxtb	r3, r3
 8006f34:	f003 0307 	and.w	r3, r3, #7
 8006f38:	b2da      	uxtb	r2, r3
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f42:	0e1b      	lsrs	r3, r3, #24
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	f003 0307 	and.w	r3, r3, #7
 8006f4a:	b2da      	uxtb	r2, r3
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f54:	0d5b      	lsrs	r3, r3, #21
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	f003 0307 	and.w	r3, r3, #7
 8006f5c:	b2da      	uxtb	r2, r3
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f66:	0c9b      	lsrs	r3, r3, #18
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	f003 0307 	and.w	r3, r3, #7
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f78:	0bdb      	lsrs	r3, r3, #15
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	f003 0307 	and.w	r3, r3, #7
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	1c5a      	adds	r2, r3, #1
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	7e1b      	ldrb	r3, [r3, #24]
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	f003 0307 	and.w	r3, r3, #7
 8006f9a:	3302      	adds	r3, #2
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006fa6:	fb02 f203 	mul.w	r2, r2, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	7a1b      	ldrb	r3, [r3, #8]
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	f003 030f 	and.w	r3, r3, #15
 8006fb8:	2201      	movs	r2, #1
 8006fba:	409a      	lsls	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006fc8:	0a52      	lsrs	r2, r2, #9
 8006fca:	fb02 f203 	mul.w	r2, r2, r3
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fd8:	661a      	str	r2, [r3, #96]	; 0x60
 8006fda:	e031      	b.n	8007040 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d11d      	bne.n	8007020 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fe8:	041b      	lsls	r3, r3, #16
 8006fea:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ff2:	0c1b      	lsrs	r3, r3, #16
 8006ff4:	431a      	orrs	r2, r3
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	3301      	adds	r3, #1
 8007000:	029a      	lsls	r2, r3, #10
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007014:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	661a      	str	r2, [r3, #96]	; 0x60
 800701e:	e00f      	b.n	8007040 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a58      	ldr	r2, [pc, #352]	; (8007188 <HAL_SD_GetCardCSD+0x344>)
 8007026:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e09d      	b.n	800717c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007044:	0b9b      	lsrs	r3, r3, #14
 8007046:	b2db      	uxtb	r3, r3
 8007048:	f003 0301 	and.w	r3, r3, #1
 800704c:	b2da      	uxtb	r2, r3
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007056:	09db      	lsrs	r3, r3, #7
 8007058:	b2db      	uxtb	r3, r3
 800705a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800705e:	b2da      	uxtb	r2, r3
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007068:	b2db      	uxtb	r3, r3
 800706a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800706e:	b2da      	uxtb	r2, r3
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007078:	0fdb      	lsrs	r3, r3, #31
 800707a:	b2da      	uxtb	r2, r3
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007084:	0f5b      	lsrs	r3, r3, #29
 8007086:	b2db      	uxtb	r3, r3
 8007088:	f003 0303 	and.w	r3, r3, #3
 800708c:	b2da      	uxtb	r2, r3
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007096:	0e9b      	lsrs	r3, r3, #26
 8007098:	b2db      	uxtb	r3, r3
 800709a:	f003 0307 	and.w	r3, r3, #7
 800709e:	b2da      	uxtb	r2, r3
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070a8:	0d9b      	lsrs	r3, r3, #22
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	f003 030f 	and.w	r3, r3, #15
 80070b0:	b2da      	uxtb	r2, r3
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070ba:	0d5b      	lsrs	r3, r3, #21
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	b2da      	uxtb	r2, r3
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2200      	movs	r2, #0
 80070ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070d6:	0c1b      	lsrs	r3, r3, #16
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	f003 0301 	and.w	r3, r3, #1
 80070de:	b2da      	uxtb	r2, r3
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070ea:	0bdb      	lsrs	r3, r3, #15
 80070ec:	b2db      	uxtb	r3, r3
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	b2da      	uxtb	r2, r3
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070fe:	0b9b      	lsrs	r3, r3, #14
 8007100:	b2db      	uxtb	r3, r3
 8007102:	f003 0301 	and.w	r3, r3, #1
 8007106:	b2da      	uxtb	r2, r3
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007112:	0b5b      	lsrs	r3, r3, #13
 8007114:	b2db      	uxtb	r3, r3
 8007116:	f003 0301 	and.w	r3, r3, #1
 800711a:	b2da      	uxtb	r2, r3
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007126:	0b1b      	lsrs	r3, r3, #12
 8007128:	b2db      	uxtb	r3, r3
 800712a:	f003 0301 	and.w	r3, r3, #1
 800712e:	b2da      	uxtb	r2, r3
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800713a:	0a9b      	lsrs	r3, r3, #10
 800713c:	b2db      	uxtb	r3, r3
 800713e:	f003 0303 	and.w	r3, r3, #3
 8007142:	b2da      	uxtb	r2, r3
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800714e:	0a1b      	lsrs	r3, r3, #8
 8007150:	b2db      	uxtb	r3, r3
 8007152:	f003 0303 	and.w	r3, r3, #3
 8007156:	b2da      	uxtb	r2, r3
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007162:	085b      	lsrs	r3, r3, #1
 8007164:	b2db      	uxtb	r3, r3
 8007166:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800716a:	b2da      	uxtb	r2, r3
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	2201      	movs	r2, #1
 8007176:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr
 8007188:	004005ff 	.word	0x004005ff

0800718c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80071d6:	2300      	movs	r3, #0
}
 80071d8:	4618      	mov	r0, r3
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80071e4:	b5b0      	push	{r4, r5, r7, lr}
 80071e6:	b08e      	sub	sp, #56	; 0x38
 80071e8:	af04      	add	r7, sp, #16
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80071ee:	2300      	movs	r3, #0
 80071f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2203      	movs	r2, #3
 80071f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007200:	2b03      	cmp	r3, #3
 8007202:	d02e      	beq.n	8007262 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800720a:	d106      	bne.n	800721a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007210:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	639a      	str	r2, [r3, #56]	; 0x38
 8007218:	e029      	b.n	800726e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007220:	d10a      	bne.n	8007238 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 fa1a 	bl	800765c <SD_WideBus_Enable>
 8007228:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800722e:	6a3b      	ldr	r3, [r7, #32]
 8007230:	431a      	orrs	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	639a      	str	r2, [r3, #56]	; 0x38
 8007236:	e01a      	b.n	800726e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d10a      	bne.n	8007254 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 fa57 	bl	80076f2 <SD_WideBus_Disable>
 8007244:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800724a:	6a3b      	ldr	r3, [r7, #32]
 800724c:	431a      	orrs	r2, r3
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	639a      	str	r2, [r3, #56]	; 0x38
 8007252:	e00c      	b.n	800726e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007258:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	639a      	str	r2, [r3, #56]	; 0x38
 8007260:	e005      	b.n	800726e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007266:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00b      	beq.n	800728e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a26      	ldr	r2, [pc, #152]	; (8007314 <HAL_SD_ConfigWideBusOperation+0x130>)
 800727c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2201      	movs	r2, #1
 8007282:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800728c:	e01f      	b.n	80072ce <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	68db      	ldr	r3, [r3, #12]
 800729e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	695b      	ldr	r3, [r3, #20]
 80072a8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	699b      	ldr	r3, [r3, #24]
 80072ae:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681d      	ldr	r5, [r3, #0]
 80072b4:	466c      	mov	r4, sp
 80072b6:	f107 0314 	add.w	r3, r7, #20
 80072ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80072be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80072c2:	f107 0308 	add.w	r3, r7, #8
 80072c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80072c8:	4628      	mov	r0, r5
 80072ca:	f001 fbd7 	bl	8008a7c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80072d6:	4618      	mov	r0, r3
 80072d8:	f001 fcac 	bl	8008c34 <SDMMC_CmdBlockLength>
 80072dc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80072de:	6a3b      	ldr	r3, [r7, #32]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d00c      	beq.n	80072fe <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a0a      	ldr	r2, [pc, #40]	; (8007314 <HAL_SD_ConfigWideBusOperation+0x130>)
 80072ea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072f0:	6a3b      	ldr	r3, [r7, #32]
 80072f2:	431a      	orrs	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8007306:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800730a:	4618      	mov	r0, r3
 800730c:	3728      	adds	r7, #40	; 0x28
 800730e:	46bd      	mov	sp, r7
 8007310:	bdb0      	pop	{r4, r5, r7, pc}
 8007312:	bf00      	nop
 8007314:	004005ff 	.word	0x004005ff

08007318 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b086      	sub	sp, #24
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007320:	2300      	movs	r3, #0
 8007322:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007324:	f107 030c 	add.w	r3, r7, #12
 8007328:	4619      	mov	r1, r3
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 f96e 	bl	800760c <SD_SendStatus>
 8007330:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d005      	beq.n	8007344 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	431a      	orrs	r2, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	0a5b      	lsrs	r3, r3, #9
 8007348:	f003 030f 	and.w	r3, r3, #15
 800734c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800734e:	693b      	ldr	r3, [r7, #16]
}
 8007350:	4618      	mov	r0, r3
 8007352:	3718      	adds	r7, #24
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007358:	b5b0      	push	{r4, r5, r7, lr}
 800735a:	b094      	sub	sp, #80	; 0x50
 800735c:	af04      	add	r7, sp, #16
 800735e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007360:	2301      	movs	r3, #1
 8007362:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4618      	mov	r0, r3
 800736a:	f001 fbdf 	bl	8008b2c <SDIO_GetPowerState>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d102      	bne.n	800737a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007374:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007378:	e0b6      	b.n	80074e8 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800737e:	2b03      	cmp	r3, #3
 8007380:	d02f      	beq.n	80073e2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4618      	mov	r0, r3
 8007388:	f001 fe08 	bl	8008f9c <SDMMC_CmdSendCID>
 800738c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800738e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007390:	2b00      	cmp	r3, #0
 8007392:	d001      	beq.n	8007398 <SD_InitCard+0x40>
    {
      return errorstate;
 8007394:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007396:	e0a7      	b.n	80074e8 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2100      	movs	r1, #0
 800739e:	4618      	mov	r0, r3
 80073a0:	f001 fc09 	bl	8008bb6 <SDIO_GetResponse>
 80073a4:	4602      	mov	r2, r0
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2104      	movs	r1, #4
 80073b0:	4618      	mov	r0, r3
 80073b2:	f001 fc00 	bl	8008bb6 <SDIO_GetResponse>
 80073b6:	4602      	mov	r2, r0
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2108      	movs	r1, #8
 80073c2:	4618      	mov	r0, r3
 80073c4:	f001 fbf7 	bl	8008bb6 <SDIO_GetResponse>
 80073c8:	4602      	mov	r2, r0
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	210c      	movs	r1, #12
 80073d4:	4618      	mov	r0, r3
 80073d6:	f001 fbee 	bl	8008bb6 <SDIO_GetResponse>
 80073da:	4602      	mov	r2, r0
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073e6:	2b03      	cmp	r3, #3
 80073e8:	d00d      	beq.n	8007406 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f107 020e 	add.w	r2, r7, #14
 80073f2:	4611      	mov	r1, r2
 80073f4:	4618      	mov	r0, r3
 80073f6:	f001 fe0e 	bl	8009016 <SDMMC_CmdSetRelAdd>
 80073fa:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80073fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d001      	beq.n	8007406 <SD_InitCard+0xae>
    {
      return errorstate;
 8007402:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007404:	e070      	b.n	80074e8 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800740a:	2b03      	cmp	r3, #3
 800740c:	d036      	beq.n	800747c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800740e:	89fb      	ldrh	r3, [r7, #14]
 8007410:	461a      	mov	r2, r3
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800741e:	041b      	lsls	r3, r3, #16
 8007420:	4619      	mov	r1, r3
 8007422:	4610      	mov	r0, r2
 8007424:	f001 fdd8 	bl	8008fd8 <SDMMC_CmdSendCSD>
 8007428:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800742a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800742c:	2b00      	cmp	r3, #0
 800742e:	d001      	beq.n	8007434 <SD_InitCard+0xdc>
    {
      return errorstate;
 8007430:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007432:	e059      	b.n	80074e8 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2100      	movs	r1, #0
 800743a:	4618      	mov	r0, r3
 800743c:	f001 fbbb 	bl	8008bb6 <SDIO_GetResponse>
 8007440:	4602      	mov	r2, r0
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2104      	movs	r1, #4
 800744c:	4618      	mov	r0, r3
 800744e:	f001 fbb2 	bl	8008bb6 <SDIO_GetResponse>
 8007452:	4602      	mov	r2, r0
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2108      	movs	r1, #8
 800745e:	4618      	mov	r0, r3
 8007460:	f001 fba9 	bl	8008bb6 <SDIO_GetResponse>
 8007464:	4602      	mov	r2, r0
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	210c      	movs	r1, #12
 8007470:	4618      	mov	r0, r3
 8007472:	f001 fba0 	bl	8008bb6 <SDIO_GetResponse>
 8007476:	4602      	mov	r2, r0
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2104      	movs	r1, #4
 8007482:	4618      	mov	r0, r3
 8007484:	f001 fb97 	bl	8008bb6 <SDIO_GetResponse>
 8007488:	4603      	mov	r3, r0
 800748a:	0d1a      	lsrs	r2, r3, #20
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007490:	f107 0310 	add.w	r3, r7, #16
 8007494:	4619      	mov	r1, r3
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f7ff fcd4 	bl	8006e44 <HAL_SD_GetCardCSD>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d002      	beq.n	80074a8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80074a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80074a6:	e01f      	b.n	80074e8 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6819      	ldr	r1, [r3, #0]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074b0:	041b      	lsls	r3, r3, #16
 80074b2:	461a      	mov	r2, r3
 80074b4:	f04f 0300 	mov.w	r3, #0
 80074b8:	4608      	mov	r0, r1
 80074ba:	f001 fc87 	bl	8008dcc <SDMMC_CmdSelDesel>
 80074be:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80074c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d001      	beq.n	80074ca <SD_InitCard+0x172>
  {
    return errorstate;
 80074c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074c8:	e00e      	b.n	80074e8 <SD_InitCard+0x190>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681d      	ldr	r5, [r3, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	466c      	mov	r4, sp
 80074d2:	f103 0210 	add.w	r2, r3, #16
 80074d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80074d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80074dc:	3304      	adds	r3, #4
 80074de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80074e0:	4628      	mov	r0, r5
 80074e2:	f001 facb 	bl	8008a7c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3740      	adds	r7, #64	; 0x40
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bdb0      	pop	{r4, r5, r7, pc}

080074f0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80074f8:	2300      	movs	r3, #0
 80074fa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80074fc:	2300      	movs	r3, #0
 80074fe:	617b      	str	r3, [r7, #20]
 8007500:	2300      	movs	r3, #0
 8007502:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4618      	mov	r0, r3
 800750a:	f001 fc82 	bl	8008e12 <SDMMC_CmdGoIdleState>
 800750e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d001      	beq.n	800751a <SD_PowerON+0x2a>
  {
    return errorstate;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	e072      	b.n	8007600 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4618      	mov	r0, r3
 8007520:	f001 fc95 	bl	8008e4e <SDMMC_CmdOperCond>
 8007524:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00d      	beq.n	8007548 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4618      	mov	r0, r3
 8007538:	f001 fc6b 	bl	8008e12 <SDMMC_CmdGoIdleState>
 800753c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d004      	beq.n	800754e <SD_PowerON+0x5e>
    {
      return errorstate;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	e05b      	b.n	8007600 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007552:	2b01      	cmp	r3, #1
 8007554:	d137      	bne.n	80075c6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	2100      	movs	r1, #0
 800755c:	4618      	mov	r0, r3
 800755e:	f001 fc95 	bl	8008e8c <SDMMC_CmdAppCommand>
 8007562:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d02d      	beq.n	80075c6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800756a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800756e:	e047      	b.n	8007600 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2100      	movs	r1, #0
 8007576:	4618      	mov	r0, r3
 8007578:	f001 fc88 	bl	8008e8c <SDMMC_CmdAppCommand>
 800757c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d001      	beq.n	8007588 <SD_PowerON+0x98>
    {
      return errorstate;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	e03b      	b.n	8007600 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	491e      	ldr	r1, [pc, #120]	; (8007608 <SD_PowerON+0x118>)
 800758e:	4618      	mov	r0, r3
 8007590:	f001 fc9e 	bl	8008ed0 <SDMMC_CmdAppOperCommand>
 8007594:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d002      	beq.n	80075a2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800759c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80075a0:	e02e      	b.n	8007600 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2100      	movs	r1, #0
 80075a8:	4618      	mov	r0, r3
 80075aa:	f001 fb04 	bl	8008bb6 <SDIO_GetResponse>
 80075ae:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	0fdb      	lsrs	r3, r3, #31
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d101      	bne.n	80075bc <SD_PowerON+0xcc>
 80075b8:	2301      	movs	r3, #1
 80075ba:	e000      	b.n	80075be <SD_PowerON+0xce>
 80075bc:	2300      	movs	r3, #0
 80075be:	613b      	str	r3, [r7, #16]

    count++;
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	3301      	adds	r3, #1
 80075c4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d802      	bhi.n	80075d6 <SD_PowerON+0xe6>
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0cc      	beq.n	8007570 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80075dc:	4293      	cmp	r3, r2
 80075de:	d902      	bls.n	80075e6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80075e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80075e4:	e00c      	b.n	8007600 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d003      	beq.n	80075f8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	645a      	str	r2, [r3, #68]	; 0x44
 80075f6:	e002      	b.n	80075fe <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3718      	adds	r7, #24
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	c1100000 	.word	0xc1100000

0800760c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b084      	sub	sp, #16
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
 8007614:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d102      	bne.n	8007622 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800761c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007620:	e018      	b.n	8007654 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800762a:	041b      	lsls	r3, r3, #16
 800762c:	4619      	mov	r1, r3
 800762e:	4610      	mov	r0, r2
 8007630:	f001 fd12 	bl	8009058 <SDMMC_CmdSendStatus>
 8007634:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d001      	beq.n	8007640 <SD_SendStatus+0x34>
  {
    return errorstate;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	e009      	b.n	8007654 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	2100      	movs	r1, #0
 8007646:	4618      	mov	r0, r3
 8007648:	f001 fab5 	bl	8008bb6 <SDIO_GetResponse>
 800764c:	4602      	mov	r2, r0
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b086      	sub	sp, #24
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007664:	2300      	movs	r3, #0
 8007666:	60fb      	str	r3, [r7, #12]
 8007668:	2300      	movs	r3, #0
 800766a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	2100      	movs	r1, #0
 8007672:	4618      	mov	r0, r3
 8007674:	f001 fa9f 	bl	8008bb6 <SDIO_GetResponse>
 8007678:	4603      	mov	r3, r0
 800767a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800767e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007682:	d102      	bne.n	800768a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007684:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007688:	e02f      	b.n	80076ea <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800768a:	f107 030c 	add.w	r3, r7, #12
 800768e:	4619      	mov	r1, r3
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f000 f879 	bl	8007788 <SD_FindSCR>
 8007696:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d001      	beq.n	80076a2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	e023      	b.n	80076ea <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d01c      	beq.n	80076e6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076b4:	041b      	lsls	r3, r3, #16
 80076b6:	4619      	mov	r1, r3
 80076b8:	4610      	mov	r0, r2
 80076ba:	f001 fbe7 	bl	8008e8c <SDMMC_CmdAppCommand>
 80076be:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d001      	beq.n	80076ca <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	e00f      	b.n	80076ea <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2102      	movs	r1, #2
 80076d0:	4618      	mov	r0, r3
 80076d2:	f001 fc20 	bl	8008f16 <SDMMC_CmdBusWidth>
 80076d6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	e003      	b.n	80076ea <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80076e2:	2300      	movs	r3, #0
 80076e4:	e001      	b.n	80076ea <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80076e6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3718      	adds	r7, #24
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b086      	sub	sp, #24
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80076fa:	2300      	movs	r3, #0
 80076fc:	60fb      	str	r3, [r7, #12]
 80076fe:	2300      	movs	r3, #0
 8007700:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	2100      	movs	r1, #0
 8007708:	4618      	mov	r0, r3
 800770a:	f001 fa54 	bl	8008bb6 <SDIO_GetResponse>
 800770e:	4603      	mov	r3, r0
 8007710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007714:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007718:	d102      	bne.n	8007720 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800771a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800771e:	e02f      	b.n	8007780 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007720:	f107 030c 	add.w	r3, r7, #12
 8007724:	4619      	mov	r1, r3
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f82e 	bl	8007788 <SD_FindSCR>
 800772c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d001      	beq.n	8007738 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	e023      	b.n	8007780 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d01c      	beq.n	800777c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800774a:	041b      	lsls	r3, r3, #16
 800774c:	4619      	mov	r1, r3
 800774e:	4610      	mov	r0, r2
 8007750:	f001 fb9c 	bl	8008e8c <SDMMC_CmdAppCommand>
 8007754:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d001      	beq.n	8007760 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	e00f      	b.n	8007780 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2100      	movs	r1, #0
 8007766:	4618      	mov	r0, r3
 8007768:	f001 fbd5 	bl	8008f16 <SDMMC_CmdBusWidth>
 800776c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d001      	beq.n	8007778 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	e003      	b.n	8007780 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007778:	2300      	movs	r3, #0
 800777a:	e001      	b.n	8007780 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800777c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007780:	4618      	mov	r0, r3
 8007782:	3718      	adds	r7, #24
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}

08007788 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007788:	b590      	push	{r4, r7, lr}
 800778a:	b08f      	sub	sp, #60	; 0x3c
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007792:	f7f9 fd53 	bl	800123c <HAL_GetTick>
 8007796:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007798:	2300      	movs	r3, #0
 800779a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800779c:	2300      	movs	r3, #0
 800779e:	60bb      	str	r3, [r7, #8]
 80077a0:	2300      	movs	r3, #0
 80077a2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2108      	movs	r1, #8
 80077ae:	4618      	mov	r0, r3
 80077b0:	f001 fa40 	bl	8008c34 <SDMMC_CmdBlockLength>
 80077b4:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80077b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d001      	beq.n	80077c0 <SD_FindSCR+0x38>
  {
    return errorstate;
 80077bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077be:	e0b2      	b.n	8007926 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077c8:	041b      	lsls	r3, r3, #16
 80077ca:	4619      	mov	r1, r3
 80077cc:	4610      	mov	r0, r2
 80077ce:	f001 fb5d 	bl	8008e8c <SDMMC_CmdAppCommand>
 80077d2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80077d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d001      	beq.n	80077de <SD_FindSCR+0x56>
  {
    return errorstate;
 80077da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077dc:	e0a3      	b.n	8007926 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80077de:	f04f 33ff 	mov.w	r3, #4294967295
 80077e2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80077e4:	2308      	movs	r3, #8
 80077e6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80077e8:	2330      	movs	r3, #48	; 0x30
 80077ea:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80077ec:	2302      	movs	r3, #2
 80077ee:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80077f0:	2300      	movs	r3, #0
 80077f2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80077f4:	2301      	movs	r3, #1
 80077f6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f107 0210 	add.w	r2, r7, #16
 8007800:	4611      	mov	r1, r2
 8007802:	4618      	mov	r0, r3
 8007804:	f001 f9ea 	bl	8008bdc <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4618      	mov	r0, r3
 800780e:	f001 fba4 	bl	8008f5a <SDMMC_CmdSendSCR>
 8007812:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007816:	2b00      	cmp	r3, #0
 8007818:	d02a      	beq.n	8007870 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800781a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781c:	e083      	b.n	8007926 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007824:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007828:	2b00      	cmp	r3, #0
 800782a:	d00f      	beq.n	800784c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6819      	ldr	r1, [r3, #0]
 8007830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	f107 0208 	add.w	r2, r7, #8
 8007838:	18d4      	adds	r4, r2, r3
 800783a:	4608      	mov	r0, r1
 800783c:	f001 f949 	bl	8008ad2 <SDIO_ReadFIFO>
 8007840:	4603      	mov	r3, r0
 8007842:	6023      	str	r3, [r4, #0]
      index++;
 8007844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007846:	3301      	adds	r3, #1
 8007848:	637b      	str	r3, [r7, #52]	; 0x34
 800784a:	e006      	b.n	800785a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007852:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007856:	2b00      	cmp	r3, #0
 8007858:	d012      	beq.n	8007880 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800785a:	f7f9 fcef 	bl	800123c <HAL_GetTick>
 800785e:	4602      	mov	r2, r0
 8007860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007868:	d102      	bne.n	8007870 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800786a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800786e:	e05a      	b.n	8007926 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007876:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 800787a:	2b00      	cmp	r3, #0
 800787c:	d0cf      	beq.n	800781e <SD_FindSCR+0x96>
 800787e:	e000      	b.n	8007882 <SD_FindSCR+0xfa>
      break;
 8007880:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007888:	f003 0308 	and.w	r3, r3, #8
 800788c:	2b00      	cmp	r3, #0
 800788e:	d005      	beq.n	800789c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2208      	movs	r2, #8
 8007896:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007898:	2308      	movs	r3, #8
 800789a:	e044      	b.n	8007926 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078a2:	f003 0302 	and.w	r3, r3, #2
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d005      	beq.n	80078b6 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2202      	movs	r2, #2
 80078b0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80078b2:	2302      	movs	r3, #2
 80078b4:	e037      	b.n	8007926 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078bc:	f003 0320 	and.w	r3, r3, #32
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d005      	beq.n	80078d0 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2220      	movs	r2, #32
 80078ca:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80078cc:	2320      	movs	r3, #32
 80078ce:	e02a      	b.n	8007926 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f240 523a 	movw	r2, #1338	; 0x53a
 80078d8:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	061a      	lsls	r2, r3, #24
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	021b      	lsls	r3, r3, #8
 80078e2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80078e6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	0a1b      	lsrs	r3, r3, #8
 80078ec:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80078f0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	0e1b      	lsrs	r3, r3, #24
 80078f6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80078f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078fa:	601a      	str	r2, [r3, #0]
    scr++;
 80078fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078fe:	3304      	adds	r3, #4
 8007900:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	061a      	lsls	r2, r3, #24
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	021b      	lsls	r3, r3, #8
 800790a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800790e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	0a1b      	lsrs	r3, r3, #8
 8007914:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007918:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	0e1b      	lsrs	r3, r3, #24
 800791e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007922:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	373c      	adds	r7, #60	; 0x3c
 800792a:	46bd      	mov	sp, r7
 800792c:	bd90      	pop	{r4, r7, pc}

0800792e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b082      	sub	sp, #8
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d101      	bne.n	8007940 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e041      	b.n	80079c4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007946:	b2db      	uxtb	r3, r3
 8007948:	2b00      	cmp	r3, #0
 800794a:	d106      	bne.n	800795a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2200      	movs	r2, #0
 8007950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f008 fc6f 	bl	8010238 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2202      	movs	r2, #2
 800795e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	3304      	adds	r3, #4
 800796a:	4619      	mov	r1, r3
 800796c:	4610      	mov	r0, r2
 800796e:	f000 fb47 	bl	8008000 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2201      	movs	r2, #1
 8007976:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2201      	movs	r2, #1
 800797e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2201      	movs	r2, #1
 8007996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2201      	movs	r2, #1
 80079ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2201      	movs	r2, #1
 80079b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2201      	movs	r2, #1
 80079be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3708      	adds	r7, #8
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b085      	sub	sp, #20
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	2b01      	cmp	r3, #1
 80079de:	d001      	beq.n	80079e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	e044      	b.n	8007a6e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2202      	movs	r2, #2
 80079e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	68da      	ldr	r2, [r3, #12]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f042 0201 	orr.w	r2, r2, #1
 80079fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a1e      	ldr	r2, [pc, #120]	; (8007a7c <HAL_TIM_Base_Start_IT+0xb0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d018      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x6c>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a0e:	d013      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x6c>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a1a      	ldr	r2, [pc, #104]	; (8007a80 <HAL_TIM_Base_Start_IT+0xb4>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d00e      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x6c>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a19      	ldr	r2, [pc, #100]	; (8007a84 <HAL_TIM_Base_Start_IT+0xb8>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d009      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x6c>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a17      	ldr	r2, [pc, #92]	; (8007a88 <HAL_TIM_Base_Start_IT+0xbc>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d004      	beq.n	8007a38 <HAL_TIM_Base_Start_IT+0x6c>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a16      	ldr	r2, [pc, #88]	; (8007a8c <HAL_TIM_Base_Start_IT+0xc0>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d111      	bne.n	8007a5c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f003 0307 	and.w	r3, r3, #7
 8007a42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2b06      	cmp	r3, #6
 8007a48:	d010      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f042 0201 	orr.w	r2, r2, #1
 8007a58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a5a:	e007      	b.n	8007a6c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f042 0201 	orr.w	r2, r2, #1
 8007a6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3714      	adds	r7, #20
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	40010000 	.word	0x40010000
 8007a80:	40000400 	.word	0x40000400
 8007a84:	40000800 	.word	0x40000800
 8007a88:	40000c00 	.word	0x40000c00
 8007a8c:	40014000 	.word	0x40014000

08007a90 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d101      	bne.n	8007aa2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e041      	b.n	8007b26 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d106      	bne.n	8007abc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 f839 	bl	8007b2e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2202      	movs	r2, #2
 8007ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681a      	ldr	r2, [r3, #0]
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	3304      	adds	r3, #4
 8007acc:	4619      	mov	r1, r3
 8007ace:	4610      	mov	r0, r2
 8007ad0:	f000 fa96 	bl	8008000 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3708      	adds	r7, #8
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}

08007b2e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007b2e:	b480      	push	{r7}
 8007b30:	b083      	sub	sp, #12
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007b36:	bf00      	nop
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b082      	sub	sp, #8
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	691b      	ldr	r3, [r3, #16]
 8007b50:	f003 0302 	and.w	r3, r3, #2
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	d122      	bne.n	8007b9e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	f003 0302 	and.w	r3, r3, #2
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d11b      	bne.n	8007b9e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f06f 0202 	mvn.w	r2, #2
 8007b6e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	699b      	ldr	r3, [r3, #24]
 8007b7c:	f003 0303 	and.w	r3, r3, #3
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d003      	beq.n	8007b8c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f000 fa1c 	bl	8007fc2 <HAL_TIM_IC_CaptureCallback>
 8007b8a:	e005      	b.n	8007b98 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 fa0e 	bl	8007fae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f000 fa1f 	bl	8007fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	691b      	ldr	r3, [r3, #16]
 8007ba4:	f003 0304 	and.w	r3, r3, #4
 8007ba8:	2b04      	cmp	r3, #4
 8007baa:	d122      	bne.n	8007bf2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	f003 0304 	and.w	r3, r3, #4
 8007bb6:	2b04      	cmp	r3, #4
 8007bb8:	d11b      	bne.n	8007bf2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f06f 0204 	mvn.w	r2, #4
 8007bc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2202      	movs	r2, #2
 8007bc8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	699b      	ldr	r3, [r3, #24]
 8007bd0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d003      	beq.n	8007be0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f000 f9f2 	bl	8007fc2 <HAL_TIM_IC_CaptureCallback>
 8007bde:	e005      	b.n	8007bec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f9e4 	bl	8007fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 f9f5 	bl	8007fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	691b      	ldr	r3, [r3, #16]
 8007bf8:	f003 0308 	and.w	r3, r3, #8
 8007bfc:	2b08      	cmp	r3, #8
 8007bfe:	d122      	bne.n	8007c46 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	f003 0308 	and.w	r3, r3, #8
 8007c0a:	2b08      	cmp	r3, #8
 8007c0c:	d11b      	bne.n	8007c46 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f06f 0208 	mvn.w	r2, #8
 8007c16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2204      	movs	r2, #4
 8007c1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	69db      	ldr	r3, [r3, #28]
 8007c24:	f003 0303 	and.w	r3, r3, #3
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d003      	beq.n	8007c34 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 f9c8 	bl	8007fc2 <HAL_TIM_IC_CaptureCallback>
 8007c32:	e005      	b.n	8007c40 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 f9ba 	bl	8007fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 f9cb 	bl	8007fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	691b      	ldr	r3, [r3, #16]
 8007c4c:	f003 0310 	and.w	r3, r3, #16
 8007c50:	2b10      	cmp	r3, #16
 8007c52:	d122      	bne.n	8007c9a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	f003 0310 	and.w	r3, r3, #16
 8007c5e:	2b10      	cmp	r3, #16
 8007c60:	d11b      	bne.n	8007c9a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f06f 0210 	mvn.w	r2, #16
 8007c6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2208      	movs	r2, #8
 8007c70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	69db      	ldr	r3, [r3, #28]
 8007c78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d003      	beq.n	8007c88 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f99e 	bl	8007fc2 <HAL_TIM_IC_CaptureCallback>
 8007c86:	e005      	b.n	8007c94 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f000 f990 	bl	8007fae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 f9a1 	bl	8007fd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	691b      	ldr	r3, [r3, #16]
 8007ca0:	f003 0301 	and.w	r3, r3, #1
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d10e      	bne.n	8007cc6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	68db      	ldr	r3, [r3, #12]
 8007cae:	f003 0301 	and.w	r3, r3, #1
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d107      	bne.n	8007cc6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f06f 0201 	mvn.w	r2, #1
 8007cbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f000 f96a 	bl	8007f9a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cd0:	2b80      	cmp	r3, #128	; 0x80
 8007cd2:	d10e      	bne.n	8007cf2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cde:	2b80      	cmp	r3, #128	; 0x80
 8007ce0:	d107      	bne.n	8007cf2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 fca5 	bl	800863c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	691b      	ldr	r3, [r3, #16]
 8007cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cfc:	2b40      	cmp	r3, #64	; 0x40
 8007cfe:	d10e      	bne.n	8007d1e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d0a:	2b40      	cmp	r3, #64	; 0x40
 8007d0c:	d107      	bne.n	8007d1e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007d16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f000 f966 	bl	8007fea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	f003 0320 	and.w	r3, r3, #32
 8007d28:	2b20      	cmp	r3, #32
 8007d2a:	d10e      	bne.n	8007d4a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	f003 0320 	and.w	r3, r3, #32
 8007d36:	2b20      	cmp	r3, #32
 8007d38:	d107      	bne.n	8007d4a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f06f 0220 	mvn.w	r2, #32
 8007d42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 fc6f 	bl	8008628 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d4a:	bf00      	nop
 8007d4c:	3708      	adds	r7, #8
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
	...

08007d54 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b086      	sub	sp, #24
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d60:	2300      	movs	r3, #0
 8007d62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d101      	bne.n	8007d72 <HAL_TIM_OC_ConfigChannel+0x1e>
 8007d6e:	2302      	movs	r3, #2
 8007d70:	e048      	b.n	8007e04 <HAL_TIM_OC_ConfigChannel+0xb0>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2201      	movs	r2, #1
 8007d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b0c      	cmp	r3, #12
 8007d7e:	d839      	bhi.n	8007df4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8007d80:	a201      	add	r2, pc, #4	; (adr r2, 8007d88 <HAL_TIM_OC_ConfigChannel+0x34>)
 8007d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d86:	bf00      	nop
 8007d88:	08007dbd 	.word	0x08007dbd
 8007d8c:	08007df5 	.word	0x08007df5
 8007d90:	08007df5 	.word	0x08007df5
 8007d94:	08007df5 	.word	0x08007df5
 8007d98:	08007dcb 	.word	0x08007dcb
 8007d9c:	08007df5 	.word	0x08007df5
 8007da0:	08007df5 	.word	0x08007df5
 8007da4:	08007df5 	.word	0x08007df5
 8007da8:	08007dd9 	.word	0x08007dd9
 8007dac:	08007df5 	.word	0x08007df5
 8007db0:	08007df5 	.word	0x08007df5
 8007db4:	08007df5 	.word	0x08007df5
 8007db8:	08007de7 	.word	0x08007de7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68b9      	ldr	r1, [r7, #8]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f000 f99c 	bl	8008100 <TIM_OC1_SetConfig>
      break;
 8007dc8:	e017      	b.n	8007dfa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	68b9      	ldr	r1, [r7, #8]
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f000 f9fb 	bl	80081cc <TIM_OC2_SetConfig>
      break;
 8007dd6:	e010      	b.n	8007dfa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68b9      	ldr	r1, [r7, #8]
 8007dde:	4618      	mov	r0, r3
 8007de0:	f000 fa60 	bl	80082a4 <TIM_OC3_SetConfig>
      break;
 8007de4:	e009      	b.n	8007dfa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68b9      	ldr	r1, [r7, #8]
 8007dec:	4618      	mov	r0, r3
 8007dee:	f000 fac3 	bl	8008378 <TIM_OC4_SetConfig>
      break;
 8007df2:	e002      	b.n	8007dfa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8007df4:	2301      	movs	r3, #1
 8007df6:	75fb      	strb	r3, [r7, #23]
      break;
 8007df8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	3718      	adds	r7, #24
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}

08007e0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b084      	sub	sp, #16
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
 8007e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e16:	2300      	movs	r3, #0
 8007e18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d101      	bne.n	8007e28 <HAL_TIM_ConfigClockSource+0x1c>
 8007e24:	2302      	movs	r3, #2
 8007e26:	e0b4      	b.n	8007f92 <HAL_TIM_ConfigClockSource+0x186>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2202      	movs	r2, #2
 8007e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007e46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	68ba      	ldr	r2, [r7, #8]
 8007e56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e60:	d03e      	beq.n	8007ee0 <HAL_TIM_ConfigClockSource+0xd4>
 8007e62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e66:	f200 8087 	bhi.w	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
 8007e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e6e:	f000 8086 	beq.w	8007f7e <HAL_TIM_ConfigClockSource+0x172>
 8007e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e76:	d87f      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
 8007e78:	2b70      	cmp	r3, #112	; 0x70
 8007e7a:	d01a      	beq.n	8007eb2 <HAL_TIM_ConfigClockSource+0xa6>
 8007e7c:	2b70      	cmp	r3, #112	; 0x70
 8007e7e:	d87b      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
 8007e80:	2b60      	cmp	r3, #96	; 0x60
 8007e82:	d050      	beq.n	8007f26 <HAL_TIM_ConfigClockSource+0x11a>
 8007e84:	2b60      	cmp	r3, #96	; 0x60
 8007e86:	d877      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
 8007e88:	2b50      	cmp	r3, #80	; 0x50
 8007e8a:	d03c      	beq.n	8007f06 <HAL_TIM_ConfigClockSource+0xfa>
 8007e8c:	2b50      	cmp	r3, #80	; 0x50
 8007e8e:	d873      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
 8007e90:	2b40      	cmp	r3, #64	; 0x40
 8007e92:	d058      	beq.n	8007f46 <HAL_TIM_ConfigClockSource+0x13a>
 8007e94:	2b40      	cmp	r3, #64	; 0x40
 8007e96:	d86f      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
 8007e98:	2b30      	cmp	r3, #48	; 0x30
 8007e9a:	d064      	beq.n	8007f66 <HAL_TIM_ConfigClockSource+0x15a>
 8007e9c:	2b30      	cmp	r3, #48	; 0x30
 8007e9e:	d86b      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
 8007ea0:	2b20      	cmp	r3, #32
 8007ea2:	d060      	beq.n	8007f66 <HAL_TIM_ConfigClockSource+0x15a>
 8007ea4:	2b20      	cmp	r3, #32
 8007ea6:	d867      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d05c      	beq.n	8007f66 <HAL_TIM_ConfigClockSource+0x15a>
 8007eac:	2b10      	cmp	r3, #16
 8007eae:	d05a      	beq.n	8007f66 <HAL_TIM_ConfigClockSource+0x15a>
 8007eb0:	e062      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6818      	ldr	r0, [r3, #0]
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	6899      	ldr	r1, [r3, #8]
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	685a      	ldr	r2, [r3, #4]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	f000 fb23 	bl	800850c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ed4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68ba      	ldr	r2, [r7, #8]
 8007edc:	609a      	str	r2, [r3, #8]
      break;
 8007ede:	e04f      	b.n	8007f80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6818      	ldr	r0, [r3, #0]
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	6899      	ldr	r1, [r3, #8]
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	685a      	ldr	r2, [r3, #4]
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	f000 fb0c 	bl	800850c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	689a      	ldr	r2, [r3, #8]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f02:	609a      	str	r2, [r3, #8]
      break;
 8007f04:	e03c      	b.n	8007f80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6818      	ldr	r0, [r3, #0]
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	6859      	ldr	r1, [r3, #4]
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	461a      	mov	r2, r3
 8007f14:	f000 fa80 	bl	8008418 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2150      	movs	r1, #80	; 0x50
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f000 fad9 	bl	80084d6 <TIM_ITRx_SetConfig>
      break;
 8007f24:	e02c      	b.n	8007f80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6818      	ldr	r0, [r3, #0]
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	6859      	ldr	r1, [r3, #4]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	68db      	ldr	r3, [r3, #12]
 8007f32:	461a      	mov	r2, r3
 8007f34:	f000 fa9f 	bl	8008476 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2160      	movs	r1, #96	; 0x60
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f000 fac9 	bl	80084d6 <TIM_ITRx_SetConfig>
      break;
 8007f44:	e01c      	b.n	8007f80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6818      	ldr	r0, [r3, #0]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	6859      	ldr	r1, [r3, #4]
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	68db      	ldr	r3, [r3, #12]
 8007f52:	461a      	mov	r2, r3
 8007f54:	f000 fa60 	bl	8008418 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2140      	movs	r1, #64	; 0x40
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f000 fab9 	bl	80084d6 <TIM_ITRx_SetConfig>
      break;
 8007f64:	e00c      	b.n	8007f80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4619      	mov	r1, r3
 8007f70:	4610      	mov	r0, r2
 8007f72:	f000 fab0 	bl	80084d6 <TIM_ITRx_SetConfig>
      break;
 8007f76:	e003      	b.n	8007f80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8007f7c:	e000      	b.n	8007f80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007f7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3710      	adds	r7, #16
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b083      	sub	sp, #12
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007fa2:	bf00      	nop
 8007fa4:	370c      	adds	r7, #12
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b083      	sub	sp, #12
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fb6:	bf00      	nop
 8007fb8:	370c      	adds	r7, #12
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc0:	4770      	bx	lr

08007fc2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b083      	sub	sp, #12
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007fca:	bf00      	nop
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr

08007fd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fd6:	b480      	push	{r7}
 8007fd8:	b083      	sub	sp, #12
 8007fda:	af00      	add	r7, sp, #0
 8007fdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007fde:	bf00      	nop
 8007fe0:	370c      	adds	r7, #12
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b083      	sub	sp, #12
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ff2:	bf00      	nop
 8007ff4:	370c      	adds	r7, #12
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr
	...

08008000 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	4a34      	ldr	r2, [pc, #208]	; (80080e4 <TIM_Base_SetConfig+0xe4>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d00f      	beq.n	8008038 <TIM_Base_SetConfig+0x38>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800801e:	d00b      	beq.n	8008038 <TIM_Base_SetConfig+0x38>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a31      	ldr	r2, [pc, #196]	; (80080e8 <TIM_Base_SetConfig+0xe8>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d007      	beq.n	8008038 <TIM_Base_SetConfig+0x38>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a30      	ldr	r2, [pc, #192]	; (80080ec <TIM_Base_SetConfig+0xec>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d003      	beq.n	8008038 <TIM_Base_SetConfig+0x38>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a2f      	ldr	r2, [pc, #188]	; (80080f0 <TIM_Base_SetConfig+0xf0>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d108      	bne.n	800804a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800803e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	68fa      	ldr	r2, [r7, #12]
 8008046:	4313      	orrs	r3, r2
 8008048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	4a25      	ldr	r2, [pc, #148]	; (80080e4 <TIM_Base_SetConfig+0xe4>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d01b      	beq.n	800808a <TIM_Base_SetConfig+0x8a>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008058:	d017      	beq.n	800808a <TIM_Base_SetConfig+0x8a>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	4a22      	ldr	r2, [pc, #136]	; (80080e8 <TIM_Base_SetConfig+0xe8>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d013      	beq.n	800808a <TIM_Base_SetConfig+0x8a>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	4a21      	ldr	r2, [pc, #132]	; (80080ec <TIM_Base_SetConfig+0xec>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d00f      	beq.n	800808a <TIM_Base_SetConfig+0x8a>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	4a20      	ldr	r2, [pc, #128]	; (80080f0 <TIM_Base_SetConfig+0xf0>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d00b      	beq.n	800808a <TIM_Base_SetConfig+0x8a>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	4a1f      	ldr	r2, [pc, #124]	; (80080f4 <TIM_Base_SetConfig+0xf4>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d007      	beq.n	800808a <TIM_Base_SetConfig+0x8a>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a1e      	ldr	r2, [pc, #120]	; (80080f8 <TIM_Base_SetConfig+0xf8>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d003      	beq.n	800808a <TIM_Base_SetConfig+0x8a>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a1d      	ldr	r2, [pc, #116]	; (80080fc <TIM_Base_SetConfig+0xfc>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d108      	bne.n	800809c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008090:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	4313      	orrs	r3, r2
 800809a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	695b      	ldr	r3, [r3, #20]
 80080a6:	4313      	orrs	r3, r2
 80080a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	68fa      	ldr	r2, [r7, #12]
 80080ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	689a      	ldr	r2, [r3, #8]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a08      	ldr	r2, [pc, #32]	; (80080e4 <TIM_Base_SetConfig+0xe4>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d103      	bne.n	80080d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	691a      	ldr	r2, [r3, #16]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	615a      	str	r2, [r3, #20]
}
 80080d6:	bf00      	nop
 80080d8:	3714      	adds	r7, #20
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	40010000 	.word	0x40010000
 80080e8:	40000400 	.word	0x40000400
 80080ec:	40000800 	.word	0x40000800
 80080f0:	40000c00 	.word	0x40000c00
 80080f4:	40014000 	.word	0x40014000
 80080f8:	40014400 	.word	0x40014400
 80080fc:	40014800 	.word	0x40014800

08008100 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008100:	b480      	push	{r7}
 8008102:	b087      	sub	sp, #28
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	f023 0201 	bic.w	r2, r3, #1
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6a1b      	ldr	r3, [r3, #32]
 800811a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800812e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f023 0303 	bic.w	r3, r3, #3
 8008136:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	4313      	orrs	r3, r2
 8008140:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	f023 0302 	bic.w	r3, r3, #2
 8008148:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	697a      	ldr	r2, [r7, #20]
 8008150:	4313      	orrs	r3, r2
 8008152:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	4a1c      	ldr	r2, [pc, #112]	; (80081c8 <TIM_OC1_SetConfig+0xc8>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d10c      	bne.n	8008176 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	f023 0308 	bic.w	r3, r3, #8
 8008162:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	697a      	ldr	r2, [r7, #20]
 800816a:	4313      	orrs	r3, r2
 800816c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	f023 0304 	bic.w	r3, r3, #4
 8008174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a13      	ldr	r2, [pc, #76]	; (80081c8 <TIM_OC1_SetConfig+0xc8>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d111      	bne.n	80081a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008184:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800818c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	695b      	ldr	r3, [r3, #20]
 8008192:	693a      	ldr	r2, [r7, #16]
 8008194:	4313      	orrs	r3, r2
 8008196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	699b      	ldr	r3, [r3, #24]
 800819c:	693a      	ldr	r2, [r7, #16]
 800819e:	4313      	orrs	r3, r2
 80081a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	693a      	ldr	r2, [r7, #16]
 80081a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	68fa      	ldr	r2, [r7, #12]
 80081ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	685a      	ldr	r2, [r3, #4]
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	697a      	ldr	r2, [r7, #20]
 80081ba:	621a      	str	r2, [r3, #32]
}
 80081bc:	bf00      	nop
 80081be:	371c      	adds	r7, #28
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr
 80081c8:	40010000 	.word	0x40010000

080081cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b087      	sub	sp, #28
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a1b      	ldr	r3, [r3, #32]
 80081da:	f023 0210 	bic.w	r2, r3, #16
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6a1b      	ldr	r3, [r3, #32]
 80081e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	021b      	lsls	r3, r3, #8
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	4313      	orrs	r3, r2
 800820e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	f023 0320 	bic.w	r3, r3, #32
 8008216:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	011b      	lsls	r3, r3, #4
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	4313      	orrs	r3, r2
 8008222:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	4a1e      	ldr	r2, [pc, #120]	; (80082a0 <TIM_OC2_SetConfig+0xd4>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d10d      	bne.n	8008248 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008232:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	011b      	lsls	r3, r3, #4
 800823a:	697a      	ldr	r2, [r7, #20]
 800823c:	4313      	orrs	r3, r2
 800823e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008240:	697b      	ldr	r3, [r7, #20]
 8008242:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008246:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	4a15      	ldr	r2, [pc, #84]	; (80082a0 <TIM_OC2_SetConfig+0xd4>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d113      	bne.n	8008278 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008256:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008258:	693b      	ldr	r3, [r7, #16]
 800825a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800825e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	695b      	ldr	r3, [r3, #20]
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	693a      	ldr	r2, [r7, #16]
 8008268:	4313      	orrs	r3, r2
 800826a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	699b      	ldr	r3, [r3, #24]
 8008270:	009b      	lsls	r3, r3, #2
 8008272:	693a      	ldr	r2, [r7, #16]
 8008274:	4313      	orrs	r3, r2
 8008276:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	693a      	ldr	r2, [r7, #16]
 800827c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	68fa      	ldr	r2, [r7, #12]
 8008282:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	685a      	ldr	r2, [r3, #4]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	697a      	ldr	r2, [r7, #20]
 8008290:	621a      	str	r2, [r3, #32]
}
 8008292:	bf00      	nop
 8008294:	371c      	adds	r7, #28
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	40010000 	.word	0x40010000

080082a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b087      	sub	sp, #28
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a1b      	ldr	r3, [r3, #32]
 80082b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6a1b      	ldr	r3, [r3, #32]
 80082be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	69db      	ldr	r3, [r3, #28]
 80082ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f023 0303 	bic.w	r3, r3, #3
 80082da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	4313      	orrs	r3, r2
 80082e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80082ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	021b      	lsls	r3, r3, #8
 80082f4:	697a      	ldr	r2, [r7, #20]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	4a1d      	ldr	r2, [pc, #116]	; (8008374 <TIM_OC3_SetConfig+0xd0>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d10d      	bne.n	800831e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008308:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	68db      	ldr	r3, [r3, #12]
 800830e:	021b      	lsls	r3, r3, #8
 8008310:	697a      	ldr	r2, [r7, #20]
 8008312:	4313      	orrs	r3, r2
 8008314:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800831c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4a14      	ldr	r2, [pc, #80]	; (8008374 <TIM_OC3_SetConfig+0xd0>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d113      	bne.n	800834e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800832c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	011b      	lsls	r3, r3, #4
 800833c:	693a      	ldr	r2, [r7, #16]
 800833e:	4313      	orrs	r3, r2
 8008340:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	699b      	ldr	r3, [r3, #24]
 8008346:	011b      	lsls	r3, r3, #4
 8008348:	693a      	ldr	r2, [r7, #16]
 800834a:	4313      	orrs	r3, r2
 800834c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	693a      	ldr	r2, [r7, #16]
 8008352:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	68fa      	ldr	r2, [r7, #12]
 8008358:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	685a      	ldr	r2, [r3, #4]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	697a      	ldr	r2, [r7, #20]
 8008366:	621a      	str	r2, [r3, #32]
}
 8008368:	bf00      	nop
 800836a:	371c      	adds	r7, #28
 800836c:	46bd      	mov	sp, r7
 800836e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008372:	4770      	bx	lr
 8008374:	40010000 	.word	0x40010000

08008378 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008378:	b480      	push	{r7}
 800837a:	b087      	sub	sp, #28
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6a1b      	ldr	r3, [r3, #32]
 8008386:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6a1b      	ldr	r3, [r3, #32]
 8008392:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	69db      	ldr	r3, [r3, #28]
 800839e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	021b      	lsls	r3, r3, #8
 80083b6:	68fa      	ldr	r2, [r7, #12]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80083c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	031b      	lsls	r3, r3, #12
 80083ca:	693a      	ldr	r2, [r7, #16]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	4a10      	ldr	r2, [pc, #64]	; (8008414 <TIM_OC4_SetConfig+0x9c>)
 80083d4:	4293      	cmp	r3, r2
 80083d6:	d109      	bne.n	80083ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	695b      	ldr	r3, [r3, #20]
 80083e4:	019b      	lsls	r3, r3, #6
 80083e6:	697a      	ldr	r2, [r7, #20]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	697a      	ldr	r2, [r7, #20]
 80083f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	68fa      	ldr	r2, [r7, #12]
 80083f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	685a      	ldr	r2, [r3, #4]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	693a      	ldr	r2, [r7, #16]
 8008404:	621a      	str	r2, [r3, #32]
}
 8008406:	bf00      	nop
 8008408:	371c      	adds	r7, #28
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	40010000 	.word	0x40010000

08008418 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008418:	b480      	push	{r7}
 800841a:	b087      	sub	sp, #28
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	60b9      	str	r1, [r7, #8]
 8008422:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	6a1b      	ldr	r3, [r3, #32]
 8008428:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6a1b      	ldr	r3, [r3, #32]
 800842e:	f023 0201 	bic.w	r2, r3, #1
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	699b      	ldr	r3, [r3, #24]
 800843a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800843c:	693b      	ldr	r3, [r7, #16]
 800843e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008442:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	011b      	lsls	r3, r3, #4
 8008448:	693a      	ldr	r2, [r7, #16]
 800844a:	4313      	orrs	r3, r2
 800844c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	f023 030a 	bic.w	r3, r3, #10
 8008454:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008456:	697a      	ldr	r2, [r7, #20]
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	4313      	orrs	r3, r2
 800845c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	621a      	str	r2, [r3, #32]
}
 800846a:	bf00      	nop
 800846c:	371c      	adds	r7, #28
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr

08008476 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008476:	b480      	push	{r7}
 8008478:	b087      	sub	sp, #28
 800847a:	af00      	add	r7, sp, #0
 800847c:	60f8      	str	r0, [r7, #12]
 800847e:	60b9      	str	r1, [r7, #8]
 8008480:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	6a1b      	ldr	r3, [r3, #32]
 8008486:	f023 0210 	bic.w	r2, r3, #16
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	6a1b      	ldr	r3, [r3, #32]
 8008498:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80084a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	031b      	lsls	r3, r3, #12
 80084a6:	697a      	ldr	r2, [r7, #20]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80084b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	011b      	lsls	r3, r3, #4
 80084b8:	693a      	ldr	r2, [r7, #16]
 80084ba:	4313      	orrs	r3, r2
 80084bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	697a      	ldr	r2, [r7, #20]
 80084c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	693a      	ldr	r2, [r7, #16]
 80084c8:	621a      	str	r2, [r3, #32]
}
 80084ca:	bf00      	nop
 80084cc:	371c      	adds	r7, #28
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr

080084d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80084d6:	b480      	push	{r7}
 80084d8:	b085      	sub	sp, #20
 80084da:	af00      	add	r7, sp, #0
 80084dc:	6078      	str	r0, [r7, #4]
 80084de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084ee:	683a      	ldr	r2, [r7, #0]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	4313      	orrs	r3, r2
 80084f4:	f043 0307 	orr.w	r3, r3, #7
 80084f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	68fa      	ldr	r2, [r7, #12]
 80084fe:	609a      	str	r2, [r3, #8]
}
 8008500:	bf00      	nop
 8008502:	3714      	adds	r7, #20
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800850c:	b480      	push	{r7}
 800850e:	b087      	sub	sp, #28
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
 8008518:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008526:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	021a      	lsls	r2, r3, #8
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	431a      	orrs	r2, r3
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	4313      	orrs	r3, r2
 8008534:	697a      	ldr	r2, [r7, #20]
 8008536:	4313      	orrs	r3, r2
 8008538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	697a      	ldr	r2, [r7, #20]
 800853e:	609a      	str	r2, [r3, #8]
}
 8008540:	bf00      	nop
 8008542:	371c      	adds	r7, #28
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800854c:	b480      	push	{r7}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800855c:	2b01      	cmp	r3, #1
 800855e:	d101      	bne.n	8008564 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008560:	2302      	movs	r3, #2
 8008562:	e050      	b.n	8008606 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2202      	movs	r2, #2
 8008570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800858a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	4313      	orrs	r3, r2
 8008594:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a1c      	ldr	r2, [pc, #112]	; (8008614 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d018      	beq.n	80085da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085b0:	d013      	beq.n	80085da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a18      	ldr	r2, [pc, #96]	; (8008618 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d00e      	beq.n	80085da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a16      	ldr	r2, [pc, #88]	; (800861c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d009      	beq.n	80085da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a15      	ldr	r2, [pc, #84]	; (8008620 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d004      	beq.n	80085da <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a13      	ldr	r2, [pc, #76]	; (8008624 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d10c      	bne.n	80085f4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	4313      	orrs	r3, r2
 80085ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	68ba      	ldr	r2, [r7, #8]
 80085f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2200      	movs	r2, #0
 8008600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3714      	adds	r7, #20
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	40010000 	.word	0x40010000
 8008618:	40000400 	.word	0x40000400
 800861c:	40000800 	.word	0x40000800
 8008620:	40000c00 	.word	0x40000c00
 8008624:	40014000 	.word	0x40014000

08008628 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008628:	b480      	push	{r7}
 800862a:	b083      	sub	sp, #12
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008630:	bf00      	nop
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr

0800863c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008644:	bf00      	nop
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b082      	sub	sp, #8
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d101      	bne.n	8008662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	e03f      	b.n	80086e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008668:	b2db      	uxtb	r3, r3
 800866a:	2b00      	cmp	r3, #0
 800866c:	d106      	bne.n	800867c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f007 fe04 	bl	8010284 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2224      	movs	r2, #36	; 0x24
 8008680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	68da      	ldr	r2, [r3, #12]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008692:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f829 	bl	80086ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	691a      	ldr	r2, [r3, #16]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80086a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	695a      	ldr	r2, [r3, #20]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80086b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	68da      	ldr	r2, [r3, #12]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80086c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2220      	movs	r2, #32
 80086d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2220      	movs	r2, #32
 80086dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80086e0:	2300      	movs	r3, #0
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3708      	adds	r7, #8
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
	...

080086ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f0:	b09f      	sub	sp, #124	; 0x7c
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	691b      	ldr	r3, [r3, #16]
 80086fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008700:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008702:	68d9      	ldr	r1, [r3, #12]
 8008704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	ea40 0301 	orr.w	r3, r0, r1
 800870c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800870e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008710:	689a      	ldr	r2, [r3, #8]
 8008712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008714:	691b      	ldr	r3, [r3, #16]
 8008716:	431a      	orrs	r2, r3
 8008718:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800871a:	695b      	ldr	r3, [r3, #20]
 800871c:	431a      	orrs	r2, r3
 800871e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008720:	69db      	ldr	r3, [r3, #28]
 8008722:	4313      	orrs	r3, r2
 8008724:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8008726:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	68db      	ldr	r3, [r3, #12]
 800872c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008730:	f021 010c 	bic.w	r1, r1, #12
 8008734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800873a:	430b      	orrs	r3, r1
 800873c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800873e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	695b      	ldr	r3, [r3, #20]
 8008744:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800874a:	6999      	ldr	r1, [r3, #24]
 800874c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	ea40 0301 	orr.w	r3, r0, r1
 8008754:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008756:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	4bc5      	ldr	r3, [pc, #788]	; (8008a70 <UART_SetConfig+0x384>)
 800875c:	429a      	cmp	r2, r3
 800875e:	d004      	beq.n	800876a <UART_SetConfig+0x7e>
 8008760:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008762:	681a      	ldr	r2, [r3, #0]
 8008764:	4bc3      	ldr	r3, [pc, #780]	; (8008a74 <UART_SetConfig+0x388>)
 8008766:	429a      	cmp	r2, r3
 8008768:	d103      	bne.n	8008772 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800876a:	f7fd fbd1 	bl	8005f10 <HAL_RCC_GetPCLK2Freq>
 800876e:	6778      	str	r0, [r7, #116]	; 0x74
 8008770:	e002      	b.n	8008778 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008772:	f7fd fbb9 	bl	8005ee8 <HAL_RCC_GetPCLK1Freq>
 8008776:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008778:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800877a:	69db      	ldr	r3, [r3, #28]
 800877c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008780:	f040 80b6 	bne.w	80088f0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008784:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008786:	461c      	mov	r4, r3
 8008788:	f04f 0500 	mov.w	r5, #0
 800878c:	4622      	mov	r2, r4
 800878e:	462b      	mov	r3, r5
 8008790:	1891      	adds	r1, r2, r2
 8008792:	6439      	str	r1, [r7, #64]	; 0x40
 8008794:	415b      	adcs	r3, r3
 8008796:	647b      	str	r3, [r7, #68]	; 0x44
 8008798:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800879c:	1912      	adds	r2, r2, r4
 800879e:	eb45 0303 	adc.w	r3, r5, r3
 80087a2:	f04f 0000 	mov.w	r0, #0
 80087a6:	f04f 0100 	mov.w	r1, #0
 80087aa:	00d9      	lsls	r1, r3, #3
 80087ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80087b0:	00d0      	lsls	r0, r2, #3
 80087b2:	4602      	mov	r2, r0
 80087b4:	460b      	mov	r3, r1
 80087b6:	1911      	adds	r1, r2, r4
 80087b8:	6639      	str	r1, [r7, #96]	; 0x60
 80087ba:	416b      	adcs	r3, r5
 80087bc:	667b      	str	r3, [r7, #100]	; 0x64
 80087be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	461a      	mov	r2, r3
 80087c4:	f04f 0300 	mov.w	r3, #0
 80087c8:	1891      	adds	r1, r2, r2
 80087ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80087cc:	415b      	adcs	r3, r3
 80087ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80087d4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80087d8:	f7f8 f9ee 	bl	8000bb8 <__aeabi_uldivmod>
 80087dc:	4602      	mov	r2, r0
 80087de:	460b      	mov	r3, r1
 80087e0:	4ba5      	ldr	r3, [pc, #660]	; (8008a78 <UART_SetConfig+0x38c>)
 80087e2:	fba3 2302 	umull	r2, r3, r3, r2
 80087e6:	095b      	lsrs	r3, r3, #5
 80087e8:	011e      	lsls	r6, r3, #4
 80087ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087ec:	461c      	mov	r4, r3
 80087ee:	f04f 0500 	mov.w	r5, #0
 80087f2:	4622      	mov	r2, r4
 80087f4:	462b      	mov	r3, r5
 80087f6:	1891      	adds	r1, r2, r2
 80087f8:	6339      	str	r1, [r7, #48]	; 0x30
 80087fa:	415b      	adcs	r3, r3
 80087fc:	637b      	str	r3, [r7, #52]	; 0x34
 80087fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008802:	1912      	adds	r2, r2, r4
 8008804:	eb45 0303 	adc.w	r3, r5, r3
 8008808:	f04f 0000 	mov.w	r0, #0
 800880c:	f04f 0100 	mov.w	r1, #0
 8008810:	00d9      	lsls	r1, r3, #3
 8008812:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008816:	00d0      	lsls	r0, r2, #3
 8008818:	4602      	mov	r2, r0
 800881a:	460b      	mov	r3, r1
 800881c:	1911      	adds	r1, r2, r4
 800881e:	65b9      	str	r1, [r7, #88]	; 0x58
 8008820:	416b      	adcs	r3, r5
 8008822:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008824:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	461a      	mov	r2, r3
 800882a:	f04f 0300 	mov.w	r3, #0
 800882e:	1891      	adds	r1, r2, r2
 8008830:	62b9      	str	r1, [r7, #40]	; 0x28
 8008832:	415b      	adcs	r3, r3
 8008834:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008836:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800883a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800883e:	f7f8 f9bb 	bl	8000bb8 <__aeabi_uldivmod>
 8008842:	4602      	mov	r2, r0
 8008844:	460b      	mov	r3, r1
 8008846:	4b8c      	ldr	r3, [pc, #560]	; (8008a78 <UART_SetConfig+0x38c>)
 8008848:	fba3 1302 	umull	r1, r3, r3, r2
 800884c:	095b      	lsrs	r3, r3, #5
 800884e:	2164      	movs	r1, #100	; 0x64
 8008850:	fb01 f303 	mul.w	r3, r1, r3
 8008854:	1ad3      	subs	r3, r2, r3
 8008856:	00db      	lsls	r3, r3, #3
 8008858:	3332      	adds	r3, #50	; 0x32
 800885a:	4a87      	ldr	r2, [pc, #540]	; (8008a78 <UART_SetConfig+0x38c>)
 800885c:	fba2 2303 	umull	r2, r3, r2, r3
 8008860:	095b      	lsrs	r3, r3, #5
 8008862:	005b      	lsls	r3, r3, #1
 8008864:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008868:	441e      	add	r6, r3
 800886a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800886c:	4618      	mov	r0, r3
 800886e:	f04f 0100 	mov.w	r1, #0
 8008872:	4602      	mov	r2, r0
 8008874:	460b      	mov	r3, r1
 8008876:	1894      	adds	r4, r2, r2
 8008878:	623c      	str	r4, [r7, #32]
 800887a:	415b      	adcs	r3, r3
 800887c:	627b      	str	r3, [r7, #36]	; 0x24
 800887e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008882:	1812      	adds	r2, r2, r0
 8008884:	eb41 0303 	adc.w	r3, r1, r3
 8008888:	f04f 0400 	mov.w	r4, #0
 800888c:	f04f 0500 	mov.w	r5, #0
 8008890:	00dd      	lsls	r5, r3, #3
 8008892:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008896:	00d4      	lsls	r4, r2, #3
 8008898:	4622      	mov	r2, r4
 800889a:	462b      	mov	r3, r5
 800889c:	1814      	adds	r4, r2, r0
 800889e:	653c      	str	r4, [r7, #80]	; 0x50
 80088a0:	414b      	adcs	r3, r1
 80088a2:	657b      	str	r3, [r7, #84]	; 0x54
 80088a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	461a      	mov	r2, r3
 80088aa:	f04f 0300 	mov.w	r3, #0
 80088ae:	1891      	adds	r1, r2, r2
 80088b0:	61b9      	str	r1, [r7, #24]
 80088b2:	415b      	adcs	r3, r3
 80088b4:	61fb      	str	r3, [r7, #28]
 80088b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088ba:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80088be:	f7f8 f97b 	bl	8000bb8 <__aeabi_uldivmod>
 80088c2:	4602      	mov	r2, r0
 80088c4:	460b      	mov	r3, r1
 80088c6:	4b6c      	ldr	r3, [pc, #432]	; (8008a78 <UART_SetConfig+0x38c>)
 80088c8:	fba3 1302 	umull	r1, r3, r3, r2
 80088cc:	095b      	lsrs	r3, r3, #5
 80088ce:	2164      	movs	r1, #100	; 0x64
 80088d0:	fb01 f303 	mul.w	r3, r1, r3
 80088d4:	1ad3      	subs	r3, r2, r3
 80088d6:	00db      	lsls	r3, r3, #3
 80088d8:	3332      	adds	r3, #50	; 0x32
 80088da:	4a67      	ldr	r2, [pc, #412]	; (8008a78 <UART_SetConfig+0x38c>)
 80088dc:	fba2 2303 	umull	r2, r3, r2, r3
 80088e0:	095b      	lsrs	r3, r3, #5
 80088e2:	f003 0207 	and.w	r2, r3, #7
 80088e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4432      	add	r2, r6
 80088ec:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80088ee:	e0b9      	b.n	8008a64 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80088f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088f2:	461c      	mov	r4, r3
 80088f4:	f04f 0500 	mov.w	r5, #0
 80088f8:	4622      	mov	r2, r4
 80088fa:	462b      	mov	r3, r5
 80088fc:	1891      	adds	r1, r2, r2
 80088fe:	6139      	str	r1, [r7, #16]
 8008900:	415b      	adcs	r3, r3
 8008902:	617b      	str	r3, [r7, #20]
 8008904:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008908:	1912      	adds	r2, r2, r4
 800890a:	eb45 0303 	adc.w	r3, r5, r3
 800890e:	f04f 0000 	mov.w	r0, #0
 8008912:	f04f 0100 	mov.w	r1, #0
 8008916:	00d9      	lsls	r1, r3, #3
 8008918:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800891c:	00d0      	lsls	r0, r2, #3
 800891e:	4602      	mov	r2, r0
 8008920:	460b      	mov	r3, r1
 8008922:	eb12 0804 	adds.w	r8, r2, r4
 8008926:	eb43 0905 	adc.w	r9, r3, r5
 800892a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	4618      	mov	r0, r3
 8008930:	f04f 0100 	mov.w	r1, #0
 8008934:	f04f 0200 	mov.w	r2, #0
 8008938:	f04f 0300 	mov.w	r3, #0
 800893c:	008b      	lsls	r3, r1, #2
 800893e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008942:	0082      	lsls	r2, r0, #2
 8008944:	4640      	mov	r0, r8
 8008946:	4649      	mov	r1, r9
 8008948:	f7f8 f936 	bl	8000bb8 <__aeabi_uldivmod>
 800894c:	4602      	mov	r2, r0
 800894e:	460b      	mov	r3, r1
 8008950:	4b49      	ldr	r3, [pc, #292]	; (8008a78 <UART_SetConfig+0x38c>)
 8008952:	fba3 2302 	umull	r2, r3, r3, r2
 8008956:	095b      	lsrs	r3, r3, #5
 8008958:	011e      	lsls	r6, r3, #4
 800895a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800895c:	4618      	mov	r0, r3
 800895e:	f04f 0100 	mov.w	r1, #0
 8008962:	4602      	mov	r2, r0
 8008964:	460b      	mov	r3, r1
 8008966:	1894      	adds	r4, r2, r2
 8008968:	60bc      	str	r4, [r7, #8]
 800896a:	415b      	adcs	r3, r3
 800896c:	60fb      	str	r3, [r7, #12]
 800896e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008972:	1812      	adds	r2, r2, r0
 8008974:	eb41 0303 	adc.w	r3, r1, r3
 8008978:	f04f 0400 	mov.w	r4, #0
 800897c:	f04f 0500 	mov.w	r5, #0
 8008980:	00dd      	lsls	r5, r3, #3
 8008982:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008986:	00d4      	lsls	r4, r2, #3
 8008988:	4622      	mov	r2, r4
 800898a:	462b      	mov	r3, r5
 800898c:	1814      	adds	r4, r2, r0
 800898e:	64bc      	str	r4, [r7, #72]	; 0x48
 8008990:	414b      	adcs	r3, r1
 8008992:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008994:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	4618      	mov	r0, r3
 800899a:	f04f 0100 	mov.w	r1, #0
 800899e:	f04f 0200 	mov.w	r2, #0
 80089a2:	f04f 0300 	mov.w	r3, #0
 80089a6:	008b      	lsls	r3, r1, #2
 80089a8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80089ac:	0082      	lsls	r2, r0, #2
 80089ae:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80089b2:	f7f8 f901 	bl	8000bb8 <__aeabi_uldivmod>
 80089b6:	4602      	mov	r2, r0
 80089b8:	460b      	mov	r3, r1
 80089ba:	4b2f      	ldr	r3, [pc, #188]	; (8008a78 <UART_SetConfig+0x38c>)
 80089bc:	fba3 1302 	umull	r1, r3, r3, r2
 80089c0:	095b      	lsrs	r3, r3, #5
 80089c2:	2164      	movs	r1, #100	; 0x64
 80089c4:	fb01 f303 	mul.w	r3, r1, r3
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	011b      	lsls	r3, r3, #4
 80089cc:	3332      	adds	r3, #50	; 0x32
 80089ce:	4a2a      	ldr	r2, [pc, #168]	; (8008a78 <UART_SetConfig+0x38c>)
 80089d0:	fba2 2303 	umull	r2, r3, r2, r3
 80089d4:	095b      	lsrs	r3, r3, #5
 80089d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80089da:	441e      	add	r6, r3
 80089dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089de:	4618      	mov	r0, r3
 80089e0:	f04f 0100 	mov.w	r1, #0
 80089e4:	4602      	mov	r2, r0
 80089e6:	460b      	mov	r3, r1
 80089e8:	1894      	adds	r4, r2, r2
 80089ea:	603c      	str	r4, [r7, #0]
 80089ec:	415b      	adcs	r3, r3
 80089ee:	607b      	str	r3, [r7, #4]
 80089f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089f4:	1812      	adds	r2, r2, r0
 80089f6:	eb41 0303 	adc.w	r3, r1, r3
 80089fa:	f04f 0400 	mov.w	r4, #0
 80089fe:	f04f 0500 	mov.w	r5, #0
 8008a02:	00dd      	lsls	r5, r3, #3
 8008a04:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008a08:	00d4      	lsls	r4, r2, #3
 8008a0a:	4622      	mov	r2, r4
 8008a0c:	462b      	mov	r3, r5
 8008a0e:	eb12 0a00 	adds.w	sl, r2, r0
 8008a12:	eb43 0b01 	adc.w	fp, r3, r1
 8008a16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f04f 0100 	mov.w	r1, #0
 8008a20:	f04f 0200 	mov.w	r2, #0
 8008a24:	f04f 0300 	mov.w	r3, #0
 8008a28:	008b      	lsls	r3, r1, #2
 8008a2a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008a2e:	0082      	lsls	r2, r0, #2
 8008a30:	4650      	mov	r0, sl
 8008a32:	4659      	mov	r1, fp
 8008a34:	f7f8 f8c0 	bl	8000bb8 <__aeabi_uldivmod>
 8008a38:	4602      	mov	r2, r0
 8008a3a:	460b      	mov	r3, r1
 8008a3c:	4b0e      	ldr	r3, [pc, #56]	; (8008a78 <UART_SetConfig+0x38c>)
 8008a3e:	fba3 1302 	umull	r1, r3, r3, r2
 8008a42:	095b      	lsrs	r3, r3, #5
 8008a44:	2164      	movs	r1, #100	; 0x64
 8008a46:	fb01 f303 	mul.w	r3, r1, r3
 8008a4a:	1ad3      	subs	r3, r2, r3
 8008a4c:	011b      	lsls	r3, r3, #4
 8008a4e:	3332      	adds	r3, #50	; 0x32
 8008a50:	4a09      	ldr	r2, [pc, #36]	; (8008a78 <UART_SetConfig+0x38c>)
 8008a52:	fba2 2303 	umull	r2, r3, r2, r3
 8008a56:	095b      	lsrs	r3, r3, #5
 8008a58:	f003 020f 	and.w	r2, r3, #15
 8008a5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4432      	add	r2, r6
 8008a62:	609a      	str	r2, [r3, #8]
}
 8008a64:	bf00      	nop
 8008a66:	377c      	adds	r7, #124	; 0x7c
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6e:	bf00      	nop
 8008a70:	40011000 	.word	0x40011000
 8008a74:	40011400 	.word	0x40011400
 8008a78:	51eb851f 	.word	0x51eb851f

08008a7c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008a7c:	b084      	sub	sp, #16
 8008a7e:	b480      	push	{r7}
 8008a80:	b085      	sub	sp, #20
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	6078      	str	r0, [r7, #4]
 8008a86:	f107 001c 	add.w	r0, r7, #28
 8008a8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008a8e:	2300      	movs	r3, #0
 8008a90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008a92:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008a94:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008a96:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8008a9a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8008a9e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008aa2:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008aa6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008aa8:	68fa      	ldr	r2, [r7, #12]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008ab6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008aba:	68fa      	ldr	r2, [r7, #12]
 8008abc:	431a      	orrs	r2, r3
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3714      	adds	r7, #20
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ace:	b004      	add	sp, #16
 8008ad0:	4770      	bx	lr

08008ad2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008ad2:	b480      	push	{r7}
 8008ad4:	b083      	sub	sp, #12
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	370c      	adds	r7, #12
 8008b06:	46bd      	mov	sp, r7
 8008b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0c:	4770      	bx	lr

08008b0e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b082      	sub	sp, #8
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2203      	movs	r2, #3
 8008b1a:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008b1c:	2002      	movs	r0, #2
 8008b1e:	f7f8 fb99 	bl	8001254 <HAL_Delay>
  
  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3708      	adds	r7, #8
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b083      	sub	sp, #12
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f003 0303 	and.w	r3, r3, #3
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	370c      	adds	r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b085      	sub	sp, #20
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008b52:	2300      	movs	r3, #0
 8008b54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008b66:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008b6c:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008b72:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008b74:	68fa      	ldr	r2, [r7, #12]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008b82:	f023 030f 	bic.w	r3, r3, #15
 8008b86:	68fa      	ldr	r2, [r7, #12]
 8008b88:	431a      	orrs	r2, r3
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008b8e:	2300      	movs	r3, #0
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3714      	adds	r7, #20
 8008b94:	46bd      	mov	sp, r7
 8008b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9a:	4770      	bx	lr

08008b9c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	691b      	ldr	r3, [r3, #16]
 8008ba8:	b2db      	uxtb	r3, r3
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	370c      	adds	r7, #12
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b085      	sub	sp, #20
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
 8008bbe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	3314      	adds	r3, #20
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	4413      	add	r3, r2
 8008bca:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
}  
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b085      	sub	sp, #20
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008be6:	2300      	movs	r3, #0
 8008be8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	685a      	ldr	r2, [r3, #4]
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008c02:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008c08:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008c0e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c1a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	431a      	orrs	r2, r3
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008c26:	2300      	movs	r3, #0

}
 8008c28:	4618      	mov	r0, r3
 8008c2a:	3714      	adds	r7, #20
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b088      	sub	sp, #32
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008c42:	2310      	movs	r3, #16
 8008c44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c46:	2340      	movs	r3, #64	; 0x40
 8008c48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c52:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c54:	f107 0308 	add.w	r3, r7, #8
 8008c58:	4619      	mov	r1, r3
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f7ff ff74 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008c60:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c64:	2110      	movs	r1, #16
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 fa44 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008c6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c6e:	69fb      	ldr	r3, [r7, #28]
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3720      	adds	r7, #32
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b088      	sub	sp, #32
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
 8008c80:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008c86:	2311      	movs	r3, #17
 8008c88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c8a:	2340      	movs	r3, #64	; 0x40
 8008c8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c96:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c98:	f107 0308 	add.w	r3, r7, #8
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7ff ff52 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ca8:	2111      	movs	r1, #17
 8008caa:	6878      	ldr	r0, [r7, #4]
 8008cac:	f000 fa22 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008cb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008cb2:	69fb      	ldr	r3, [r7, #28]
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3720      	adds	r7, #32
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b088      	sub	sp, #32
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008cca:	2312      	movs	r3, #18
 8008ccc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008cce:	2340      	movs	r3, #64	; 0x40
 8008cd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008cd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cda:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008cdc:	f107 0308 	add.w	r3, r7, #8
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f7ff ff30 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cec:	2112      	movs	r1, #18
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f000 fa00 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008cf4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008cf6:	69fb      	ldr	r3, [r7, #28]
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3720      	adds	r7, #32
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b088      	sub	sp, #32
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
 8008d08:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8008d0e:	2318      	movs	r3, #24
 8008d10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008d12:	2340      	movs	r3, #64	; 0x40
 8008d14:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008d16:	2300      	movs	r3, #0
 8008d18:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008d1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d1e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008d20:	f107 0308 	add.w	r3, r7, #8
 8008d24:	4619      	mov	r1, r3
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f7ff ff0e 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008d2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d30:	2118      	movs	r1, #24
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 f9de 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008d38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d3a:	69fb      	ldr	r3, [r7, #28]
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3720      	adds	r7, #32
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b088      	sub	sp, #32
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008d52:	2319      	movs	r3, #25
 8008d54:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008d56:	2340      	movs	r3, #64	; 0x40
 8008d58:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008d5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d62:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008d64:	f107 0308 	add.w	r3, r7, #8
 8008d68:	4619      	mov	r1, r3
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f7ff feec 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008d70:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d74:	2119      	movs	r1, #25
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f9bc 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008d7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d7e:	69fb      	ldr	r3, [r7, #28]
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3720      	adds	r7, #32
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b088      	sub	sp, #32
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008d90:	2300      	movs	r3, #0
 8008d92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008d94:	230c      	movs	r3, #12
 8008d96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008d98:	2340      	movs	r3, #64	; 0x40
 8008d9a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008da0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008da4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008da6:	f107 0308 	add.w	r3, r7, #8
 8008daa:	4619      	mov	r1, r3
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f7ff fecb 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8008db2:	4a05      	ldr	r2, [pc, #20]	; (8008dc8 <SDMMC_CmdStopTransfer+0x40>)
 8008db4:	210c      	movs	r1, #12
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f000 f99c 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008dbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008dbe:	69fb      	ldr	r3, [r7, #28]
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3720      	adds	r7, #32
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	05f5e100 	.word	0x05f5e100

08008dcc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b08a      	sub	sp, #40	; 0x28
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008ddc:	2307      	movs	r3, #7
 8008dde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008de0:	2340      	movs	r3, #64	; 0x40
 8008de2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008de4:	2300      	movs	r3, #0
 8008de6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008de8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008dec:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008dee:	f107 0310 	add.w	r3, r7, #16
 8008df2:	4619      	mov	r1, r3
 8008df4:	68f8      	ldr	r0, [r7, #12]
 8008df6:	f7ff fea7 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8008dfe:	2107      	movs	r1, #7
 8008e00:	68f8      	ldr	r0, [r7, #12]
 8008e02:	f000 f977 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008e06:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3728      	adds	r7, #40	; 0x28
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}

08008e12 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008e12:	b580      	push	{r7, lr}
 8008e14:	b088      	sub	sp, #32
 8008e16:	af00      	add	r7, sp, #0
 8008e18:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008e1e:	2300      	movs	r3, #0
 8008e20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008e22:	2300      	movs	r3, #0
 8008e24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e26:	2300      	movs	r3, #0
 8008e28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e30:	f107 0308 	add.w	r3, r7, #8
 8008e34:	4619      	mov	r1, r3
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f7ff fe86 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 f92d 	bl	800909c <SDMMC_GetCmdError>
 8008e42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e44:	69fb      	ldr	r3, [r7, #28]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3720      	adds	r7, #32
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b088      	sub	sp, #32
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008e56:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008e5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008e5c:	2308      	movs	r3, #8
 8008e5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e60:	2340      	movs	r3, #64	; 0x40
 8008e62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e64:	2300      	movs	r3, #0
 8008e66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e6e:	f107 0308 	add.w	r3, r7, #8
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7ff fe67 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 fb24 	bl	80094c8 <SDMMC_GetCmdResp7>
 8008e80:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e82:	69fb      	ldr	r3, [r7, #28]
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3720      	adds	r7, #32
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b088      	sub	sp, #32
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008e9a:	2337      	movs	r3, #55	; 0x37
 8008e9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e9e:	2340      	movs	r3, #64	; 0x40
 8008ea0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ea6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008eaa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008eac:	f107 0308 	add.w	r3, r7, #8
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f7ff fe48 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008eb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ebc:	2137      	movs	r1, #55	; 0x37
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f000 f918 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008ec4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ec6:	69fb      	ldr	r3, [r7, #28]
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3720      	adds	r7, #32
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}

08008ed0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b088      	sub	sp, #32
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008eda:	683b      	ldr	r3, [r7, #0]
 8008edc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ee0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ee4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008ee6:	2329      	movs	r3, #41	; 0x29
 8008ee8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008eea:	2340      	movs	r3, #64	; 0x40
 8008eec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ef2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ef6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008ef8:	f107 0308 	add.w	r3, r7, #8
 8008efc:	4619      	mov	r1, r3
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f7ff fe22 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 fa2b 	bl	8009360 <SDMMC_GetCmdResp3>
 8008f0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f0c:	69fb      	ldr	r3, [r7, #28]
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3720      	adds	r7, #32
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b088      	sub	sp, #32
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]
 8008f1e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008f24:	2306      	movs	r3, #6
 8008f26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f28:	2340      	movs	r3, #64	; 0x40
 8008f2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f34:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f36:	f107 0308 	add.w	r3, r7, #8
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f7ff fe03 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f46:	2106      	movs	r1, #6
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f000 f8d3 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008f4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f50:	69fb      	ldr	r3, [r7, #28]
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3720      	adds	r7, #32
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}

08008f5a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b088      	sub	sp, #32
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008f62:	2300      	movs	r3, #0
 8008f64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008f66:	2333      	movs	r3, #51	; 0x33
 8008f68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f6a:	2340      	movs	r3, #64	; 0x40
 8008f6c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f76:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f78:	f107 0308 	add.w	r3, r7, #8
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f7ff fde2 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008f84:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f88:	2133      	movs	r1, #51	; 0x33
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 f8b2 	bl	80090f4 <SDMMC_GetCmdResp1>
 8008f90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f92:	69fb      	ldr	r3, [r7, #28]
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3720      	adds	r7, #32
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b088      	sub	sp, #32
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008fa8:	2302      	movs	r3, #2
 8008faa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008fac:	23c0      	movs	r3, #192	; 0xc0
 8008fae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008fb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fb8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008fba:	f107 0308 	add.w	r3, r7, #8
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f7ff fdc1 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f000 f982 	bl	80092d0 <SDMMC_GetCmdResp2>
 8008fcc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008fce:	69fb      	ldr	r3, [r7, #28]
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3720      	adds	r7, #32
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b088      	sub	sp, #32
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008fe6:	2309      	movs	r3, #9
 8008fe8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008fea:	23c0      	movs	r3, #192	; 0xc0
 8008fec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ff6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008ff8:	f107 0308 	add.w	r3, r7, #8
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f7ff fda2 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 f963 	bl	80092d0 <SDMMC_GetCmdResp2>
 800900a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800900c:	69fb      	ldr	r3, [r7, #28]
}
 800900e:	4618      	mov	r0, r3
 8009010:	3720      	adds	r7, #32
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009016:	b580      	push	{r7, lr}
 8009018:	b088      	sub	sp, #32
 800901a:	af00      	add	r7, sp, #0
 800901c:	6078      	str	r0, [r7, #4]
 800901e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009020:	2300      	movs	r3, #0
 8009022:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009024:	2303      	movs	r3, #3
 8009026:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009028:	2340      	movs	r3, #64	; 0x40
 800902a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800902c:	2300      	movs	r3, #0
 800902e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009030:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009034:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009036:	f107 0308 	add.w	r3, r7, #8
 800903a:	4619      	mov	r1, r3
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f7ff fd83 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009042:	683a      	ldr	r2, [r7, #0]
 8009044:	2103      	movs	r1, #3
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 f9c8 	bl	80093dc <SDMMC_GetCmdResp6>
 800904c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800904e:	69fb      	ldr	r3, [r7, #28]
}
 8009050:	4618      	mov	r0, r3
 8009052:	3720      	adds	r7, #32
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b088      	sub	sp, #32
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009066:	230d      	movs	r3, #13
 8009068:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800906a:	2340      	movs	r3, #64	; 0x40
 800906c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800906e:	2300      	movs	r3, #0
 8009070:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009076:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009078:	f107 0308 	add.w	r3, r7, #8
 800907c:	4619      	mov	r1, r3
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f7ff fd62 	bl	8008b48 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009084:	f241 3288 	movw	r2, #5000	; 0x1388
 8009088:	210d      	movs	r1, #13
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 f832 	bl	80090f4 <SDMMC_GetCmdResp1>
 8009090:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009092:	69fb      	ldr	r3, [r7, #28]
}
 8009094:	4618      	mov	r0, r3
 8009096:	3720      	adds	r7, #32
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80090a4:	4b11      	ldr	r3, [pc, #68]	; (80090ec <SDMMC_GetCmdError+0x50>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a11      	ldr	r2, [pc, #68]	; (80090f0 <SDMMC_GetCmdError+0x54>)
 80090aa:	fba2 2303 	umull	r2, r3, r2, r3
 80090ae:	0a5b      	lsrs	r3, r3, #9
 80090b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80090b4:	fb02 f303 	mul.w	r3, r2, r3
 80090b8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	1e5a      	subs	r2, r3, #1
 80090be:	60fa      	str	r2, [r7, #12]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d102      	bne.n	80090ca <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80090c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80090c8:	e009      	b.n	80090de <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d0f1      	beq.n	80090ba <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	22c5      	movs	r2, #197	; 0xc5
 80090da:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80090dc:	2300      	movs	r3, #0
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3714      	adds	r7, #20
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr
 80090ea:	bf00      	nop
 80090ec:	20000118 	.word	0x20000118
 80090f0:	10624dd3 	.word	0x10624dd3

080090f4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b088      	sub	sp, #32
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	460b      	mov	r3, r1
 80090fe:	607a      	str	r2, [r7, #4]
 8009100:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009102:	4b70      	ldr	r3, [pc, #448]	; (80092c4 <SDMMC_GetCmdResp1+0x1d0>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a70      	ldr	r2, [pc, #448]	; (80092c8 <SDMMC_GetCmdResp1+0x1d4>)
 8009108:	fba2 2303 	umull	r2, r3, r2, r3
 800910c:	0a5a      	lsrs	r2, r3, #9
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	fb02 f303 	mul.w	r3, r2, r3
 8009114:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	1e5a      	subs	r2, r3, #1
 800911a:	61fa      	str	r2, [r7, #28]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d102      	bne.n	8009126 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009120:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009124:	e0c9      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800912a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800912c:	69bb      	ldr	r3, [r7, #24]
 800912e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009132:	2b00      	cmp	r3, #0
 8009134:	d0ef      	beq.n	8009116 <SDMMC_GetCmdResp1+0x22>
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800913c:	2b00      	cmp	r3, #0
 800913e:	d1ea      	bne.n	8009116 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009144:	f003 0304 	and.w	r3, r3, #4
 8009148:	2b00      	cmp	r3, #0
 800914a:	d004      	beq.n	8009156 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	2204      	movs	r2, #4
 8009150:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009152:	2304      	movs	r3, #4
 8009154:	e0b1      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800915a:	f003 0301 	and.w	r3, r3, #1
 800915e:	2b00      	cmp	r3, #0
 8009160:	d004      	beq.n	800916c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2201      	movs	r2, #1
 8009166:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009168:	2301      	movs	r3, #1
 800916a:	e0a6      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	22c5      	movs	r2, #197	; 0xc5
 8009170:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	f7ff fd12 	bl	8008b9c <SDIO_GetCommandResponse>
 8009178:	4603      	mov	r3, r0
 800917a:	461a      	mov	r2, r3
 800917c:	7afb      	ldrb	r3, [r7, #11]
 800917e:	4293      	cmp	r3, r2
 8009180:	d001      	beq.n	8009186 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009182:	2301      	movs	r3, #1
 8009184:	e099      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009186:	2100      	movs	r1, #0
 8009188:	68f8      	ldr	r0, [r7, #12]
 800918a:	f7ff fd14 	bl	8008bb6 <SDIO_GetResponse>
 800918e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009190:	697a      	ldr	r2, [r7, #20]
 8009192:	4b4e      	ldr	r3, [pc, #312]	; (80092cc <SDMMC_GetCmdResp1+0x1d8>)
 8009194:	4013      	ands	r3, r2
 8009196:	2b00      	cmp	r3, #0
 8009198:	d101      	bne.n	800919e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800919a:	2300      	movs	r3, #0
 800919c:	e08d      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	da02      	bge.n	80091aa <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80091a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80091a8:	e087      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d001      	beq.n	80091b8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80091b4:	2340      	movs	r3, #64	; 0x40
 80091b6:	e080      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d001      	beq.n	80091c6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80091c2:	2380      	movs	r3, #128	; 0x80
 80091c4:	e079      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d002      	beq.n	80091d6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80091d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80091d4:	e071      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d002      	beq.n	80091e6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80091e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091e4:	e069      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d002      	beq.n	80091f6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80091f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091f4:	e061      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d002      	beq.n	8009206 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009200:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009204:	e059      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800920c:	2b00      	cmp	r3, #0
 800920e:	d002      	beq.n	8009216 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009210:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009214:	e051      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d002      	beq.n	8009226 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009220:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009224:	e049      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800922c:	2b00      	cmp	r3, #0
 800922e:	d002      	beq.n	8009236 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009230:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009234:	e041      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800923c:	2b00      	cmp	r3, #0
 800923e:	d002      	beq.n	8009246 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009240:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009244:	e039      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d002      	beq.n	8009256 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009250:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009254:	e031      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009256:	697b      	ldr	r3, [r7, #20]
 8009258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800925c:	2b00      	cmp	r3, #0
 800925e:	d002      	beq.n	8009266 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009260:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009264:	e029      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800926c:	2b00      	cmp	r3, #0
 800926e:	d002      	beq.n	8009276 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009270:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009274:	e021      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800927c:	2b00      	cmp	r3, #0
 800927e:	d002      	beq.n	8009286 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009280:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009284:	e019      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800928c:	2b00      	cmp	r3, #0
 800928e:	d002      	beq.n	8009296 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009290:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009294:	e011      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800929c:	2b00      	cmp	r3, #0
 800929e:	d002      	beq.n	80092a6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80092a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80092a4:	e009      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	f003 0308 	and.w	r3, r3, #8
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d002      	beq.n	80092b6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80092b0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80092b4:	e001      	b.n	80092ba <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80092b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3720      	adds	r7, #32
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	20000118 	.word	0x20000118
 80092c8:	10624dd3 	.word	0x10624dd3
 80092cc:	fdffe008 	.word	0xfdffe008

080092d0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b085      	sub	sp, #20
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80092d8:	4b1f      	ldr	r3, [pc, #124]	; (8009358 <SDMMC_GetCmdResp2+0x88>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4a1f      	ldr	r2, [pc, #124]	; (800935c <SDMMC_GetCmdResp2+0x8c>)
 80092de:	fba2 2303 	umull	r2, r3, r2, r3
 80092e2:	0a5b      	lsrs	r3, r3, #9
 80092e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80092e8:	fb02 f303 	mul.w	r3, r2, r3
 80092ec:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	1e5a      	subs	r2, r3, #1
 80092f2:	60fa      	str	r2, [r7, #12]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d102      	bne.n	80092fe <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80092f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80092fc:	e026      	b.n	800934c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009302:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800930a:	2b00      	cmp	r3, #0
 800930c:	d0ef      	beq.n	80092ee <SDMMC_GetCmdResp2+0x1e>
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009314:	2b00      	cmp	r3, #0
 8009316:	d1ea      	bne.n	80092ee <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800931c:	f003 0304 	and.w	r3, r3, #4
 8009320:	2b00      	cmp	r3, #0
 8009322:	d004      	beq.n	800932e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2204      	movs	r2, #4
 8009328:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800932a:	2304      	movs	r3, #4
 800932c:	e00e      	b.n	800934c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009332:	f003 0301 	and.w	r3, r3, #1
 8009336:	2b00      	cmp	r3, #0
 8009338:	d004      	beq.n	8009344 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2201      	movs	r2, #1
 800933e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009340:	2301      	movs	r3, #1
 8009342:	e003      	b.n	800934c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	22c5      	movs	r2, #197	; 0xc5
 8009348:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800934a:	2300      	movs	r3, #0
}
 800934c:	4618      	mov	r0, r3
 800934e:	3714      	adds	r7, #20
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr
 8009358:	20000118 	.word	0x20000118
 800935c:	10624dd3 	.word	0x10624dd3

08009360 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009360:	b480      	push	{r7}
 8009362:	b085      	sub	sp, #20
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009368:	4b1a      	ldr	r3, [pc, #104]	; (80093d4 <SDMMC_GetCmdResp3+0x74>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a1a      	ldr	r2, [pc, #104]	; (80093d8 <SDMMC_GetCmdResp3+0x78>)
 800936e:	fba2 2303 	umull	r2, r3, r2, r3
 8009372:	0a5b      	lsrs	r3, r3, #9
 8009374:	f241 3288 	movw	r2, #5000	; 0x1388
 8009378:	fb02 f303 	mul.w	r3, r2, r3
 800937c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	1e5a      	subs	r2, r3, #1
 8009382:	60fa      	str	r2, [r7, #12]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d102      	bne.n	800938e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009388:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800938c:	e01b      	b.n	80093c6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009392:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800939a:	2b00      	cmp	r3, #0
 800939c:	d0ef      	beq.n	800937e <SDMMC_GetCmdResp3+0x1e>
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d1ea      	bne.n	800937e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093ac:	f003 0304 	and.w	r3, r3, #4
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d004      	beq.n	80093be <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2204      	movs	r2, #4
 80093b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80093ba:	2304      	movs	r3, #4
 80093bc:	e003      	b.n	80093c6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	22c5      	movs	r2, #197	; 0xc5
 80093c2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80093c4:	2300      	movs	r3, #0
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3714      	adds	r7, #20
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	20000118 	.word	0x20000118
 80093d8:	10624dd3 	.word	0x10624dd3

080093dc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b088      	sub	sp, #32
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	460b      	mov	r3, r1
 80093e6:	607a      	str	r2, [r7, #4]
 80093e8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80093ea:	4b35      	ldr	r3, [pc, #212]	; (80094c0 <SDMMC_GetCmdResp6+0xe4>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a35      	ldr	r2, [pc, #212]	; (80094c4 <SDMMC_GetCmdResp6+0xe8>)
 80093f0:	fba2 2303 	umull	r2, r3, r2, r3
 80093f4:	0a5b      	lsrs	r3, r3, #9
 80093f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80093fa:	fb02 f303 	mul.w	r3, r2, r3
 80093fe:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009400:	69fb      	ldr	r3, [r7, #28]
 8009402:	1e5a      	subs	r2, r3, #1
 8009404:	61fa      	str	r2, [r7, #28]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d102      	bne.n	8009410 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800940a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800940e:	e052      	b.n	80094b6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009414:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009416:	69bb      	ldr	r3, [r7, #24]
 8009418:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800941c:	2b00      	cmp	r3, #0
 800941e:	d0ef      	beq.n	8009400 <SDMMC_GetCmdResp6+0x24>
 8009420:	69bb      	ldr	r3, [r7, #24]
 8009422:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1ea      	bne.n	8009400 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800942e:	f003 0304 	and.w	r3, r3, #4
 8009432:	2b00      	cmp	r3, #0
 8009434:	d004      	beq.n	8009440 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2204      	movs	r2, #4
 800943a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800943c:	2304      	movs	r3, #4
 800943e:	e03a      	b.n	80094b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009444:	f003 0301 	and.w	r3, r3, #1
 8009448:	2b00      	cmp	r3, #0
 800944a:	d004      	beq.n	8009456 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	2201      	movs	r2, #1
 8009450:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009452:	2301      	movs	r3, #1
 8009454:	e02f      	b.n	80094b6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009456:	68f8      	ldr	r0, [r7, #12]
 8009458:	f7ff fba0 	bl	8008b9c <SDIO_GetCommandResponse>
 800945c:	4603      	mov	r3, r0
 800945e:	461a      	mov	r2, r3
 8009460:	7afb      	ldrb	r3, [r7, #11]
 8009462:	4293      	cmp	r3, r2
 8009464:	d001      	beq.n	800946a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009466:	2301      	movs	r3, #1
 8009468:	e025      	b.n	80094b6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	22c5      	movs	r2, #197	; 0xc5
 800946e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009470:	2100      	movs	r1, #0
 8009472:	68f8      	ldr	r0, [r7, #12]
 8009474:	f7ff fb9f 	bl	8008bb6 <SDIO_GetResponse>
 8009478:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009480:	2b00      	cmp	r3, #0
 8009482:	d106      	bne.n	8009492 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	0c1b      	lsrs	r3, r3, #16
 8009488:	b29a      	uxth	r2, r3
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800948e:	2300      	movs	r3, #0
 8009490:	e011      	b.n	80094b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009498:	2b00      	cmp	r3, #0
 800949a:	d002      	beq.n	80094a2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800949c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80094a0:	e009      	b.n	80094b6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d002      	beq.n	80094b2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80094ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80094b0:	e001      	b.n	80094b6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80094b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3720      	adds	r7, #32
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}
 80094be:	bf00      	nop
 80094c0:	20000118 	.word	0x20000118
 80094c4:	10624dd3 	.word	0x10624dd3

080094c8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b085      	sub	sp, #20
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80094d0:	4b22      	ldr	r3, [pc, #136]	; (800955c <SDMMC_GetCmdResp7+0x94>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a22      	ldr	r2, [pc, #136]	; (8009560 <SDMMC_GetCmdResp7+0x98>)
 80094d6:	fba2 2303 	umull	r2, r3, r2, r3
 80094da:	0a5b      	lsrs	r3, r3, #9
 80094dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80094e0:	fb02 f303 	mul.w	r3, r2, r3
 80094e4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	1e5a      	subs	r2, r3, #1
 80094ea:	60fa      	str	r2, [r7, #12]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d102      	bne.n	80094f6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80094f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80094f4:	e02c      	b.n	8009550 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094fa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009502:	2b00      	cmp	r3, #0
 8009504:	d0ef      	beq.n	80094e6 <SDMMC_GetCmdResp7+0x1e>
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800950c:	2b00      	cmp	r3, #0
 800950e:	d1ea      	bne.n	80094e6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009514:	f003 0304 	and.w	r3, r3, #4
 8009518:	2b00      	cmp	r3, #0
 800951a:	d004      	beq.n	8009526 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2204      	movs	r2, #4
 8009520:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009522:	2304      	movs	r3, #4
 8009524:	e014      	b.n	8009550 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800952a:	f003 0301 	and.w	r3, r3, #1
 800952e:	2b00      	cmp	r3, #0
 8009530:	d004      	beq.n	800953c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2201      	movs	r2, #1
 8009536:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009538:	2301      	movs	r3, #1
 800953a:	e009      	b.n	8009550 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009544:	2b00      	cmp	r3, #0
 8009546:	d002      	beq.n	800954e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2240      	movs	r2, #64	; 0x40
 800954c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800954e:	2300      	movs	r3, #0
  
}
 8009550:	4618      	mov	r0, r3
 8009552:	3714      	adds	r7, #20
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr
 800955c:	20000118 	.word	0x20000118
 8009560:	10624dd3 	.word	0x10624dd3

08009564 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009564:	b084      	sub	sp, #16
 8009566:	b580      	push	{r7, lr}
 8009568:	b084      	sub	sp, #16
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
 800956e:	f107 001c 	add.w	r0, r7, #28
 8009572:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009578:	2b01      	cmp	r3, #1
 800957a:	d122      	bne.n	80095c2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009580:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	68db      	ldr	r3, [r3, #12]
 800958c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009590:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80095a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d105      	bne.n	80095b6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f001 fb1c 	bl	800abf4 <USB_CoreReset>
 80095bc:	4603      	mov	r3, r0
 80095be:	73fb      	strb	r3, [r7, #15]
 80095c0:	e01a      	b.n	80095f8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f001 fb10 	bl	800abf4 <USB_CoreReset>
 80095d4:	4603      	mov	r3, r0
 80095d6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80095d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d106      	bne.n	80095ec <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095e2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	639a      	str	r2, [r3, #56]	; 0x38
 80095ea:	e005      	b.n	80095f8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80095f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d10b      	bne.n	8009616 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	689b      	ldr	r3, [r3, #8]
 8009602:	f043 0206 	orr.w	r2, r3, #6
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	f043 0220 	orr.w	r2, r3, #32
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009616:	7bfb      	ldrb	r3, [r7, #15]
}
 8009618:	4618      	mov	r0, r3
 800961a:	3710      	adds	r7, #16
 800961c:	46bd      	mov	sp, r7
 800961e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009622:	b004      	add	sp, #16
 8009624:	4770      	bx	lr
	...

08009628 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009628:	b480      	push	{r7}
 800962a:	b087      	sub	sp, #28
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	4613      	mov	r3, r2
 8009634:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009636:	79fb      	ldrb	r3, [r7, #7]
 8009638:	2b02      	cmp	r3, #2
 800963a:	d165      	bne.n	8009708 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	4a41      	ldr	r2, [pc, #260]	; (8009744 <USB_SetTurnaroundTime+0x11c>)
 8009640:	4293      	cmp	r3, r2
 8009642:	d906      	bls.n	8009652 <USB_SetTurnaroundTime+0x2a>
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	4a40      	ldr	r2, [pc, #256]	; (8009748 <USB_SetTurnaroundTime+0x120>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d202      	bcs.n	8009652 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800964c:	230f      	movs	r3, #15
 800964e:	617b      	str	r3, [r7, #20]
 8009650:	e062      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	4a3c      	ldr	r2, [pc, #240]	; (8009748 <USB_SetTurnaroundTime+0x120>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d306      	bcc.n	8009668 <USB_SetTurnaroundTime+0x40>
 800965a:	68bb      	ldr	r3, [r7, #8]
 800965c:	4a3b      	ldr	r2, [pc, #236]	; (800974c <USB_SetTurnaroundTime+0x124>)
 800965e:	4293      	cmp	r3, r2
 8009660:	d202      	bcs.n	8009668 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009662:	230e      	movs	r3, #14
 8009664:	617b      	str	r3, [r7, #20]
 8009666:	e057      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	4a38      	ldr	r2, [pc, #224]	; (800974c <USB_SetTurnaroundTime+0x124>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d306      	bcc.n	800967e <USB_SetTurnaroundTime+0x56>
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	4a37      	ldr	r2, [pc, #220]	; (8009750 <USB_SetTurnaroundTime+0x128>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d202      	bcs.n	800967e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009678:	230d      	movs	r3, #13
 800967a:	617b      	str	r3, [r7, #20]
 800967c:	e04c      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	4a33      	ldr	r2, [pc, #204]	; (8009750 <USB_SetTurnaroundTime+0x128>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d306      	bcc.n	8009694 <USB_SetTurnaroundTime+0x6c>
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	4a32      	ldr	r2, [pc, #200]	; (8009754 <USB_SetTurnaroundTime+0x12c>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d802      	bhi.n	8009694 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800968e:	230c      	movs	r3, #12
 8009690:	617b      	str	r3, [r7, #20]
 8009692:	e041      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	4a2f      	ldr	r2, [pc, #188]	; (8009754 <USB_SetTurnaroundTime+0x12c>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d906      	bls.n	80096aa <USB_SetTurnaroundTime+0x82>
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	4a2e      	ldr	r2, [pc, #184]	; (8009758 <USB_SetTurnaroundTime+0x130>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d802      	bhi.n	80096aa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80096a4:	230b      	movs	r3, #11
 80096a6:	617b      	str	r3, [r7, #20]
 80096a8:	e036      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	4a2a      	ldr	r2, [pc, #168]	; (8009758 <USB_SetTurnaroundTime+0x130>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d906      	bls.n	80096c0 <USB_SetTurnaroundTime+0x98>
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	4a29      	ldr	r2, [pc, #164]	; (800975c <USB_SetTurnaroundTime+0x134>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d802      	bhi.n	80096c0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80096ba:	230a      	movs	r3, #10
 80096bc:	617b      	str	r3, [r7, #20]
 80096be:	e02b      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	4a26      	ldr	r2, [pc, #152]	; (800975c <USB_SetTurnaroundTime+0x134>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d906      	bls.n	80096d6 <USB_SetTurnaroundTime+0xae>
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	4a25      	ldr	r2, [pc, #148]	; (8009760 <USB_SetTurnaroundTime+0x138>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d202      	bcs.n	80096d6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80096d0:	2309      	movs	r3, #9
 80096d2:	617b      	str	r3, [r7, #20]
 80096d4:	e020      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	4a21      	ldr	r2, [pc, #132]	; (8009760 <USB_SetTurnaroundTime+0x138>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d306      	bcc.n	80096ec <USB_SetTurnaroundTime+0xc4>
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	4a20      	ldr	r2, [pc, #128]	; (8009764 <USB_SetTurnaroundTime+0x13c>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d802      	bhi.n	80096ec <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80096e6:	2308      	movs	r3, #8
 80096e8:	617b      	str	r3, [r7, #20]
 80096ea:	e015      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	4a1d      	ldr	r2, [pc, #116]	; (8009764 <USB_SetTurnaroundTime+0x13c>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d906      	bls.n	8009702 <USB_SetTurnaroundTime+0xda>
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	4a1c      	ldr	r2, [pc, #112]	; (8009768 <USB_SetTurnaroundTime+0x140>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d202      	bcs.n	8009702 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80096fc:	2307      	movs	r3, #7
 80096fe:	617b      	str	r3, [r7, #20]
 8009700:	e00a      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009702:	2306      	movs	r3, #6
 8009704:	617b      	str	r3, [r7, #20]
 8009706:	e007      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009708:	79fb      	ldrb	r3, [r7, #7]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d102      	bne.n	8009714 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800970e:	2309      	movs	r3, #9
 8009710:	617b      	str	r3, [r7, #20]
 8009712:	e001      	b.n	8009718 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009714:	2309      	movs	r3, #9
 8009716:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	68db      	ldr	r3, [r3, #12]
 800971c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	68da      	ldr	r2, [r3, #12]
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	029b      	lsls	r3, r3, #10
 800972c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009730:	431a      	orrs	r2, r3
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009736:	2300      	movs	r3, #0
}
 8009738:	4618      	mov	r0, r3
 800973a:	371c      	adds	r7, #28
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr
 8009744:	00d8acbf 	.word	0x00d8acbf
 8009748:	00e4e1c0 	.word	0x00e4e1c0
 800974c:	00f42400 	.word	0x00f42400
 8009750:	01067380 	.word	0x01067380
 8009754:	011a499f 	.word	0x011a499f
 8009758:	01312cff 	.word	0x01312cff
 800975c:	014ca43f 	.word	0x014ca43f
 8009760:	016e3600 	.word	0x016e3600
 8009764:	01a6ab1f 	.word	0x01a6ab1f
 8009768:	01e84800 	.word	0x01e84800

0800976c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	f043 0201 	orr.w	r2, r3, #1
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009780:	2300      	movs	r3, #0
}
 8009782:	4618      	mov	r0, r3
 8009784:	370c      	adds	r7, #12
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr

0800978e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800978e:	b480      	push	{r7}
 8009790:	b083      	sub	sp, #12
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	689b      	ldr	r3, [r3, #8]
 800979a:	f023 0201 	bic.w	r2, r3, #1
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	370c      	adds	r7, #12
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr

080097b0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
 80097b8:	460b      	mov	r3, r1
 80097ba:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80097bc:	2300      	movs	r3, #0
 80097be:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	68db      	ldr	r3, [r3, #12]
 80097c4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80097cc:	78fb      	ldrb	r3, [r7, #3]
 80097ce:	2b01      	cmp	r3, #1
 80097d0:	d115      	bne.n	80097fe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	68db      	ldr	r3, [r3, #12]
 80097d6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80097de:	2001      	movs	r0, #1
 80097e0:	f7f7 fd38 	bl	8001254 <HAL_Delay>
      ms++;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	3301      	adds	r3, #1
 80097e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f001 f972 	bl	800aad4 <USB_GetMode>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d01e      	beq.n	8009834 <USB_SetCurrentMode+0x84>
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2b31      	cmp	r3, #49	; 0x31
 80097fa:	d9f0      	bls.n	80097de <USB_SetCurrentMode+0x2e>
 80097fc:	e01a      	b.n	8009834 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80097fe:	78fb      	ldrb	r3, [r7, #3]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d115      	bne.n	8009830 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009810:	2001      	movs	r0, #1
 8009812:	f7f7 fd1f 	bl	8001254 <HAL_Delay>
      ms++;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	3301      	adds	r3, #1
 800981a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f001 f959 	bl	800aad4 <USB_GetMode>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	d005      	beq.n	8009834 <USB_SetCurrentMode+0x84>
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2b31      	cmp	r3, #49	; 0x31
 800982c:	d9f0      	bls.n	8009810 <USB_SetCurrentMode+0x60>
 800982e:	e001      	b.n	8009834 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009830:	2301      	movs	r3, #1
 8009832:	e005      	b.n	8009840 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2b32      	cmp	r3, #50	; 0x32
 8009838:	d101      	bne.n	800983e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	e000      	b.n	8009840 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800983e:	2300      	movs	r3, #0
}
 8009840:	4618      	mov	r0, r3
 8009842:	3710      	adds	r7, #16
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009848:	b084      	sub	sp, #16
 800984a:	b580      	push	{r7, lr}
 800984c:	b086      	sub	sp, #24
 800984e:	af00      	add	r7, sp, #0
 8009850:	6078      	str	r0, [r7, #4]
 8009852:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009856:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800985a:	2300      	movs	r3, #0
 800985c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009862:	2300      	movs	r3, #0
 8009864:	613b      	str	r3, [r7, #16]
 8009866:	e009      	b.n	800987c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	3340      	adds	r3, #64	; 0x40
 800986e:	009b      	lsls	r3, r3, #2
 8009870:	4413      	add	r3, r2
 8009872:	2200      	movs	r2, #0
 8009874:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	3301      	adds	r3, #1
 800987a:	613b      	str	r3, [r7, #16]
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	2b0e      	cmp	r3, #14
 8009880:	d9f2      	bls.n	8009868 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009882:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009884:	2b00      	cmp	r3, #0
 8009886:	d11c      	bne.n	80098c2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009896:	f043 0302 	orr.w	r3, r3, #2
 800989a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098a0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098ac:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098b8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	639a      	str	r2, [r3, #56]	; 0x38
 80098c0:	e00b      	b.n	80098da <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098c6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098d2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80098e0:	461a      	mov	r2, r3
 80098e2:	2300      	movs	r3, #0
 80098e4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ec:	4619      	mov	r1, r3
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098f4:	461a      	mov	r2, r3
 80098f6:	680b      	ldr	r3, [r1, #0]
 80098f8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80098fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d10c      	bne.n	800991a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009902:	2b00      	cmp	r3, #0
 8009904:	d104      	bne.n	8009910 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009906:	2100      	movs	r1, #0
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f000 f945 	bl	8009b98 <USB_SetDevSpeed>
 800990e:	e008      	b.n	8009922 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009910:	2101      	movs	r1, #1
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 f940 	bl	8009b98 <USB_SetDevSpeed>
 8009918:	e003      	b.n	8009922 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800991a:	2103      	movs	r1, #3
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f000 f93b 	bl	8009b98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009922:	2110      	movs	r1, #16
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 f8f3 	bl	8009b10 <USB_FlushTxFifo>
 800992a:	4603      	mov	r3, r0
 800992c:	2b00      	cmp	r3, #0
 800992e:	d001      	beq.n	8009934 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009930:	2301      	movs	r3, #1
 8009932:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f000 f90f 	bl	8009b58 <USB_FlushRxFifo>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d001      	beq.n	8009944 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009940:	2301      	movs	r3, #1
 8009942:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800994a:	461a      	mov	r2, r3
 800994c:	2300      	movs	r3, #0
 800994e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009956:	461a      	mov	r2, r3
 8009958:	2300      	movs	r3, #0
 800995a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009962:	461a      	mov	r2, r3
 8009964:	2300      	movs	r3, #0
 8009966:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009968:	2300      	movs	r3, #0
 800996a:	613b      	str	r3, [r7, #16]
 800996c:	e043      	b.n	80099f6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	015a      	lsls	r2, r3, #5
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	4413      	add	r3, r2
 8009976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009980:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009984:	d118      	bne.n	80099b8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d10a      	bne.n	80099a2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	015a      	lsls	r2, r3, #5
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	4413      	add	r3, r2
 8009994:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009998:	461a      	mov	r2, r3
 800999a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800999e:	6013      	str	r3, [r2, #0]
 80099a0:	e013      	b.n	80099ca <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	015a      	lsls	r2, r3, #5
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	4413      	add	r3, r2
 80099aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099ae:	461a      	mov	r2, r3
 80099b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80099b4:	6013      	str	r3, [r2, #0]
 80099b6:	e008      	b.n	80099ca <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80099b8:	693b      	ldr	r3, [r7, #16]
 80099ba:	015a      	lsls	r2, r3, #5
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	4413      	add	r3, r2
 80099c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099c4:	461a      	mov	r2, r3
 80099c6:	2300      	movs	r3, #0
 80099c8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	015a      	lsls	r2, r3, #5
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	4413      	add	r3, r2
 80099d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099d6:	461a      	mov	r2, r3
 80099d8:	2300      	movs	r3, #0
 80099da:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	015a      	lsls	r2, r3, #5
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	4413      	add	r3, r2
 80099e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099e8:	461a      	mov	r2, r3
 80099ea:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80099ee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099f0:	693b      	ldr	r3, [r7, #16]
 80099f2:	3301      	adds	r3, #1
 80099f4:	613b      	str	r3, [r7, #16]
 80099f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f8:	693a      	ldr	r2, [r7, #16]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d3b7      	bcc.n	800996e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80099fe:	2300      	movs	r3, #0
 8009a00:	613b      	str	r3, [r7, #16]
 8009a02:	e043      	b.n	8009a8c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	015a      	lsls	r2, r3, #5
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009a16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009a1a:	d118      	bne.n	8009a4e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009a1c:	693b      	ldr	r3, [r7, #16]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d10a      	bne.n	8009a38 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	015a      	lsls	r2, r3, #5
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	4413      	add	r3, r2
 8009a2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a2e:	461a      	mov	r2, r3
 8009a30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009a34:	6013      	str	r3, [r2, #0]
 8009a36:	e013      	b.n	8009a60 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	015a      	lsls	r2, r3, #5
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	4413      	add	r3, r2
 8009a40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a44:	461a      	mov	r2, r3
 8009a46:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009a4a:	6013      	str	r3, [r2, #0]
 8009a4c:	e008      	b.n	8009a60 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	015a      	lsls	r2, r3, #5
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	4413      	add	r3, r2
 8009a56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009a60:	693b      	ldr	r3, [r7, #16]
 8009a62:	015a      	lsls	r2, r3, #5
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	4413      	add	r3, r2
 8009a68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	2300      	movs	r3, #0
 8009a70:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	015a      	lsls	r2, r3, #5
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	4413      	add	r3, r2
 8009a7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a7e:	461a      	mov	r2, r3
 8009a80:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009a84:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	3301      	adds	r3, #1
 8009a8a:	613b      	str	r3, [r7, #16]
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8e:	693a      	ldr	r2, [r7, #16]
 8009a90:	429a      	cmp	r2, r3
 8009a92:	d3b7      	bcc.n	8009a04 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	68fa      	ldr	r2, [r7, #12]
 8009a9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009aa2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009aa6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009ab4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d105      	bne.n	8009ac8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	f043 0210 	orr.w	r2, r3, #16
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	699a      	ldr	r2, [r3, #24]
 8009acc:	4b0f      	ldr	r3, [pc, #60]	; (8009b0c <USB_DevInit+0x2c4>)
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009ad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d005      	beq.n	8009ae6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	699b      	ldr	r3, [r3, #24]
 8009ade:	f043 0208 	orr.w	r2, r3, #8
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009ae6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009ae8:	2b01      	cmp	r3, #1
 8009aea:	d107      	bne.n	8009afc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	699b      	ldr	r3, [r3, #24]
 8009af0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009af4:	f043 0304 	orr.w	r3, r3, #4
 8009af8:	687a      	ldr	r2, [r7, #4]
 8009afa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009afc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3718      	adds	r7, #24
 8009b02:	46bd      	mov	sp, r7
 8009b04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009b08:	b004      	add	sp, #16
 8009b0a:	4770      	bx	lr
 8009b0c:	803c3800 	.word	0x803c3800

08009b10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b085      	sub	sp, #20
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	019b      	lsls	r3, r3, #6
 8009b22:	f043 0220 	orr.w	r2, r3, #32
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	60fb      	str	r3, [r7, #12]
 8009b30:	4a08      	ldr	r2, [pc, #32]	; (8009b54 <USB_FlushTxFifo+0x44>)
 8009b32:	4293      	cmp	r3, r2
 8009b34:	d901      	bls.n	8009b3a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8009b36:	2303      	movs	r3, #3
 8009b38:	e006      	b.n	8009b48 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	691b      	ldr	r3, [r3, #16]
 8009b3e:	f003 0320 	and.w	r3, r3, #32
 8009b42:	2b20      	cmp	r3, #32
 8009b44:	d0f1      	beq.n	8009b2a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009b46:	2300      	movs	r3, #0
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3714      	adds	r7, #20
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr
 8009b54:	00030d40 	.word	0x00030d40

08009b58 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b085      	sub	sp, #20
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009b60:	2300      	movs	r3, #0
 8009b62:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2210      	movs	r2, #16
 8009b68:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	60fb      	str	r3, [r7, #12]
 8009b70:	4a08      	ldr	r2, [pc, #32]	; (8009b94 <USB_FlushRxFifo+0x3c>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d901      	bls.n	8009b7a <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8009b76:	2303      	movs	r3, #3
 8009b78:	e006      	b.n	8009b88 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	691b      	ldr	r3, [r3, #16]
 8009b7e:	f003 0310 	and.w	r3, r3, #16
 8009b82:	2b10      	cmp	r3, #16
 8009b84:	d0f1      	beq.n	8009b6a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3714      	adds	r7, #20
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr
 8009b94:	00030d40 	.word	0x00030d40

08009b98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b085      	sub	sp, #20
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	78fb      	ldrb	r3, [r7, #3]
 8009bb2:	68f9      	ldr	r1, [r7, #12]
 8009bb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009bbc:	2300      	movs	r3, #0
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3714      	adds	r7, #20
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc8:	4770      	bx	lr

08009bca <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009bca:	b480      	push	{r7}
 8009bcc:	b087      	sub	sp, #28
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bdc:	689b      	ldr	r3, [r3, #8]
 8009bde:	f003 0306 	and.w	r3, r3, #6
 8009be2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d102      	bne.n	8009bf0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009bea:	2300      	movs	r3, #0
 8009bec:	75fb      	strb	r3, [r7, #23]
 8009bee:	e00a      	b.n	8009c06 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2b02      	cmp	r3, #2
 8009bf4:	d002      	beq.n	8009bfc <USB_GetDevSpeed+0x32>
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2b06      	cmp	r3, #6
 8009bfa:	d102      	bne.n	8009c02 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009bfc:	2302      	movs	r3, #2
 8009bfe:	75fb      	strb	r3, [r7, #23]
 8009c00:	e001      	b.n	8009c06 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009c02:	230f      	movs	r3, #15
 8009c04:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	371c      	adds	r7, #28
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr

08009c14 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	781b      	ldrb	r3, [r3, #0]
 8009c26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	785b      	ldrb	r3, [r3, #1]
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d13a      	bne.n	8009ca6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c36:	69da      	ldr	r2, [r3, #28]
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	f003 030f 	and.w	r3, r3, #15
 8009c40:	2101      	movs	r1, #1
 8009c42:	fa01 f303 	lsl.w	r3, r1, r3
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	68f9      	ldr	r1, [r7, #12]
 8009c4a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	015a      	lsls	r2, r3, #5
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	4413      	add	r3, r2
 8009c5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d155      	bne.n	8009d14 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	015a      	lsls	r2, r3, #5
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	4413      	add	r3, r2
 8009c70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	683b      	ldr	r3, [r7, #0]
 8009c78:	689b      	ldr	r3, [r3, #8]
 8009c7a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	78db      	ldrb	r3, [r3, #3]
 8009c82:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c84:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	059b      	lsls	r3, r3, #22
 8009c8a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009c8c:	4313      	orrs	r3, r2
 8009c8e:	68ba      	ldr	r2, [r7, #8]
 8009c90:	0151      	lsls	r1, r2, #5
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	440a      	add	r2, r1
 8009c96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ca2:	6013      	str	r3, [r2, #0]
 8009ca4:	e036      	b.n	8009d14 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cac:	69da      	ldr	r2, [r3, #28]
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	f003 030f 	and.w	r3, r3, #15
 8009cb6:	2101      	movs	r1, #1
 8009cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8009cbc:	041b      	lsls	r3, r3, #16
 8009cbe:	68f9      	ldr	r1, [r7, #12]
 8009cc0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	015a      	lsls	r2, r3, #5
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	4413      	add	r3, r2
 8009cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d11a      	bne.n	8009d14 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	015a      	lsls	r2, r3, #5
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	689b      	ldr	r3, [r3, #8]
 8009cf0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	78db      	ldrb	r3, [r3, #3]
 8009cf8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009cfa:	430b      	orrs	r3, r1
 8009cfc:	4313      	orrs	r3, r2
 8009cfe:	68ba      	ldr	r2, [r7, #8]
 8009d00:	0151      	lsls	r1, r2, #5
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	440a      	add	r2, r1
 8009d06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009d12:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	3714      	adds	r7, #20
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr
	...

08009d24 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b085      	sub	sp, #20
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	781b      	ldrb	r3, [r3, #0]
 8009d36:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	785b      	ldrb	r3, [r3, #1]
 8009d3c:	2b01      	cmp	r3, #1
 8009d3e:	d161      	bne.n	8009e04 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	015a      	lsls	r2, r3, #5
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	4413      	add	r3, r2
 8009d48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009d52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009d56:	d11f      	bne.n	8009d98 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	015a      	lsls	r2, r3, #5
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	4413      	add	r3, r2
 8009d60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	68ba      	ldr	r2, [r7, #8]
 8009d68:	0151      	lsls	r1, r2, #5
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	440a      	add	r2, r1
 8009d6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d72:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009d76:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	015a      	lsls	r2, r3, #5
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	4413      	add	r3, r2
 8009d80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	68ba      	ldr	r2, [r7, #8]
 8009d88:	0151      	lsls	r1, r2, #5
 8009d8a:	68fa      	ldr	r2, [r7, #12]
 8009d8c:	440a      	add	r2, r1
 8009d8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009d96:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	f003 030f 	and.w	r3, r3, #15
 8009da8:	2101      	movs	r1, #1
 8009daa:	fa01 f303 	lsl.w	r3, r1, r3
 8009dae:	b29b      	uxth	r3, r3
 8009db0:	43db      	mvns	r3, r3
 8009db2:	68f9      	ldr	r1, [r7, #12]
 8009db4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009db8:	4013      	ands	r3, r2
 8009dba:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dc2:	69da      	ldr	r2, [r3, #28]
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	781b      	ldrb	r3, [r3, #0]
 8009dc8:	f003 030f 	and.w	r3, r3, #15
 8009dcc:	2101      	movs	r1, #1
 8009dce:	fa01 f303 	lsl.w	r3, r1, r3
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	43db      	mvns	r3, r3
 8009dd6:	68f9      	ldr	r1, [r7, #12]
 8009dd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009ddc:	4013      	ands	r3, r2
 8009dde:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	015a      	lsls	r2, r3, #5
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	4413      	add	r3, r2
 8009de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dec:	681a      	ldr	r2, [r3, #0]
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	0159      	lsls	r1, r3, #5
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	440b      	add	r3, r1
 8009df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	4b35      	ldr	r3, [pc, #212]	; (8009ed4 <USB_DeactivateEndpoint+0x1b0>)
 8009dfe:	4013      	ands	r3, r2
 8009e00:	600b      	str	r3, [r1, #0]
 8009e02:	e060      	b.n	8009ec6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	015a      	lsls	r2, r3, #5
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	4413      	add	r3, r2
 8009e0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e1a:	d11f      	bne.n	8009e5c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	015a      	lsls	r2, r3, #5
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	4413      	add	r3, r2
 8009e24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	68ba      	ldr	r2, [r7, #8]
 8009e2c:	0151      	lsls	r1, r2, #5
 8009e2e:	68fa      	ldr	r2, [r7, #12]
 8009e30:	440a      	add	r2, r1
 8009e32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009e3a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	015a      	lsls	r2, r3, #5
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	4413      	add	r3, r2
 8009e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	68ba      	ldr	r2, [r7, #8]
 8009e4c:	0151      	lsls	r1, r2, #5
 8009e4e:	68fa      	ldr	r2, [r7, #12]
 8009e50:	440a      	add	r2, r1
 8009e52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009e5a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	f003 030f 	and.w	r3, r3, #15
 8009e6c:	2101      	movs	r1, #1
 8009e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8009e72:	041b      	lsls	r3, r3, #16
 8009e74:	43db      	mvns	r3, r3
 8009e76:	68f9      	ldr	r1, [r7, #12]
 8009e78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009e7c:	4013      	ands	r3, r2
 8009e7e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e86:	69da      	ldr	r2, [r3, #28]
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	781b      	ldrb	r3, [r3, #0]
 8009e8c:	f003 030f 	and.w	r3, r3, #15
 8009e90:	2101      	movs	r1, #1
 8009e92:	fa01 f303 	lsl.w	r3, r1, r3
 8009e96:	041b      	lsls	r3, r3, #16
 8009e98:	43db      	mvns	r3, r3
 8009e9a:	68f9      	ldr	r1, [r7, #12]
 8009e9c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009ea0:	4013      	ands	r3, r2
 8009ea2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	015a      	lsls	r2, r3, #5
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	4413      	add	r3, r2
 8009eac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eb0:	681a      	ldr	r2, [r3, #0]
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	0159      	lsls	r1, r3, #5
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	440b      	add	r3, r1
 8009eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ebe:	4619      	mov	r1, r3
 8009ec0:	4b05      	ldr	r3, [pc, #20]	; (8009ed8 <USB_DeactivateEndpoint+0x1b4>)
 8009ec2:	4013      	ands	r3, r2
 8009ec4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009ec6:	2300      	movs	r3, #0
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3714      	adds	r7, #20
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr
 8009ed4:	ec337800 	.word	0xec337800
 8009ed8:	eff37800 	.word	0xeff37800

08009edc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b08a      	sub	sp, #40	; 0x28
 8009ee0:	af02      	add	r7, sp, #8
 8009ee2:	60f8      	str	r0, [r7, #12]
 8009ee4:	60b9      	str	r1, [r7, #8]
 8009ee6:	4613      	mov	r3, r2
 8009ee8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	785b      	ldrb	r3, [r3, #1]
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	f040 815c 	bne.w	800a1b6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	695b      	ldr	r3, [r3, #20]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d132      	bne.n	8009f6c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009f06:	69bb      	ldr	r3, [r7, #24]
 8009f08:	015a      	lsls	r2, r3, #5
 8009f0a:	69fb      	ldr	r3, [r7, #28]
 8009f0c:	4413      	add	r3, r2
 8009f0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f12:	691b      	ldr	r3, [r3, #16]
 8009f14:	69ba      	ldr	r2, [r7, #24]
 8009f16:	0151      	lsls	r1, r2, #5
 8009f18:	69fa      	ldr	r2, [r7, #28]
 8009f1a:	440a      	add	r2, r1
 8009f1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f20:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009f24:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009f28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	015a      	lsls	r2, r3, #5
 8009f2e:	69fb      	ldr	r3, [r7, #28]
 8009f30:	4413      	add	r3, r2
 8009f32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f36:	691b      	ldr	r3, [r3, #16]
 8009f38:	69ba      	ldr	r2, [r7, #24]
 8009f3a:	0151      	lsls	r1, r2, #5
 8009f3c:	69fa      	ldr	r2, [r7, #28]
 8009f3e:	440a      	add	r2, r1
 8009f40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f44:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009f48:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009f4a:	69bb      	ldr	r3, [r7, #24]
 8009f4c:	015a      	lsls	r2, r3, #5
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	4413      	add	r3, r2
 8009f52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	69ba      	ldr	r2, [r7, #24]
 8009f5a:	0151      	lsls	r1, r2, #5
 8009f5c:	69fa      	ldr	r2, [r7, #28]
 8009f5e:	440a      	add	r2, r1
 8009f60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f64:	0cdb      	lsrs	r3, r3, #19
 8009f66:	04db      	lsls	r3, r3, #19
 8009f68:	6113      	str	r3, [r2, #16]
 8009f6a:	e074      	b.n	800a056 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009f6c:	69bb      	ldr	r3, [r7, #24]
 8009f6e:	015a      	lsls	r2, r3, #5
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	4413      	add	r3, r2
 8009f74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f78:	691b      	ldr	r3, [r3, #16]
 8009f7a:	69ba      	ldr	r2, [r7, #24]
 8009f7c:	0151      	lsls	r1, r2, #5
 8009f7e:	69fa      	ldr	r2, [r7, #28]
 8009f80:	440a      	add	r2, r1
 8009f82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f86:	0cdb      	lsrs	r3, r3, #19
 8009f88:	04db      	lsls	r3, r3, #19
 8009f8a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009f8c:	69bb      	ldr	r3, [r7, #24]
 8009f8e:	015a      	lsls	r2, r3, #5
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	4413      	add	r3, r2
 8009f94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f98:	691b      	ldr	r3, [r3, #16]
 8009f9a:	69ba      	ldr	r2, [r7, #24]
 8009f9c:	0151      	lsls	r1, r2, #5
 8009f9e:	69fa      	ldr	r2, [r7, #28]
 8009fa0:	440a      	add	r2, r1
 8009fa2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009fa6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009faa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009fae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009fb0:	69bb      	ldr	r3, [r7, #24]
 8009fb2:	015a      	lsls	r2, r3, #5
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	4413      	add	r3, r2
 8009fb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fbc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	6959      	ldr	r1, [r3, #20]
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	689b      	ldr	r3, [r3, #8]
 8009fc6:	440b      	add	r3, r1
 8009fc8:	1e59      	subs	r1, r3, #1
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	fbb1 f3f3 	udiv	r3, r1, r3
 8009fd2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009fd4:	4b9d      	ldr	r3, [pc, #628]	; (800a24c <USB_EPStartXfer+0x370>)
 8009fd6:	400b      	ands	r3, r1
 8009fd8:	69b9      	ldr	r1, [r7, #24]
 8009fda:	0148      	lsls	r0, r1, #5
 8009fdc:	69f9      	ldr	r1, [r7, #28]
 8009fde:	4401      	add	r1, r0
 8009fe0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009fe4:	4313      	orrs	r3, r2
 8009fe6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009fe8:	69bb      	ldr	r3, [r7, #24]
 8009fea:	015a      	lsls	r2, r3, #5
 8009fec:	69fb      	ldr	r3, [r7, #28]
 8009fee:	4413      	add	r3, r2
 8009ff0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ff4:	691a      	ldr	r2, [r3, #16]
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	695b      	ldr	r3, [r3, #20]
 8009ffa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ffe:	69b9      	ldr	r1, [r7, #24]
 800a000:	0148      	lsls	r0, r1, #5
 800a002:	69f9      	ldr	r1, [r7, #28]
 800a004:	4401      	add	r1, r0
 800a006:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a00a:	4313      	orrs	r3, r2
 800a00c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	78db      	ldrb	r3, [r3, #3]
 800a012:	2b01      	cmp	r3, #1
 800a014:	d11f      	bne.n	800a056 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a016:	69bb      	ldr	r3, [r7, #24]
 800a018:	015a      	lsls	r2, r3, #5
 800a01a:	69fb      	ldr	r3, [r7, #28]
 800a01c:	4413      	add	r3, r2
 800a01e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a022:	691b      	ldr	r3, [r3, #16]
 800a024:	69ba      	ldr	r2, [r7, #24]
 800a026:	0151      	lsls	r1, r2, #5
 800a028:	69fa      	ldr	r2, [r7, #28]
 800a02a:	440a      	add	r2, r1
 800a02c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a030:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a034:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a036:	69bb      	ldr	r3, [r7, #24]
 800a038:	015a      	lsls	r2, r3, #5
 800a03a:	69fb      	ldr	r3, [r7, #28]
 800a03c:	4413      	add	r3, r2
 800a03e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a042:	691b      	ldr	r3, [r3, #16]
 800a044:	69ba      	ldr	r2, [r7, #24]
 800a046:	0151      	lsls	r1, r2, #5
 800a048:	69fa      	ldr	r2, [r7, #28]
 800a04a:	440a      	add	r2, r1
 800a04c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a050:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a054:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a056:	79fb      	ldrb	r3, [r7, #7]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d14b      	bne.n	800a0f4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	691b      	ldr	r3, [r3, #16]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d009      	beq.n	800a078 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a064:	69bb      	ldr	r3, [r7, #24]
 800a066:	015a      	lsls	r2, r3, #5
 800a068:	69fb      	ldr	r3, [r7, #28]
 800a06a:	4413      	add	r3, r2
 800a06c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a070:	461a      	mov	r2, r3
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	691b      	ldr	r3, [r3, #16]
 800a076:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	78db      	ldrb	r3, [r3, #3]
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d128      	bne.n	800a0d2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a080:	69fb      	ldr	r3, [r7, #28]
 800a082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a086:	689b      	ldr	r3, [r3, #8]
 800a088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d110      	bne.n	800a0b2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a090:	69bb      	ldr	r3, [r7, #24]
 800a092:	015a      	lsls	r2, r3, #5
 800a094:	69fb      	ldr	r3, [r7, #28]
 800a096:	4413      	add	r3, r2
 800a098:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	69ba      	ldr	r2, [r7, #24]
 800a0a0:	0151      	lsls	r1, r2, #5
 800a0a2:	69fa      	ldr	r2, [r7, #28]
 800a0a4:	440a      	add	r2, r1
 800a0a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0aa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a0ae:	6013      	str	r3, [r2, #0]
 800a0b0:	e00f      	b.n	800a0d2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a0b2:	69bb      	ldr	r3, [r7, #24]
 800a0b4:	015a      	lsls	r2, r3, #5
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	4413      	add	r3, r2
 800a0ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	69ba      	ldr	r2, [r7, #24]
 800a0c2:	0151      	lsls	r1, r2, #5
 800a0c4:	69fa      	ldr	r2, [r7, #28]
 800a0c6:	440a      	add	r2, r1
 800a0c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a0d0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a0d2:	69bb      	ldr	r3, [r7, #24]
 800a0d4:	015a      	lsls	r2, r3, #5
 800a0d6:	69fb      	ldr	r3, [r7, #28]
 800a0d8:	4413      	add	r3, r2
 800a0da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	69ba      	ldr	r2, [r7, #24]
 800a0e2:	0151      	lsls	r1, r2, #5
 800a0e4:	69fa      	ldr	r2, [r7, #28]
 800a0e6:	440a      	add	r2, r1
 800a0e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0ec:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a0f0:	6013      	str	r3, [r2, #0]
 800a0f2:	e12f      	b.n	800a354 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a0f4:	69bb      	ldr	r3, [r7, #24]
 800a0f6:	015a      	lsls	r2, r3, #5
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	4413      	add	r3, r2
 800a0fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	69ba      	ldr	r2, [r7, #24]
 800a104:	0151      	lsls	r1, r2, #5
 800a106:	69fa      	ldr	r2, [r7, #28]
 800a108:	440a      	add	r2, r1
 800a10a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a10e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a112:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	78db      	ldrb	r3, [r3, #3]
 800a118:	2b01      	cmp	r3, #1
 800a11a:	d015      	beq.n	800a148 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	695b      	ldr	r3, [r3, #20]
 800a120:	2b00      	cmp	r3, #0
 800a122:	f000 8117 	beq.w	800a354 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a126:	69fb      	ldr	r3, [r7, #28]
 800a128:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a12c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	781b      	ldrb	r3, [r3, #0]
 800a132:	f003 030f 	and.w	r3, r3, #15
 800a136:	2101      	movs	r1, #1
 800a138:	fa01 f303 	lsl.w	r3, r1, r3
 800a13c:	69f9      	ldr	r1, [r7, #28]
 800a13e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a142:	4313      	orrs	r3, r2
 800a144:	634b      	str	r3, [r1, #52]	; 0x34
 800a146:	e105      	b.n	800a354 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a148:	69fb      	ldr	r3, [r7, #28]
 800a14a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a14e:	689b      	ldr	r3, [r3, #8]
 800a150:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a154:	2b00      	cmp	r3, #0
 800a156:	d110      	bne.n	800a17a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	015a      	lsls	r2, r3, #5
 800a15c:	69fb      	ldr	r3, [r7, #28]
 800a15e:	4413      	add	r3, r2
 800a160:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	69ba      	ldr	r2, [r7, #24]
 800a168:	0151      	lsls	r1, r2, #5
 800a16a:	69fa      	ldr	r2, [r7, #28]
 800a16c:	440a      	add	r2, r1
 800a16e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a172:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a176:	6013      	str	r3, [r2, #0]
 800a178:	e00f      	b.n	800a19a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a17a:	69bb      	ldr	r3, [r7, #24]
 800a17c:	015a      	lsls	r2, r3, #5
 800a17e:	69fb      	ldr	r3, [r7, #28]
 800a180:	4413      	add	r3, r2
 800a182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	69ba      	ldr	r2, [r7, #24]
 800a18a:	0151      	lsls	r1, r2, #5
 800a18c:	69fa      	ldr	r2, [r7, #28]
 800a18e:	440a      	add	r2, r1
 800a190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a198:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	68d9      	ldr	r1, [r3, #12]
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	781a      	ldrb	r2, [r3, #0]
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	695b      	ldr	r3, [r3, #20]
 800a1a6:	b298      	uxth	r0, r3
 800a1a8:	79fb      	ldrb	r3, [r7, #7]
 800a1aa:	9300      	str	r3, [sp, #0]
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	68f8      	ldr	r0, [r7, #12]
 800a1b0:	f000 fa2b 	bl	800a60a <USB_WritePacket>
 800a1b4:	e0ce      	b.n	800a354 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a1b6:	69bb      	ldr	r3, [r7, #24]
 800a1b8:	015a      	lsls	r2, r3, #5
 800a1ba:	69fb      	ldr	r3, [r7, #28]
 800a1bc:	4413      	add	r3, r2
 800a1be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1c2:	691b      	ldr	r3, [r3, #16]
 800a1c4:	69ba      	ldr	r2, [r7, #24]
 800a1c6:	0151      	lsls	r1, r2, #5
 800a1c8:	69fa      	ldr	r2, [r7, #28]
 800a1ca:	440a      	add	r2, r1
 800a1cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1d0:	0cdb      	lsrs	r3, r3, #19
 800a1d2:	04db      	lsls	r3, r3, #19
 800a1d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a1d6:	69bb      	ldr	r3, [r7, #24]
 800a1d8:	015a      	lsls	r2, r3, #5
 800a1da:	69fb      	ldr	r3, [r7, #28]
 800a1dc:	4413      	add	r3, r2
 800a1de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1e2:	691b      	ldr	r3, [r3, #16]
 800a1e4:	69ba      	ldr	r2, [r7, #24]
 800a1e6:	0151      	lsls	r1, r2, #5
 800a1e8:	69fa      	ldr	r2, [r7, #28]
 800a1ea:	440a      	add	r2, r1
 800a1ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a1f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a1f8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	695b      	ldr	r3, [r3, #20]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d126      	bne.n	800a250 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a202:	69bb      	ldr	r3, [r7, #24]
 800a204:	015a      	lsls	r2, r3, #5
 800a206:	69fb      	ldr	r3, [r7, #28]
 800a208:	4413      	add	r3, r2
 800a20a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a20e:	691a      	ldr	r2, [r3, #16]
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a218:	69b9      	ldr	r1, [r7, #24]
 800a21a:	0148      	lsls	r0, r1, #5
 800a21c:	69f9      	ldr	r1, [r7, #28]
 800a21e:	4401      	add	r1, r0
 800a220:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a224:	4313      	orrs	r3, r2
 800a226:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	015a      	lsls	r2, r3, #5
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	4413      	add	r3, r2
 800a230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a234:	691b      	ldr	r3, [r3, #16]
 800a236:	69ba      	ldr	r2, [r7, #24]
 800a238:	0151      	lsls	r1, r2, #5
 800a23a:	69fa      	ldr	r2, [r7, #28]
 800a23c:	440a      	add	r2, r1
 800a23e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a242:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a246:	6113      	str	r3, [r2, #16]
 800a248:	e036      	b.n	800a2b8 <USB_EPStartXfer+0x3dc>
 800a24a:	bf00      	nop
 800a24c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a250:	68bb      	ldr	r3, [r7, #8]
 800a252:	695a      	ldr	r2, [r3, #20]
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	4413      	add	r3, r2
 800a25a:	1e5a      	subs	r2, r3, #1
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	fbb2 f3f3 	udiv	r3, r2, r3
 800a264:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a266:	69bb      	ldr	r3, [r7, #24]
 800a268:	015a      	lsls	r2, r3, #5
 800a26a:	69fb      	ldr	r3, [r7, #28]
 800a26c:	4413      	add	r3, r2
 800a26e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a272:	691a      	ldr	r2, [r3, #16]
 800a274:	8afb      	ldrh	r3, [r7, #22]
 800a276:	04d9      	lsls	r1, r3, #19
 800a278:	4b39      	ldr	r3, [pc, #228]	; (800a360 <USB_EPStartXfer+0x484>)
 800a27a:	400b      	ands	r3, r1
 800a27c:	69b9      	ldr	r1, [r7, #24]
 800a27e:	0148      	lsls	r0, r1, #5
 800a280:	69f9      	ldr	r1, [r7, #28]
 800a282:	4401      	add	r1, r0
 800a284:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a288:	4313      	orrs	r3, r2
 800a28a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a28c:	69bb      	ldr	r3, [r7, #24]
 800a28e:	015a      	lsls	r2, r3, #5
 800a290:	69fb      	ldr	r3, [r7, #28]
 800a292:	4413      	add	r3, r2
 800a294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a298:	691a      	ldr	r2, [r3, #16]
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	8af9      	ldrh	r1, [r7, #22]
 800a2a0:	fb01 f303 	mul.w	r3, r1, r3
 800a2a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a2a8:	69b9      	ldr	r1, [r7, #24]
 800a2aa:	0148      	lsls	r0, r1, #5
 800a2ac:	69f9      	ldr	r1, [r7, #28]
 800a2ae:	4401      	add	r1, r0
 800a2b0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a2b8:	79fb      	ldrb	r3, [r7, #7]
 800a2ba:	2b01      	cmp	r3, #1
 800a2bc:	d10d      	bne.n	800a2da <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	68db      	ldr	r3, [r3, #12]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d009      	beq.n	800a2da <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	68d9      	ldr	r1, [r3, #12]
 800a2ca:	69bb      	ldr	r3, [r7, #24]
 800a2cc:	015a      	lsls	r2, r3, #5
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	4413      	add	r3, r2
 800a2d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2d6:	460a      	mov	r2, r1
 800a2d8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	78db      	ldrb	r3, [r3, #3]
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d128      	bne.n	800a334 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a2e2:	69fb      	ldr	r3, [r7, #28]
 800a2e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d110      	bne.n	800a314 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	015a      	lsls	r2, r3, #5
 800a2f6:	69fb      	ldr	r3, [r7, #28]
 800a2f8:	4413      	add	r3, r2
 800a2fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	69ba      	ldr	r2, [r7, #24]
 800a302:	0151      	lsls	r1, r2, #5
 800a304:	69fa      	ldr	r2, [r7, #28]
 800a306:	440a      	add	r2, r1
 800a308:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a30c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a310:	6013      	str	r3, [r2, #0]
 800a312:	e00f      	b.n	800a334 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a314:	69bb      	ldr	r3, [r7, #24]
 800a316:	015a      	lsls	r2, r3, #5
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	4413      	add	r3, r2
 800a31c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	69ba      	ldr	r2, [r7, #24]
 800a324:	0151      	lsls	r1, r2, #5
 800a326:	69fa      	ldr	r2, [r7, #28]
 800a328:	440a      	add	r2, r1
 800a32a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a32e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a332:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	015a      	lsls	r2, r3, #5
 800a338:	69fb      	ldr	r3, [r7, #28]
 800a33a:	4413      	add	r3, r2
 800a33c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	69ba      	ldr	r2, [r7, #24]
 800a344:	0151      	lsls	r1, r2, #5
 800a346:	69fa      	ldr	r2, [r7, #28]
 800a348:	440a      	add	r2, r1
 800a34a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a34e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a352:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a354:	2300      	movs	r3, #0
}
 800a356:	4618      	mov	r0, r3
 800a358:	3720      	adds	r7, #32
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	1ff80000 	.word	0x1ff80000

0800a364 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a364:	b480      	push	{r7}
 800a366:	b087      	sub	sp, #28
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	60b9      	str	r1, [r7, #8]
 800a36e:	4613      	mov	r3, r2
 800a370:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	785b      	ldrb	r3, [r3, #1]
 800a380:	2b01      	cmp	r3, #1
 800a382:	f040 80cd 	bne.w	800a520 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	695b      	ldr	r3, [r3, #20]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d132      	bne.n	800a3f4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	015a      	lsls	r2, r3, #5
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	4413      	add	r3, r2
 800a396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a39a:	691b      	ldr	r3, [r3, #16]
 800a39c:	693a      	ldr	r2, [r7, #16]
 800a39e:	0151      	lsls	r1, r2, #5
 800a3a0:	697a      	ldr	r2, [r7, #20]
 800a3a2:	440a      	add	r2, r1
 800a3a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a3ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a3b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	015a      	lsls	r2, r3, #5
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	4413      	add	r3, r2
 800a3ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3be:	691b      	ldr	r3, [r3, #16]
 800a3c0:	693a      	ldr	r2, [r7, #16]
 800a3c2:	0151      	lsls	r1, r2, #5
 800a3c4:	697a      	ldr	r2, [r7, #20]
 800a3c6:	440a      	add	r2, r1
 800a3c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a3d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	015a      	lsls	r2, r3, #5
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	4413      	add	r3, r2
 800a3da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3de:	691b      	ldr	r3, [r3, #16]
 800a3e0:	693a      	ldr	r2, [r7, #16]
 800a3e2:	0151      	lsls	r1, r2, #5
 800a3e4:	697a      	ldr	r2, [r7, #20]
 800a3e6:	440a      	add	r2, r1
 800a3e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3ec:	0cdb      	lsrs	r3, r3, #19
 800a3ee:	04db      	lsls	r3, r3, #19
 800a3f0:	6113      	str	r3, [r2, #16]
 800a3f2:	e04e      	b.n	800a492 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	015a      	lsls	r2, r3, #5
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	4413      	add	r3, r2
 800a3fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a400:	691b      	ldr	r3, [r3, #16]
 800a402:	693a      	ldr	r2, [r7, #16]
 800a404:	0151      	lsls	r1, r2, #5
 800a406:	697a      	ldr	r2, [r7, #20]
 800a408:	440a      	add	r2, r1
 800a40a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a40e:	0cdb      	lsrs	r3, r3, #19
 800a410:	04db      	lsls	r3, r3, #19
 800a412:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	015a      	lsls	r2, r3, #5
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	4413      	add	r3, r2
 800a41c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a420:	691b      	ldr	r3, [r3, #16]
 800a422:	693a      	ldr	r2, [r7, #16]
 800a424:	0151      	lsls	r1, r2, #5
 800a426:	697a      	ldr	r2, [r7, #20]
 800a428:	440a      	add	r2, r1
 800a42a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a42e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a432:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a436:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	695a      	ldr	r2, [r3, #20]
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	429a      	cmp	r2, r3
 800a442:	d903      	bls.n	800a44c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	689a      	ldr	r2, [r3, #8]
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	015a      	lsls	r2, r3, #5
 800a450:	697b      	ldr	r3, [r7, #20]
 800a452:	4413      	add	r3, r2
 800a454:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a458:	691b      	ldr	r3, [r3, #16]
 800a45a:	693a      	ldr	r2, [r7, #16]
 800a45c:	0151      	lsls	r1, r2, #5
 800a45e:	697a      	ldr	r2, [r7, #20]
 800a460:	440a      	add	r2, r1
 800a462:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a466:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a46a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a46c:	693b      	ldr	r3, [r7, #16]
 800a46e:	015a      	lsls	r2, r3, #5
 800a470:	697b      	ldr	r3, [r7, #20]
 800a472:	4413      	add	r3, r2
 800a474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a478:	691a      	ldr	r2, [r3, #16]
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a482:	6939      	ldr	r1, [r7, #16]
 800a484:	0148      	lsls	r0, r1, #5
 800a486:	6979      	ldr	r1, [r7, #20]
 800a488:	4401      	add	r1, r0
 800a48a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a48e:	4313      	orrs	r3, r2
 800a490:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a492:	79fb      	ldrb	r3, [r7, #7]
 800a494:	2b01      	cmp	r3, #1
 800a496:	d11e      	bne.n	800a4d6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	691b      	ldr	r3, [r3, #16]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d009      	beq.n	800a4b4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a4a0:	693b      	ldr	r3, [r7, #16]
 800a4a2:	015a      	lsls	r2, r3, #5
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	4413      	add	r3, r2
 800a4a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	691b      	ldr	r3, [r3, #16]
 800a4b2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	015a      	lsls	r2, r3, #5
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	4413      	add	r3, r2
 800a4bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	693a      	ldr	r2, [r7, #16]
 800a4c4:	0151      	lsls	r1, r2, #5
 800a4c6:	697a      	ldr	r2, [r7, #20]
 800a4c8:	440a      	add	r2, r1
 800a4ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a4d2:	6013      	str	r3, [r2, #0]
 800a4d4:	e092      	b.n	800a5fc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	015a      	lsls	r2, r3, #5
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	4413      	add	r3, r2
 800a4de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	693a      	ldr	r2, [r7, #16]
 800a4e6:	0151      	lsls	r1, r2, #5
 800a4e8:	697a      	ldr	r2, [r7, #20]
 800a4ea:	440a      	add	r2, r1
 800a4ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4f0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a4f4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a4f6:	68bb      	ldr	r3, [r7, #8]
 800a4f8:	695b      	ldr	r3, [r3, #20]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d07e      	beq.n	800a5fc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	781b      	ldrb	r3, [r3, #0]
 800a50a:	f003 030f 	and.w	r3, r3, #15
 800a50e:	2101      	movs	r1, #1
 800a510:	fa01 f303 	lsl.w	r3, r1, r3
 800a514:	6979      	ldr	r1, [r7, #20]
 800a516:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a51a:	4313      	orrs	r3, r2
 800a51c:	634b      	str	r3, [r1, #52]	; 0x34
 800a51e:	e06d      	b.n	800a5fc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	015a      	lsls	r2, r3, #5
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	4413      	add	r3, r2
 800a528:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a52c:	691b      	ldr	r3, [r3, #16]
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	0151      	lsls	r1, r2, #5
 800a532:	697a      	ldr	r2, [r7, #20]
 800a534:	440a      	add	r2, r1
 800a536:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a53a:	0cdb      	lsrs	r3, r3, #19
 800a53c:	04db      	lsls	r3, r3, #19
 800a53e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	015a      	lsls	r2, r3, #5
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	4413      	add	r3, r2
 800a548:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a54c:	691b      	ldr	r3, [r3, #16]
 800a54e:	693a      	ldr	r2, [r7, #16]
 800a550:	0151      	lsls	r1, r2, #5
 800a552:	697a      	ldr	r2, [r7, #20]
 800a554:	440a      	add	r2, r1
 800a556:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a55a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a55e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a562:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a564:	68bb      	ldr	r3, [r7, #8]
 800a566:	695b      	ldr	r3, [r3, #20]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d003      	beq.n	800a574 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	689a      	ldr	r2, [r3, #8]
 800a570:	68bb      	ldr	r3, [r7, #8]
 800a572:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	015a      	lsls	r2, r3, #5
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	4413      	add	r3, r2
 800a57c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a580:	691b      	ldr	r3, [r3, #16]
 800a582:	693a      	ldr	r2, [r7, #16]
 800a584:	0151      	lsls	r1, r2, #5
 800a586:	697a      	ldr	r2, [r7, #20]
 800a588:	440a      	add	r2, r1
 800a58a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a58e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a592:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	015a      	lsls	r2, r3, #5
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	4413      	add	r3, r2
 800a59c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5a0:	691a      	ldr	r2, [r3, #16]
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	689b      	ldr	r3, [r3, #8]
 800a5a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a5aa:	6939      	ldr	r1, [r7, #16]
 800a5ac:	0148      	lsls	r0, r1, #5
 800a5ae:	6979      	ldr	r1, [r7, #20]
 800a5b0:	4401      	add	r1, r0
 800a5b2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a5ba:	79fb      	ldrb	r3, [r7, #7]
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d10d      	bne.n	800a5dc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	68db      	ldr	r3, [r3, #12]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d009      	beq.n	800a5dc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	68d9      	ldr	r1, [r3, #12]
 800a5cc:	693b      	ldr	r3, [r7, #16]
 800a5ce:	015a      	lsls	r2, r3, #5
 800a5d0:	697b      	ldr	r3, [r7, #20]
 800a5d2:	4413      	add	r3, r2
 800a5d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5d8:	460a      	mov	r2, r1
 800a5da:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	015a      	lsls	r2, r3, #5
 800a5e0:	697b      	ldr	r3, [r7, #20]
 800a5e2:	4413      	add	r3, r2
 800a5e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	693a      	ldr	r2, [r7, #16]
 800a5ec:	0151      	lsls	r1, r2, #5
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	440a      	add	r2, r1
 800a5f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a5f6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a5fa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a5fc:	2300      	movs	r3, #0
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	371c      	adds	r7, #28
 800a602:	46bd      	mov	sp, r7
 800a604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a608:	4770      	bx	lr

0800a60a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a60a:	b480      	push	{r7}
 800a60c:	b089      	sub	sp, #36	; 0x24
 800a60e:	af00      	add	r7, sp, #0
 800a610:	60f8      	str	r0, [r7, #12]
 800a612:	60b9      	str	r1, [r7, #8]
 800a614:	4611      	mov	r1, r2
 800a616:	461a      	mov	r2, r3
 800a618:	460b      	mov	r3, r1
 800a61a:	71fb      	strb	r3, [r7, #7]
 800a61c:	4613      	mov	r3, r2
 800a61e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a628:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d123      	bne.n	800a678 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a630:	88bb      	ldrh	r3, [r7, #4]
 800a632:	3303      	adds	r3, #3
 800a634:	089b      	lsrs	r3, r3, #2
 800a636:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a638:	2300      	movs	r3, #0
 800a63a:	61bb      	str	r3, [r7, #24]
 800a63c:	e018      	b.n	800a670 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a63e:	79fb      	ldrb	r3, [r7, #7]
 800a640:	031a      	lsls	r2, r3, #12
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	4413      	add	r3, r2
 800a646:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a64a:	461a      	mov	r2, r3
 800a64c:	69fb      	ldr	r3, [r7, #28]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	3301      	adds	r3, #1
 800a656:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a658:	69fb      	ldr	r3, [r7, #28]
 800a65a:	3301      	adds	r3, #1
 800a65c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a65e:	69fb      	ldr	r3, [r7, #28]
 800a660:	3301      	adds	r3, #1
 800a662:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a664:	69fb      	ldr	r3, [r7, #28]
 800a666:	3301      	adds	r3, #1
 800a668:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a66a:	69bb      	ldr	r3, [r7, #24]
 800a66c:	3301      	adds	r3, #1
 800a66e:	61bb      	str	r3, [r7, #24]
 800a670:	69ba      	ldr	r2, [r7, #24]
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	429a      	cmp	r2, r3
 800a676:	d3e2      	bcc.n	800a63e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a678:	2300      	movs	r3, #0
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3724      	adds	r7, #36	; 0x24
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr

0800a686 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a686:	b480      	push	{r7}
 800a688:	b08b      	sub	sp, #44	; 0x2c
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	60f8      	str	r0, [r7, #12]
 800a68e:	60b9      	str	r1, [r7, #8]
 800a690:	4613      	mov	r3, r2
 800a692:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a69c:	88fb      	ldrh	r3, [r7, #6]
 800a69e:	089b      	lsrs	r3, r3, #2
 800a6a0:	b29b      	uxth	r3, r3
 800a6a2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a6a4:	88fb      	ldrh	r3, [r7, #6]
 800a6a6:	f003 0303 	and.w	r3, r3, #3
 800a6aa:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	623b      	str	r3, [r7, #32]
 800a6b0:	e014      	b.n	800a6dc <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a6b2:	69bb      	ldr	r3, [r7, #24]
 800a6b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6b8:	681a      	ldr	r2, [r3, #0]
 800a6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6bc:	601a      	str	r2, [r3, #0]
    pDest++;
 800a6be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6c0:	3301      	adds	r3, #1
 800a6c2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6d2:	3301      	adds	r3, #1
 800a6d4:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a6d6:	6a3b      	ldr	r3, [r7, #32]
 800a6d8:	3301      	adds	r3, #1
 800a6da:	623b      	str	r3, [r7, #32]
 800a6dc:	6a3a      	ldr	r2, [r7, #32]
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	429a      	cmp	r2, r3
 800a6e2:	d3e6      	bcc.n	800a6b2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a6e4:	8bfb      	ldrh	r3, [r7, #30]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d01e      	beq.n	800a728 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a6ee:	69bb      	ldr	r3, [r7, #24]
 800a6f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a6f4:	461a      	mov	r2, r3
 800a6f6:	f107 0310 	add.w	r3, r7, #16
 800a6fa:	6812      	ldr	r2, [r2, #0]
 800a6fc:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a6fe:	693a      	ldr	r2, [r7, #16]
 800a700:	6a3b      	ldr	r3, [r7, #32]
 800a702:	b2db      	uxtb	r3, r3
 800a704:	00db      	lsls	r3, r3, #3
 800a706:	fa22 f303 	lsr.w	r3, r2, r3
 800a70a:	b2da      	uxtb	r2, r3
 800a70c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a70e:	701a      	strb	r2, [r3, #0]
      i++;
 800a710:	6a3b      	ldr	r3, [r7, #32]
 800a712:	3301      	adds	r3, #1
 800a714:	623b      	str	r3, [r7, #32]
      pDest++;
 800a716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a718:	3301      	adds	r3, #1
 800a71a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a71c:	8bfb      	ldrh	r3, [r7, #30]
 800a71e:	3b01      	subs	r3, #1
 800a720:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a722:	8bfb      	ldrh	r3, [r7, #30]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d1ea      	bne.n	800a6fe <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	372c      	adds	r7, #44	; 0x2c
 800a72e:	46bd      	mov	sp, r7
 800a730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a734:	4770      	bx	lr

0800a736 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a736:	b480      	push	{r7}
 800a738:	b085      	sub	sp, #20
 800a73a:	af00      	add	r7, sp, #0
 800a73c:	6078      	str	r0, [r7, #4]
 800a73e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	781b      	ldrb	r3, [r3, #0]
 800a748:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	785b      	ldrb	r3, [r3, #1]
 800a74e:	2b01      	cmp	r3, #1
 800a750:	d12c      	bne.n	800a7ac <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	015a      	lsls	r2, r3, #5
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	4413      	add	r3, r2
 800a75a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	db12      	blt.n	800a78a <USB_EPSetStall+0x54>
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d00f      	beq.n	800a78a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	015a      	lsls	r2, r3, #5
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	4413      	add	r3, r2
 800a772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	68ba      	ldr	r2, [r7, #8]
 800a77a:	0151      	lsls	r1, r2, #5
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	440a      	add	r2, r1
 800a780:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a784:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a788:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	015a      	lsls	r2, r3, #5
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	4413      	add	r3, r2
 800a792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	68ba      	ldr	r2, [r7, #8]
 800a79a:	0151      	lsls	r1, r2, #5
 800a79c:	68fa      	ldr	r2, [r7, #12]
 800a79e:	440a      	add	r2, r1
 800a7a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a7a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a7a8:	6013      	str	r3, [r2, #0]
 800a7aa:	e02b      	b.n	800a804 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	015a      	lsls	r2, r3, #5
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	db12      	blt.n	800a7e4 <USB_EPSetStall+0xae>
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d00f      	beq.n	800a7e4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	015a      	lsls	r2, r3, #5
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	4413      	add	r3, r2
 800a7cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	68ba      	ldr	r2, [r7, #8]
 800a7d4:	0151      	lsls	r1, r2, #5
 800a7d6:	68fa      	ldr	r2, [r7, #12]
 800a7d8:	440a      	add	r2, r1
 800a7da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a7e2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a7e4:	68bb      	ldr	r3, [r7, #8]
 800a7e6:	015a      	lsls	r2, r3, #5
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	4413      	add	r3, r2
 800a7ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	68ba      	ldr	r2, [r7, #8]
 800a7f4:	0151      	lsls	r1, r2, #5
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	440a      	add	r2, r1
 800a7fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7fe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a802:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	3714      	adds	r7, #20
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a812:	b480      	push	{r7}
 800a814:	b085      	sub	sp, #20
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
 800a81a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	785b      	ldrb	r3, [r3, #1]
 800a82a:	2b01      	cmp	r3, #1
 800a82c:	d128      	bne.n	800a880 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	015a      	lsls	r2, r3, #5
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	4413      	add	r3, r2
 800a836:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	68ba      	ldr	r2, [r7, #8]
 800a83e:	0151      	lsls	r1, r2, #5
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	440a      	add	r2, r1
 800a844:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a848:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a84c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	78db      	ldrb	r3, [r3, #3]
 800a852:	2b03      	cmp	r3, #3
 800a854:	d003      	beq.n	800a85e <USB_EPClearStall+0x4c>
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	78db      	ldrb	r3, [r3, #3]
 800a85a:	2b02      	cmp	r3, #2
 800a85c:	d138      	bne.n	800a8d0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	015a      	lsls	r2, r3, #5
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	4413      	add	r3, r2
 800a866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68ba      	ldr	r2, [r7, #8]
 800a86e:	0151      	lsls	r1, r2, #5
 800a870:	68fa      	ldr	r2, [r7, #12]
 800a872:	440a      	add	r2, r1
 800a874:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a87c:	6013      	str	r3, [r2, #0]
 800a87e:	e027      	b.n	800a8d0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a880:	68bb      	ldr	r3, [r7, #8]
 800a882:	015a      	lsls	r2, r3, #5
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	4413      	add	r3, r2
 800a888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	68ba      	ldr	r2, [r7, #8]
 800a890:	0151      	lsls	r1, r2, #5
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	440a      	add	r2, r1
 800a896:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a89a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a89e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	78db      	ldrb	r3, [r3, #3]
 800a8a4:	2b03      	cmp	r3, #3
 800a8a6:	d003      	beq.n	800a8b0 <USB_EPClearStall+0x9e>
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	78db      	ldrb	r3, [r3, #3]
 800a8ac:	2b02      	cmp	r3, #2
 800a8ae:	d10f      	bne.n	800a8d0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	015a      	lsls	r2, r3, #5
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	68ba      	ldr	r2, [r7, #8]
 800a8c0:	0151      	lsls	r1, r2, #5
 800a8c2:	68fa      	ldr	r2, [r7, #12]
 800a8c4:	440a      	add	r2, r1
 800a8c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a8ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8ce:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a8d0:	2300      	movs	r3, #0
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	3714      	adds	r7, #20
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8dc:	4770      	bx	lr

0800a8de <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a8de:	b480      	push	{r7}
 800a8e0:	b085      	sub	sp, #20
 800a8e2:	af00      	add	r7, sp, #0
 800a8e4:	6078      	str	r0, [r7, #4]
 800a8e6:	460b      	mov	r3, r1
 800a8e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	68fa      	ldr	r2, [r7, #12]
 800a8f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a8fc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a900:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	78fb      	ldrb	r3, [r7, #3]
 800a90c:	011b      	lsls	r3, r3, #4
 800a90e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a912:	68f9      	ldr	r1, [r7, #12]
 800a914:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a918:	4313      	orrs	r3, r2
 800a91a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a91c:	2300      	movs	r3, #0
}
 800a91e:	4618      	mov	r0, r3
 800a920:	3714      	adds	r7, #20
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a92a:	b480      	push	{r7}
 800a92c:	b085      	sub	sp, #20
 800a92e:	af00      	add	r7, sp, #0
 800a930:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	68fa      	ldr	r2, [r7, #12]
 800a940:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a944:	f023 0303 	bic.w	r3, r3, #3
 800a948:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a950:	685b      	ldr	r3, [r3, #4]
 800a952:	68fa      	ldr	r2, [r7, #12]
 800a954:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a958:	f023 0302 	bic.w	r3, r3, #2
 800a95c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a95e:	2300      	movs	r3, #0
}
 800a960:	4618      	mov	r0, r3
 800a962:	3714      	adds	r7, #20
 800a964:	46bd      	mov	sp, r7
 800a966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96a:	4770      	bx	lr

0800a96c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a96c:	b480      	push	{r7}
 800a96e:	b085      	sub	sp, #20
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	68fa      	ldr	r2, [r7, #12]
 800a982:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a986:	f023 0303 	bic.w	r3, r3, #3
 800a98a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	68fa      	ldr	r2, [r7, #12]
 800a996:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a99a:	f043 0302 	orr.w	r3, r3, #2
 800a99e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a9a0:	2300      	movs	r3, #0
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	3714      	adds	r7, #20
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ac:	4770      	bx	lr

0800a9ae <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a9ae:	b480      	push	{r7}
 800a9b0:	b085      	sub	sp, #20
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	695b      	ldr	r3, [r3, #20]
 800a9ba:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	699b      	ldr	r3, [r3, #24]
 800a9c0:	68fa      	ldr	r2, [r7, #12]
 800a9c2:	4013      	ands	r3, r2
 800a9c4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
}
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	3714      	adds	r7, #20
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d2:	4770      	bx	lr

0800a9d4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b085      	sub	sp, #20
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9e6:	699b      	ldr	r3, [r3, #24]
 800a9e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9f0:	69db      	ldr	r3, [r3, #28]
 800a9f2:	68ba      	ldr	r2, [r7, #8]
 800a9f4:	4013      	ands	r3, r2
 800a9f6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	0c1b      	lsrs	r3, r3, #16
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3714      	adds	r7, #20
 800aa00:	46bd      	mov	sp, r7
 800aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa06:	4770      	bx	lr

0800aa08 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b085      	sub	sp, #20
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa1a:	699b      	ldr	r3, [r3, #24]
 800aa1c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa24:	69db      	ldr	r3, [r3, #28]
 800aa26:	68ba      	ldr	r2, [r7, #8]
 800aa28:	4013      	ands	r3, r2
 800aa2a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	b29b      	uxth	r3, r3
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	3714      	adds	r7, #20
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr

0800aa3c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	b085      	sub	sp, #20
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
 800aa44:	460b      	mov	r3, r1
 800aa46:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800aa4c:	78fb      	ldrb	r3, [r7, #3]
 800aa4e:	015a      	lsls	r2, r3, #5
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	4413      	add	r3, r2
 800aa54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa58:	689b      	ldr	r3, [r3, #8]
 800aa5a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa62:	695b      	ldr	r3, [r3, #20]
 800aa64:	68ba      	ldr	r2, [r7, #8]
 800aa66:	4013      	ands	r3, r2
 800aa68:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800aa6a:	68bb      	ldr	r3, [r7, #8]
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3714      	adds	r7, #20
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr

0800aa78 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800aa78:	b480      	push	{r7}
 800aa7a:	b087      	sub	sp, #28
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	460b      	mov	r3, r1
 800aa82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa8e:	691b      	ldr	r3, [r3, #16]
 800aa90:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800aa92:	697b      	ldr	r3, [r7, #20]
 800aa94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa9a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800aa9c:	78fb      	ldrb	r3, [r7, #3]
 800aa9e:	f003 030f 	and.w	r3, r3, #15
 800aaa2:	68fa      	ldr	r2, [r7, #12]
 800aaa4:	fa22 f303 	lsr.w	r3, r2, r3
 800aaa8:	01db      	lsls	r3, r3, #7
 800aaaa:	b2db      	uxtb	r3, r3
 800aaac:	693a      	ldr	r2, [r7, #16]
 800aaae:	4313      	orrs	r3, r2
 800aab0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800aab2:	78fb      	ldrb	r3, [r7, #3]
 800aab4:	015a      	lsls	r2, r3, #5
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	4413      	add	r3, r2
 800aaba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	693a      	ldr	r2, [r7, #16]
 800aac2:	4013      	ands	r3, r2
 800aac4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800aac6:	68bb      	ldr	r3, [r7, #8]
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	371c      	adds	r7, #28
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b083      	sub	sp, #12
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	695b      	ldr	r3, [r3, #20]
 800aae0:	f003 0301 	and.w	r3, r3, #1
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	370c      	adds	r7, #12
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b085      	sub	sp, #20
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab0a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ab0e:	f023 0307 	bic.w	r3, r3, #7
 800ab12:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab1a:	685b      	ldr	r3, [r3, #4]
 800ab1c:	68fa      	ldr	r2, [r7, #12]
 800ab1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ab22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab26:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ab28:	2300      	movs	r3, #0
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3714      	adds	r7, #20
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab34:	4770      	bx	lr
	...

0800ab38 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b087      	sub	sp, #28
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	60f8      	str	r0, [r7, #12]
 800ab40:	460b      	mov	r3, r1
 800ab42:	607a      	str	r2, [r7, #4]
 800ab44:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	333c      	adds	r3, #60	; 0x3c
 800ab4e:	3304      	adds	r3, #4
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ab54:	693b      	ldr	r3, [r7, #16]
 800ab56:	4a26      	ldr	r2, [pc, #152]	; (800abf0 <USB_EP0_OutStart+0xb8>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d90a      	bls.n	800ab72 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ab5c:	697b      	ldr	r3, [r7, #20]
 800ab5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ab6c:	d101      	bne.n	800ab72 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	e037      	b.n	800abe2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab78:	461a      	mov	r2, r3
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab84:	691b      	ldr	r3, [r3, #16]
 800ab86:	697a      	ldr	r2, [r7, #20]
 800ab88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ab90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ab92:	697b      	ldr	r3, [r7, #20]
 800ab94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab98:	691b      	ldr	r3, [r3, #16]
 800ab9a:	697a      	ldr	r2, [r7, #20]
 800ab9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aba0:	f043 0318 	orr.w	r3, r3, #24
 800aba4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abac:	691b      	ldr	r3, [r3, #16]
 800abae:	697a      	ldr	r2, [r7, #20]
 800abb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abb4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800abb8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800abba:	7afb      	ldrb	r3, [r7, #11]
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d10f      	bne.n	800abe0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abc6:	461a      	mov	r2, r3
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	697a      	ldr	r2, [r7, #20]
 800abd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abda:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800abde:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800abe0:	2300      	movs	r3, #0
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	371c      	adds	r7, #28
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	4f54300a 	.word	0x4f54300a

0800abf4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800abf4:	b480      	push	{r7}
 800abf6:	b085      	sub	sp, #20
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800abfc:	2300      	movs	r3, #0
 800abfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	3301      	adds	r3, #1
 800ac04:	60fb      	str	r3, [r7, #12]
 800ac06:	4a13      	ldr	r2, [pc, #76]	; (800ac54 <USB_CoreReset+0x60>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d901      	bls.n	800ac10 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800ac0c:	2303      	movs	r3, #3
 800ac0e:	e01a      	b.n	800ac46 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	691b      	ldr	r3, [r3, #16]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	daf3      	bge.n	800ac00 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	691b      	ldr	r3, [r3, #16]
 800ac20:	f043 0201 	orr.w	r2, r3, #1
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	3301      	adds	r3, #1
 800ac2c:	60fb      	str	r3, [r7, #12]
 800ac2e:	4a09      	ldr	r2, [pc, #36]	; (800ac54 <USB_CoreReset+0x60>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d901      	bls.n	800ac38 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800ac34:	2303      	movs	r3, #3
 800ac36:	e006      	b.n	800ac46 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	691b      	ldr	r3, [r3, #16]
 800ac3c:	f003 0301 	and.w	r3, r3, #1
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	d0f1      	beq.n	800ac28 <USB_CoreReset+0x34>

  return HAL_OK;
 800ac44:	2300      	movs	r3, #0
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3714      	adds	r7, #20
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac50:	4770      	bx	lr
 800ac52:	bf00      	nop
 800ac54:	00030d40 	.word	0x00030d40

0800ac58 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b084      	sub	sp, #16
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	460b      	mov	r3, r1
 800ac62:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ac64:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ac68:	f005 ffc6 	bl	8010bf8 <USBD_static_malloc>
 800ac6c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d105      	bne.n	800ac80 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2200      	movs	r2, #0
 800ac78:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800ac7c:	2302      	movs	r3, #2
 800ac7e:	e066      	b.n	800ad4e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	68fa      	ldr	r2, [r7, #12]
 800ac84:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	7c1b      	ldrb	r3, [r3, #16]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d119      	bne.n	800acc4 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ac90:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ac94:	2202      	movs	r2, #2
 800ac96:	2181      	movs	r1, #129	; 0x81
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f005 fe8a 	bl	80109b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2201      	movs	r2, #1
 800aca2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800aca4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aca8:	2202      	movs	r2, #2
 800acaa:	2101      	movs	r1, #1
 800acac:	6878      	ldr	r0, [r7, #4]
 800acae:	f005 fe80 	bl	80109b2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2201      	movs	r2, #1
 800acb6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	2210      	movs	r2, #16
 800acbe:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800acc2:	e016      	b.n	800acf2 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800acc4:	2340      	movs	r3, #64	; 0x40
 800acc6:	2202      	movs	r2, #2
 800acc8:	2181      	movs	r1, #129	; 0x81
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f005 fe71 	bl	80109b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2201      	movs	r2, #1
 800acd4:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800acd6:	2340      	movs	r3, #64	; 0x40
 800acd8:	2202      	movs	r2, #2
 800acda:	2101      	movs	r1, #1
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f005 fe68 	bl	80109b2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2201      	movs	r2, #1
 800ace6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2210      	movs	r2, #16
 800acee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800acf2:	2308      	movs	r3, #8
 800acf4:	2203      	movs	r2, #3
 800acf6:	2182      	movs	r1, #130	; 0x82
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f005 fe5a 	bl	80109b2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2201      	movs	r2, #1
 800ad02:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	2200      	movs	r2, #0
 800ad14:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	7c1b      	ldrb	r3, [r3, #16]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d109      	bne.n	800ad3c <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ad2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ad32:	2101      	movs	r1, #1
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f005 ff2b 	bl	8010b90 <USBD_LL_PrepareReceive>
 800ad3a:	e007      	b.n	800ad4c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ad42:	2340      	movs	r3, #64	; 0x40
 800ad44:	2101      	movs	r1, #1
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f005 ff22 	bl	8010b90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ad4c:	2300      	movs	r3, #0
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3710      	adds	r7, #16
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}

0800ad56 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ad56:	b580      	push	{r7, lr}
 800ad58:	b082      	sub	sp, #8
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	6078      	str	r0, [r7, #4]
 800ad5e:	460b      	mov	r3, r1
 800ad60:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ad62:	2181      	movs	r1, #129	; 0x81
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f005 fe4a 	bl	80109fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ad70:	2101      	movs	r1, #1
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f005 fe43 	bl	80109fe <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ad80:	2182      	movs	r1, #130	; 0x82
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f005 fe3b 	bl	80109fe <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2200      	movs	r2, #0
 800ad94:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00e      	beq.n	800adc0 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ada8:	685b      	ldr	r3, [r3, #4]
 800adaa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800adb2:	4618      	mov	r0, r3
 800adb4:	f005 ff2e 	bl	8010c14 <USBD_static_free>
    pdev->pClassData = NULL;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2200      	movs	r2, #0
 800adbc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800adc0:	2300      	movs	r3, #0
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3708      	adds	r7, #8
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
	...

0800adcc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b086      	sub	sp, #24
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
 800add4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800addc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800adde:	2300      	movs	r3, #0
 800ade0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ade2:	2300      	movs	r3, #0
 800ade4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ade6:	2300      	movs	r3, #0
 800ade8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d101      	bne.n	800adf4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800adf0:	2303      	movs	r3, #3
 800adf2:	e0af      	b.n	800af54 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	781b      	ldrb	r3, [r3, #0]
 800adf8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d03f      	beq.n	800ae80 <USBD_CDC_Setup+0xb4>
 800ae00:	2b20      	cmp	r3, #32
 800ae02:	f040 809f 	bne.w	800af44 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	88db      	ldrh	r3, [r3, #6]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d02e      	beq.n	800ae6c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	b25b      	sxtb	r3, r3
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	da16      	bge.n	800ae46 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ae1e:	689b      	ldr	r3, [r3, #8]
 800ae20:	683a      	ldr	r2, [r7, #0]
 800ae22:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800ae24:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ae26:	683a      	ldr	r2, [r7, #0]
 800ae28:	88d2      	ldrh	r2, [r2, #6]
 800ae2a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	88db      	ldrh	r3, [r3, #6]
 800ae30:	2b07      	cmp	r3, #7
 800ae32:	bf28      	it	cs
 800ae34:	2307      	movcs	r3, #7
 800ae36:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ae38:	693b      	ldr	r3, [r7, #16]
 800ae3a:	89fa      	ldrh	r2, [r7, #14]
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	6878      	ldr	r0, [r7, #4]
 800ae40:	f001 fb19 	bl	800c476 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800ae44:	e085      	b.n	800af52 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	785a      	ldrb	r2, [r3, #1]
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	88db      	ldrh	r3, [r3, #6]
 800ae54:	b2da      	uxtb	r2, r3
 800ae56:	693b      	ldr	r3, [r7, #16]
 800ae58:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ae5c:	6939      	ldr	r1, [r7, #16]
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	88db      	ldrh	r3, [r3, #6]
 800ae62:	461a      	mov	r2, r3
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f001 fb32 	bl	800c4ce <USBD_CtlPrepareRx>
      break;
 800ae6a:	e072      	b.n	800af52 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ae72:	689b      	ldr	r3, [r3, #8]
 800ae74:	683a      	ldr	r2, [r7, #0]
 800ae76:	7850      	ldrb	r0, [r2, #1]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	6839      	ldr	r1, [r7, #0]
 800ae7c:	4798      	blx	r3
      break;
 800ae7e:	e068      	b.n	800af52 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	785b      	ldrb	r3, [r3, #1]
 800ae84:	2b0b      	cmp	r3, #11
 800ae86:	d852      	bhi.n	800af2e <USBD_CDC_Setup+0x162>
 800ae88:	a201      	add	r2, pc, #4	; (adr r2, 800ae90 <USBD_CDC_Setup+0xc4>)
 800ae8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae8e:	bf00      	nop
 800ae90:	0800aec1 	.word	0x0800aec1
 800ae94:	0800af3d 	.word	0x0800af3d
 800ae98:	0800af2f 	.word	0x0800af2f
 800ae9c:	0800af2f 	.word	0x0800af2f
 800aea0:	0800af2f 	.word	0x0800af2f
 800aea4:	0800af2f 	.word	0x0800af2f
 800aea8:	0800af2f 	.word	0x0800af2f
 800aeac:	0800af2f 	.word	0x0800af2f
 800aeb0:	0800af2f 	.word	0x0800af2f
 800aeb4:	0800af2f 	.word	0x0800af2f
 800aeb8:	0800aeeb 	.word	0x0800aeeb
 800aebc:	0800af15 	.word	0x0800af15
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aec6:	b2db      	uxtb	r3, r3
 800aec8:	2b03      	cmp	r3, #3
 800aeca:	d107      	bne.n	800aedc <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800aecc:	f107 030a 	add.w	r3, r7, #10
 800aed0:	2202      	movs	r2, #2
 800aed2:	4619      	mov	r1, r3
 800aed4:	6878      	ldr	r0, [r7, #4]
 800aed6:	f001 face 	bl	800c476 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800aeda:	e032      	b.n	800af42 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800aedc:	6839      	ldr	r1, [r7, #0]
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f001 fa58 	bl	800c394 <USBD_CtlError>
            ret = USBD_FAIL;
 800aee4:	2303      	movs	r3, #3
 800aee6:	75fb      	strb	r3, [r7, #23]
          break;
 800aee8:	e02b      	b.n	800af42 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aef0:	b2db      	uxtb	r3, r3
 800aef2:	2b03      	cmp	r3, #3
 800aef4:	d107      	bne.n	800af06 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800aef6:	f107 030d 	add.w	r3, r7, #13
 800aefa:	2201      	movs	r2, #1
 800aefc:	4619      	mov	r1, r3
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f001 fab9 	bl	800c476 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800af04:	e01d      	b.n	800af42 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800af06:	6839      	ldr	r1, [r7, #0]
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f001 fa43 	bl	800c394 <USBD_CtlError>
            ret = USBD_FAIL;
 800af0e:	2303      	movs	r3, #3
 800af10:	75fb      	strb	r3, [r7, #23]
          break;
 800af12:	e016      	b.n	800af42 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af1a:	b2db      	uxtb	r3, r3
 800af1c:	2b03      	cmp	r3, #3
 800af1e:	d00f      	beq.n	800af40 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800af20:	6839      	ldr	r1, [r7, #0]
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f001 fa36 	bl	800c394 <USBD_CtlError>
            ret = USBD_FAIL;
 800af28:	2303      	movs	r3, #3
 800af2a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800af2c:	e008      	b.n	800af40 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800af2e:	6839      	ldr	r1, [r7, #0]
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f001 fa2f 	bl	800c394 <USBD_CtlError>
          ret = USBD_FAIL;
 800af36:	2303      	movs	r3, #3
 800af38:	75fb      	strb	r3, [r7, #23]
          break;
 800af3a:	e002      	b.n	800af42 <USBD_CDC_Setup+0x176>
          break;
 800af3c:	bf00      	nop
 800af3e:	e008      	b.n	800af52 <USBD_CDC_Setup+0x186>
          break;
 800af40:	bf00      	nop
      }
      break;
 800af42:	e006      	b.n	800af52 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800af44:	6839      	ldr	r1, [r7, #0]
 800af46:	6878      	ldr	r0, [r7, #4]
 800af48:	f001 fa24 	bl	800c394 <USBD_CtlError>
      ret = USBD_FAIL;
 800af4c:	2303      	movs	r3, #3
 800af4e:	75fb      	strb	r3, [r7, #23]
      break;
 800af50:	bf00      	nop
  }

  return (uint8_t)ret;
 800af52:	7dfb      	ldrb	r3, [r7, #23]
}
 800af54:	4618      	mov	r0, r3
 800af56:	3718      	adds	r7, #24
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	460b      	mov	r3, r1
 800af66:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af6e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af76:	2b00      	cmp	r3, #0
 800af78:	d101      	bne.n	800af7e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800af7a:	2303      	movs	r3, #3
 800af7c:	e04f      	b.n	800b01e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af84:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800af86:	78fa      	ldrb	r2, [r7, #3]
 800af88:	6879      	ldr	r1, [r7, #4]
 800af8a:	4613      	mov	r3, r2
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	4413      	add	r3, r2
 800af90:	009b      	lsls	r3, r3, #2
 800af92:	440b      	add	r3, r1
 800af94:	3318      	adds	r3, #24
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d029      	beq.n	800aff0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800af9c:	78fa      	ldrb	r2, [r7, #3]
 800af9e:	6879      	ldr	r1, [r7, #4]
 800afa0:	4613      	mov	r3, r2
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	4413      	add	r3, r2
 800afa6:	009b      	lsls	r3, r3, #2
 800afa8:	440b      	add	r3, r1
 800afaa:	3318      	adds	r3, #24
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	78f9      	ldrb	r1, [r7, #3]
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	460b      	mov	r3, r1
 800afb4:	00db      	lsls	r3, r3, #3
 800afb6:	1a5b      	subs	r3, r3, r1
 800afb8:	009b      	lsls	r3, r3, #2
 800afba:	4403      	add	r3, r0
 800afbc:	3344      	adds	r3, #68	; 0x44
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	fbb2 f1f3 	udiv	r1, r2, r3
 800afc4:	fb03 f301 	mul.w	r3, r3, r1
 800afc8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d110      	bne.n	800aff0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800afce:	78fa      	ldrb	r2, [r7, #3]
 800afd0:	6879      	ldr	r1, [r7, #4]
 800afd2:	4613      	mov	r3, r2
 800afd4:	009b      	lsls	r3, r3, #2
 800afd6:	4413      	add	r3, r2
 800afd8:	009b      	lsls	r3, r3, #2
 800afda:	440b      	add	r3, r1
 800afdc:	3318      	adds	r3, #24
 800afde:	2200      	movs	r2, #0
 800afe0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800afe2:	78f9      	ldrb	r1, [r7, #3]
 800afe4:	2300      	movs	r3, #0
 800afe6:	2200      	movs	r2, #0
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f005 fdb0 	bl	8010b4e <USBD_LL_Transmit>
 800afee:	e015      	b.n	800b01c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	2200      	movs	r2, #0
 800aff4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800affe:	691b      	ldr	r3, [r3, #16]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d00b      	beq.n	800b01c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b00a:	691b      	ldr	r3, [r3, #16]
 800b00c:	68ba      	ldr	r2, [r7, #8]
 800b00e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b012:	68ba      	ldr	r2, [r7, #8]
 800b014:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b018:	78fa      	ldrb	r2, [r7, #3]
 800b01a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b01c:	2300      	movs	r3, #0
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3710      	adds	r7, #16
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}

0800b026 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b026:	b580      	push	{r7, lr}
 800b028:	b084      	sub	sp, #16
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	6078      	str	r0, [r7, #4]
 800b02e:	460b      	mov	r3, r1
 800b030:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b038:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b040:	2b00      	cmp	r3, #0
 800b042:	d101      	bne.n	800b048 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b044:	2303      	movs	r3, #3
 800b046:	e015      	b.n	800b074 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b048:	78fb      	ldrb	r3, [r7, #3]
 800b04a:	4619      	mov	r1, r3
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f005 fdc0 	bl	8010bd2 <USBD_LL_GetRxDataSize>
 800b052:	4602      	mov	r2, r0
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b060:	68db      	ldr	r3, [r3, #12]
 800b062:	68fa      	ldr	r2, [r7, #12]
 800b064:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b068:	68fa      	ldr	r2, [r7, #12]
 800b06a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b06e:	4611      	mov	r1, r2
 800b070:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b072:	2300      	movs	r3, #0
}
 800b074:	4618      	mov	r0, r3
 800b076:	3710      	adds	r7, #16
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b084      	sub	sp, #16
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b08a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d101      	bne.n	800b096 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800b092:	2303      	movs	r3, #3
 800b094:	e01b      	b.n	800b0ce <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d015      	beq.n	800b0cc <USBD_CDC_EP0_RxReady+0x50>
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b0a6:	2bff      	cmp	r3, #255	; 0xff
 800b0a8:	d010      	beq.n	800b0cc <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b0b0:	689b      	ldr	r3, [r3, #8]
 800b0b2:	68fa      	ldr	r2, [r7, #12]
 800b0b4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800b0b8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b0ba:	68fa      	ldr	r2, [r7, #12]
 800b0bc:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b0c0:	b292      	uxth	r2, r2
 800b0c2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	22ff      	movs	r2, #255	; 0xff
 800b0c8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b0cc:	2300      	movs	r3, #0
}
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	3710      	adds	r7, #16
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}
	...

0800b0d8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b083      	sub	sp, #12
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2243      	movs	r2, #67	; 0x43
 800b0e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800b0e6:	4b03      	ldr	r3, [pc, #12]	; (800b0f4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b0e8:	4618      	mov	r0, r3
 800b0ea:	370c      	adds	r7, #12
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f2:	4770      	bx	lr
 800b0f4:	20000090 	.word	0x20000090

0800b0f8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b0f8:	b480      	push	{r7}
 800b0fa:	b083      	sub	sp, #12
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2243      	movs	r2, #67	; 0x43
 800b104:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800b106:	4b03      	ldr	r3, [pc, #12]	; (800b114 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b108:	4618      	mov	r0, r3
 800b10a:	370c      	adds	r7, #12
 800b10c:	46bd      	mov	sp, r7
 800b10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b112:	4770      	bx	lr
 800b114:	2000004c 	.word	0x2000004c

0800b118 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b118:	b480      	push	{r7}
 800b11a:	b083      	sub	sp, #12
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2243      	movs	r2, #67	; 0x43
 800b124:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800b126:	4b03      	ldr	r3, [pc, #12]	; (800b134 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b128:	4618      	mov	r0, r3
 800b12a:	370c      	adds	r7, #12
 800b12c:	46bd      	mov	sp, r7
 800b12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b132:	4770      	bx	lr
 800b134:	200000d4 	.word	0x200000d4

0800b138 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b138:	b480      	push	{r7}
 800b13a:	b083      	sub	sp, #12
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	220a      	movs	r2, #10
 800b144:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b146:	4b03      	ldr	r3, [pc, #12]	; (800b154 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b148:	4618      	mov	r0, r3
 800b14a:	370c      	adds	r7, #12
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr
 800b154:	20000008 	.word	0x20000008

0800b158 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b158:	b480      	push	{r7}
 800b15a:	b083      	sub	sp, #12
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	6078      	str	r0, [r7, #4]
 800b160:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b162:	683b      	ldr	r3, [r7, #0]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d101      	bne.n	800b16c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b168:	2303      	movs	r3, #3
 800b16a:	e004      	b.n	800b176 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	683a      	ldr	r2, [r7, #0]
 800b170:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b174:	2300      	movs	r3, #0
}
 800b176:	4618      	mov	r0, r3
 800b178:	370c      	adds	r7, #12
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr

0800b182 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b182:	b480      	push	{r7}
 800b184:	b087      	sub	sp, #28
 800b186:	af00      	add	r7, sp, #0
 800b188:	60f8      	str	r0, [r7, #12]
 800b18a:	60b9      	str	r1, [r7, #8]
 800b18c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b194:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d101      	bne.n	800b1a0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b19c:	2303      	movs	r3, #3
 800b19e:	e008      	b.n	800b1b2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800b1a0:	697b      	ldr	r3, [r7, #20]
 800b1a2:	68ba      	ldr	r2, [r7, #8]
 800b1a4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b1a8:	697b      	ldr	r3, [r7, #20]
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b1b0:	2300      	movs	r3, #0
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	371c      	adds	r7, #28
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1bc:	4770      	bx	lr

0800b1be <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b1be:	b480      	push	{r7}
 800b1c0:	b085      	sub	sp, #20
 800b1c2:	af00      	add	r7, sp, #0
 800b1c4:	6078      	str	r0, [r7, #4]
 800b1c6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1ce:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d101      	bne.n	800b1da <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800b1d6:	2303      	movs	r3, #3
 800b1d8:	e004      	b.n	800b1e4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	683a      	ldr	r2, [r7, #0]
 800b1de:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b1e2:	2300      	movs	r3, #0
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3714      	adds	r7, #20
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr

0800b1f0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b084      	sub	sp, #16
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1fe:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b200:	2301      	movs	r3, #1
 800b202:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d101      	bne.n	800b212 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b20e:	2303      	movs	r3, #3
 800b210:	e01a      	b.n	800b248 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800b212:	68bb      	ldr	r3, [r7, #8]
 800b214:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d114      	bne.n	800b246 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	2201      	movs	r2, #1
 800b220:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b23a:	2181      	movs	r1, #129	; 0x81
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f005 fc86 	bl	8010b4e <USBD_LL_Transmit>

    ret = USBD_OK;
 800b242:	2300      	movs	r3, #0
 800b244:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b246:	7bfb      	ldrb	r3, [r7, #15]
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3710      	adds	r7, #16
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b084      	sub	sp, #16
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b25e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b266:	2b00      	cmp	r3, #0
 800b268:	d101      	bne.n	800b26e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b26a:	2303      	movs	r3, #3
 800b26c:	e016      	b.n	800b29c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	7c1b      	ldrb	r3, [r3, #16]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d109      	bne.n	800b28a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b27c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b280:	2101      	movs	r1, #1
 800b282:	6878      	ldr	r0, [r7, #4]
 800b284:	f005 fc84 	bl	8010b90 <USBD_LL_PrepareReceive>
 800b288:	e007      	b.n	800b29a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b290:	2340      	movs	r3, #64	; 0x40
 800b292:	2101      	movs	r1, #1
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f005 fc7b 	bl	8010b90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b29a:	2300      	movs	r3, #0
}
 800b29c:	4618      	mov	r0, r3
 800b29e:	3710      	adds	r7, #16
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}

0800b2a4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b086      	sub	sp, #24
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	60f8      	str	r0, [r7, #12]
 800b2ac:	60b9      	str	r1, [r7, #8]
 800b2ae:	4613      	mov	r3, r2
 800b2b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d101      	bne.n	800b2bc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b2b8:	2303      	movs	r3, #3
 800b2ba:	e01f      	b.n	800b2fc <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	2200      	movs	r2, #0
 800b2c0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d003      	beq.n	800b2e2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	68ba      	ldr	r2, [r7, #8]
 800b2de:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2201      	movs	r2, #1
 800b2e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	79fa      	ldrb	r2, [r7, #7]
 800b2ee:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b2f0:	68f8      	ldr	r0, [r7, #12]
 800b2f2:	f005 faf7 	bl	80108e4 <USBD_LL_Init>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b2fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	3718      	adds	r7, #24
 800b300:	46bd      	mov	sp, r7
 800b302:	bd80      	pop	{r7, pc}

0800b304 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b084      	sub	sp, #16
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b30e:	2300      	movs	r3, #0
 800b310:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d101      	bne.n	800b31c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800b318:	2303      	movs	r3, #3
 800b31a:	e016      	b.n	800b34a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	683a      	ldr	r2, [r7, #0]
 800b320:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b32a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d00b      	beq.n	800b348 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b338:	f107 020e 	add.w	r2, r7, #14
 800b33c:	4610      	mov	r0, r2
 800b33e:	4798      	blx	r3
 800b340:	4602      	mov	r2, r0
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b348:	2300      	movs	r3, #0
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3710      	adds	r7, #16
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}

0800b352 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b352:	b580      	push	{r7, lr}
 800b354:	b082      	sub	sp, #8
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b35a:	6878      	ldr	r0, [r7, #4]
 800b35c:	f005 fb0e 	bl	801097c <USBD_LL_Start>
 800b360:	4603      	mov	r3, r0
}
 800b362:	4618      	mov	r0, r3
 800b364:	3708      	adds	r7, #8
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b36a:	b480      	push	{r7}
 800b36c:	b083      	sub	sp, #12
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b372:	2300      	movs	r3, #0
}
 800b374:	4618      	mov	r0, r3
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr

0800b380 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b084      	sub	sp, #16
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
 800b388:	460b      	mov	r3, r1
 800b38a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b38c:	2303      	movs	r3, #3
 800b38e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b396:	2b00      	cmp	r3, #0
 800b398:	d009      	beq.n	800b3ae <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	78fa      	ldrb	r2, [r7, #3]
 800b3a4:	4611      	mov	r1, r2
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	4798      	blx	r3
 800b3aa:	4603      	mov	r3, r0
 800b3ac:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b3ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	3710      	adds	r7, #16
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd80      	pop	{r7, pc}

0800b3b8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b082      	sub	sp, #8
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	6078      	str	r0, [r7, #4]
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d007      	beq.n	800b3de <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	78fa      	ldrb	r2, [r7, #3]
 800b3d8:	4611      	mov	r1, r2
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	4798      	blx	r3
  }

  return USBD_OK;
 800b3de:	2300      	movs	r3, #0
}
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	3708      	adds	r7, #8
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}

0800b3e8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b084      	sub	sp, #16
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
 800b3f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b3f8:	6839      	ldr	r1, [r7, #0]
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f000 ff90 	bl	800c320 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2201      	movs	r2, #1
 800b404:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b40e:	461a      	mov	r2, r3
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b41c:	f003 031f 	and.w	r3, r3, #31
 800b420:	2b02      	cmp	r3, #2
 800b422:	d01a      	beq.n	800b45a <USBD_LL_SetupStage+0x72>
 800b424:	2b02      	cmp	r3, #2
 800b426:	d822      	bhi.n	800b46e <USBD_LL_SetupStage+0x86>
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d002      	beq.n	800b432 <USBD_LL_SetupStage+0x4a>
 800b42c:	2b01      	cmp	r3, #1
 800b42e:	d00a      	beq.n	800b446 <USBD_LL_SetupStage+0x5e>
 800b430:	e01d      	b.n	800b46e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b438:	4619      	mov	r1, r3
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f000 fa62 	bl	800b904 <USBD_StdDevReq>
 800b440:	4603      	mov	r3, r0
 800b442:	73fb      	strb	r3, [r7, #15]
      break;
 800b444:	e020      	b.n	800b488 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b44c:	4619      	mov	r1, r3
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	f000 fac6 	bl	800b9e0 <USBD_StdItfReq>
 800b454:	4603      	mov	r3, r0
 800b456:	73fb      	strb	r3, [r7, #15]
      break;
 800b458:	e016      	b.n	800b488 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b460:	4619      	mov	r1, r3
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 fb05 	bl	800ba72 <USBD_StdEPReq>
 800b468:	4603      	mov	r3, r0
 800b46a:	73fb      	strb	r3, [r7, #15]
      break;
 800b46c:	e00c      	b.n	800b488 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b474:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b478:	b2db      	uxtb	r3, r3
 800b47a:	4619      	mov	r1, r3
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f005 fadd 	bl	8010a3c <USBD_LL_StallEP>
 800b482:	4603      	mov	r3, r0
 800b484:	73fb      	strb	r3, [r7, #15]
      break;
 800b486:	bf00      	nop
  }

  return ret;
 800b488:	7bfb      	ldrb	r3, [r7, #15]
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3710      	adds	r7, #16
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}

0800b492 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b492:	b580      	push	{r7, lr}
 800b494:	b086      	sub	sp, #24
 800b496:	af00      	add	r7, sp, #0
 800b498:	60f8      	str	r0, [r7, #12]
 800b49a:	460b      	mov	r3, r1
 800b49c:	607a      	str	r2, [r7, #4]
 800b49e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b4a0:	7afb      	ldrb	r3, [r7, #11]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d138      	bne.n	800b518 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b4ac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b4b4:	2b03      	cmp	r3, #3
 800b4b6:	d14a      	bne.n	800b54e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	689a      	ldr	r2, [r3, #8]
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	68db      	ldr	r3, [r3, #12]
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	d913      	bls.n	800b4ec <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b4c4:	693b      	ldr	r3, [r7, #16]
 800b4c6:	689a      	ldr	r2, [r3, #8]
 800b4c8:	693b      	ldr	r3, [r7, #16]
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	1ad2      	subs	r2, r2, r3
 800b4ce:	693b      	ldr	r3, [r7, #16]
 800b4d0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	68da      	ldr	r2, [r3, #12]
 800b4d6:	693b      	ldr	r3, [r7, #16]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	bf28      	it	cs
 800b4de:	4613      	movcs	r3, r2
 800b4e0:	461a      	mov	r2, r3
 800b4e2:	6879      	ldr	r1, [r7, #4]
 800b4e4:	68f8      	ldr	r0, [r7, #12]
 800b4e6:	f001 f80f 	bl	800c508 <USBD_CtlContinueRx>
 800b4ea:	e030      	b.n	800b54e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4f2:	b2db      	uxtb	r3, r3
 800b4f4:	2b03      	cmp	r3, #3
 800b4f6:	d10b      	bne.n	800b510 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4fe:	691b      	ldr	r3, [r3, #16]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d005      	beq.n	800b510 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b50a:	691b      	ldr	r3, [r3, #16]
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b510:	68f8      	ldr	r0, [r7, #12]
 800b512:	f001 f80a 	bl	800c52a <USBD_CtlSendStatus>
 800b516:	e01a      	b.n	800b54e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b51e:	b2db      	uxtb	r3, r3
 800b520:	2b03      	cmp	r3, #3
 800b522:	d114      	bne.n	800b54e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b52a:	699b      	ldr	r3, [r3, #24]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d00e      	beq.n	800b54e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b536:	699b      	ldr	r3, [r3, #24]
 800b538:	7afa      	ldrb	r2, [r7, #11]
 800b53a:	4611      	mov	r1, r2
 800b53c:	68f8      	ldr	r0, [r7, #12]
 800b53e:	4798      	blx	r3
 800b540:	4603      	mov	r3, r0
 800b542:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b544:	7dfb      	ldrb	r3, [r7, #23]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d001      	beq.n	800b54e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800b54a:	7dfb      	ldrb	r3, [r7, #23]
 800b54c:	e000      	b.n	800b550 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800b54e:	2300      	movs	r3, #0
}
 800b550:	4618      	mov	r0, r3
 800b552:	3718      	adds	r7, #24
 800b554:	46bd      	mov	sp, r7
 800b556:	bd80      	pop	{r7, pc}

0800b558 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b558:	b580      	push	{r7, lr}
 800b55a:	b086      	sub	sp, #24
 800b55c:	af00      	add	r7, sp, #0
 800b55e:	60f8      	str	r0, [r7, #12]
 800b560:	460b      	mov	r3, r1
 800b562:	607a      	str	r2, [r7, #4]
 800b564:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b566:	7afb      	ldrb	r3, [r7, #11]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d16b      	bne.n	800b644 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	3314      	adds	r3, #20
 800b570:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b578:	2b02      	cmp	r3, #2
 800b57a:	d156      	bne.n	800b62a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b57c:	693b      	ldr	r3, [r7, #16]
 800b57e:	689a      	ldr	r2, [r3, #8]
 800b580:	693b      	ldr	r3, [r7, #16]
 800b582:	68db      	ldr	r3, [r3, #12]
 800b584:	429a      	cmp	r2, r3
 800b586:	d914      	bls.n	800b5b2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	689a      	ldr	r2, [r3, #8]
 800b58c:	693b      	ldr	r3, [r7, #16]
 800b58e:	68db      	ldr	r3, [r3, #12]
 800b590:	1ad2      	subs	r2, r2, r3
 800b592:	693b      	ldr	r3, [r7, #16]
 800b594:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b596:	693b      	ldr	r3, [r7, #16]
 800b598:	689b      	ldr	r3, [r3, #8]
 800b59a:	461a      	mov	r2, r3
 800b59c:	6879      	ldr	r1, [r7, #4]
 800b59e:	68f8      	ldr	r0, [r7, #12]
 800b5a0:	f000 ff84 	bl	800c4ac <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	2200      	movs	r2, #0
 800b5a8:	2100      	movs	r1, #0
 800b5aa:	68f8      	ldr	r0, [r7, #12]
 800b5ac:	f005 faf0 	bl	8010b90 <USBD_LL_PrepareReceive>
 800b5b0:	e03b      	b.n	800b62a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	68da      	ldr	r2, [r3, #12]
 800b5b6:	693b      	ldr	r3, [r7, #16]
 800b5b8:	689b      	ldr	r3, [r3, #8]
 800b5ba:	429a      	cmp	r2, r3
 800b5bc:	d11c      	bne.n	800b5f8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	685a      	ldr	r2, [r3, #4]
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d316      	bcc.n	800b5f8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	685a      	ldr	r2, [r3, #4]
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b5d4:	429a      	cmp	r2, r3
 800b5d6:	d20f      	bcs.n	800b5f8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b5d8:	2200      	movs	r2, #0
 800b5da:	2100      	movs	r1, #0
 800b5dc:	68f8      	ldr	r0, [r7, #12]
 800b5de:	f000 ff65 	bl	800c4ac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	2100      	movs	r1, #0
 800b5f0:	68f8      	ldr	r0, [r7, #12]
 800b5f2:	f005 facd 	bl	8010b90 <USBD_LL_PrepareReceive>
 800b5f6:	e018      	b.n	800b62a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	2b03      	cmp	r3, #3
 800b602:	d10b      	bne.n	800b61c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b60a:	68db      	ldr	r3, [r3, #12]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d005      	beq.n	800b61c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b616:	68db      	ldr	r3, [r3, #12]
 800b618:	68f8      	ldr	r0, [r7, #12]
 800b61a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b61c:	2180      	movs	r1, #128	; 0x80
 800b61e:	68f8      	ldr	r0, [r7, #12]
 800b620:	f005 fa0c 	bl	8010a3c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f000 ff93 	bl	800c550 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b630:	2b01      	cmp	r3, #1
 800b632:	d122      	bne.n	800b67a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800b634:	68f8      	ldr	r0, [r7, #12]
 800b636:	f7ff fe98 	bl	800b36a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	2200      	movs	r2, #0
 800b63e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b642:	e01a      	b.n	800b67a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b64a:	b2db      	uxtb	r3, r3
 800b64c:	2b03      	cmp	r3, #3
 800b64e:	d114      	bne.n	800b67a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b656:	695b      	ldr	r3, [r3, #20]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d00e      	beq.n	800b67a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b662:	695b      	ldr	r3, [r3, #20]
 800b664:	7afa      	ldrb	r2, [r7, #11]
 800b666:	4611      	mov	r1, r2
 800b668:	68f8      	ldr	r0, [r7, #12]
 800b66a:	4798      	blx	r3
 800b66c:	4603      	mov	r3, r0
 800b66e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b670:	7dfb      	ldrb	r3, [r7, #23]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d001      	beq.n	800b67a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800b676:	7dfb      	ldrb	r3, [r7, #23]
 800b678:	e000      	b.n	800b67c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800b67a:	2300      	movs	r3, #0
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3718      	adds	r7, #24
 800b680:	46bd      	mov	sp, r7
 800b682:	bd80      	pop	{r7, pc}

0800b684 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b082      	sub	sp, #8
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2201      	movs	r2, #1
 800b690:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2200      	movs	r2, #0
 800b698:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d101      	bne.n	800b6b8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800b6b4:	2303      	movs	r3, #3
 800b6b6:	e02f      	b.n	800b718 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d00f      	beq.n	800b6e2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6c8:	685b      	ldr	r3, [r3, #4]
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d009      	beq.n	800b6e2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6d4:	685b      	ldr	r3, [r3, #4]
 800b6d6:	687a      	ldr	r2, [r7, #4]
 800b6d8:	6852      	ldr	r2, [r2, #4]
 800b6da:	b2d2      	uxtb	r2, r2
 800b6dc:	4611      	mov	r1, r2
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b6e2:	2340      	movs	r3, #64	; 0x40
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	2100      	movs	r1, #0
 800b6e8:	6878      	ldr	r0, [r7, #4]
 800b6ea:	f005 f962 	bl	80109b2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2240      	movs	r2, #64	; 0x40
 800b6fa:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b6fe:	2340      	movs	r3, #64	; 0x40
 800b700:	2200      	movs	r2, #0
 800b702:	2180      	movs	r1, #128	; 0x80
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	f005 f954 	bl	80109b2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	2201      	movs	r2, #1
 800b70e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2240      	movs	r2, #64	; 0x40
 800b714:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800b716:	2300      	movs	r3, #0
}
 800b718:	4618      	mov	r0, r3
 800b71a:	3708      	adds	r7, #8
 800b71c:	46bd      	mov	sp, r7
 800b71e:	bd80      	pop	{r7, pc}

0800b720 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b720:	b480      	push	{r7}
 800b722:	b083      	sub	sp, #12
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
 800b728:	460b      	mov	r3, r1
 800b72a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	78fa      	ldrb	r2, [r7, #3]
 800b730:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b732:	2300      	movs	r3, #0
}
 800b734:	4618      	mov	r0, r3
 800b736:	370c      	adds	r7, #12
 800b738:	46bd      	mov	sp, r7
 800b73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73e:	4770      	bx	lr

0800b740 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b740:	b480      	push	{r7}
 800b742:	b083      	sub	sp, #12
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b74e:	b2da      	uxtb	r2, r3
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2204      	movs	r2, #4
 800b75a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b75e:	2300      	movs	r3, #0
}
 800b760:	4618      	mov	r0, r3
 800b762:	370c      	adds	r7, #12
 800b764:	46bd      	mov	sp, r7
 800b766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76a:	4770      	bx	lr

0800b76c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b083      	sub	sp, #12
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b77a:	b2db      	uxtb	r3, r3
 800b77c:	2b04      	cmp	r3, #4
 800b77e:	d106      	bne.n	800b78e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b786:	b2da      	uxtb	r2, r3
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b78e:	2300      	movs	r3, #0
}
 800b790:	4618      	mov	r0, r3
 800b792:	370c      	adds	r7, #12
 800b794:	46bd      	mov	sp, r7
 800b796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79a:	4770      	bx	lr

0800b79c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b082      	sub	sp, #8
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d101      	bne.n	800b7b2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800b7ae:	2303      	movs	r3, #3
 800b7b0:	e012      	b.n	800b7d8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b7b8:	b2db      	uxtb	r3, r3
 800b7ba:	2b03      	cmp	r3, #3
 800b7bc:	d10b      	bne.n	800b7d6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7c4:	69db      	ldr	r3, [r3, #28]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d005      	beq.n	800b7d6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7d0:	69db      	ldr	r3, [r3, #28]
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b7d6:	2300      	movs	r3, #0
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3708      	adds	r7, #8
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b082      	sub	sp, #8
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
 800b7e8:	460b      	mov	r3, r1
 800b7ea:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d101      	bne.n	800b7fa <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800b7f6:	2303      	movs	r3, #3
 800b7f8:	e014      	b.n	800b824 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b800:	b2db      	uxtb	r3, r3
 800b802:	2b03      	cmp	r3, #3
 800b804:	d10d      	bne.n	800b822 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b80c:	6a1b      	ldr	r3, [r3, #32]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d007      	beq.n	800b822 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b818:	6a1b      	ldr	r3, [r3, #32]
 800b81a:	78fa      	ldrb	r2, [r7, #3]
 800b81c:	4611      	mov	r1, r2
 800b81e:	6878      	ldr	r0, [r7, #4]
 800b820:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b822:	2300      	movs	r3, #0
}
 800b824:	4618      	mov	r0, r3
 800b826:	3708      	adds	r7, #8
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b082      	sub	sp, #8
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
 800b834:	460b      	mov	r3, r1
 800b836:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d101      	bne.n	800b846 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800b842:	2303      	movs	r3, #3
 800b844:	e014      	b.n	800b870 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	2b03      	cmp	r3, #3
 800b850:	d10d      	bne.n	800b86e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d007      	beq.n	800b86e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b866:	78fa      	ldrb	r2, [r7, #3]
 800b868:	4611      	mov	r1, r2
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b86e:	2300      	movs	r3, #0
}
 800b870:	4618      	mov	r0, r3
 800b872:	3708      	adds	r7, #8
 800b874:	46bd      	mov	sp, r7
 800b876:	bd80      	pop	{r7, pc}

0800b878 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b878:	b480      	push	{r7}
 800b87a:	b083      	sub	sp, #12
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b880:	2300      	movs	r3, #0
}
 800b882:	4618      	mov	r0, r3
 800b884:	370c      	adds	r7, #12
 800b886:	46bd      	mov	sp, r7
 800b888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88c:	4770      	bx	lr

0800b88e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b88e:	b580      	push	{r7, lr}
 800b890:	b082      	sub	sp, #8
 800b892:	af00      	add	r7, sp, #0
 800b894:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2201      	movs	r2, #1
 800b89a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d009      	beq.n	800b8bc <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b8ae:	685b      	ldr	r3, [r3, #4]
 800b8b0:	687a      	ldr	r2, [r7, #4]
 800b8b2:	6852      	ldr	r2, [r2, #4]
 800b8b4:	b2d2      	uxtb	r2, r2
 800b8b6:	4611      	mov	r1, r2
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	4798      	blx	r3
  }

  return USBD_OK;
 800b8bc:	2300      	movs	r3, #0
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	3708      	adds	r7, #8
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}

0800b8c6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b8c6:	b480      	push	{r7}
 800b8c8:	b087      	sub	sp, #28
 800b8ca:	af00      	add	r7, sp, #0
 800b8cc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	781b      	ldrb	r3, [r3, #0]
 800b8d6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	3301      	adds	r3, #1
 800b8dc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b8e4:	8a3b      	ldrh	r3, [r7, #16]
 800b8e6:	021b      	lsls	r3, r3, #8
 800b8e8:	b21a      	sxth	r2, r3
 800b8ea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b8ee:	4313      	orrs	r3, r2
 800b8f0:	b21b      	sxth	r3, r3
 800b8f2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b8f4:	89fb      	ldrh	r3, [r7, #14]
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	371c      	adds	r7, #28
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b900:	4770      	bx	lr
	...

0800b904 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b084      	sub	sp, #16
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
 800b90c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b90e:	2300      	movs	r3, #0
 800b910:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	781b      	ldrb	r3, [r3, #0]
 800b916:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b91a:	2b40      	cmp	r3, #64	; 0x40
 800b91c:	d005      	beq.n	800b92a <USBD_StdDevReq+0x26>
 800b91e:	2b40      	cmp	r3, #64	; 0x40
 800b920:	d853      	bhi.n	800b9ca <USBD_StdDevReq+0xc6>
 800b922:	2b00      	cmp	r3, #0
 800b924:	d00b      	beq.n	800b93e <USBD_StdDevReq+0x3a>
 800b926:	2b20      	cmp	r3, #32
 800b928:	d14f      	bne.n	800b9ca <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b930:	689b      	ldr	r3, [r3, #8]
 800b932:	6839      	ldr	r1, [r7, #0]
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	4798      	blx	r3
 800b938:	4603      	mov	r3, r0
 800b93a:	73fb      	strb	r3, [r7, #15]
      break;
 800b93c:	e04a      	b.n	800b9d4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	785b      	ldrb	r3, [r3, #1]
 800b942:	2b09      	cmp	r3, #9
 800b944:	d83b      	bhi.n	800b9be <USBD_StdDevReq+0xba>
 800b946:	a201      	add	r2, pc, #4	; (adr r2, 800b94c <USBD_StdDevReq+0x48>)
 800b948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b94c:	0800b9a1 	.word	0x0800b9a1
 800b950:	0800b9b5 	.word	0x0800b9b5
 800b954:	0800b9bf 	.word	0x0800b9bf
 800b958:	0800b9ab 	.word	0x0800b9ab
 800b95c:	0800b9bf 	.word	0x0800b9bf
 800b960:	0800b97f 	.word	0x0800b97f
 800b964:	0800b975 	.word	0x0800b975
 800b968:	0800b9bf 	.word	0x0800b9bf
 800b96c:	0800b997 	.word	0x0800b997
 800b970:	0800b989 	.word	0x0800b989
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b974:	6839      	ldr	r1, [r7, #0]
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	f000 f9de 	bl	800bd38 <USBD_GetDescriptor>
          break;
 800b97c:	e024      	b.n	800b9c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b97e:	6839      	ldr	r1, [r7, #0]
 800b980:	6878      	ldr	r0, [r7, #4]
 800b982:	f000 fb43 	bl	800c00c <USBD_SetAddress>
          break;
 800b986:	e01f      	b.n	800b9c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b988:	6839      	ldr	r1, [r7, #0]
 800b98a:	6878      	ldr	r0, [r7, #4]
 800b98c:	f000 fb82 	bl	800c094 <USBD_SetConfig>
 800b990:	4603      	mov	r3, r0
 800b992:	73fb      	strb	r3, [r7, #15]
          break;
 800b994:	e018      	b.n	800b9c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b996:	6839      	ldr	r1, [r7, #0]
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 fc21 	bl	800c1e0 <USBD_GetConfig>
          break;
 800b99e:	e013      	b.n	800b9c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b9a0:	6839      	ldr	r1, [r7, #0]
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f000 fc52 	bl	800c24c <USBD_GetStatus>
          break;
 800b9a8:	e00e      	b.n	800b9c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b9aa:	6839      	ldr	r1, [r7, #0]
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f000 fc81 	bl	800c2b4 <USBD_SetFeature>
          break;
 800b9b2:	e009      	b.n	800b9c8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b9b4:	6839      	ldr	r1, [r7, #0]
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f000 fc90 	bl	800c2dc <USBD_ClrFeature>
          break;
 800b9bc:	e004      	b.n	800b9c8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800b9be:	6839      	ldr	r1, [r7, #0]
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f000 fce7 	bl	800c394 <USBD_CtlError>
          break;
 800b9c6:	bf00      	nop
      }
      break;
 800b9c8:	e004      	b.n	800b9d4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800b9ca:	6839      	ldr	r1, [r7, #0]
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f000 fce1 	bl	800c394 <USBD_CtlError>
      break;
 800b9d2:	bf00      	nop
  }

  return ret;
 800b9d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	3710      	adds	r7, #16
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}
 800b9de:	bf00      	nop

0800b9e0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b084      	sub	sp, #16
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
 800b9e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b9f6:	2b40      	cmp	r3, #64	; 0x40
 800b9f8:	d005      	beq.n	800ba06 <USBD_StdItfReq+0x26>
 800b9fa:	2b40      	cmp	r3, #64	; 0x40
 800b9fc:	d82f      	bhi.n	800ba5e <USBD_StdItfReq+0x7e>
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d001      	beq.n	800ba06 <USBD_StdItfReq+0x26>
 800ba02:	2b20      	cmp	r3, #32
 800ba04:	d12b      	bne.n	800ba5e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba0c:	b2db      	uxtb	r3, r3
 800ba0e:	3b01      	subs	r3, #1
 800ba10:	2b02      	cmp	r3, #2
 800ba12:	d81d      	bhi.n	800ba50 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ba14:	683b      	ldr	r3, [r7, #0]
 800ba16:	889b      	ldrh	r3, [r3, #4]
 800ba18:	b2db      	uxtb	r3, r3
 800ba1a:	2b01      	cmp	r3, #1
 800ba1c:	d813      	bhi.n	800ba46 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba24:	689b      	ldr	r3, [r3, #8]
 800ba26:	6839      	ldr	r1, [r7, #0]
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	4798      	blx	r3
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	88db      	ldrh	r3, [r3, #6]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d110      	bne.n	800ba5a <USBD_StdItfReq+0x7a>
 800ba38:	7bfb      	ldrb	r3, [r7, #15]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d10d      	bne.n	800ba5a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ba3e:	6878      	ldr	r0, [r7, #4]
 800ba40:	f000 fd73 	bl	800c52a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ba44:	e009      	b.n	800ba5a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800ba46:	6839      	ldr	r1, [r7, #0]
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f000 fca3 	bl	800c394 <USBD_CtlError>
          break;
 800ba4e:	e004      	b.n	800ba5a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800ba50:	6839      	ldr	r1, [r7, #0]
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f000 fc9e 	bl	800c394 <USBD_CtlError>
          break;
 800ba58:	e000      	b.n	800ba5c <USBD_StdItfReq+0x7c>
          break;
 800ba5a:	bf00      	nop
      }
      break;
 800ba5c:	e004      	b.n	800ba68 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800ba5e:	6839      	ldr	r1, [r7, #0]
 800ba60:	6878      	ldr	r0, [r7, #4]
 800ba62:	f000 fc97 	bl	800c394 <USBD_CtlError>
      break;
 800ba66:	bf00      	nop
  }

  return ret;
 800ba68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3710      	adds	r7, #16
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}

0800ba72 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba72:	b580      	push	{r7, lr}
 800ba74:	b084      	sub	sp, #16
 800ba76:	af00      	add	r7, sp, #0
 800ba78:	6078      	str	r0, [r7, #4]
 800ba7a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	889b      	ldrh	r3, [r3, #4]
 800ba84:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	781b      	ldrb	r3, [r3, #0]
 800ba8a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ba8e:	2b40      	cmp	r3, #64	; 0x40
 800ba90:	d007      	beq.n	800baa2 <USBD_StdEPReq+0x30>
 800ba92:	2b40      	cmp	r3, #64	; 0x40
 800ba94:	f200 8145 	bhi.w	800bd22 <USBD_StdEPReq+0x2b0>
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d00c      	beq.n	800bab6 <USBD_StdEPReq+0x44>
 800ba9c:	2b20      	cmp	r3, #32
 800ba9e:	f040 8140 	bne.w	800bd22 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800baa8:	689b      	ldr	r3, [r3, #8]
 800baaa:	6839      	ldr	r1, [r7, #0]
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	4798      	blx	r3
 800bab0:	4603      	mov	r3, r0
 800bab2:	73fb      	strb	r3, [r7, #15]
      break;
 800bab4:	e13a      	b.n	800bd2c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	785b      	ldrb	r3, [r3, #1]
 800baba:	2b03      	cmp	r3, #3
 800babc:	d007      	beq.n	800bace <USBD_StdEPReq+0x5c>
 800babe:	2b03      	cmp	r3, #3
 800bac0:	f300 8129 	bgt.w	800bd16 <USBD_StdEPReq+0x2a4>
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d07f      	beq.n	800bbc8 <USBD_StdEPReq+0x156>
 800bac8:	2b01      	cmp	r3, #1
 800baca:	d03c      	beq.n	800bb46 <USBD_StdEPReq+0xd4>
 800bacc:	e123      	b.n	800bd16 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	2b02      	cmp	r3, #2
 800bad8:	d002      	beq.n	800bae0 <USBD_StdEPReq+0x6e>
 800bada:	2b03      	cmp	r3, #3
 800badc:	d016      	beq.n	800bb0c <USBD_StdEPReq+0x9a>
 800bade:	e02c      	b.n	800bb3a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bae0:	7bbb      	ldrb	r3, [r7, #14]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d00d      	beq.n	800bb02 <USBD_StdEPReq+0x90>
 800bae6:	7bbb      	ldrb	r3, [r7, #14]
 800bae8:	2b80      	cmp	r3, #128	; 0x80
 800baea:	d00a      	beq.n	800bb02 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800baec:	7bbb      	ldrb	r3, [r7, #14]
 800baee:	4619      	mov	r1, r3
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f004 ffa3 	bl	8010a3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800baf6:	2180      	movs	r1, #128	; 0x80
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f004 ff9f 	bl	8010a3c <USBD_LL_StallEP>
 800bafe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bb00:	e020      	b.n	800bb44 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800bb02:	6839      	ldr	r1, [r7, #0]
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f000 fc45 	bl	800c394 <USBD_CtlError>
              break;
 800bb0a:	e01b      	b.n	800bb44 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	885b      	ldrh	r3, [r3, #2]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d10e      	bne.n	800bb32 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bb14:	7bbb      	ldrb	r3, [r7, #14]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d00b      	beq.n	800bb32 <USBD_StdEPReq+0xc0>
 800bb1a:	7bbb      	ldrb	r3, [r7, #14]
 800bb1c:	2b80      	cmp	r3, #128	; 0x80
 800bb1e:	d008      	beq.n	800bb32 <USBD_StdEPReq+0xc0>
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	88db      	ldrh	r3, [r3, #6]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d104      	bne.n	800bb32 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bb28:	7bbb      	ldrb	r3, [r7, #14]
 800bb2a:	4619      	mov	r1, r3
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f004 ff85 	bl	8010a3c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f000 fcf9 	bl	800c52a <USBD_CtlSendStatus>

              break;
 800bb38:	e004      	b.n	800bb44 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800bb3a:	6839      	ldr	r1, [r7, #0]
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 fc29 	bl	800c394 <USBD_CtlError>
              break;
 800bb42:	bf00      	nop
          }
          break;
 800bb44:	e0ec      	b.n	800bd20 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb4c:	b2db      	uxtb	r3, r3
 800bb4e:	2b02      	cmp	r3, #2
 800bb50:	d002      	beq.n	800bb58 <USBD_StdEPReq+0xe6>
 800bb52:	2b03      	cmp	r3, #3
 800bb54:	d016      	beq.n	800bb84 <USBD_StdEPReq+0x112>
 800bb56:	e030      	b.n	800bbba <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb58:	7bbb      	ldrb	r3, [r7, #14]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d00d      	beq.n	800bb7a <USBD_StdEPReq+0x108>
 800bb5e:	7bbb      	ldrb	r3, [r7, #14]
 800bb60:	2b80      	cmp	r3, #128	; 0x80
 800bb62:	d00a      	beq.n	800bb7a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bb64:	7bbb      	ldrb	r3, [r7, #14]
 800bb66:	4619      	mov	r1, r3
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f004 ff67 	bl	8010a3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb6e:	2180      	movs	r1, #128	; 0x80
 800bb70:	6878      	ldr	r0, [r7, #4]
 800bb72:	f004 ff63 	bl	8010a3c <USBD_LL_StallEP>
 800bb76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bb78:	e025      	b.n	800bbc6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800bb7a:	6839      	ldr	r1, [r7, #0]
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f000 fc09 	bl	800c394 <USBD_CtlError>
              break;
 800bb82:	e020      	b.n	800bbc6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	885b      	ldrh	r3, [r3, #2]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d11b      	bne.n	800bbc4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bb8c:	7bbb      	ldrb	r3, [r7, #14]
 800bb8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d004      	beq.n	800bba0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bb96:	7bbb      	ldrb	r3, [r7, #14]
 800bb98:	4619      	mov	r1, r3
 800bb9a:	6878      	ldr	r0, [r7, #4]
 800bb9c:	f004 ff6d 	bl	8010a7a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f000 fcc2 	bl	800c52a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbac:	689b      	ldr	r3, [r3, #8]
 800bbae:	6839      	ldr	r1, [r7, #0]
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	4798      	blx	r3
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800bbb8:	e004      	b.n	800bbc4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800bbba:	6839      	ldr	r1, [r7, #0]
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f000 fbe9 	bl	800c394 <USBD_CtlError>
              break;
 800bbc2:	e000      	b.n	800bbc6 <USBD_StdEPReq+0x154>
              break;
 800bbc4:	bf00      	nop
          }
          break;
 800bbc6:	e0ab      	b.n	800bd20 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbce:	b2db      	uxtb	r3, r3
 800bbd0:	2b02      	cmp	r3, #2
 800bbd2:	d002      	beq.n	800bbda <USBD_StdEPReq+0x168>
 800bbd4:	2b03      	cmp	r3, #3
 800bbd6:	d032      	beq.n	800bc3e <USBD_StdEPReq+0x1cc>
 800bbd8:	e097      	b.n	800bd0a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bbda:	7bbb      	ldrb	r3, [r7, #14]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d007      	beq.n	800bbf0 <USBD_StdEPReq+0x17e>
 800bbe0:	7bbb      	ldrb	r3, [r7, #14]
 800bbe2:	2b80      	cmp	r3, #128	; 0x80
 800bbe4:	d004      	beq.n	800bbf0 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800bbe6:	6839      	ldr	r1, [r7, #0]
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f000 fbd3 	bl	800c394 <USBD_CtlError>
                break;
 800bbee:	e091      	b.n	800bd14 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bbf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	da0b      	bge.n	800bc10 <USBD_StdEPReq+0x19e>
 800bbf8:	7bbb      	ldrb	r3, [r7, #14]
 800bbfa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bbfe:	4613      	mov	r3, r2
 800bc00:	009b      	lsls	r3, r3, #2
 800bc02:	4413      	add	r3, r2
 800bc04:	009b      	lsls	r3, r3, #2
 800bc06:	3310      	adds	r3, #16
 800bc08:	687a      	ldr	r2, [r7, #4]
 800bc0a:	4413      	add	r3, r2
 800bc0c:	3304      	adds	r3, #4
 800bc0e:	e00b      	b.n	800bc28 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bc10:	7bbb      	ldrb	r3, [r7, #14]
 800bc12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc16:	4613      	mov	r3, r2
 800bc18:	009b      	lsls	r3, r3, #2
 800bc1a:	4413      	add	r3, r2
 800bc1c:	009b      	lsls	r3, r3, #2
 800bc1e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bc22:	687a      	ldr	r2, [r7, #4]
 800bc24:	4413      	add	r3, r2
 800bc26:	3304      	adds	r3, #4
 800bc28:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bc30:	68bb      	ldr	r3, [r7, #8]
 800bc32:	2202      	movs	r2, #2
 800bc34:	4619      	mov	r1, r3
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f000 fc1d 	bl	800c476 <USBD_CtlSendData>
              break;
 800bc3c:	e06a      	b.n	800bd14 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bc3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	da11      	bge.n	800bc6a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bc46:	7bbb      	ldrb	r3, [r7, #14]
 800bc48:	f003 020f 	and.w	r2, r3, #15
 800bc4c:	6879      	ldr	r1, [r7, #4]
 800bc4e:	4613      	mov	r3, r2
 800bc50:	009b      	lsls	r3, r3, #2
 800bc52:	4413      	add	r3, r2
 800bc54:	009b      	lsls	r3, r3, #2
 800bc56:	440b      	add	r3, r1
 800bc58:	3324      	adds	r3, #36	; 0x24
 800bc5a:	881b      	ldrh	r3, [r3, #0]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d117      	bne.n	800bc90 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800bc60:	6839      	ldr	r1, [r7, #0]
 800bc62:	6878      	ldr	r0, [r7, #4]
 800bc64:	f000 fb96 	bl	800c394 <USBD_CtlError>
                  break;
 800bc68:	e054      	b.n	800bd14 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bc6a:	7bbb      	ldrb	r3, [r7, #14]
 800bc6c:	f003 020f 	and.w	r2, r3, #15
 800bc70:	6879      	ldr	r1, [r7, #4]
 800bc72:	4613      	mov	r3, r2
 800bc74:	009b      	lsls	r3, r3, #2
 800bc76:	4413      	add	r3, r2
 800bc78:	009b      	lsls	r3, r3, #2
 800bc7a:	440b      	add	r3, r1
 800bc7c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bc80:	881b      	ldrh	r3, [r3, #0]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d104      	bne.n	800bc90 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800bc86:	6839      	ldr	r1, [r7, #0]
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	f000 fb83 	bl	800c394 <USBD_CtlError>
                  break;
 800bc8e:	e041      	b.n	800bd14 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	da0b      	bge.n	800bcb0 <USBD_StdEPReq+0x23e>
 800bc98:	7bbb      	ldrb	r3, [r7, #14]
 800bc9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bc9e:	4613      	mov	r3, r2
 800bca0:	009b      	lsls	r3, r3, #2
 800bca2:	4413      	add	r3, r2
 800bca4:	009b      	lsls	r3, r3, #2
 800bca6:	3310      	adds	r3, #16
 800bca8:	687a      	ldr	r2, [r7, #4]
 800bcaa:	4413      	add	r3, r2
 800bcac:	3304      	adds	r3, #4
 800bcae:	e00b      	b.n	800bcc8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bcb0:	7bbb      	ldrb	r3, [r7, #14]
 800bcb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	4413      	add	r3, r2
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bcc2:	687a      	ldr	r2, [r7, #4]
 800bcc4:	4413      	add	r3, r2
 800bcc6:	3304      	adds	r3, #4
 800bcc8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bcca:	7bbb      	ldrb	r3, [r7, #14]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d002      	beq.n	800bcd6 <USBD_StdEPReq+0x264>
 800bcd0:	7bbb      	ldrb	r3, [r7, #14]
 800bcd2:	2b80      	cmp	r3, #128	; 0x80
 800bcd4:	d103      	bne.n	800bcde <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	2200      	movs	r2, #0
 800bcda:	601a      	str	r2, [r3, #0]
 800bcdc:	e00e      	b.n	800bcfc <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bcde:	7bbb      	ldrb	r3, [r7, #14]
 800bce0:	4619      	mov	r1, r3
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f004 fee8 	bl	8010ab8 <USBD_LL_IsStallEP>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d003      	beq.n	800bcf6 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800bcee:	68bb      	ldr	r3, [r7, #8]
 800bcf0:	2201      	movs	r2, #1
 800bcf2:	601a      	str	r2, [r3, #0]
 800bcf4:	e002      	b.n	800bcfc <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800bcf6:	68bb      	ldr	r3, [r7, #8]
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bcfc:	68bb      	ldr	r3, [r7, #8]
 800bcfe:	2202      	movs	r2, #2
 800bd00:	4619      	mov	r1, r3
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f000 fbb7 	bl	800c476 <USBD_CtlSendData>
              break;
 800bd08:	e004      	b.n	800bd14 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800bd0a:	6839      	ldr	r1, [r7, #0]
 800bd0c:	6878      	ldr	r0, [r7, #4]
 800bd0e:	f000 fb41 	bl	800c394 <USBD_CtlError>
              break;
 800bd12:	bf00      	nop
          }
          break;
 800bd14:	e004      	b.n	800bd20 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800bd16:	6839      	ldr	r1, [r7, #0]
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f000 fb3b 	bl	800c394 <USBD_CtlError>
          break;
 800bd1e:	bf00      	nop
      }
      break;
 800bd20:	e004      	b.n	800bd2c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800bd22:	6839      	ldr	r1, [r7, #0]
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 fb35 	bl	800c394 <USBD_CtlError>
      break;
 800bd2a:	bf00      	nop
  }

  return ret;
 800bd2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	3710      	adds	r7, #16
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}
	...

0800bd38 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b084      	sub	sp, #16
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
 800bd40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bd42:	2300      	movs	r3, #0
 800bd44:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bd46:	2300      	movs	r3, #0
 800bd48:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	885b      	ldrh	r3, [r3, #2]
 800bd52:	0a1b      	lsrs	r3, r3, #8
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	3b01      	subs	r3, #1
 800bd58:	2b06      	cmp	r3, #6
 800bd5a:	f200 8128 	bhi.w	800bfae <USBD_GetDescriptor+0x276>
 800bd5e:	a201      	add	r2, pc, #4	; (adr r2, 800bd64 <USBD_GetDescriptor+0x2c>)
 800bd60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd64:	0800bd81 	.word	0x0800bd81
 800bd68:	0800bd99 	.word	0x0800bd99
 800bd6c:	0800bdd9 	.word	0x0800bdd9
 800bd70:	0800bfaf 	.word	0x0800bfaf
 800bd74:	0800bfaf 	.word	0x0800bfaf
 800bd78:	0800bf4f 	.word	0x0800bf4f
 800bd7c:	0800bf7b 	.word	0x0800bf7b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	687a      	ldr	r2, [r7, #4]
 800bd8a:	7c12      	ldrb	r2, [r2, #16]
 800bd8c:	f107 0108 	add.w	r1, r7, #8
 800bd90:	4610      	mov	r0, r2
 800bd92:	4798      	blx	r3
 800bd94:	60f8      	str	r0, [r7, #12]
      break;
 800bd96:	e112      	b.n	800bfbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	7c1b      	ldrb	r3, [r3, #16]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d10d      	bne.n	800bdbc <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bda6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bda8:	f107 0208 	add.w	r2, r7, #8
 800bdac:	4610      	mov	r0, r2
 800bdae:	4798      	blx	r3
 800bdb0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	3301      	adds	r3, #1
 800bdb6:	2202      	movs	r2, #2
 800bdb8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bdba:	e100      	b.n	800bfbe <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdc4:	f107 0208 	add.w	r2, r7, #8
 800bdc8:	4610      	mov	r0, r2
 800bdca:	4798      	blx	r3
 800bdcc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	3301      	adds	r3, #1
 800bdd2:	2202      	movs	r2, #2
 800bdd4:	701a      	strb	r2, [r3, #0]
      break;
 800bdd6:	e0f2      	b.n	800bfbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	885b      	ldrh	r3, [r3, #2]
 800bddc:	b2db      	uxtb	r3, r3
 800bdde:	2b05      	cmp	r3, #5
 800bde0:	f200 80ac 	bhi.w	800bf3c <USBD_GetDescriptor+0x204>
 800bde4:	a201      	add	r2, pc, #4	; (adr r2, 800bdec <USBD_GetDescriptor+0xb4>)
 800bde6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdea:	bf00      	nop
 800bdec:	0800be05 	.word	0x0800be05
 800bdf0:	0800be39 	.word	0x0800be39
 800bdf4:	0800be6d 	.word	0x0800be6d
 800bdf8:	0800bea1 	.word	0x0800bea1
 800bdfc:	0800bed5 	.word	0x0800bed5
 800be00:	0800bf09 	.word	0x0800bf09
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be0a:	685b      	ldr	r3, [r3, #4]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d00b      	beq.n	800be28 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be16:	685b      	ldr	r3, [r3, #4]
 800be18:	687a      	ldr	r2, [r7, #4]
 800be1a:	7c12      	ldrb	r2, [r2, #16]
 800be1c:	f107 0108 	add.w	r1, r7, #8
 800be20:	4610      	mov	r0, r2
 800be22:	4798      	blx	r3
 800be24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be26:	e091      	b.n	800bf4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be28:	6839      	ldr	r1, [r7, #0]
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f000 fab2 	bl	800c394 <USBD_CtlError>
            err++;
 800be30:	7afb      	ldrb	r3, [r7, #11]
 800be32:	3301      	adds	r3, #1
 800be34:	72fb      	strb	r3, [r7, #11]
          break;
 800be36:	e089      	b.n	800bf4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be3e:	689b      	ldr	r3, [r3, #8]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d00b      	beq.n	800be5c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be4a:	689b      	ldr	r3, [r3, #8]
 800be4c:	687a      	ldr	r2, [r7, #4]
 800be4e:	7c12      	ldrb	r2, [r2, #16]
 800be50:	f107 0108 	add.w	r1, r7, #8
 800be54:	4610      	mov	r0, r2
 800be56:	4798      	blx	r3
 800be58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be5a:	e077      	b.n	800bf4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be5c:	6839      	ldr	r1, [r7, #0]
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f000 fa98 	bl	800c394 <USBD_CtlError>
            err++;
 800be64:	7afb      	ldrb	r3, [r7, #11]
 800be66:	3301      	adds	r3, #1
 800be68:	72fb      	strb	r3, [r7, #11]
          break;
 800be6a:	e06f      	b.n	800bf4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be72:	68db      	ldr	r3, [r3, #12]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d00b      	beq.n	800be90 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800be7e:	68db      	ldr	r3, [r3, #12]
 800be80:	687a      	ldr	r2, [r7, #4]
 800be82:	7c12      	ldrb	r2, [r2, #16]
 800be84:	f107 0108 	add.w	r1, r7, #8
 800be88:	4610      	mov	r0, r2
 800be8a:	4798      	blx	r3
 800be8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be8e:	e05d      	b.n	800bf4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be90:	6839      	ldr	r1, [r7, #0]
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f000 fa7e 	bl	800c394 <USBD_CtlError>
            err++;
 800be98:	7afb      	ldrb	r3, [r7, #11]
 800be9a:	3301      	adds	r3, #1
 800be9c:	72fb      	strb	r3, [r7, #11]
          break;
 800be9e:	e055      	b.n	800bf4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bea6:	691b      	ldr	r3, [r3, #16]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d00b      	beq.n	800bec4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800beb2:	691b      	ldr	r3, [r3, #16]
 800beb4:	687a      	ldr	r2, [r7, #4]
 800beb6:	7c12      	ldrb	r2, [r2, #16]
 800beb8:	f107 0108 	add.w	r1, r7, #8
 800bebc:	4610      	mov	r0, r2
 800bebe:	4798      	blx	r3
 800bec0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bec2:	e043      	b.n	800bf4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bec4:	6839      	ldr	r1, [r7, #0]
 800bec6:	6878      	ldr	r0, [r7, #4]
 800bec8:	f000 fa64 	bl	800c394 <USBD_CtlError>
            err++;
 800becc:	7afb      	ldrb	r3, [r7, #11]
 800bece:	3301      	adds	r3, #1
 800bed0:	72fb      	strb	r3, [r7, #11]
          break;
 800bed2:	e03b      	b.n	800bf4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800beda:	695b      	ldr	r3, [r3, #20]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d00b      	beq.n	800bef8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bee6:	695b      	ldr	r3, [r3, #20]
 800bee8:	687a      	ldr	r2, [r7, #4]
 800beea:	7c12      	ldrb	r2, [r2, #16]
 800beec:	f107 0108 	add.w	r1, r7, #8
 800bef0:	4610      	mov	r0, r2
 800bef2:	4798      	blx	r3
 800bef4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bef6:	e029      	b.n	800bf4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bef8:	6839      	ldr	r1, [r7, #0]
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f000 fa4a 	bl	800c394 <USBD_CtlError>
            err++;
 800bf00:	7afb      	ldrb	r3, [r7, #11]
 800bf02:	3301      	adds	r3, #1
 800bf04:	72fb      	strb	r3, [r7, #11]
          break;
 800bf06:	e021      	b.n	800bf4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf0e:	699b      	ldr	r3, [r3, #24]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d00b      	beq.n	800bf2c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf1a:	699b      	ldr	r3, [r3, #24]
 800bf1c:	687a      	ldr	r2, [r7, #4]
 800bf1e:	7c12      	ldrb	r2, [r2, #16]
 800bf20:	f107 0108 	add.w	r1, r7, #8
 800bf24:	4610      	mov	r0, r2
 800bf26:	4798      	blx	r3
 800bf28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf2a:	e00f      	b.n	800bf4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf2c:	6839      	ldr	r1, [r7, #0]
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 fa30 	bl	800c394 <USBD_CtlError>
            err++;
 800bf34:	7afb      	ldrb	r3, [r7, #11]
 800bf36:	3301      	adds	r3, #1
 800bf38:	72fb      	strb	r3, [r7, #11]
          break;
 800bf3a:	e007      	b.n	800bf4c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bf3c:	6839      	ldr	r1, [r7, #0]
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f000 fa28 	bl	800c394 <USBD_CtlError>
          err++;
 800bf44:	7afb      	ldrb	r3, [r7, #11]
 800bf46:	3301      	adds	r3, #1
 800bf48:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800bf4a:	bf00      	nop
      }
      break;
 800bf4c:	e037      	b.n	800bfbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	7c1b      	ldrb	r3, [r3, #16]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d109      	bne.n	800bf6a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf5e:	f107 0208 	add.w	r2, r7, #8
 800bf62:	4610      	mov	r0, r2
 800bf64:	4798      	blx	r3
 800bf66:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bf68:	e029      	b.n	800bfbe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bf6a:	6839      	ldr	r1, [r7, #0]
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f000 fa11 	bl	800c394 <USBD_CtlError>
        err++;
 800bf72:	7afb      	ldrb	r3, [r7, #11]
 800bf74:	3301      	adds	r3, #1
 800bf76:	72fb      	strb	r3, [r7, #11]
      break;
 800bf78:	e021      	b.n	800bfbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	7c1b      	ldrb	r3, [r3, #16]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d10d      	bne.n	800bf9e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf8a:	f107 0208 	add.w	r2, r7, #8
 800bf8e:	4610      	mov	r0, r2
 800bf90:	4798      	blx	r3
 800bf92:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	3301      	adds	r3, #1
 800bf98:	2207      	movs	r2, #7
 800bf9a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bf9c:	e00f      	b.n	800bfbe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bf9e:	6839      	ldr	r1, [r7, #0]
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f000 f9f7 	bl	800c394 <USBD_CtlError>
        err++;
 800bfa6:	7afb      	ldrb	r3, [r7, #11]
 800bfa8:	3301      	adds	r3, #1
 800bfaa:	72fb      	strb	r3, [r7, #11]
      break;
 800bfac:	e007      	b.n	800bfbe <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bfae:	6839      	ldr	r1, [r7, #0]
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f000 f9ef 	bl	800c394 <USBD_CtlError>
      err++;
 800bfb6:	7afb      	ldrb	r3, [r7, #11]
 800bfb8:	3301      	adds	r3, #1
 800bfba:	72fb      	strb	r3, [r7, #11]
      break;
 800bfbc:	bf00      	nop
  }

  if (err != 0U)
 800bfbe:	7afb      	ldrb	r3, [r7, #11]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d11e      	bne.n	800c002 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	88db      	ldrh	r3, [r3, #6]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d016      	beq.n	800bffa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bfcc:	893b      	ldrh	r3, [r7, #8]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d00e      	beq.n	800bff0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	88da      	ldrh	r2, [r3, #6]
 800bfd6:	893b      	ldrh	r3, [r7, #8]
 800bfd8:	4293      	cmp	r3, r2
 800bfda:	bf28      	it	cs
 800bfdc:	4613      	movcs	r3, r2
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bfe2:	893b      	ldrh	r3, [r7, #8]
 800bfe4:	461a      	mov	r2, r3
 800bfe6:	68f9      	ldr	r1, [r7, #12]
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f000 fa44 	bl	800c476 <USBD_CtlSendData>
 800bfee:	e009      	b.n	800c004 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bff0:	6839      	ldr	r1, [r7, #0]
 800bff2:	6878      	ldr	r0, [r7, #4]
 800bff4:	f000 f9ce 	bl	800c394 <USBD_CtlError>
 800bff8:	e004      	b.n	800c004 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	f000 fa95 	bl	800c52a <USBD_CtlSendStatus>
 800c000:	e000      	b.n	800c004 <USBD_GetDescriptor+0x2cc>
    return;
 800c002:	bf00      	nop
  }
}
 800c004:	3710      	adds	r7, #16
 800c006:	46bd      	mov	sp, r7
 800c008:	bd80      	pop	{r7, pc}
 800c00a:	bf00      	nop

0800c00c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b084      	sub	sp, #16
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	889b      	ldrh	r3, [r3, #4]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d131      	bne.n	800c082 <USBD_SetAddress+0x76>
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	88db      	ldrh	r3, [r3, #6]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d12d      	bne.n	800c082 <USBD_SetAddress+0x76>
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	885b      	ldrh	r3, [r3, #2]
 800c02a:	2b7f      	cmp	r3, #127	; 0x7f
 800c02c:	d829      	bhi.n	800c082 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	885b      	ldrh	r3, [r3, #2]
 800c032:	b2db      	uxtb	r3, r3
 800c034:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c038:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c040:	b2db      	uxtb	r3, r3
 800c042:	2b03      	cmp	r3, #3
 800c044:	d104      	bne.n	800c050 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c046:	6839      	ldr	r1, [r7, #0]
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	f000 f9a3 	bl	800c394 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c04e:	e01d      	b.n	800c08c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	7bfa      	ldrb	r2, [r7, #15]
 800c054:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c058:	7bfb      	ldrb	r3, [r7, #15]
 800c05a:	4619      	mov	r1, r3
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	f004 fd57 	bl	8010b10 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f000 fa61 	bl	800c52a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c068:	7bfb      	ldrb	r3, [r7, #15]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d004      	beq.n	800c078 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2202      	movs	r2, #2
 800c072:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c076:	e009      	b.n	800c08c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2201      	movs	r2, #1
 800c07c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c080:	e004      	b.n	800c08c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c082:	6839      	ldr	r1, [r7, #0]
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 f985 	bl	800c394 <USBD_CtlError>
  }
}
 800c08a:	bf00      	nop
 800c08c:	bf00      	nop
 800c08e:	3710      	adds	r7, #16
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}

0800c094 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	b084      	sub	sp, #16
 800c098:	af00      	add	r7, sp, #0
 800c09a:	6078      	str	r0, [r7, #4]
 800c09c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	885b      	ldrh	r3, [r3, #2]
 800c0a6:	b2da      	uxtb	r2, r3
 800c0a8:	4b4c      	ldr	r3, [pc, #304]	; (800c1dc <USBD_SetConfig+0x148>)
 800c0aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c0ac:	4b4b      	ldr	r3, [pc, #300]	; (800c1dc <USBD_SetConfig+0x148>)
 800c0ae:	781b      	ldrb	r3, [r3, #0]
 800c0b0:	2b01      	cmp	r3, #1
 800c0b2:	d905      	bls.n	800c0c0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c0b4:	6839      	ldr	r1, [r7, #0]
 800c0b6:	6878      	ldr	r0, [r7, #4]
 800c0b8:	f000 f96c 	bl	800c394 <USBD_CtlError>
    return USBD_FAIL;
 800c0bc:	2303      	movs	r3, #3
 800c0be:	e088      	b.n	800c1d2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0c6:	b2db      	uxtb	r3, r3
 800c0c8:	2b02      	cmp	r3, #2
 800c0ca:	d002      	beq.n	800c0d2 <USBD_SetConfig+0x3e>
 800c0cc:	2b03      	cmp	r3, #3
 800c0ce:	d025      	beq.n	800c11c <USBD_SetConfig+0x88>
 800c0d0:	e071      	b.n	800c1b6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c0d2:	4b42      	ldr	r3, [pc, #264]	; (800c1dc <USBD_SetConfig+0x148>)
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d01c      	beq.n	800c114 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800c0da:	4b40      	ldr	r3, [pc, #256]	; (800c1dc <USBD_SetConfig+0x148>)
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	461a      	mov	r2, r3
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c0e4:	4b3d      	ldr	r3, [pc, #244]	; (800c1dc <USBD_SetConfig+0x148>)
 800c0e6:	781b      	ldrb	r3, [r3, #0]
 800c0e8:	4619      	mov	r1, r3
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f7ff f948 	bl	800b380 <USBD_SetClassConfig>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c0f4:	7bfb      	ldrb	r3, [r7, #15]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d004      	beq.n	800c104 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800c0fa:	6839      	ldr	r1, [r7, #0]
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 f949 	bl	800c394 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c102:	e065      	b.n	800c1d0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c104:	6878      	ldr	r0, [r7, #4]
 800c106:	f000 fa10 	bl	800c52a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2203      	movs	r2, #3
 800c10e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c112:	e05d      	b.n	800c1d0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f000 fa08 	bl	800c52a <USBD_CtlSendStatus>
      break;
 800c11a:	e059      	b.n	800c1d0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c11c:	4b2f      	ldr	r3, [pc, #188]	; (800c1dc <USBD_SetConfig+0x148>)
 800c11e:	781b      	ldrb	r3, [r3, #0]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d112      	bne.n	800c14a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	2202      	movs	r2, #2
 800c128:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c12c:	4b2b      	ldr	r3, [pc, #172]	; (800c1dc <USBD_SetConfig+0x148>)
 800c12e:	781b      	ldrb	r3, [r3, #0]
 800c130:	461a      	mov	r2, r3
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c136:	4b29      	ldr	r3, [pc, #164]	; (800c1dc <USBD_SetConfig+0x148>)
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	4619      	mov	r1, r3
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f7ff f93b 	bl	800b3b8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f000 f9f1 	bl	800c52a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c148:	e042      	b.n	800c1d0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800c14a:	4b24      	ldr	r3, [pc, #144]	; (800c1dc <USBD_SetConfig+0x148>)
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	461a      	mov	r2, r3
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	685b      	ldr	r3, [r3, #4]
 800c154:	429a      	cmp	r2, r3
 800c156:	d02a      	beq.n	800c1ae <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	685b      	ldr	r3, [r3, #4]
 800c15c:	b2db      	uxtb	r3, r3
 800c15e:	4619      	mov	r1, r3
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	f7ff f929 	bl	800b3b8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c166:	4b1d      	ldr	r3, [pc, #116]	; (800c1dc <USBD_SetConfig+0x148>)
 800c168:	781b      	ldrb	r3, [r3, #0]
 800c16a:	461a      	mov	r2, r3
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c170:	4b1a      	ldr	r3, [pc, #104]	; (800c1dc <USBD_SetConfig+0x148>)
 800c172:	781b      	ldrb	r3, [r3, #0]
 800c174:	4619      	mov	r1, r3
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f7ff f902 	bl	800b380 <USBD_SetClassConfig>
 800c17c:	4603      	mov	r3, r0
 800c17e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c180:	7bfb      	ldrb	r3, [r7, #15]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d00f      	beq.n	800c1a6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800c186:	6839      	ldr	r1, [r7, #0]
 800c188:	6878      	ldr	r0, [r7, #4]
 800c18a:	f000 f903 	bl	800c394 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	685b      	ldr	r3, [r3, #4]
 800c192:	b2db      	uxtb	r3, r3
 800c194:	4619      	mov	r1, r3
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f7ff f90e 	bl	800b3b8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	2202      	movs	r2, #2
 800c1a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c1a4:	e014      	b.n	800c1d0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c1a6:	6878      	ldr	r0, [r7, #4]
 800c1a8:	f000 f9bf 	bl	800c52a <USBD_CtlSendStatus>
      break;
 800c1ac:	e010      	b.n	800c1d0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c1ae:	6878      	ldr	r0, [r7, #4]
 800c1b0:	f000 f9bb 	bl	800c52a <USBD_CtlSendStatus>
      break;
 800c1b4:	e00c      	b.n	800c1d0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800c1b6:	6839      	ldr	r1, [r7, #0]
 800c1b8:	6878      	ldr	r0, [r7, #4]
 800c1ba:	f000 f8eb 	bl	800c394 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c1be:	4b07      	ldr	r3, [pc, #28]	; (800c1dc <USBD_SetConfig+0x148>)
 800c1c0:	781b      	ldrb	r3, [r3, #0]
 800c1c2:	4619      	mov	r1, r3
 800c1c4:	6878      	ldr	r0, [r7, #4]
 800c1c6:	f7ff f8f7 	bl	800b3b8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c1ca:	2303      	movs	r3, #3
 800c1cc:	73fb      	strb	r3, [r7, #15]
      break;
 800c1ce:	bf00      	nop
  }

  return ret;
 800c1d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	3710      	adds	r7, #16
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bd80      	pop	{r7, pc}
 800c1da:	bf00      	nop
 800c1dc:	2000036c 	.word	0x2000036c

0800c1e0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b082      	sub	sp, #8
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
 800c1e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	88db      	ldrh	r3, [r3, #6]
 800c1ee:	2b01      	cmp	r3, #1
 800c1f0:	d004      	beq.n	800c1fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c1f2:	6839      	ldr	r1, [r7, #0]
 800c1f4:	6878      	ldr	r0, [r7, #4]
 800c1f6:	f000 f8cd 	bl	800c394 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c1fa:	e023      	b.n	800c244 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c202:	b2db      	uxtb	r3, r3
 800c204:	2b02      	cmp	r3, #2
 800c206:	dc02      	bgt.n	800c20e <USBD_GetConfig+0x2e>
 800c208:	2b00      	cmp	r3, #0
 800c20a:	dc03      	bgt.n	800c214 <USBD_GetConfig+0x34>
 800c20c:	e015      	b.n	800c23a <USBD_GetConfig+0x5a>
 800c20e:	2b03      	cmp	r3, #3
 800c210:	d00b      	beq.n	800c22a <USBD_GetConfig+0x4a>
 800c212:	e012      	b.n	800c23a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2200      	movs	r2, #0
 800c218:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	3308      	adds	r3, #8
 800c21e:	2201      	movs	r2, #1
 800c220:	4619      	mov	r1, r3
 800c222:	6878      	ldr	r0, [r7, #4]
 800c224:	f000 f927 	bl	800c476 <USBD_CtlSendData>
        break;
 800c228:	e00c      	b.n	800c244 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	3304      	adds	r3, #4
 800c22e:	2201      	movs	r2, #1
 800c230:	4619      	mov	r1, r3
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f000 f91f 	bl	800c476 <USBD_CtlSendData>
        break;
 800c238:	e004      	b.n	800c244 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c23a:	6839      	ldr	r1, [r7, #0]
 800c23c:	6878      	ldr	r0, [r7, #4]
 800c23e:	f000 f8a9 	bl	800c394 <USBD_CtlError>
        break;
 800c242:	bf00      	nop
}
 800c244:	bf00      	nop
 800c246:	3708      	adds	r7, #8
 800c248:	46bd      	mov	sp, r7
 800c24a:	bd80      	pop	{r7, pc}

0800c24c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b082      	sub	sp, #8
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
 800c254:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c25c:	b2db      	uxtb	r3, r3
 800c25e:	3b01      	subs	r3, #1
 800c260:	2b02      	cmp	r3, #2
 800c262:	d81e      	bhi.n	800c2a2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	88db      	ldrh	r3, [r3, #6]
 800c268:	2b02      	cmp	r3, #2
 800c26a:	d004      	beq.n	800c276 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c26c:	6839      	ldr	r1, [r7, #0]
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 f890 	bl	800c394 <USBD_CtlError>
        break;
 800c274:	e01a      	b.n	800c2ac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	2201      	movs	r2, #1
 800c27a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c282:	2b00      	cmp	r3, #0
 800c284:	d005      	beq.n	800c292 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	68db      	ldr	r3, [r3, #12]
 800c28a:	f043 0202 	orr.w	r2, r3, #2
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	330c      	adds	r3, #12
 800c296:	2202      	movs	r2, #2
 800c298:	4619      	mov	r1, r3
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f000 f8eb 	bl	800c476 <USBD_CtlSendData>
      break;
 800c2a0:	e004      	b.n	800c2ac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c2a2:	6839      	ldr	r1, [r7, #0]
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 f875 	bl	800c394 <USBD_CtlError>
      break;
 800c2aa:	bf00      	nop
  }
}
 800c2ac:	bf00      	nop
 800c2ae:	3708      	adds	r7, #8
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}

0800c2b4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b082      	sub	sp, #8
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
 800c2bc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	885b      	ldrh	r3, [r3, #2]
 800c2c2:	2b01      	cmp	r3, #1
 800c2c4:	d106      	bne.n	800c2d4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2201      	movs	r2, #1
 800c2ca:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	f000 f92b 	bl	800c52a <USBD_CtlSendStatus>
  }
}
 800c2d4:	bf00      	nop
 800c2d6:	3708      	adds	r7, #8
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd80      	pop	{r7, pc}

0800c2dc <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b082      	sub	sp, #8
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2ec:	b2db      	uxtb	r3, r3
 800c2ee:	3b01      	subs	r3, #1
 800c2f0:	2b02      	cmp	r3, #2
 800c2f2:	d80b      	bhi.n	800c30c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	885b      	ldrh	r3, [r3, #2]
 800c2f8:	2b01      	cmp	r3, #1
 800c2fa:	d10c      	bne.n	800c316 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2200      	movs	r2, #0
 800c300:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c304:	6878      	ldr	r0, [r7, #4]
 800c306:	f000 f910 	bl	800c52a <USBD_CtlSendStatus>
      }
      break;
 800c30a:	e004      	b.n	800c316 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c30c:	6839      	ldr	r1, [r7, #0]
 800c30e:	6878      	ldr	r0, [r7, #4]
 800c310:	f000 f840 	bl	800c394 <USBD_CtlError>
      break;
 800c314:	e000      	b.n	800c318 <USBD_ClrFeature+0x3c>
      break;
 800c316:	bf00      	nop
  }
}
 800c318:	bf00      	nop
 800c31a:	3708      	adds	r7, #8
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b084      	sub	sp, #16
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
 800c328:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	781a      	ldrb	r2, [r3, #0]
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	3301      	adds	r3, #1
 800c33a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	781a      	ldrb	r2, [r3, #0]
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	3301      	adds	r3, #1
 800c348:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c34a:	68f8      	ldr	r0, [r7, #12]
 800c34c:	f7ff fabb 	bl	800b8c6 <SWAPBYTE>
 800c350:	4603      	mov	r3, r0
 800c352:	461a      	mov	r2, r3
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	3301      	adds	r3, #1
 800c35c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	3301      	adds	r3, #1
 800c362:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c364:	68f8      	ldr	r0, [r7, #12]
 800c366:	f7ff faae 	bl	800b8c6 <SWAPBYTE>
 800c36a:	4603      	mov	r3, r0
 800c36c:	461a      	mov	r2, r3
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	3301      	adds	r3, #1
 800c376:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	3301      	adds	r3, #1
 800c37c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c37e:	68f8      	ldr	r0, [r7, #12]
 800c380:	f7ff faa1 	bl	800b8c6 <SWAPBYTE>
 800c384:	4603      	mov	r3, r0
 800c386:	461a      	mov	r2, r3
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	80da      	strh	r2, [r3, #6]
}
 800c38c:	bf00      	nop
 800c38e:	3710      	adds	r7, #16
 800c390:	46bd      	mov	sp, r7
 800c392:	bd80      	pop	{r7, pc}

0800c394 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b082      	sub	sp, #8
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c39e:	2180      	movs	r1, #128	; 0x80
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f004 fb4b 	bl	8010a3c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c3a6:	2100      	movs	r1, #0
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f004 fb47 	bl	8010a3c <USBD_LL_StallEP>
}
 800c3ae:	bf00      	nop
 800c3b0:	3708      	adds	r7, #8
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}

0800c3b6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c3b6:	b580      	push	{r7, lr}
 800c3b8:	b086      	sub	sp, #24
 800c3ba:	af00      	add	r7, sp, #0
 800c3bc:	60f8      	str	r0, [r7, #12]
 800c3be:	60b9      	str	r1, [r7, #8]
 800c3c0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d036      	beq.n	800c43a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c3d0:	6938      	ldr	r0, [r7, #16]
 800c3d2:	f000 f836 	bl	800c442 <USBD_GetLen>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	3301      	adds	r3, #1
 800c3da:	b29b      	uxth	r3, r3
 800c3dc:	005b      	lsls	r3, r3, #1
 800c3de:	b29a      	uxth	r2, r3
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c3e4:	7dfb      	ldrb	r3, [r7, #23]
 800c3e6:	68ba      	ldr	r2, [r7, #8]
 800c3e8:	4413      	add	r3, r2
 800c3ea:	687a      	ldr	r2, [r7, #4]
 800c3ec:	7812      	ldrb	r2, [r2, #0]
 800c3ee:	701a      	strb	r2, [r3, #0]
  idx++;
 800c3f0:	7dfb      	ldrb	r3, [r7, #23]
 800c3f2:	3301      	adds	r3, #1
 800c3f4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c3f6:	7dfb      	ldrb	r3, [r7, #23]
 800c3f8:	68ba      	ldr	r2, [r7, #8]
 800c3fa:	4413      	add	r3, r2
 800c3fc:	2203      	movs	r2, #3
 800c3fe:	701a      	strb	r2, [r3, #0]
  idx++;
 800c400:	7dfb      	ldrb	r3, [r7, #23]
 800c402:	3301      	adds	r3, #1
 800c404:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c406:	e013      	b.n	800c430 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c408:	7dfb      	ldrb	r3, [r7, #23]
 800c40a:	68ba      	ldr	r2, [r7, #8]
 800c40c:	4413      	add	r3, r2
 800c40e:	693a      	ldr	r2, [r7, #16]
 800c410:	7812      	ldrb	r2, [r2, #0]
 800c412:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	3301      	adds	r3, #1
 800c418:	613b      	str	r3, [r7, #16]
    idx++;
 800c41a:	7dfb      	ldrb	r3, [r7, #23]
 800c41c:	3301      	adds	r3, #1
 800c41e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c420:	7dfb      	ldrb	r3, [r7, #23]
 800c422:	68ba      	ldr	r2, [r7, #8]
 800c424:	4413      	add	r3, r2
 800c426:	2200      	movs	r2, #0
 800c428:	701a      	strb	r2, [r3, #0]
    idx++;
 800c42a:	7dfb      	ldrb	r3, [r7, #23]
 800c42c:	3301      	adds	r3, #1
 800c42e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	781b      	ldrb	r3, [r3, #0]
 800c434:	2b00      	cmp	r3, #0
 800c436:	d1e7      	bne.n	800c408 <USBD_GetString+0x52>
 800c438:	e000      	b.n	800c43c <USBD_GetString+0x86>
    return;
 800c43a:	bf00      	nop
  }
}
 800c43c:	3718      	adds	r7, #24
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}

0800c442 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c442:	b480      	push	{r7}
 800c444:	b085      	sub	sp, #20
 800c446:	af00      	add	r7, sp, #0
 800c448:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c44a:	2300      	movs	r3, #0
 800c44c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c452:	e005      	b.n	800c460 <USBD_GetLen+0x1e>
  {
    len++;
 800c454:	7bfb      	ldrb	r3, [r7, #15]
 800c456:	3301      	adds	r3, #1
 800c458:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	3301      	adds	r3, #1
 800c45e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	781b      	ldrb	r3, [r3, #0]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d1f5      	bne.n	800c454 <USBD_GetLen+0x12>
  }

  return len;
 800c468:	7bfb      	ldrb	r3, [r7, #15]
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3714      	adds	r7, #20
 800c46e:	46bd      	mov	sp, r7
 800c470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c474:	4770      	bx	lr

0800c476 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c476:	b580      	push	{r7, lr}
 800c478:	b084      	sub	sp, #16
 800c47a:	af00      	add	r7, sp, #0
 800c47c:	60f8      	str	r0, [r7, #12]
 800c47e:	60b9      	str	r1, [r7, #8]
 800c480:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2202      	movs	r2, #2
 800c486:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	687a      	ldr	r2, [r7, #4]
 800c48e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	68ba      	ldr	r2, [r7, #8]
 800c49a:	2100      	movs	r1, #0
 800c49c:	68f8      	ldr	r0, [r7, #12]
 800c49e:	f004 fb56 	bl	8010b4e <USBD_LL_Transmit>

  return USBD_OK;
 800c4a2:	2300      	movs	r3, #0
}
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	3710      	adds	r7, #16
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}

0800c4ac <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b084      	sub	sp, #16
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	60f8      	str	r0, [r7, #12]
 800c4b4:	60b9      	str	r1, [r7, #8]
 800c4b6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	68ba      	ldr	r2, [r7, #8]
 800c4bc:	2100      	movs	r1, #0
 800c4be:	68f8      	ldr	r0, [r7, #12]
 800c4c0:	f004 fb45 	bl	8010b4e <USBD_LL_Transmit>

  return USBD_OK;
 800c4c4:	2300      	movs	r3, #0
}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	3710      	adds	r7, #16
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	bd80      	pop	{r7, pc}

0800c4ce <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c4ce:	b580      	push	{r7, lr}
 800c4d0:	b084      	sub	sp, #16
 800c4d2:	af00      	add	r7, sp, #0
 800c4d4:	60f8      	str	r0, [r7, #12]
 800c4d6:	60b9      	str	r1, [r7, #8]
 800c4d8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	2203      	movs	r2, #3
 800c4de:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	687a      	ldr	r2, [r7, #4]
 800c4e6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	687a      	ldr	r2, [r7, #4]
 800c4ee:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	68ba      	ldr	r2, [r7, #8]
 800c4f6:	2100      	movs	r1, #0
 800c4f8:	68f8      	ldr	r0, [r7, #12]
 800c4fa:	f004 fb49 	bl	8010b90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c4fe:	2300      	movs	r3, #0
}
 800c500:	4618      	mov	r0, r3
 800c502:	3710      	adds	r7, #16
 800c504:	46bd      	mov	sp, r7
 800c506:	bd80      	pop	{r7, pc}

0800c508 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b084      	sub	sp, #16
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	60f8      	str	r0, [r7, #12]
 800c510:	60b9      	str	r1, [r7, #8]
 800c512:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	68ba      	ldr	r2, [r7, #8]
 800c518:	2100      	movs	r1, #0
 800c51a:	68f8      	ldr	r0, [r7, #12]
 800c51c:	f004 fb38 	bl	8010b90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c520:	2300      	movs	r3, #0
}
 800c522:	4618      	mov	r0, r3
 800c524:	3710      	adds	r7, #16
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}

0800c52a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c52a:	b580      	push	{r7, lr}
 800c52c:	b082      	sub	sp, #8
 800c52e:	af00      	add	r7, sp, #0
 800c530:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2204      	movs	r2, #4
 800c536:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c53a:	2300      	movs	r3, #0
 800c53c:	2200      	movs	r2, #0
 800c53e:	2100      	movs	r1, #0
 800c540:	6878      	ldr	r0, [r7, #4]
 800c542:	f004 fb04 	bl	8010b4e <USBD_LL_Transmit>

  return USBD_OK;
 800c546:	2300      	movs	r3, #0
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3708      	adds	r7, #8
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2205      	movs	r2, #5
 800c55c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c560:	2300      	movs	r3, #0
 800c562:	2200      	movs	r2, #0
 800c564:	2100      	movs	r1, #0
 800c566:	6878      	ldr	r0, [r7, #4]
 800c568:	f004 fb12 	bl	8010b90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c56c:	2300      	movs	r3, #0
}
 800c56e:	4618      	mov	r0, r3
 800c570:	3708      	adds	r7, #8
 800c572:	46bd      	mov	sp, r7
 800c574:	bd80      	pop	{r7, pc}
	...

0800c578 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b084      	sub	sp, #16
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	4603      	mov	r3, r0
 800c580:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800c582:	79fb      	ldrb	r3, [r7, #7]
 800c584:	4a08      	ldr	r2, [pc, #32]	; (800c5a8 <disk_status+0x30>)
 800c586:	009b      	lsls	r3, r3, #2
 800c588:	4413      	add	r3, r2
 800c58a:	685b      	ldr	r3, [r3, #4]
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	79fa      	ldrb	r2, [r7, #7]
 800c590:	4905      	ldr	r1, [pc, #20]	; (800c5a8 <disk_status+0x30>)
 800c592:	440a      	add	r2, r1
 800c594:	7a12      	ldrb	r2, [r2, #8]
 800c596:	4610      	mov	r0, r2
 800c598:	4798      	blx	r3
 800c59a:	4603      	mov	r3, r0
 800c59c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800c59e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3710      	adds	r7, #16
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}
 800c5a8:	20000398 	.word	0x20000398

0800c5ac <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800c5ba:	79fb      	ldrb	r3, [r7, #7]
 800c5bc:	4a0d      	ldr	r2, [pc, #52]	; (800c5f4 <disk_initialize+0x48>)
 800c5be:	5cd3      	ldrb	r3, [r2, r3]
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d111      	bne.n	800c5e8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800c5c4:	79fb      	ldrb	r3, [r7, #7]
 800c5c6:	4a0b      	ldr	r2, [pc, #44]	; (800c5f4 <disk_initialize+0x48>)
 800c5c8:	2101      	movs	r1, #1
 800c5ca:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800c5cc:	79fb      	ldrb	r3, [r7, #7]
 800c5ce:	4a09      	ldr	r2, [pc, #36]	; (800c5f4 <disk_initialize+0x48>)
 800c5d0:	009b      	lsls	r3, r3, #2
 800c5d2:	4413      	add	r3, r2
 800c5d4:	685b      	ldr	r3, [r3, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	79fa      	ldrb	r2, [r7, #7]
 800c5da:	4906      	ldr	r1, [pc, #24]	; (800c5f4 <disk_initialize+0x48>)
 800c5dc:	440a      	add	r2, r1
 800c5de:	7a12      	ldrb	r2, [r2, #8]
 800c5e0:	4610      	mov	r0, r2
 800c5e2:	4798      	blx	r3
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800c5e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3710      	adds	r7, #16
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}
 800c5f2:	bf00      	nop
 800c5f4:	20000398 	.word	0x20000398

0800c5f8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800c5f8:	b590      	push	{r4, r7, lr}
 800c5fa:	b087      	sub	sp, #28
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	60b9      	str	r1, [r7, #8]
 800c600:	607a      	str	r2, [r7, #4]
 800c602:	603b      	str	r3, [r7, #0]
 800c604:	4603      	mov	r3, r0
 800c606:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800c608:	7bfb      	ldrb	r3, [r7, #15]
 800c60a:	4a0a      	ldr	r2, [pc, #40]	; (800c634 <disk_read+0x3c>)
 800c60c:	009b      	lsls	r3, r3, #2
 800c60e:	4413      	add	r3, r2
 800c610:	685b      	ldr	r3, [r3, #4]
 800c612:	689c      	ldr	r4, [r3, #8]
 800c614:	7bfb      	ldrb	r3, [r7, #15]
 800c616:	4a07      	ldr	r2, [pc, #28]	; (800c634 <disk_read+0x3c>)
 800c618:	4413      	add	r3, r2
 800c61a:	7a18      	ldrb	r0, [r3, #8]
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	687a      	ldr	r2, [r7, #4]
 800c620:	68b9      	ldr	r1, [r7, #8]
 800c622:	47a0      	blx	r4
 800c624:	4603      	mov	r3, r0
 800c626:	75fb      	strb	r3, [r7, #23]
  return res;
 800c628:	7dfb      	ldrb	r3, [r7, #23]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	371c      	adds	r7, #28
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd90      	pop	{r4, r7, pc}
 800c632:	bf00      	nop
 800c634:	20000398 	.word	0x20000398

0800c638 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800c638:	b590      	push	{r4, r7, lr}
 800c63a:	b087      	sub	sp, #28
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	60b9      	str	r1, [r7, #8]
 800c640:	607a      	str	r2, [r7, #4]
 800c642:	603b      	str	r3, [r7, #0]
 800c644:	4603      	mov	r3, r0
 800c646:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800c648:	7bfb      	ldrb	r3, [r7, #15]
 800c64a:	4a0a      	ldr	r2, [pc, #40]	; (800c674 <disk_write+0x3c>)
 800c64c:	009b      	lsls	r3, r3, #2
 800c64e:	4413      	add	r3, r2
 800c650:	685b      	ldr	r3, [r3, #4]
 800c652:	68dc      	ldr	r4, [r3, #12]
 800c654:	7bfb      	ldrb	r3, [r7, #15]
 800c656:	4a07      	ldr	r2, [pc, #28]	; (800c674 <disk_write+0x3c>)
 800c658:	4413      	add	r3, r2
 800c65a:	7a18      	ldrb	r0, [r3, #8]
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	687a      	ldr	r2, [r7, #4]
 800c660:	68b9      	ldr	r1, [r7, #8]
 800c662:	47a0      	blx	r4
 800c664:	4603      	mov	r3, r0
 800c666:	75fb      	strb	r3, [r7, #23]
  return res;
 800c668:	7dfb      	ldrb	r3, [r7, #23]
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	371c      	adds	r7, #28
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd90      	pop	{r4, r7, pc}
 800c672:	bf00      	nop
 800c674:	20000398 	.word	0x20000398

0800c678 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c678:	b480      	push	{r7}
 800c67a:	b085      	sub	sp, #20
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	3301      	adds	r3, #1
 800c684:	781b      	ldrb	r3, [r3, #0]
 800c686:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c688:	89fb      	ldrh	r3, [r7, #14]
 800c68a:	021b      	lsls	r3, r3, #8
 800c68c:	b21a      	sxth	r2, r3
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	781b      	ldrb	r3, [r3, #0]
 800c692:	b21b      	sxth	r3, r3
 800c694:	4313      	orrs	r3, r2
 800c696:	b21b      	sxth	r3, r3
 800c698:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c69a:	89fb      	ldrh	r3, [r7, #14]
}
 800c69c:	4618      	mov	r0, r3
 800c69e:	3714      	adds	r7, #20
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr

0800c6a8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b085      	sub	sp, #20
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	3303      	adds	r3, #3
 800c6b4:	781b      	ldrb	r3, [r3, #0]
 800c6b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	021b      	lsls	r3, r3, #8
 800c6bc:	687a      	ldr	r2, [r7, #4]
 800c6be:	3202      	adds	r2, #2
 800c6c0:	7812      	ldrb	r2, [r2, #0]
 800c6c2:	4313      	orrs	r3, r2
 800c6c4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	021b      	lsls	r3, r3, #8
 800c6ca:	687a      	ldr	r2, [r7, #4]
 800c6cc:	3201      	adds	r2, #1
 800c6ce:	7812      	ldrb	r2, [r2, #0]
 800c6d0:	4313      	orrs	r3, r2
 800c6d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c6d4:	68fb      	ldr	r3, [r7, #12]
 800c6d6:	021b      	lsls	r3, r3, #8
 800c6d8:	687a      	ldr	r2, [r7, #4]
 800c6da:	7812      	ldrb	r2, [r2, #0]
 800c6dc:	4313      	orrs	r3, r2
 800c6de:	60fb      	str	r3, [r7, #12]
	return rv;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3714      	adds	r7, #20
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr

0800c6ee <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c6ee:	b480      	push	{r7}
 800c6f0:	b083      	sub	sp, #12
 800c6f2:	af00      	add	r7, sp, #0
 800c6f4:	6078      	str	r0, [r7, #4]
 800c6f6:	460b      	mov	r3, r1
 800c6f8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	1c5a      	adds	r2, r3, #1
 800c6fe:	607a      	str	r2, [r7, #4]
 800c700:	887a      	ldrh	r2, [r7, #2]
 800c702:	b2d2      	uxtb	r2, r2
 800c704:	701a      	strb	r2, [r3, #0]
 800c706:	887b      	ldrh	r3, [r7, #2]
 800c708:	0a1b      	lsrs	r3, r3, #8
 800c70a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	1c5a      	adds	r2, r3, #1
 800c710:	607a      	str	r2, [r7, #4]
 800c712:	887a      	ldrh	r2, [r7, #2]
 800c714:	b2d2      	uxtb	r2, r2
 800c716:	701a      	strb	r2, [r3, #0]
}
 800c718:	bf00      	nop
 800c71a:	370c      	adds	r7, #12
 800c71c:	46bd      	mov	sp, r7
 800c71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c722:	4770      	bx	lr

0800c724 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c724:	b480      	push	{r7}
 800c726:	b083      	sub	sp, #12
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
 800c72c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	1c5a      	adds	r2, r3, #1
 800c732:	607a      	str	r2, [r7, #4]
 800c734:	683a      	ldr	r2, [r7, #0]
 800c736:	b2d2      	uxtb	r2, r2
 800c738:	701a      	strb	r2, [r3, #0]
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	0a1b      	lsrs	r3, r3, #8
 800c73e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	1c5a      	adds	r2, r3, #1
 800c744:	607a      	str	r2, [r7, #4]
 800c746:	683a      	ldr	r2, [r7, #0]
 800c748:	b2d2      	uxtb	r2, r2
 800c74a:	701a      	strb	r2, [r3, #0]
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	0a1b      	lsrs	r3, r3, #8
 800c750:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	1c5a      	adds	r2, r3, #1
 800c756:	607a      	str	r2, [r7, #4]
 800c758:	683a      	ldr	r2, [r7, #0]
 800c75a:	b2d2      	uxtb	r2, r2
 800c75c:	701a      	strb	r2, [r3, #0]
 800c75e:	683b      	ldr	r3, [r7, #0]
 800c760:	0a1b      	lsrs	r3, r3, #8
 800c762:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	1c5a      	adds	r2, r3, #1
 800c768:	607a      	str	r2, [r7, #4]
 800c76a:	683a      	ldr	r2, [r7, #0]
 800c76c:	b2d2      	uxtb	r2, r2
 800c76e:	701a      	strb	r2, [r3, #0]
}
 800c770:	bf00      	nop
 800c772:	370c      	adds	r7, #12
 800c774:	46bd      	mov	sp, r7
 800c776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c77a:	4770      	bx	lr

0800c77c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800c77c:	b480      	push	{r7}
 800c77e:	b087      	sub	sp, #28
 800c780:	af00      	add	r7, sp, #0
 800c782:	60f8      	str	r0, [r7, #12]
 800c784:	60b9      	str	r1, [r7, #8]
 800c786:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c788:	68fb      	ldr	r3, [r7, #12]
 800c78a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d00d      	beq.n	800c7b2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800c796:	693a      	ldr	r2, [r7, #16]
 800c798:	1c53      	adds	r3, r2, #1
 800c79a:	613b      	str	r3, [r7, #16]
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	1c59      	adds	r1, r3, #1
 800c7a0:	6179      	str	r1, [r7, #20]
 800c7a2:	7812      	ldrb	r2, [r2, #0]
 800c7a4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	3b01      	subs	r3, #1
 800c7aa:	607b      	str	r3, [r7, #4]
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d1f1      	bne.n	800c796 <mem_cpy+0x1a>
	}
}
 800c7b2:	bf00      	nop
 800c7b4:	371c      	adds	r7, #28
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7bc:	4770      	bx	lr

0800c7be <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800c7be:	b480      	push	{r7}
 800c7c0:	b087      	sub	sp, #28
 800c7c2:	af00      	add	r7, sp, #0
 800c7c4:	60f8      	str	r0, [r7, #12]
 800c7c6:	60b9      	str	r1, [r7, #8]
 800c7c8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800c7ce:	697b      	ldr	r3, [r7, #20]
 800c7d0:	1c5a      	adds	r2, r3, #1
 800c7d2:	617a      	str	r2, [r7, #20]
 800c7d4:	68ba      	ldr	r2, [r7, #8]
 800c7d6:	b2d2      	uxtb	r2, r2
 800c7d8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	3b01      	subs	r3, #1
 800c7de:	607b      	str	r3, [r7, #4]
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d1f3      	bne.n	800c7ce <mem_set+0x10>
}
 800c7e6:	bf00      	nop
 800c7e8:	bf00      	nop
 800c7ea:	371c      	adds	r7, #28
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f2:	4770      	bx	lr

0800c7f4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800c7f4:	b480      	push	{r7}
 800c7f6:	b089      	sub	sp, #36	; 0x24
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	60f8      	str	r0, [r7, #12]
 800c7fc:	60b9      	str	r1, [r7, #8]
 800c7fe:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	61fb      	str	r3, [r7, #28]
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800c808:	2300      	movs	r3, #0
 800c80a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800c80c:	69fb      	ldr	r3, [r7, #28]
 800c80e:	1c5a      	adds	r2, r3, #1
 800c810:	61fa      	str	r2, [r7, #28]
 800c812:	781b      	ldrb	r3, [r3, #0]
 800c814:	4619      	mov	r1, r3
 800c816:	69bb      	ldr	r3, [r7, #24]
 800c818:	1c5a      	adds	r2, r3, #1
 800c81a:	61ba      	str	r2, [r7, #24]
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	1acb      	subs	r3, r1, r3
 800c820:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	3b01      	subs	r3, #1
 800c826:	607b      	str	r3, [r7, #4]
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d002      	beq.n	800c834 <mem_cmp+0x40>
 800c82e:	697b      	ldr	r3, [r7, #20]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d0eb      	beq.n	800c80c <mem_cmp+0x18>

	return r;
 800c834:	697b      	ldr	r3, [r7, #20]
}
 800c836:	4618      	mov	r0, r3
 800c838:	3724      	adds	r7, #36	; 0x24
 800c83a:	46bd      	mov	sp, r7
 800c83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c840:	4770      	bx	lr

0800c842 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800c842:	b480      	push	{r7}
 800c844:	b083      	sub	sp, #12
 800c846:	af00      	add	r7, sp, #0
 800c848:	6078      	str	r0, [r7, #4]
 800c84a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800c84c:	e002      	b.n	800c854 <chk_chr+0x12>
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	3301      	adds	r3, #1
 800c852:	607b      	str	r3, [r7, #4]
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	781b      	ldrb	r3, [r3, #0]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d005      	beq.n	800c868 <chk_chr+0x26>
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	781b      	ldrb	r3, [r3, #0]
 800c860:	461a      	mov	r2, r3
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	4293      	cmp	r3, r2
 800c866:	d1f2      	bne.n	800c84e <chk_chr+0xc>
	return *str;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	781b      	ldrb	r3, [r3, #0]
}
 800c86c:	4618      	mov	r0, r3
 800c86e:	370c      	adds	r7, #12
 800c870:	46bd      	mov	sp, r7
 800c872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c876:	4770      	bx	lr

0800c878 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c878:	b480      	push	{r7}
 800c87a:	b085      	sub	sp, #20
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
 800c880:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c882:	2300      	movs	r3, #0
 800c884:	60bb      	str	r3, [r7, #8]
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	60fb      	str	r3, [r7, #12]
 800c88a:	e029      	b.n	800c8e0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800c88c:	4a27      	ldr	r2, [pc, #156]	; (800c92c <chk_lock+0xb4>)
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	011b      	lsls	r3, r3, #4
 800c892:	4413      	add	r3, r2
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d01d      	beq.n	800c8d6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c89a:	4a24      	ldr	r2, [pc, #144]	; (800c92c <chk_lock+0xb4>)
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	011b      	lsls	r3, r3, #4
 800c8a0:	4413      	add	r3, r2
 800c8a2:	681a      	ldr	r2, [r3, #0]
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	429a      	cmp	r2, r3
 800c8aa:	d116      	bne.n	800c8da <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800c8ac:	4a1f      	ldr	r2, [pc, #124]	; (800c92c <chk_lock+0xb4>)
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	011b      	lsls	r3, r3, #4
 800c8b2:	4413      	add	r3, r2
 800c8b4:	3304      	adds	r3, #4
 800c8b6:	681a      	ldr	r2, [r3, #0]
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d10c      	bne.n	800c8da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c8c0:	4a1a      	ldr	r2, [pc, #104]	; (800c92c <chk_lock+0xb4>)
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	011b      	lsls	r3, r3, #4
 800c8c6:	4413      	add	r3, r2
 800c8c8:	3308      	adds	r3, #8
 800c8ca:	681a      	ldr	r2, [r3, #0]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800c8d0:	429a      	cmp	r2, r3
 800c8d2:	d102      	bne.n	800c8da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800c8d4:	e007      	b.n	800c8e6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800c8d6:	2301      	movs	r3, #1
 800c8d8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	60fb      	str	r3, [r7, #12]
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	2b01      	cmp	r3, #1
 800c8e4:	d9d2      	bls.n	800c88c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	2b02      	cmp	r3, #2
 800c8ea:	d109      	bne.n	800c900 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d102      	bne.n	800c8f8 <chk_lock+0x80>
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	2b02      	cmp	r3, #2
 800c8f6:	d101      	bne.n	800c8fc <chk_lock+0x84>
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	e010      	b.n	800c91e <chk_lock+0xa6>
 800c8fc:	2312      	movs	r3, #18
 800c8fe:	e00e      	b.n	800c91e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d108      	bne.n	800c918 <chk_lock+0xa0>
 800c906:	4a09      	ldr	r2, [pc, #36]	; (800c92c <chk_lock+0xb4>)
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	011b      	lsls	r3, r3, #4
 800c90c:	4413      	add	r3, r2
 800c90e:	330c      	adds	r3, #12
 800c910:	881b      	ldrh	r3, [r3, #0]
 800c912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c916:	d101      	bne.n	800c91c <chk_lock+0xa4>
 800c918:	2310      	movs	r3, #16
 800c91a:	e000      	b.n	800c91e <chk_lock+0xa6>
 800c91c:	2300      	movs	r3, #0
}
 800c91e:	4618      	mov	r0, r3
 800c920:	3714      	adds	r7, #20
 800c922:	46bd      	mov	sp, r7
 800c924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c928:	4770      	bx	lr
 800c92a:	bf00      	nop
 800c92c:	20000378 	.word	0x20000378

0800c930 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800c930:	b480      	push	{r7}
 800c932:	b083      	sub	sp, #12
 800c934:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c936:	2300      	movs	r3, #0
 800c938:	607b      	str	r3, [r7, #4]
 800c93a:	e002      	b.n	800c942 <enq_lock+0x12>
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	3301      	adds	r3, #1
 800c940:	607b      	str	r3, [r7, #4]
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	2b01      	cmp	r3, #1
 800c946:	d806      	bhi.n	800c956 <enq_lock+0x26>
 800c948:	4a09      	ldr	r2, [pc, #36]	; (800c970 <enq_lock+0x40>)
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	011b      	lsls	r3, r3, #4
 800c94e:	4413      	add	r3, r2
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d1f2      	bne.n	800c93c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2b02      	cmp	r3, #2
 800c95a:	bf14      	ite	ne
 800c95c:	2301      	movne	r3, #1
 800c95e:	2300      	moveq	r3, #0
 800c960:	b2db      	uxtb	r3, r3
}
 800c962:	4618      	mov	r0, r3
 800c964:	370c      	adds	r7, #12
 800c966:	46bd      	mov	sp, r7
 800c968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96c:	4770      	bx	lr
 800c96e:	bf00      	nop
 800c970:	20000378 	.word	0x20000378

0800c974 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800c974:	b480      	push	{r7}
 800c976:	b085      	sub	sp, #20
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
 800c97c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c97e:	2300      	movs	r3, #0
 800c980:	60fb      	str	r3, [r7, #12]
 800c982:	e01f      	b.n	800c9c4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800c984:	4a41      	ldr	r2, [pc, #260]	; (800ca8c <inc_lock+0x118>)
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	011b      	lsls	r3, r3, #4
 800c98a:	4413      	add	r3, r2
 800c98c:	681a      	ldr	r2, [r3, #0]
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	429a      	cmp	r2, r3
 800c994:	d113      	bne.n	800c9be <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800c996:	4a3d      	ldr	r2, [pc, #244]	; (800ca8c <inc_lock+0x118>)
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	011b      	lsls	r3, r3, #4
 800c99c:	4413      	add	r3, r2
 800c99e:	3304      	adds	r3, #4
 800c9a0:	681a      	ldr	r2, [r3, #0]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800c9a6:	429a      	cmp	r2, r3
 800c9a8:	d109      	bne.n	800c9be <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800c9aa:	4a38      	ldr	r2, [pc, #224]	; (800ca8c <inc_lock+0x118>)
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	011b      	lsls	r3, r3, #4
 800c9b0:	4413      	add	r3, r2
 800c9b2:	3308      	adds	r3, #8
 800c9b4:	681a      	ldr	r2, [r3, #0]
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800c9ba:	429a      	cmp	r2, r3
 800c9bc:	d006      	beq.n	800c9cc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	3301      	adds	r3, #1
 800c9c2:	60fb      	str	r3, [r7, #12]
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	2b01      	cmp	r3, #1
 800c9c8:	d9dc      	bls.n	800c984 <inc_lock+0x10>
 800c9ca:	e000      	b.n	800c9ce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800c9cc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	2b02      	cmp	r3, #2
 800c9d2:	d132      	bne.n	800ca3a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	60fb      	str	r3, [r7, #12]
 800c9d8:	e002      	b.n	800c9e0 <inc_lock+0x6c>
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	3301      	adds	r3, #1
 800c9de:	60fb      	str	r3, [r7, #12]
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	2b01      	cmp	r3, #1
 800c9e4:	d806      	bhi.n	800c9f4 <inc_lock+0x80>
 800c9e6:	4a29      	ldr	r2, [pc, #164]	; (800ca8c <inc_lock+0x118>)
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	011b      	lsls	r3, r3, #4
 800c9ec:	4413      	add	r3, r2
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d1f2      	bne.n	800c9da <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	2b02      	cmp	r3, #2
 800c9f8:	d101      	bne.n	800c9fe <inc_lock+0x8a>
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	e040      	b.n	800ca80 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	681a      	ldr	r2, [r3, #0]
 800ca02:	4922      	ldr	r1, [pc, #136]	; (800ca8c <inc_lock+0x118>)
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	011b      	lsls	r3, r3, #4
 800ca08:	440b      	add	r3, r1
 800ca0a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	689a      	ldr	r2, [r3, #8]
 800ca10:	491e      	ldr	r1, [pc, #120]	; (800ca8c <inc_lock+0x118>)
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	011b      	lsls	r3, r3, #4
 800ca16:	440b      	add	r3, r1
 800ca18:	3304      	adds	r3, #4
 800ca1a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	695a      	ldr	r2, [r3, #20]
 800ca20:	491a      	ldr	r1, [pc, #104]	; (800ca8c <inc_lock+0x118>)
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	011b      	lsls	r3, r3, #4
 800ca26:	440b      	add	r3, r1
 800ca28:	3308      	adds	r3, #8
 800ca2a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ca2c:	4a17      	ldr	r2, [pc, #92]	; (800ca8c <inc_lock+0x118>)
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	011b      	lsls	r3, r3, #4
 800ca32:	4413      	add	r3, r2
 800ca34:	330c      	adds	r3, #12
 800ca36:	2200      	movs	r2, #0
 800ca38:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d009      	beq.n	800ca54 <inc_lock+0xe0>
 800ca40:	4a12      	ldr	r2, [pc, #72]	; (800ca8c <inc_lock+0x118>)
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	011b      	lsls	r3, r3, #4
 800ca46:	4413      	add	r3, r2
 800ca48:	330c      	adds	r3, #12
 800ca4a:	881b      	ldrh	r3, [r3, #0]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d001      	beq.n	800ca54 <inc_lock+0xe0>
 800ca50:	2300      	movs	r3, #0
 800ca52:	e015      	b.n	800ca80 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ca54:	683b      	ldr	r3, [r7, #0]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d108      	bne.n	800ca6c <inc_lock+0xf8>
 800ca5a:	4a0c      	ldr	r2, [pc, #48]	; (800ca8c <inc_lock+0x118>)
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	011b      	lsls	r3, r3, #4
 800ca60:	4413      	add	r3, r2
 800ca62:	330c      	adds	r3, #12
 800ca64:	881b      	ldrh	r3, [r3, #0]
 800ca66:	3301      	adds	r3, #1
 800ca68:	b29a      	uxth	r2, r3
 800ca6a:	e001      	b.n	800ca70 <inc_lock+0xfc>
 800ca6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ca70:	4906      	ldr	r1, [pc, #24]	; (800ca8c <inc_lock+0x118>)
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	011b      	lsls	r3, r3, #4
 800ca76:	440b      	add	r3, r1
 800ca78:	330c      	adds	r3, #12
 800ca7a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	3301      	adds	r3, #1
}
 800ca80:	4618      	mov	r0, r3
 800ca82:	3714      	adds	r7, #20
 800ca84:	46bd      	mov	sp, r7
 800ca86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8a:	4770      	bx	lr
 800ca8c:	20000378 	.word	0x20000378

0800ca90 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b085      	sub	sp, #20
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ca98:	2300      	movs	r3, #0
 800ca9a:	60fb      	str	r3, [r7, #12]
 800ca9c:	e010      	b.n	800cac0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ca9e:	4a0d      	ldr	r2, [pc, #52]	; (800cad4 <clear_lock+0x44>)
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	011b      	lsls	r3, r3, #4
 800caa4:	4413      	add	r3, r2
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	687a      	ldr	r2, [r7, #4]
 800caaa:	429a      	cmp	r2, r3
 800caac:	d105      	bne.n	800caba <clear_lock+0x2a>
 800caae:	4a09      	ldr	r2, [pc, #36]	; (800cad4 <clear_lock+0x44>)
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	011b      	lsls	r3, r3, #4
 800cab4:	4413      	add	r3, r2
 800cab6:	2200      	movs	r2, #0
 800cab8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	3301      	adds	r3, #1
 800cabe:	60fb      	str	r3, [r7, #12]
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	2b01      	cmp	r3, #1
 800cac4:	d9eb      	bls.n	800ca9e <clear_lock+0xe>
	}
}
 800cac6:	bf00      	nop
 800cac8:	bf00      	nop
 800caca:	3714      	adds	r7, #20
 800cacc:	46bd      	mov	sp, r7
 800cace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad2:	4770      	bx	lr
 800cad4:	20000378 	.word	0x20000378

0800cad8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b086      	sub	sp, #24
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800cae0:	2300      	movs	r3, #0
 800cae2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	78db      	ldrb	r3, [r3, #3]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d034      	beq.n	800cb56 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caf0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	7858      	ldrb	r0, [r3, #1]
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cafc:	2301      	movs	r3, #1
 800cafe:	697a      	ldr	r2, [r7, #20]
 800cb00:	f7ff fd9a 	bl	800c638 <disk_write>
 800cb04:	4603      	mov	r3, r0
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d002      	beq.n	800cb10 <sync_window+0x38>
			res = FR_DISK_ERR;
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	73fb      	strb	r3, [r7, #15]
 800cb0e:	e022      	b.n	800cb56 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2200      	movs	r2, #0
 800cb14:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	6a1b      	ldr	r3, [r3, #32]
 800cb1a:	697a      	ldr	r2, [r7, #20]
 800cb1c:	1ad2      	subs	r2, r2, r3
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	699b      	ldr	r3, [r3, #24]
 800cb22:	429a      	cmp	r2, r3
 800cb24:	d217      	bcs.n	800cb56 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	789b      	ldrb	r3, [r3, #2]
 800cb2a:	613b      	str	r3, [r7, #16]
 800cb2c:	e010      	b.n	800cb50 <sync_window+0x78>
					wsect += fs->fsize;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	699b      	ldr	r3, [r3, #24]
 800cb32:	697a      	ldr	r2, [r7, #20]
 800cb34:	4413      	add	r3, r2
 800cb36:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	7858      	ldrb	r0, [r3, #1]
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cb42:	2301      	movs	r3, #1
 800cb44:	697a      	ldr	r2, [r7, #20]
 800cb46:	f7ff fd77 	bl	800c638 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	3b01      	subs	r3, #1
 800cb4e:	613b      	str	r3, [r7, #16]
 800cb50:	693b      	ldr	r3, [r7, #16]
 800cb52:	2b01      	cmp	r3, #1
 800cb54:	d8eb      	bhi.n	800cb2e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800cb56:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb58:	4618      	mov	r0, r3
 800cb5a:	3718      	adds	r7, #24
 800cb5c:	46bd      	mov	sp, r7
 800cb5e:	bd80      	pop	{r7, pc}

0800cb60 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800cb60:	b580      	push	{r7, lr}
 800cb62:	b084      	sub	sp, #16
 800cb64:	af00      	add	r7, sp, #0
 800cb66:	6078      	str	r0, [r7, #4]
 800cb68:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb72:	683a      	ldr	r2, [r7, #0]
 800cb74:	429a      	cmp	r2, r3
 800cb76:	d01b      	beq.n	800cbb0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	f7ff ffad 	bl	800cad8 <sync_window>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800cb82:	7bfb      	ldrb	r3, [r7, #15]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d113      	bne.n	800cbb0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	7858      	ldrb	r0, [r3, #1]
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cb92:	2301      	movs	r3, #1
 800cb94:	683a      	ldr	r2, [r7, #0]
 800cb96:	f7ff fd2f 	bl	800c5f8 <disk_read>
 800cb9a:	4603      	mov	r3, r0
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d004      	beq.n	800cbaa <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800cba0:	f04f 33ff 	mov.w	r3, #4294967295
 800cba4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800cba6:	2301      	movs	r3, #1
 800cba8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	683a      	ldr	r2, [r7, #0]
 800cbae:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800cbb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	3710      	adds	r7, #16
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	bd80      	pop	{r7, pc}

0800cbba <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cbba:	b480      	push	{r7}
 800cbbc:	b083      	sub	sp, #12
 800cbbe:	af00      	add	r7, sp, #0
 800cbc0:	6078      	str	r0, [r7, #4]
 800cbc2:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	3b02      	subs	r3, #2
 800cbc8:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	695b      	ldr	r3, [r3, #20]
 800cbce:	3b02      	subs	r3, #2
 800cbd0:	683a      	ldr	r2, [r7, #0]
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d301      	bcc.n	800cbda <clust2sect+0x20>
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	e008      	b.n	800cbec <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	895b      	ldrh	r3, [r3, #10]
 800cbde:	461a      	mov	r2, r3
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	fb03 f202 	mul.w	r2, r3, r2
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cbea:	4413      	add	r3, r2
}
 800cbec:	4618      	mov	r0, r3
 800cbee:	370c      	adds	r7, #12
 800cbf0:	46bd      	mov	sp, r7
 800cbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf6:	4770      	bx	lr

0800cbf8 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b086      	sub	sp, #24
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
 800cc00:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	2b01      	cmp	r3, #1
 800cc0c:	d904      	bls.n	800cc18 <get_fat+0x20>
 800cc0e:	693b      	ldr	r3, [r7, #16]
 800cc10:	695b      	ldr	r3, [r3, #20]
 800cc12:	683a      	ldr	r2, [r7, #0]
 800cc14:	429a      	cmp	r2, r3
 800cc16:	d302      	bcc.n	800cc1e <get_fat+0x26>
		val = 1;	/* Internal error */
 800cc18:	2301      	movs	r3, #1
 800cc1a:	617b      	str	r3, [r7, #20]
 800cc1c:	e08f      	b.n	800cd3e <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cc1e:	f04f 33ff 	mov.w	r3, #4294967295
 800cc22:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	2b03      	cmp	r3, #3
 800cc2a:	d062      	beq.n	800ccf2 <get_fat+0xfa>
 800cc2c:	2b03      	cmp	r3, #3
 800cc2e:	dc7c      	bgt.n	800cd2a <get_fat+0x132>
 800cc30:	2b01      	cmp	r3, #1
 800cc32:	d002      	beq.n	800cc3a <get_fat+0x42>
 800cc34:	2b02      	cmp	r3, #2
 800cc36:	d042      	beq.n	800ccbe <get_fat+0xc6>
 800cc38:	e077      	b.n	800cd2a <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	60fb      	str	r3, [r7, #12]
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	085b      	lsrs	r3, r3, #1
 800cc42:	68fa      	ldr	r2, [r7, #12]
 800cc44:	4413      	add	r3, r2
 800cc46:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	6a1a      	ldr	r2, [r3, #32]
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	0a5b      	lsrs	r3, r3, #9
 800cc50:	4413      	add	r3, r2
 800cc52:	4619      	mov	r1, r3
 800cc54:	6938      	ldr	r0, [r7, #16]
 800cc56:	f7ff ff83 	bl	800cb60 <move_window>
 800cc5a:	4603      	mov	r3, r0
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d167      	bne.n	800cd30 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	1c5a      	adds	r2, r3, #1
 800cc64:	60fa      	str	r2, [r7, #12]
 800cc66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc6a:	693a      	ldr	r2, [r7, #16]
 800cc6c:	4413      	add	r3, r2
 800cc6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cc72:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cc74:	693b      	ldr	r3, [r7, #16]
 800cc76:	6a1a      	ldr	r2, [r3, #32]
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	0a5b      	lsrs	r3, r3, #9
 800cc7c:	4413      	add	r3, r2
 800cc7e:	4619      	mov	r1, r3
 800cc80:	6938      	ldr	r0, [r7, #16]
 800cc82:	f7ff ff6d 	bl	800cb60 <move_window>
 800cc86:	4603      	mov	r3, r0
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d153      	bne.n	800cd34 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc92:	693a      	ldr	r2, [r7, #16]
 800cc94:	4413      	add	r3, r2
 800cc96:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cc9a:	021b      	lsls	r3, r3, #8
 800cc9c:	461a      	mov	r2, r3
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	4313      	orrs	r3, r2
 800cca2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	f003 0301 	and.w	r3, r3, #1
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d002      	beq.n	800ccb4 <get_fat+0xbc>
 800ccae:	68bb      	ldr	r3, [r7, #8]
 800ccb0:	091b      	lsrs	r3, r3, #4
 800ccb2:	e002      	b.n	800ccba <get_fat+0xc2>
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ccba:	617b      	str	r3, [r7, #20]
			break;
 800ccbc:	e03f      	b.n	800cd3e <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	6a1a      	ldr	r2, [r3, #32]
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	0a1b      	lsrs	r3, r3, #8
 800ccc6:	4413      	add	r3, r2
 800ccc8:	4619      	mov	r1, r3
 800ccca:	6938      	ldr	r0, [r7, #16]
 800cccc:	f7ff ff48 	bl	800cb60 <move_window>
 800ccd0:	4603      	mov	r3, r0
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d130      	bne.n	800cd38 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ccd6:	693b      	ldr	r3, [r7, #16]
 800ccd8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ccdc:	683b      	ldr	r3, [r7, #0]
 800ccde:	005b      	lsls	r3, r3, #1
 800cce0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800cce4:	4413      	add	r3, r2
 800cce6:	4618      	mov	r0, r3
 800cce8:	f7ff fcc6 	bl	800c678 <ld_word>
 800ccec:	4603      	mov	r3, r0
 800ccee:	617b      	str	r3, [r7, #20]
			break;
 800ccf0:	e025      	b.n	800cd3e <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ccf2:	693b      	ldr	r3, [r7, #16]
 800ccf4:	6a1a      	ldr	r2, [r3, #32]
 800ccf6:	683b      	ldr	r3, [r7, #0]
 800ccf8:	09db      	lsrs	r3, r3, #7
 800ccfa:	4413      	add	r3, r2
 800ccfc:	4619      	mov	r1, r3
 800ccfe:	6938      	ldr	r0, [r7, #16]
 800cd00:	f7ff ff2e 	bl	800cb60 <move_window>
 800cd04:	4603      	mov	r3, r0
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d118      	bne.n	800cd3c <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cd10:	683b      	ldr	r3, [r7, #0]
 800cd12:	009b      	lsls	r3, r3, #2
 800cd14:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cd18:	4413      	add	r3, r2
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f7ff fcc4 	bl	800c6a8 <ld_dword>
 800cd20:	4603      	mov	r3, r0
 800cd22:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800cd26:	617b      	str	r3, [r7, #20]
			break;
 800cd28:	e009      	b.n	800cd3e <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	617b      	str	r3, [r7, #20]
 800cd2e:	e006      	b.n	800cd3e <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd30:	bf00      	nop
 800cd32:	e004      	b.n	800cd3e <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd34:	bf00      	nop
 800cd36:	e002      	b.n	800cd3e <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cd38:	bf00      	nop
 800cd3a:	e000      	b.n	800cd3e <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cd3c:	bf00      	nop
		}
	}

	return val;
 800cd3e:	697b      	ldr	r3, [r7, #20]
}
 800cd40:	4618      	mov	r0, r3
 800cd42:	3718      	adds	r7, #24
 800cd44:	46bd      	mov	sp, r7
 800cd46:	bd80      	pop	{r7, pc}

0800cd48 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800cd48:	b590      	push	{r4, r7, lr}
 800cd4a:	b089      	sub	sp, #36	; 0x24
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	60f8      	str	r0, [r7, #12]
 800cd50:	60b9      	str	r1, [r7, #8]
 800cd52:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800cd54:	2302      	movs	r3, #2
 800cd56:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	2b01      	cmp	r3, #1
 800cd5c:	f240 80d2 	bls.w	800cf04 <put_fat+0x1bc>
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	695b      	ldr	r3, [r3, #20]
 800cd64:	68ba      	ldr	r2, [r7, #8]
 800cd66:	429a      	cmp	r2, r3
 800cd68:	f080 80cc 	bcs.w	800cf04 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	2b03      	cmp	r3, #3
 800cd72:	f000 8096 	beq.w	800cea2 <put_fat+0x15a>
 800cd76:	2b03      	cmp	r3, #3
 800cd78:	f300 80cd 	bgt.w	800cf16 <put_fat+0x1ce>
 800cd7c:	2b01      	cmp	r3, #1
 800cd7e:	d002      	beq.n	800cd86 <put_fat+0x3e>
 800cd80:	2b02      	cmp	r3, #2
 800cd82:	d06e      	beq.n	800ce62 <put_fat+0x11a>
 800cd84:	e0c7      	b.n	800cf16 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	61bb      	str	r3, [r7, #24]
 800cd8a:	69bb      	ldr	r3, [r7, #24]
 800cd8c:	085b      	lsrs	r3, r3, #1
 800cd8e:	69ba      	ldr	r2, [r7, #24]
 800cd90:	4413      	add	r3, r2
 800cd92:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	6a1a      	ldr	r2, [r3, #32]
 800cd98:	69bb      	ldr	r3, [r7, #24]
 800cd9a:	0a5b      	lsrs	r3, r3, #9
 800cd9c:	4413      	add	r3, r2
 800cd9e:	4619      	mov	r1, r3
 800cda0:	68f8      	ldr	r0, [r7, #12]
 800cda2:	f7ff fedd 	bl	800cb60 <move_window>
 800cda6:	4603      	mov	r3, r0
 800cda8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cdaa:	7ffb      	ldrb	r3, [r7, #31]
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	f040 80ab 	bne.w	800cf08 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800cdb8:	69bb      	ldr	r3, [r7, #24]
 800cdba:	1c59      	adds	r1, r3, #1
 800cdbc:	61b9      	str	r1, [r7, #24]
 800cdbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdc2:	4413      	add	r3, r2
 800cdc4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800cdc6:	68bb      	ldr	r3, [r7, #8]
 800cdc8:	f003 0301 	and.w	r3, r3, #1
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d00d      	beq.n	800cdec <put_fat+0xa4>
 800cdd0:	697b      	ldr	r3, [r7, #20]
 800cdd2:	781b      	ldrb	r3, [r3, #0]
 800cdd4:	b25b      	sxtb	r3, r3
 800cdd6:	f003 030f 	and.w	r3, r3, #15
 800cdda:	b25a      	sxtb	r2, r3
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	b2db      	uxtb	r3, r3
 800cde0:	011b      	lsls	r3, r3, #4
 800cde2:	b25b      	sxtb	r3, r3
 800cde4:	4313      	orrs	r3, r2
 800cde6:	b25b      	sxtb	r3, r3
 800cde8:	b2db      	uxtb	r3, r3
 800cdea:	e001      	b.n	800cdf0 <put_fat+0xa8>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	b2db      	uxtb	r3, r3
 800cdf0:	697a      	ldr	r2, [r7, #20]
 800cdf2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	2201      	movs	r2, #1
 800cdf8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	6a1a      	ldr	r2, [r3, #32]
 800cdfe:	69bb      	ldr	r3, [r7, #24]
 800ce00:	0a5b      	lsrs	r3, r3, #9
 800ce02:	4413      	add	r3, r2
 800ce04:	4619      	mov	r1, r3
 800ce06:	68f8      	ldr	r0, [r7, #12]
 800ce08:	f7ff feaa 	bl	800cb60 <move_window>
 800ce0c:	4603      	mov	r3, r0
 800ce0e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ce10:	7ffb      	ldrb	r3, [r7, #31]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d17a      	bne.n	800cf0c <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ce1c:	69bb      	ldr	r3, [r7, #24]
 800ce1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce22:	4413      	add	r3, r2
 800ce24:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	f003 0301 	and.w	r3, r3, #1
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d003      	beq.n	800ce38 <put_fat+0xf0>
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	091b      	lsrs	r3, r3, #4
 800ce34:	b2db      	uxtb	r3, r3
 800ce36:	e00e      	b.n	800ce56 <put_fat+0x10e>
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	781b      	ldrb	r3, [r3, #0]
 800ce3c:	b25b      	sxtb	r3, r3
 800ce3e:	f023 030f 	bic.w	r3, r3, #15
 800ce42:	b25a      	sxtb	r2, r3
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	0a1b      	lsrs	r3, r3, #8
 800ce48:	b25b      	sxtb	r3, r3
 800ce4a:	f003 030f 	and.w	r3, r3, #15
 800ce4e:	b25b      	sxtb	r3, r3
 800ce50:	4313      	orrs	r3, r2
 800ce52:	b25b      	sxtb	r3, r3
 800ce54:	b2db      	uxtb	r3, r3
 800ce56:	697a      	ldr	r2, [r7, #20]
 800ce58:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	70da      	strb	r2, [r3, #3]
			break;
 800ce60:	e059      	b.n	800cf16 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	6a1a      	ldr	r2, [r3, #32]
 800ce66:	68bb      	ldr	r3, [r7, #8]
 800ce68:	0a1b      	lsrs	r3, r3, #8
 800ce6a:	4413      	add	r3, r2
 800ce6c:	4619      	mov	r1, r3
 800ce6e:	68f8      	ldr	r0, [r7, #12]
 800ce70:	f7ff fe76 	bl	800cb60 <move_window>
 800ce74:	4603      	mov	r3, r0
 800ce76:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ce78:	7ffb      	ldrb	r3, [r7, #31]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d148      	bne.n	800cf10 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	005b      	lsls	r3, r3, #1
 800ce88:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800ce8c:	4413      	add	r3, r2
 800ce8e:	687a      	ldr	r2, [r7, #4]
 800ce90:	b292      	uxth	r2, r2
 800ce92:	4611      	mov	r1, r2
 800ce94:	4618      	mov	r0, r3
 800ce96:	f7ff fc2a 	bl	800c6ee <st_word>
			fs->wflag = 1;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	2201      	movs	r2, #1
 800ce9e:	70da      	strb	r2, [r3, #3]
			break;
 800cea0:	e039      	b.n	800cf16 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	6a1a      	ldr	r2, [r3, #32]
 800cea6:	68bb      	ldr	r3, [r7, #8]
 800cea8:	09db      	lsrs	r3, r3, #7
 800ceaa:	4413      	add	r3, r2
 800ceac:	4619      	mov	r1, r3
 800ceae:	68f8      	ldr	r0, [r7, #12]
 800ceb0:	f7ff fe56 	bl	800cb60 <move_window>
 800ceb4:	4603      	mov	r3, r0
 800ceb6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ceb8:	7ffb      	ldrb	r3, [r7, #31]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d12a      	bne.n	800cf14 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ceca:	68bb      	ldr	r3, [r7, #8]
 800cecc:	009b      	lsls	r3, r3, #2
 800cece:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800ced2:	4413      	add	r3, r2
 800ced4:	4618      	mov	r0, r3
 800ced6:	f7ff fbe7 	bl	800c6a8 <ld_dword>
 800ceda:	4603      	mov	r3, r0
 800cedc:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800cee0:	4323      	orrs	r3, r4
 800cee2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ceea:	68bb      	ldr	r3, [r7, #8]
 800ceec:	009b      	lsls	r3, r3, #2
 800ceee:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cef2:	4413      	add	r3, r2
 800cef4:	6879      	ldr	r1, [r7, #4]
 800cef6:	4618      	mov	r0, r3
 800cef8:	f7ff fc14 	bl	800c724 <st_dword>
			fs->wflag = 1;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	2201      	movs	r2, #1
 800cf00:	70da      	strb	r2, [r3, #3]
			break;
 800cf02:	e008      	b.n	800cf16 <put_fat+0x1ce>
		}
	}
 800cf04:	bf00      	nop
 800cf06:	e006      	b.n	800cf16 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cf08:	bf00      	nop
 800cf0a:	e004      	b.n	800cf16 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cf0c:	bf00      	nop
 800cf0e:	e002      	b.n	800cf16 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cf10:	bf00      	nop
 800cf12:	e000      	b.n	800cf16 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800cf14:	bf00      	nop
	return res;
 800cf16:	7ffb      	ldrb	r3, [r7, #31]
}
 800cf18:	4618      	mov	r0, r3
 800cf1a:	3724      	adds	r7, #36	; 0x24
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	bd90      	pop	{r4, r7, pc}

0800cf20 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b088      	sub	sp, #32
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	60f8      	str	r0, [r7, #12]
 800cf28:	60b9      	str	r1, [r7, #8]
 800cf2a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	2b01      	cmp	r3, #1
 800cf3a:	d904      	bls.n	800cf46 <remove_chain+0x26>
 800cf3c:	69bb      	ldr	r3, [r7, #24]
 800cf3e:	695b      	ldr	r3, [r3, #20]
 800cf40:	68ba      	ldr	r2, [r7, #8]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d301      	bcc.n	800cf4a <remove_chain+0x2a>
 800cf46:	2302      	movs	r3, #2
 800cf48:	e04b      	b.n	800cfe2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d00c      	beq.n	800cf6a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800cf50:	f04f 32ff 	mov.w	r2, #4294967295
 800cf54:	6879      	ldr	r1, [r7, #4]
 800cf56:	69b8      	ldr	r0, [r7, #24]
 800cf58:	f7ff fef6 	bl	800cd48 <put_fat>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800cf60:	7ffb      	ldrb	r3, [r7, #31]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d001      	beq.n	800cf6a <remove_chain+0x4a>
 800cf66:	7ffb      	ldrb	r3, [r7, #31]
 800cf68:	e03b      	b.n	800cfe2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800cf6a:	68b9      	ldr	r1, [r7, #8]
 800cf6c:	68f8      	ldr	r0, [r7, #12]
 800cf6e:	f7ff fe43 	bl	800cbf8 <get_fat>
 800cf72:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800cf74:	697b      	ldr	r3, [r7, #20]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d031      	beq.n	800cfde <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800cf7a:	697b      	ldr	r3, [r7, #20]
 800cf7c:	2b01      	cmp	r3, #1
 800cf7e:	d101      	bne.n	800cf84 <remove_chain+0x64>
 800cf80:	2302      	movs	r3, #2
 800cf82:	e02e      	b.n	800cfe2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800cf84:	697b      	ldr	r3, [r7, #20]
 800cf86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf8a:	d101      	bne.n	800cf90 <remove_chain+0x70>
 800cf8c:	2301      	movs	r3, #1
 800cf8e:	e028      	b.n	800cfe2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800cf90:	2200      	movs	r2, #0
 800cf92:	68b9      	ldr	r1, [r7, #8]
 800cf94:	69b8      	ldr	r0, [r7, #24]
 800cf96:	f7ff fed7 	bl	800cd48 <put_fat>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800cf9e:	7ffb      	ldrb	r3, [r7, #31]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d001      	beq.n	800cfa8 <remove_chain+0x88>
 800cfa4:	7ffb      	ldrb	r3, [r7, #31]
 800cfa6:	e01c      	b.n	800cfe2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800cfa8:	69bb      	ldr	r3, [r7, #24]
 800cfaa:	691a      	ldr	r2, [r3, #16]
 800cfac:	69bb      	ldr	r3, [r7, #24]
 800cfae:	695b      	ldr	r3, [r3, #20]
 800cfb0:	3b02      	subs	r3, #2
 800cfb2:	429a      	cmp	r2, r3
 800cfb4:	d20b      	bcs.n	800cfce <remove_chain+0xae>
			fs->free_clst++;
 800cfb6:	69bb      	ldr	r3, [r7, #24]
 800cfb8:	691b      	ldr	r3, [r3, #16]
 800cfba:	1c5a      	adds	r2, r3, #1
 800cfbc:	69bb      	ldr	r3, [r7, #24]
 800cfbe:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800cfc0:	69bb      	ldr	r3, [r7, #24]
 800cfc2:	791b      	ldrb	r3, [r3, #4]
 800cfc4:	f043 0301 	orr.w	r3, r3, #1
 800cfc8:	b2da      	uxtb	r2, r3
 800cfca:	69bb      	ldr	r3, [r7, #24]
 800cfcc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800cfce:	697b      	ldr	r3, [r7, #20]
 800cfd0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800cfd2:	69bb      	ldr	r3, [r7, #24]
 800cfd4:	695b      	ldr	r3, [r3, #20]
 800cfd6:	68ba      	ldr	r2, [r7, #8]
 800cfd8:	429a      	cmp	r2, r3
 800cfda:	d3c6      	bcc.n	800cf6a <remove_chain+0x4a>
 800cfdc:	e000      	b.n	800cfe0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800cfde:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800cfe0:	2300      	movs	r3, #0
}
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3720      	adds	r7, #32
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}

0800cfea <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800cfea:	b580      	push	{r7, lr}
 800cfec:	b088      	sub	sp, #32
 800cfee:	af00      	add	r7, sp, #0
 800cff0:	6078      	str	r0, [r7, #4]
 800cff2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800cffa:	683b      	ldr	r3, [r7, #0]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d10d      	bne.n	800d01c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d000:	693b      	ldr	r3, [r7, #16]
 800d002:	68db      	ldr	r3, [r3, #12]
 800d004:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d006:	69bb      	ldr	r3, [r7, #24]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d004      	beq.n	800d016 <create_chain+0x2c>
 800d00c:	693b      	ldr	r3, [r7, #16]
 800d00e:	695b      	ldr	r3, [r3, #20]
 800d010:	69ba      	ldr	r2, [r7, #24]
 800d012:	429a      	cmp	r2, r3
 800d014:	d31b      	bcc.n	800d04e <create_chain+0x64>
 800d016:	2301      	movs	r3, #1
 800d018:	61bb      	str	r3, [r7, #24]
 800d01a:	e018      	b.n	800d04e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d01c:	6839      	ldr	r1, [r7, #0]
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f7ff fdea 	bl	800cbf8 <get_fat>
 800d024:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	2b01      	cmp	r3, #1
 800d02a:	d801      	bhi.n	800d030 <create_chain+0x46>
 800d02c:	2301      	movs	r3, #1
 800d02e:	e070      	b.n	800d112 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d036:	d101      	bne.n	800d03c <create_chain+0x52>
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	e06a      	b.n	800d112 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	695b      	ldr	r3, [r3, #20]
 800d040:	68fa      	ldr	r2, [r7, #12]
 800d042:	429a      	cmp	r2, r3
 800d044:	d201      	bcs.n	800d04a <create_chain+0x60>
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	e063      	b.n	800d112 <create_chain+0x128>
		scl = clst;
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d04e:	69bb      	ldr	r3, [r7, #24]
 800d050:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d052:	69fb      	ldr	r3, [r7, #28]
 800d054:	3301      	adds	r3, #1
 800d056:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d058:	693b      	ldr	r3, [r7, #16]
 800d05a:	695b      	ldr	r3, [r3, #20]
 800d05c:	69fa      	ldr	r2, [r7, #28]
 800d05e:	429a      	cmp	r2, r3
 800d060:	d307      	bcc.n	800d072 <create_chain+0x88>
				ncl = 2;
 800d062:	2302      	movs	r3, #2
 800d064:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d066:	69fa      	ldr	r2, [r7, #28]
 800d068:	69bb      	ldr	r3, [r7, #24]
 800d06a:	429a      	cmp	r2, r3
 800d06c:	d901      	bls.n	800d072 <create_chain+0x88>
 800d06e:	2300      	movs	r3, #0
 800d070:	e04f      	b.n	800d112 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d072:	69f9      	ldr	r1, [r7, #28]
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f7ff fdbf 	bl	800cbf8 <get_fat>
 800d07a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d00e      	beq.n	800d0a0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	2b01      	cmp	r3, #1
 800d086:	d003      	beq.n	800d090 <create_chain+0xa6>
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d08e:	d101      	bne.n	800d094 <create_chain+0xaa>
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	e03e      	b.n	800d112 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d094:	69fa      	ldr	r2, [r7, #28]
 800d096:	69bb      	ldr	r3, [r7, #24]
 800d098:	429a      	cmp	r2, r3
 800d09a:	d1da      	bne.n	800d052 <create_chain+0x68>
 800d09c:	2300      	movs	r3, #0
 800d09e:	e038      	b.n	800d112 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d0a0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d0a2:	f04f 32ff 	mov.w	r2, #4294967295
 800d0a6:	69f9      	ldr	r1, [r7, #28]
 800d0a8:	6938      	ldr	r0, [r7, #16]
 800d0aa:	f7ff fe4d 	bl	800cd48 <put_fat>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d0b2:	7dfb      	ldrb	r3, [r7, #23]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d109      	bne.n	800d0cc <create_chain+0xe2>
 800d0b8:	683b      	ldr	r3, [r7, #0]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d006      	beq.n	800d0cc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d0be:	69fa      	ldr	r2, [r7, #28]
 800d0c0:	6839      	ldr	r1, [r7, #0]
 800d0c2:	6938      	ldr	r0, [r7, #16]
 800d0c4:	f7ff fe40 	bl	800cd48 <put_fat>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d0cc:	7dfb      	ldrb	r3, [r7, #23]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d116      	bne.n	800d100 <create_chain+0x116>
		fs->last_clst = ncl;
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	69fa      	ldr	r2, [r7, #28]
 800d0d6:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	691a      	ldr	r2, [r3, #16]
 800d0dc:	693b      	ldr	r3, [r7, #16]
 800d0de:	695b      	ldr	r3, [r3, #20]
 800d0e0:	3b02      	subs	r3, #2
 800d0e2:	429a      	cmp	r2, r3
 800d0e4:	d804      	bhi.n	800d0f0 <create_chain+0x106>
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	691b      	ldr	r3, [r3, #16]
 800d0ea:	1e5a      	subs	r2, r3, #1
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800d0f0:	693b      	ldr	r3, [r7, #16]
 800d0f2:	791b      	ldrb	r3, [r3, #4]
 800d0f4:	f043 0301 	orr.w	r3, r3, #1
 800d0f8:	b2da      	uxtb	r2, r3
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	711a      	strb	r2, [r3, #4]
 800d0fe:	e007      	b.n	800d110 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d100:	7dfb      	ldrb	r3, [r7, #23]
 800d102:	2b01      	cmp	r3, #1
 800d104:	d102      	bne.n	800d10c <create_chain+0x122>
 800d106:	f04f 33ff 	mov.w	r3, #4294967295
 800d10a:	e000      	b.n	800d10e <create_chain+0x124>
 800d10c:	2301      	movs	r3, #1
 800d10e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d110:	69fb      	ldr	r3, [r7, #28]
}
 800d112:	4618      	mov	r0, r3
 800d114:	3720      	adds	r7, #32
 800d116:	46bd      	mov	sp, r7
 800d118:	bd80      	pop	{r7, pc}

0800d11a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d11a:	b480      	push	{r7}
 800d11c:	b087      	sub	sp, #28
 800d11e:	af00      	add	r7, sp, #0
 800d120:	6078      	str	r0, [r7, #4]
 800d122:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d12e:	3304      	adds	r3, #4
 800d130:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	0a5b      	lsrs	r3, r3, #9
 800d136:	68fa      	ldr	r2, [r7, #12]
 800d138:	8952      	ldrh	r2, [r2, #10]
 800d13a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d13e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d140:	693b      	ldr	r3, [r7, #16]
 800d142:	1d1a      	adds	r2, r3, #4
 800d144:	613a      	str	r2, [r7, #16]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d14a:	68bb      	ldr	r3, [r7, #8]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d101      	bne.n	800d154 <clmt_clust+0x3a>
 800d150:	2300      	movs	r3, #0
 800d152:	e010      	b.n	800d176 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d154:	697a      	ldr	r2, [r7, #20]
 800d156:	68bb      	ldr	r3, [r7, #8]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d307      	bcc.n	800d16c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d15c:	697a      	ldr	r2, [r7, #20]
 800d15e:	68bb      	ldr	r3, [r7, #8]
 800d160:	1ad3      	subs	r3, r2, r3
 800d162:	617b      	str	r3, [r7, #20]
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	3304      	adds	r3, #4
 800d168:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d16a:	e7e9      	b.n	800d140 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d16c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d16e:	693b      	ldr	r3, [r7, #16]
 800d170:	681a      	ldr	r2, [r3, #0]
 800d172:	697b      	ldr	r3, [r7, #20]
 800d174:	4413      	add	r3, r2
}
 800d176:	4618      	mov	r0, r3
 800d178:	371c      	adds	r7, #28
 800d17a:	46bd      	mov	sp, r7
 800d17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d180:	4770      	bx	lr

0800d182 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d182:	b580      	push	{r7, lr}
 800d184:	b086      	sub	sp, #24
 800d186:	af00      	add	r7, sp, #0
 800d188:	6078      	str	r0, [r7, #4]
 800d18a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d198:	d204      	bcs.n	800d1a4 <dir_sdi+0x22>
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	f003 031f 	and.w	r3, r3, #31
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d001      	beq.n	800d1a8 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d1a4:	2302      	movs	r3, #2
 800d1a6:	e063      	b.n	800d270 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	683a      	ldr	r2, [r7, #0]
 800d1ac:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	689b      	ldr	r3, [r3, #8]
 800d1b2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d1b4:	697b      	ldr	r3, [r7, #20]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d106      	bne.n	800d1c8 <dir_sdi+0x46>
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	781b      	ldrb	r3, [r3, #0]
 800d1be:	2b02      	cmp	r3, #2
 800d1c0:	d902      	bls.n	800d1c8 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d1c2:	693b      	ldr	r3, [r7, #16]
 800d1c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1c6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d1c8:	697b      	ldr	r3, [r7, #20]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d10c      	bne.n	800d1e8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	095b      	lsrs	r3, r3, #5
 800d1d2:	693a      	ldr	r2, [r7, #16]
 800d1d4:	8912      	ldrh	r2, [r2, #8]
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	d301      	bcc.n	800d1de <dir_sdi+0x5c>
 800d1da:	2302      	movs	r3, #2
 800d1dc:	e048      	b.n	800d270 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d1de:	693b      	ldr	r3, [r7, #16]
 800d1e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	61da      	str	r2, [r3, #28]
 800d1e6:	e029      	b.n	800d23c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d1e8:	693b      	ldr	r3, [r7, #16]
 800d1ea:	895b      	ldrh	r3, [r3, #10]
 800d1ec:	025b      	lsls	r3, r3, #9
 800d1ee:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d1f0:	e019      	b.n	800d226 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6979      	ldr	r1, [r7, #20]
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7ff fcfe 	bl	800cbf8 <get_fat>
 800d1fc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d204:	d101      	bne.n	800d20a <dir_sdi+0x88>
 800d206:	2301      	movs	r3, #1
 800d208:	e032      	b.n	800d270 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d20a:	697b      	ldr	r3, [r7, #20]
 800d20c:	2b01      	cmp	r3, #1
 800d20e:	d904      	bls.n	800d21a <dir_sdi+0x98>
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	695b      	ldr	r3, [r3, #20]
 800d214:	697a      	ldr	r2, [r7, #20]
 800d216:	429a      	cmp	r2, r3
 800d218:	d301      	bcc.n	800d21e <dir_sdi+0x9c>
 800d21a:	2302      	movs	r3, #2
 800d21c:	e028      	b.n	800d270 <dir_sdi+0xee>
			ofs -= csz;
 800d21e:	683a      	ldr	r2, [r7, #0]
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	1ad3      	subs	r3, r2, r3
 800d224:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d226:	683a      	ldr	r2, [r7, #0]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	429a      	cmp	r2, r3
 800d22c:	d2e1      	bcs.n	800d1f2 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d22e:	6979      	ldr	r1, [r7, #20]
 800d230:	6938      	ldr	r0, [r7, #16]
 800d232:	f7ff fcc2 	bl	800cbba <clust2sect>
 800d236:	4602      	mov	r2, r0
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	697a      	ldr	r2, [r7, #20]
 800d240:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	69db      	ldr	r3, [r3, #28]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d101      	bne.n	800d24e <dir_sdi+0xcc>
 800d24a:	2302      	movs	r3, #2
 800d24c:	e010      	b.n	800d270 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	69da      	ldr	r2, [r3, #28]
 800d252:	683b      	ldr	r3, [r7, #0]
 800d254:	0a5b      	lsrs	r3, r3, #9
 800d256:	441a      	add	r2, r3
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d25c:	693b      	ldr	r3, [r7, #16]
 800d25e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d268:	441a      	add	r2, r3
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d26e:	2300      	movs	r3, #0
}
 800d270:	4618      	mov	r0, r3
 800d272:	3718      	adds	r7, #24
 800d274:	46bd      	mov	sp, r7
 800d276:	bd80      	pop	{r7, pc}

0800d278 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b086      	sub	sp, #24
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
 800d280:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	695b      	ldr	r3, [r3, #20]
 800d28c:	3320      	adds	r3, #32
 800d28e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	69db      	ldr	r3, [r3, #28]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d003      	beq.n	800d2a0 <dir_next+0x28>
 800d298:	68bb      	ldr	r3, [r7, #8]
 800d29a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800d29e:	d301      	bcc.n	800d2a4 <dir_next+0x2c>
 800d2a0:	2304      	movs	r3, #4
 800d2a2:	e0aa      	b.n	800d3fa <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d2a4:	68bb      	ldr	r3, [r7, #8]
 800d2a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	f040 8098 	bne.w	800d3e0 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	69db      	ldr	r3, [r3, #28]
 800d2b4:	1c5a      	adds	r2, r3, #1
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	699b      	ldr	r3, [r3, #24]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d10b      	bne.n	800d2da <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	095b      	lsrs	r3, r3, #5
 800d2c6:	68fa      	ldr	r2, [r7, #12]
 800d2c8:	8912      	ldrh	r2, [r2, #8]
 800d2ca:	4293      	cmp	r3, r2
 800d2cc:	f0c0 8088 	bcc.w	800d3e0 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	61da      	str	r2, [r3, #28]
 800d2d6:	2304      	movs	r3, #4
 800d2d8:	e08f      	b.n	800d3fa <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	0a5b      	lsrs	r3, r3, #9
 800d2de:	68fa      	ldr	r2, [r7, #12]
 800d2e0:	8952      	ldrh	r2, [r2, #10]
 800d2e2:	3a01      	subs	r2, #1
 800d2e4:	4013      	ands	r3, r2
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d17a      	bne.n	800d3e0 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d2ea:	687a      	ldr	r2, [r7, #4]
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	699b      	ldr	r3, [r3, #24]
 800d2f0:	4619      	mov	r1, r3
 800d2f2:	4610      	mov	r0, r2
 800d2f4:	f7ff fc80 	bl	800cbf8 <get_fat>
 800d2f8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d801      	bhi.n	800d304 <dir_next+0x8c>
 800d300:	2302      	movs	r3, #2
 800d302:	e07a      	b.n	800d3fa <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800d304:	697b      	ldr	r3, [r7, #20]
 800d306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d30a:	d101      	bne.n	800d310 <dir_next+0x98>
 800d30c:	2301      	movs	r3, #1
 800d30e:	e074      	b.n	800d3fa <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	695b      	ldr	r3, [r3, #20]
 800d314:	697a      	ldr	r2, [r7, #20]
 800d316:	429a      	cmp	r2, r3
 800d318:	d358      	bcc.n	800d3cc <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d104      	bne.n	800d32a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2200      	movs	r2, #0
 800d324:	61da      	str	r2, [r3, #28]
 800d326:	2304      	movs	r3, #4
 800d328:	e067      	b.n	800d3fa <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d32a:	687a      	ldr	r2, [r7, #4]
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	699b      	ldr	r3, [r3, #24]
 800d330:	4619      	mov	r1, r3
 800d332:	4610      	mov	r0, r2
 800d334:	f7ff fe59 	bl	800cfea <create_chain>
 800d338:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d33a:	697b      	ldr	r3, [r7, #20]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d101      	bne.n	800d344 <dir_next+0xcc>
 800d340:	2307      	movs	r3, #7
 800d342:	e05a      	b.n	800d3fa <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d344:	697b      	ldr	r3, [r7, #20]
 800d346:	2b01      	cmp	r3, #1
 800d348:	d101      	bne.n	800d34e <dir_next+0xd6>
 800d34a:	2302      	movs	r3, #2
 800d34c:	e055      	b.n	800d3fa <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d34e:	697b      	ldr	r3, [r7, #20]
 800d350:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d354:	d101      	bne.n	800d35a <dir_next+0xe2>
 800d356:	2301      	movs	r3, #1
 800d358:	e04f      	b.n	800d3fa <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d35a:	68f8      	ldr	r0, [r7, #12]
 800d35c:	f7ff fbbc 	bl	800cad8 <sync_window>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d001      	beq.n	800d36a <dir_next+0xf2>
 800d366:	2301      	movs	r3, #1
 800d368:	e047      	b.n	800d3fa <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	3330      	adds	r3, #48	; 0x30
 800d36e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d372:	2100      	movs	r1, #0
 800d374:	4618      	mov	r0, r3
 800d376:	f7ff fa22 	bl	800c7be <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d37a:	2300      	movs	r3, #0
 800d37c:	613b      	str	r3, [r7, #16]
 800d37e:	6979      	ldr	r1, [r7, #20]
 800d380:	68f8      	ldr	r0, [r7, #12]
 800d382:	f7ff fc1a 	bl	800cbba <clust2sect>
 800d386:	4602      	mov	r2, r0
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	62da      	str	r2, [r3, #44]	; 0x2c
 800d38c:	e012      	b.n	800d3b4 <dir_next+0x13c>
						fs->wflag = 1;
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2201      	movs	r2, #1
 800d392:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800d394:	68f8      	ldr	r0, [r7, #12]
 800d396:	f7ff fb9f 	bl	800cad8 <sync_window>
 800d39a:	4603      	mov	r3, r0
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d001      	beq.n	800d3a4 <dir_next+0x12c>
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	e02a      	b.n	800d3fa <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800d3a4:	693b      	ldr	r3, [r7, #16]
 800d3a6:	3301      	adds	r3, #1
 800d3a8:	613b      	str	r3, [r7, #16]
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3ae:	1c5a      	adds	r2, r3, #1
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	62da      	str	r2, [r3, #44]	; 0x2c
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	895b      	ldrh	r3, [r3, #10]
 800d3b8:	461a      	mov	r2, r3
 800d3ba:	693b      	ldr	r3, [r7, #16]
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	d3e6      	bcc.n	800d38e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	1ad2      	subs	r2, r2, r3
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	697a      	ldr	r2, [r7, #20]
 800d3d0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800d3d2:	6979      	ldr	r1, [r7, #20]
 800d3d4:	68f8      	ldr	r0, [r7, #12]
 800d3d6:	f7ff fbf0 	bl	800cbba <clust2sect>
 800d3da:	4602      	mov	r2, r0
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	68ba      	ldr	r2, [r7, #8]
 800d3e4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3f2:	441a      	add	r2, r3
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d3f8:	2300      	movs	r3, #0
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3718      	adds	r7, #24
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bd80      	pop	{r7, pc}

0800d402 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800d402:	b580      	push	{r7, lr}
 800d404:	b086      	sub	sp, #24
 800d406:	af00      	add	r7, sp, #0
 800d408:	6078      	str	r0, [r7, #4]
 800d40a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800d412:	2100      	movs	r1, #0
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f7ff feb4 	bl	800d182 <dir_sdi>
 800d41a:	4603      	mov	r3, r0
 800d41c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d41e:	7dfb      	ldrb	r3, [r7, #23]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d12b      	bne.n	800d47c <dir_alloc+0x7a>
		n = 0;
 800d424:	2300      	movs	r3, #0
 800d426:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	69db      	ldr	r3, [r3, #28]
 800d42c:	4619      	mov	r1, r3
 800d42e:	68f8      	ldr	r0, [r7, #12]
 800d430:	f7ff fb96 	bl	800cb60 <move_window>
 800d434:	4603      	mov	r3, r0
 800d436:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d438:	7dfb      	ldrb	r3, [r7, #23]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d11d      	bne.n	800d47a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	6a1b      	ldr	r3, [r3, #32]
 800d442:	781b      	ldrb	r3, [r3, #0]
 800d444:	2be5      	cmp	r3, #229	; 0xe5
 800d446:	d004      	beq.n	800d452 <dir_alloc+0x50>
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	6a1b      	ldr	r3, [r3, #32]
 800d44c:	781b      	ldrb	r3, [r3, #0]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d107      	bne.n	800d462 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	3301      	adds	r3, #1
 800d456:	613b      	str	r3, [r7, #16]
 800d458:	693a      	ldr	r2, [r7, #16]
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	429a      	cmp	r2, r3
 800d45e:	d102      	bne.n	800d466 <dir_alloc+0x64>
 800d460:	e00c      	b.n	800d47c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800d462:	2300      	movs	r3, #0
 800d464:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800d466:	2101      	movs	r1, #1
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f7ff ff05 	bl	800d278 <dir_next>
 800d46e:	4603      	mov	r3, r0
 800d470:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800d472:	7dfb      	ldrb	r3, [r7, #23]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d0d7      	beq.n	800d428 <dir_alloc+0x26>
 800d478:	e000      	b.n	800d47c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800d47a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800d47c:	7dfb      	ldrb	r3, [r7, #23]
 800d47e:	2b04      	cmp	r3, #4
 800d480:	d101      	bne.n	800d486 <dir_alloc+0x84>
 800d482:	2307      	movs	r3, #7
 800d484:	75fb      	strb	r3, [r7, #23]
	return res;
 800d486:	7dfb      	ldrb	r3, [r7, #23]
}
 800d488:	4618      	mov	r0, r3
 800d48a:	3718      	adds	r7, #24
 800d48c:	46bd      	mov	sp, r7
 800d48e:	bd80      	pop	{r7, pc}

0800d490 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b084      	sub	sp, #16
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
 800d498:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	331a      	adds	r3, #26
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f7ff f8ea 	bl	800c678 <ld_word>
 800d4a4:	4603      	mov	r3, r0
 800d4a6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	781b      	ldrb	r3, [r3, #0]
 800d4ac:	2b03      	cmp	r3, #3
 800d4ae:	d109      	bne.n	800d4c4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	3314      	adds	r3, #20
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	f7ff f8df 	bl	800c678 <ld_word>
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	041b      	lsls	r3, r3, #16
 800d4be:	68fa      	ldr	r2, [r7, #12]
 800d4c0:	4313      	orrs	r3, r2
 800d4c2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
}
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	3710      	adds	r7, #16
 800d4ca:	46bd      	mov	sp, r7
 800d4cc:	bd80      	pop	{r7, pc}

0800d4ce <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800d4ce:	b580      	push	{r7, lr}
 800d4d0:	b084      	sub	sp, #16
 800d4d2:	af00      	add	r7, sp, #0
 800d4d4:	60f8      	str	r0, [r7, #12]
 800d4d6:	60b9      	str	r1, [r7, #8]
 800d4d8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800d4da:	68bb      	ldr	r3, [r7, #8]
 800d4dc:	331a      	adds	r3, #26
 800d4de:	687a      	ldr	r2, [r7, #4]
 800d4e0:	b292      	uxth	r2, r2
 800d4e2:	4611      	mov	r1, r2
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f7ff f902 	bl	800c6ee <st_word>
	if (fs->fs_type == FS_FAT32) {
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	781b      	ldrb	r3, [r3, #0]
 800d4ee:	2b03      	cmp	r3, #3
 800d4f0:	d109      	bne.n	800d506 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	f103 0214 	add.w	r2, r3, #20
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	0c1b      	lsrs	r3, r3, #16
 800d4fc:	b29b      	uxth	r3, r3
 800d4fe:	4619      	mov	r1, r3
 800d500:	4610      	mov	r0, r2
 800d502:	f7ff f8f4 	bl	800c6ee <st_word>
	}
}
 800d506:	bf00      	nop
 800d508:	3710      	adds	r7, #16
 800d50a:	46bd      	mov	sp, r7
 800d50c:	bd80      	pop	{r7, pc}

0800d50e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800d50e:	b580      	push	{r7, lr}
 800d510:	b086      	sub	sp, #24
 800d512:	af00      	add	r7, sp, #0
 800d514:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800d51c:	2100      	movs	r1, #0
 800d51e:	6878      	ldr	r0, [r7, #4]
 800d520:	f7ff fe2f 	bl	800d182 <dir_sdi>
 800d524:	4603      	mov	r3, r0
 800d526:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800d528:	7dfb      	ldrb	r3, [r7, #23]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d001      	beq.n	800d532 <dir_find+0x24>
 800d52e:	7dfb      	ldrb	r3, [r7, #23]
 800d530:	e03e      	b.n	800d5b0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	69db      	ldr	r3, [r3, #28]
 800d536:	4619      	mov	r1, r3
 800d538:	6938      	ldr	r0, [r7, #16]
 800d53a:	f7ff fb11 	bl	800cb60 <move_window>
 800d53e:	4603      	mov	r3, r0
 800d540:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800d542:	7dfb      	ldrb	r3, [r7, #23]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d12f      	bne.n	800d5a8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	6a1b      	ldr	r3, [r3, #32]
 800d54c:	781b      	ldrb	r3, [r3, #0]
 800d54e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800d550:	7bfb      	ldrb	r3, [r7, #15]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d102      	bne.n	800d55c <dir_find+0x4e>
 800d556:	2304      	movs	r3, #4
 800d558:	75fb      	strb	r3, [r7, #23]
 800d55a:	e028      	b.n	800d5ae <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	6a1b      	ldr	r3, [r3, #32]
 800d560:	330b      	adds	r3, #11
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d568:	b2da      	uxtb	r2, r3
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6a1b      	ldr	r3, [r3, #32]
 800d572:	330b      	adds	r3, #11
 800d574:	781b      	ldrb	r3, [r3, #0]
 800d576:	f003 0308 	and.w	r3, r3, #8
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d10a      	bne.n	800d594 <dir_find+0x86>
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6a18      	ldr	r0, [r3, #32]
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	3324      	adds	r3, #36	; 0x24
 800d586:	220b      	movs	r2, #11
 800d588:	4619      	mov	r1, r3
 800d58a:	f7ff f933 	bl	800c7f4 <mem_cmp>
 800d58e:	4603      	mov	r3, r0
 800d590:	2b00      	cmp	r3, #0
 800d592:	d00b      	beq.n	800d5ac <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800d594:	2100      	movs	r1, #0
 800d596:	6878      	ldr	r0, [r7, #4]
 800d598:	f7ff fe6e 	bl	800d278 <dir_next>
 800d59c:	4603      	mov	r3, r0
 800d59e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800d5a0:	7dfb      	ldrb	r3, [r7, #23]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d0c5      	beq.n	800d532 <dir_find+0x24>
 800d5a6:	e002      	b.n	800d5ae <dir_find+0xa0>
		if (res != FR_OK) break;
 800d5a8:	bf00      	nop
 800d5aa:	e000      	b.n	800d5ae <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800d5ac:	bf00      	nop

	return res;
 800d5ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3718      	adds	r7, #24
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	bd80      	pop	{r7, pc}

0800d5b8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b084      	sub	sp, #16
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800d5c6:	2101      	movs	r1, #1
 800d5c8:	6878      	ldr	r0, [r7, #4]
 800d5ca:	f7ff ff1a 	bl	800d402 <dir_alloc>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800d5d2:	7bfb      	ldrb	r3, [r7, #15]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d11c      	bne.n	800d612 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	69db      	ldr	r3, [r3, #28]
 800d5dc:	4619      	mov	r1, r3
 800d5de:	68b8      	ldr	r0, [r7, #8]
 800d5e0:	f7ff fabe 	bl	800cb60 <move_window>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d5e8:	7bfb      	ldrb	r3, [r7, #15]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d111      	bne.n	800d612 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	6a1b      	ldr	r3, [r3, #32]
 800d5f2:	2220      	movs	r2, #32
 800d5f4:	2100      	movs	r1, #0
 800d5f6:	4618      	mov	r0, r3
 800d5f8:	f7ff f8e1 	bl	800c7be <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6a18      	ldr	r0, [r3, #32]
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	3324      	adds	r3, #36	; 0x24
 800d604:	220b      	movs	r2, #11
 800d606:	4619      	mov	r1, r3
 800d608:	f7ff f8b8 	bl	800c77c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800d60c:	68bb      	ldr	r3, [r7, #8]
 800d60e:	2201      	movs	r2, #1
 800d610:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800d612:	7bfb      	ldrb	r3, [r7, #15]
}
 800d614:	4618      	mov	r0, r3
 800d616:	3710      	adds	r7, #16
 800d618:	46bd      	mov	sp, r7
 800d61a:	bd80      	pop	{r7, pc}

0800d61c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b088      	sub	sp, #32
 800d620:	af00      	add	r7, sp, #0
 800d622:	6078      	str	r0, [r7, #4]
 800d624:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	60fb      	str	r3, [r7, #12]
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	3324      	adds	r3, #36	; 0x24
 800d630:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800d632:	220b      	movs	r2, #11
 800d634:	2120      	movs	r1, #32
 800d636:	68b8      	ldr	r0, [r7, #8]
 800d638:	f7ff f8c1 	bl	800c7be <mem_set>
	si = i = 0; ni = 8;
 800d63c:	2300      	movs	r3, #0
 800d63e:	613b      	str	r3, [r7, #16]
 800d640:	693b      	ldr	r3, [r7, #16]
 800d642:	61fb      	str	r3, [r7, #28]
 800d644:	2308      	movs	r3, #8
 800d646:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800d648:	69fb      	ldr	r3, [r7, #28]
 800d64a:	1c5a      	adds	r2, r3, #1
 800d64c:	61fa      	str	r2, [r7, #28]
 800d64e:	68fa      	ldr	r2, [r7, #12]
 800d650:	4413      	add	r3, r2
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d656:	7efb      	ldrb	r3, [r7, #27]
 800d658:	2b20      	cmp	r3, #32
 800d65a:	d94e      	bls.n	800d6fa <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800d65c:	7efb      	ldrb	r3, [r7, #27]
 800d65e:	2b2f      	cmp	r3, #47	; 0x2f
 800d660:	d006      	beq.n	800d670 <create_name+0x54>
 800d662:	7efb      	ldrb	r3, [r7, #27]
 800d664:	2b5c      	cmp	r3, #92	; 0x5c
 800d666:	d110      	bne.n	800d68a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800d668:	e002      	b.n	800d670 <create_name+0x54>
 800d66a:	69fb      	ldr	r3, [r7, #28]
 800d66c:	3301      	adds	r3, #1
 800d66e:	61fb      	str	r3, [r7, #28]
 800d670:	68fa      	ldr	r2, [r7, #12]
 800d672:	69fb      	ldr	r3, [r7, #28]
 800d674:	4413      	add	r3, r2
 800d676:	781b      	ldrb	r3, [r3, #0]
 800d678:	2b2f      	cmp	r3, #47	; 0x2f
 800d67a:	d0f6      	beq.n	800d66a <create_name+0x4e>
 800d67c:	68fa      	ldr	r2, [r7, #12]
 800d67e:	69fb      	ldr	r3, [r7, #28]
 800d680:	4413      	add	r3, r2
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	2b5c      	cmp	r3, #92	; 0x5c
 800d686:	d0f0      	beq.n	800d66a <create_name+0x4e>
			break;
 800d688:	e038      	b.n	800d6fc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800d68a:	7efb      	ldrb	r3, [r7, #27]
 800d68c:	2b2e      	cmp	r3, #46	; 0x2e
 800d68e:	d003      	beq.n	800d698 <create_name+0x7c>
 800d690:	693a      	ldr	r2, [r7, #16]
 800d692:	697b      	ldr	r3, [r7, #20]
 800d694:	429a      	cmp	r2, r3
 800d696:	d30c      	bcc.n	800d6b2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800d698:	697b      	ldr	r3, [r7, #20]
 800d69a:	2b0b      	cmp	r3, #11
 800d69c:	d002      	beq.n	800d6a4 <create_name+0x88>
 800d69e:	7efb      	ldrb	r3, [r7, #27]
 800d6a0:	2b2e      	cmp	r3, #46	; 0x2e
 800d6a2:	d001      	beq.n	800d6a8 <create_name+0x8c>
 800d6a4:	2306      	movs	r3, #6
 800d6a6:	e044      	b.n	800d732 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800d6a8:	2308      	movs	r3, #8
 800d6aa:	613b      	str	r3, [r7, #16]
 800d6ac:	230b      	movs	r3, #11
 800d6ae:	617b      	str	r3, [r7, #20]
			continue;
 800d6b0:	e022      	b.n	800d6f8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800d6b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	da04      	bge.n	800d6c4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800d6ba:	7efb      	ldrb	r3, [r7, #27]
 800d6bc:	3b80      	subs	r3, #128	; 0x80
 800d6be:	4a1f      	ldr	r2, [pc, #124]	; (800d73c <create_name+0x120>)
 800d6c0:	5cd3      	ldrb	r3, [r2, r3]
 800d6c2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800d6c4:	7efb      	ldrb	r3, [r7, #27]
 800d6c6:	4619      	mov	r1, r3
 800d6c8:	481d      	ldr	r0, [pc, #116]	; (800d740 <create_name+0x124>)
 800d6ca:	f7ff f8ba 	bl	800c842 <chk_chr>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d001      	beq.n	800d6d8 <create_name+0xbc>
 800d6d4:	2306      	movs	r3, #6
 800d6d6:	e02c      	b.n	800d732 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800d6d8:	7efb      	ldrb	r3, [r7, #27]
 800d6da:	2b60      	cmp	r3, #96	; 0x60
 800d6dc:	d905      	bls.n	800d6ea <create_name+0xce>
 800d6de:	7efb      	ldrb	r3, [r7, #27]
 800d6e0:	2b7a      	cmp	r3, #122	; 0x7a
 800d6e2:	d802      	bhi.n	800d6ea <create_name+0xce>
 800d6e4:	7efb      	ldrb	r3, [r7, #27]
 800d6e6:	3b20      	subs	r3, #32
 800d6e8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800d6ea:	693b      	ldr	r3, [r7, #16]
 800d6ec:	1c5a      	adds	r2, r3, #1
 800d6ee:	613a      	str	r2, [r7, #16]
 800d6f0:	68ba      	ldr	r2, [r7, #8]
 800d6f2:	4413      	add	r3, r2
 800d6f4:	7efa      	ldrb	r2, [r7, #27]
 800d6f6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800d6f8:	e7a6      	b.n	800d648 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800d6fa:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800d6fc:	68fa      	ldr	r2, [r7, #12]
 800d6fe:	69fb      	ldr	r3, [r7, #28]
 800d700:	441a      	add	r2, r3
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800d706:	693b      	ldr	r3, [r7, #16]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d101      	bne.n	800d710 <create_name+0xf4>
 800d70c:	2306      	movs	r3, #6
 800d70e:	e010      	b.n	800d732 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d710:	68bb      	ldr	r3, [r7, #8]
 800d712:	781b      	ldrb	r3, [r3, #0]
 800d714:	2be5      	cmp	r3, #229	; 0xe5
 800d716:	d102      	bne.n	800d71e <create_name+0x102>
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	2205      	movs	r2, #5
 800d71c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800d71e:	7efb      	ldrb	r3, [r7, #27]
 800d720:	2b20      	cmp	r3, #32
 800d722:	d801      	bhi.n	800d728 <create_name+0x10c>
 800d724:	2204      	movs	r2, #4
 800d726:	e000      	b.n	800d72a <create_name+0x10e>
 800d728:	2200      	movs	r2, #0
 800d72a:	68bb      	ldr	r3, [r7, #8]
 800d72c:	330b      	adds	r3, #11
 800d72e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800d730:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800d732:	4618      	mov	r0, r3
 800d734:	3720      	adds	r7, #32
 800d736:	46bd      	mov	sp, r7
 800d738:	bd80      	pop	{r7, pc}
 800d73a:	bf00      	nop
 800d73c:	08013e14 	.word	0x08013e14
 800d740:	08013d30 	.word	0x08013d30

0800d744 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b086      	sub	sp, #24
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
 800d74c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d752:	693b      	ldr	r3, [r7, #16]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d758:	e002      	b.n	800d760 <follow_path+0x1c>
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	3301      	adds	r3, #1
 800d75e:	603b      	str	r3, [r7, #0]
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	781b      	ldrb	r3, [r3, #0]
 800d764:	2b2f      	cmp	r3, #47	; 0x2f
 800d766:	d0f8      	beq.n	800d75a <follow_path+0x16>
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	781b      	ldrb	r3, [r3, #0]
 800d76c:	2b5c      	cmp	r3, #92	; 0x5c
 800d76e:	d0f4      	beq.n	800d75a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d770:	693b      	ldr	r3, [r7, #16]
 800d772:	2200      	movs	r2, #0
 800d774:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d776:	683b      	ldr	r3, [r7, #0]
 800d778:	781b      	ldrb	r3, [r3, #0]
 800d77a:	2b1f      	cmp	r3, #31
 800d77c:	d80a      	bhi.n	800d794 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	2280      	movs	r2, #128	; 0x80
 800d782:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d786:	2100      	movs	r1, #0
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	f7ff fcfa 	bl	800d182 <dir_sdi>
 800d78e:	4603      	mov	r3, r0
 800d790:	75fb      	strb	r3, [r7, #23]
 800d792:	e043      	b.n	800d81c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d794:	463b      	mov	r3, r7
 800d796:	4619      	mov	r1, r3
 800d798:	6878      	ldr	r0, [r7, #4]
 800d79a:	f7ff ff3f 	bl	800d61c <create_name>
 800d79e:	4603      	mov	r3, r0
 800d7a0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d7a2:	7dfb      	ldrb	r3, [r7, #23]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d134      	bne.n	800d812 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d7a8:	6878      	ldr	r0, [r7, #4]
 800d7aa:	f7ff feb0 	bl	800d50e <dir_find>
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d7b8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d7ba:	7dfb      	ldrb	r3, [r7, #23]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d00a      	beq.n	800d7d6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d7c0:	7dfb      	ldrb	r3, [r7, #23]
 800d7c2:	2b04      	cmp	r3, #4
 800d7c4:	d127      	bne.n	800d816 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d7c6:	7afb      	ldrb	r3, [r7, #11]
 800d7c8:	f003 0304 	and.w	r3, r3, #4
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d122      	bne.n	800d816 <follow_path+0xd2>
 800d7d0:	2305      	movs	r3, #5
 800d7d2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d7d4:	e01f      	b.n	800d816 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d7d6:	7afb      	ldrb	r3, [r7, #11]
 800d7d8:	f003 0304 	and.w	r3, r3, #4
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d11c      	bne.n	800d81a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d7e0:	693b      	ldr	r3, [r7, #16]
 800d7e2:	799b      	ldrb	r3, [r3, #6]
 800d7e4:	f003 0310 	and.w	r3, r3, #16
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d102      	bne.n	800d7f2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d7ec:	2305      	movs	r3, #5
 800d7ee:	75fb      	strb	r3, [r7, #23]
 800d7f0:	e014      	b.n	800d81c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	695b      	ldr	r3, [r3, #20]
 800d7fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d800:	4413      	add	r3, r2
 800d802:	4619      	mov	r1, r3
 800d804:	68f8      	ldr	r0, [r7, #12]
 800d806:	f7ff fe43 	bl	800d490 <ld_clust>
 800d80a:	4602      	mov	r2, r0
 800d80c:	693b      	ldr	r3, [r7, #16]
 800d80e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d810:	e7c0      	b.n	800d794 <follow_path+0x50>
			if (res != FR_OK) break;
 800d812:	bf00      	nop
 800d814:	e002      	b.n	800d81c <follow_path+0xd8>
				break;
 800d816:	bf00      	nop
 800d818:	e000      	b.n	800d81c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d81a:	bf00      	nop
			}
		}
	}

	return res;
 800d81c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d81e:	4618      	mov	r0, r3
 800d820:	3718      	adds	r7, #24
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}

0800d826 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d826:	b480      	push	{r7}
 800d828:	b087      	sub	sp, #28
 800d82a:	af00      	add	r7, sp, #0
 800d82c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d82e:	f04f 33ff 	mov.w	r3, #4294967295
 800d832:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d031      	beq.n	800d8a0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	617b      	str	r3, [r7, #20]
 800d842:	e002      	b.n	800d84a <get_ldnumber+0x24>
 800d844:	697b      	ldr	r3, [r7, #20]
 800d846:	3301      	adds	r3, #1
 800d848:	617b      	str	r3, [r7, #20]
 800d84a:	697b      	ldr	r3, [r7, #20]
 800d84c:	781b      	ldrb	r3, [r3, #0]
 800d84e:	2b20      	cmp	r3, #32
 800d850:	d903      	bls.n	800d85a <get_ldnumber+0x34>
 800d852:	697b      	ldr	r3, [r7, #20]
 800d854:	781b      	ldrb	r3, [r3, #0]
 800d856:	2b3a      	cmp	r3, #58	; 0x3a
 800d858:	d1f4      	bne.n	800d844 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d85a:	697b      	ldr	r3, [r7, #20]
 800d85c:	781b      	ldrb	r3, [r3, #0]
 800d85e:	2b3a      	cmp	r3, #58	; 0x3a
 800d860:	d11c      	bne.n	800d89c <get_ldnumber+0x76>
			tp = *path;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	1c5a      	adds	r2, r3, #1
 800d86c:	60fa      	str	r2, [r7, #12]
 800d86e:	781b      	ldrb	r3, [r3, #0]
 800d870:	3b30      	subs	r3, #48	; 0x30
 800d872:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d874:	68bb      	ldr	r3, [r7, #8]
 800d876:	2b09      	cmp	r3, #9
 800d878:	d80e      	bhi.n	800d898 <get_ldnumber+0x72>
 800d87a:	68fa      	ldr	r2, [r7, #12]
 800d87c:	697b      	ldr	r3, [r7, #20]
 800d87e:	429a      	cmp	r2, r3
 800d880:	d10a      	bne.n	800d898 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d107      	bne.n	800d898 <get_ldnumber+0x72>
					vol = (int)i;
 800d888:	68bb      	ldr	r3, [r7, #8]
 800d88a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d88c:	697b      	ldr	r3, [r7, #20]
 800d88e:	3301      	adds	r3, #1
 800d890:	617b      	str	r3, [r7, #20]
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	697a      	ldr	r2, [r7, #20]
 800d896:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d898:	693b      	ldr	r3, [r7, #16]
 800d89a:	e002      	b.n	800d8a2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d89c:	2300      	movs	r3, #0
 800d89e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d8a0:	693b      	ldr	r3, [r7, #16]
}
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	371c      	adds	r7, #28
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ac:	4770      	bx	lr
	...

0800d8b0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b082      	sub	sp, #8
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
 800d8b8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	2200      	movs	r2, #0
 800d8be:	70da      	strb	r2, [r3, #3]
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	f04f 32ff 	mov.w	r2, #4294967295
 800d8c6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d8c8:	6839      	ldr	r1, [r7, #0]
 800d8ca:	6878      	ldr	r0, [r7, #4]
 800d8cc:	f7ff f948 	bl	800cb60 <move_window>
 800d8d0:	4603      	mov	r3, r0
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d001      	beq.n	800d8da <check_fs+0x2a>
 800d8d6:	2304      	movs	r3, #4
 800d8d8:	e038      	b.n	800d94c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	3330      	adds	r3, #48	; 0x30
 800d8de:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	f7fe fec8 	bl	800c678 <ld_word>
 800d8e8:	4603      	mov	r3, r0
 800d8ea:	461a      	mov	r2, r3
 800d8ec:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d8f0:	429a      	cmp	r2, r3
 800d8f2:	d001      	beq.n	800d8f8 <check_fs+0x48>
 800d8f4:	2303      	movs	r3, #3
 800d8f6:	e029      	b.n	800d94c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d8fe:	2be9      	cmp	r3, #233	; 0xe9
 800d900:	d009      	beq.n	800d916 <check_fs+0x66>
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d908:	2beb      	cmp	r3, #235	; 0xeb
 800d90a:	d11e      	bne.n	800d94a <check_fs+0x9a>
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800d912:	2b90      	cmp	r3, #144	; 0x90
 800d914:	d119      	bne.n	800d94a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	3330      	adds	r3, #48	; 0x30
 800d91a:	3336      	adds	r3, #54	; 0x36
 800d91c:	4618      	mov	r0, r3
 800d91e:	f7fe fec3 	bl	800c6a8 <ld_dword>
 800d922:	4603      	mov	r3, r0
 800d924:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d928:	4a0a      	ldr	r2, [pc, #40]	; (800d954 <check_fs+0xa4>)
 800d92a:	4293      	cmp	r3, r2
 800d92c:	d101      	bne.n	800d932 <check_fs+0x82>
 800d92e:	2300      	movs	r3, #0
 800d930:	e00c      	b.n	800d94c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	3330      	adds	r3, #48	; 0x30
 800d936:	3352      	adds	r3, #82	; 0x52
 800d938:	4618      	mov	r0, r3
 800d93a:	f7fe feb5 	bl	800c6a8 <ld_dword>
 800d93e:	4603      	mov	r3, r0
 800d940:	4a05      	ldr	r2, [pc, #20]	; (800d958 <check_fs+0xa8>)
 800d942:	4293      	cmp	r3, r2
 800d944:	d101      	bne.n	800d94a <check_fs+0x9a>
 800d946:	2300      	movs	r3, #0
 800d948:	e000      	b.n	800d94c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d94a:	2302      	movs	r3, #2
}
 800d94c:	4618      	mov	r0, r3
 800d94e:	3708      	adds	r7, #8
 800d950:	46bd      	mov	sp, r7
 800d952:	bd80      	pop	{r7, pc}
 800d954:	00544146 	.word	0x00544146
 800d958:	33544146 	.word	0x33544146

0800d95c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d95c:	b580      	push	{r7, lr}
 800d95e:	b096      	sub	sp, #88	; 0x58
 800d960:	af00      	add	r7, sp, #0
 800d962:	60f8      	str	r0, [r7, #12]
 800d964:	60b9      	str	r1, [r7, #8]
 800d966:	4613      	mov	r3, r2
 800d968:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	2200      	movs	r2, #0
 800d96e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d970:	68f8      	ldr	r0, [r7, #12]
 800d972:	f7ff ff58 	bl	800d826 <get_ldnumber>
 800d976:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	da01      	bge.n	800d982 <find_volume+0x26>
 800d97e:	230b      	movs	r3, #11
 800d980:	e22e      	b.n	800dde0 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d982:	4aa8      	ldr	r2, [pc, #672]	; (800dc24 <find_volume+0x2c8>)
 800d984:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d98a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d101      	bne.n	800d996 <find_volume+0x3a>
 800d992:	230c      	movs	r3, #12
 800d994:	e224      	b.n	800dde0 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d996:	68bb      	ldr	r3, [r7, #8]
 800d998:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d99a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d99c:	79fb      	ldrb	r3, [r7, #7]
 800d99e:	f023 0301 	bic.w	r3, r3, #1
 800d9a2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d9a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9a6:	781b      	ldrb	r3, [r3, #0]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d01a      	beq.n	800d9e2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9ae:	785b      	ldrb	r3, [r3, #1]
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	f7fe fde1 	bl	800c578 <disk_status>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d9bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d9c0:	f003 0301 	and.w	r3, r3, #1
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d10c      	bne.n	800d9e2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d9c8:	79fb      	ldrb	r3, [r7, #7]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d007      	beq.n	800d9de <find_volume+0x82>
 800d9ce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d9d2:	f003 0304 	and.w	r3, r3, #4
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d001      	beq.n	800d9de <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d9da:	230a      	movs	r3, #10
 800d9dc:	e200      	b.n	800dde0 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800d9de:	2300      	movs	r3, #0
 800d9e0:	e1fe      	b.n	800dde0 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d9e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d9e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d9ea:	b2da      	uxtb	r2, r3
 800d9ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9ee:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d9f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9f2:	785b      	ldrb	r3, [r3, #1]
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	f7fe fdd9 	bl	800c5ac <disk_initialize>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800da00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da04:	f003 0301 	and.w	r3, r3, #1
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d001      	beq.n	800da10 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800da0c:	2303      	movs	r3, #3
 800da0e:	e1e7      	b.n	800dde0 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800da10:	79fb      	ldrb	r3, [r7, #7]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d007      	beq.n	800da26 <find_volume+0xca>
 800da16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da1a:	f003 0304 	and.w	r3, r3, #4
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d001      	beq.n	800da26 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800da22:	230a      	movs	r3, #10
 800da24:	e1dc      	b.n	800dde0 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800da26:	2300      	movs	r3, #0
 800da28:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800da2a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800da2c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800da2e:	f7ff ff3f 	bl	800d8b0 <check_fs>
 800da32:	4603      	mov	r3, r0
 800da34:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800da38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800da3c:	2b02      	cmp	r3, #2
 800da3e:	d14b      	bne.n	800dad8 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800da40:	2300      	movs	r3, #0
 800da42:	643b      	str	r3, [r7, #64]	; 0x40
 800da44:	e01f      	b.n	800da86 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800da46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da48:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800da4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da4e:	011b      	lsls	r3, r3, #4
 800da50:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800da54:	4413      	add	r3, r2
 800da56:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800da58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da5a:	3304      	adds	r3, #4
 800da5c:	781b      	ldrb	r3, [r3, #0]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d006      	beq.n	800da70 <find_volume+0x114>
 800da62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da64:	3308      	adds	r3, #8
 800da66:	4618      	mov	r0, r3
 800da68:	f7fe fe1e 	bl	800c6a8 <ld_dword>
 800da6c:	4602      	mov	r2, r0
 800da6e:	e000      	b.n	800da72 <find_volume+0x116>
 800da70:	2200      	movs	r2, #0
 800da72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da74:	009b      	lsls	r3, r3, #2
 800da76:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800da7a:	440b      	add	r3, r1
 800da7c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800da80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da82:	3301      	adds	r3, #1
 800da84:	643b      	str	r3, [r7, #64]	; 0x40
 800da86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da88:	2b03      	cmp	r3, #3
 800da8a:	d9dc      	bls.n	800da46 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800da8c:	2300      	movs	r3, #0
 800da8e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800da90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da92:	2b00      	cmp	r3, #0
 800da94:	d002      	beq.n	800da9c <find_volume+0x140>
 800da96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da98:	3b01      	subs	r3, #1
 800da9a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800da9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800da9e:	009b      	lsls	r3, r3, #2
 800daa0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800daa4:	4413      	add	r3, r2
 800daa6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800daaa:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800daac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d005      	beq.n	800dabe <find_volume+0x162>
 800dab2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dab4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dab6:	f7ff fefb 	bl	800d8b0 <check_fs>
 800daba:	4603      	mov	r3, r0
 800dabc:	e000      	b.n	800dac0 <find_volume+0x164>
 800dabe:	2303      	movs	r3, #3
 800dac0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800dac4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dac8:	2b01      	cmp	r3, #1
 800daca:	d905      	bls.n	800dad8 <find_volume+0x17c>
 800dacc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dace:	3301      	adds	r3, #1
 800dad0:	643b      	str	r3, [r7, #64]	; 0x40
 800dad2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800dad4:	2b03      	cmp	r3, #3
 800dad6:	d9e1      	bls.n	800da9c <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800dad8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dadc:	2b04      	cmp	r3, #4
 800dade:	d101      	bne.n	800dae4 <find_volume+0x188>
 800dae0:	2301      	movs	r3, #1
 800dae2:	e17d      	b.n	800dde0 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800dae4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dae8:	2b01      	cmp	r3, #1
 800daea:	d901      	bls.n	800daf0 <find_volume+0x194>
 800daec:	230d      	movs	r3, #13
 800daee:	e177      	b.n	800dde0 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800daf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daf2:	3330      	adds	r3, #48	; 0x30
 800daf4:	330b      	adds	r3, #11
 800daf6:	4618      	mov	r0, r3
 800daf8:	f7fe fdbe 	bl	800c678 <ld_word>
 800dafc:	4603      	mov	r3, r0
 800dafe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800db02:	d001      	beq.n	800db08 <find_volume+0x1ac>
 800db04:	230d      	movs	r3, #13
 800db06:	e16b      	b.n	800dde0 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800db08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db0a:	3330      	adds	r3, #48	; 0x30
 800db0c:	3316      	adds	r3, #22
 800db0e:	4618      	mov	r0, r3
 800db10:	f7fe fdb2 	bl	800c678 <ld_word>
 800db14:	4603      	mov	r3, r0
 800db16:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800db18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d106      	bne.n	800db2c <find_volume+0x1d0>
 800db1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db20:	3330      	adds	r3, #48	; 0x30
 800db22:	3324      	adds	r3, #36	; 0x24
 800db24:	4618      	mov	r0, r3
 800db26:	f7fe fdbf 	bl	800c6a8 <ld_dword>
 800db2a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800db2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800db30:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800db32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db34:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800db38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db3a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800db3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db3e:	789b      	ldrb	r3, [r3, #2]
 800db40:	2b01      	cmp	r3, #1
 800db42:	d005      	beq.n	800db50 <find_volume+0x1f4>
 800db44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db46:	789b      	ldrb	r3, [r3, #2]
 800db48:	2b02      	cmp	r3, #2
 800db4a:	d001      	beq.n	800db50 <find_volume+0x1f4>
 800db4c:	230d      	movs	r3, #13
 800db4e:	e147      	b.n	800dde0 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800db50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db52:	789b      	ldrb	r3, [r3, #2]
 800db54:	461a      	mov	r2, r3
 800db56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db58:	fb02 f303 	mul.w	r3, r2, r3
 800db5c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800db5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800db64:	b29a      	uxth	r2, r3
 800db66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db68:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800db6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db6c:	895b      	ldrh	r3, [r3, #10]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d008      	beq.n	800db84 <find_volume+0x228>
 800db72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db74:	895b      	ldrh	r3, [r3, #10]
 800db76:	461a      	mov	r2, r3
 800db78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db7a:	895b      	ldrh	r3, [r3, #10]
 800db7c:	3b01      	subs	r3, #1
 800db7e:	4013      	ands	r3, r2
 800db80:	2b00      	cmp	r3, #0
 800db82:	d001      	beq.n	800db88 <find_volume+0x22c>
 800db84:	230d      	movs	r3, #13
 800db86:	e12b      	b.n	800dde0 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800db88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db8a:	3330      	adds	r3, #48	; 0x30
 800db8c:	3311      	adds	r3, #17
 800db8e:	4618      	mov	r0, r3
 800db90:	f7fe fd72 	bl	800c678 <ld_word>
 800db94:	4603      	mov	r3, r0
 800db96:	461a      	mov	r2, r3
 800db98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db9a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800db9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db9e:	891b      	ldrh	r3, [r3, #8]
 800dba0:	f003 030f 	and.w	r3, r3, #15
 800dba4:	b29b      	uxth	r3, r3
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d001      	beq.n	800dbae <find_volume+0x252>
 800dbaa:	230d      	movs	r3, #13
 800dbac:	e118      	b.n	800dde0 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800dbae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbb0:	3330      	adds	r3, #48	; 0x30
 800dbb2:	3313      	adds	r3, #19
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	f7fe fd5f 	bl	800c678 <ld_word>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800dbbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d106      	bne.n	800dbd2 <find_volume+0x276>
 800dbc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbc6:	3330      	adds	r3, #48	; 0x30
 800dbc8:	3320      	adds	r3, #32
 800dbca:	4618      	mov	r0, r3
 800dbcc:	f7fe fd6c 	bl	800c6a8 <ld_dword>
 800dbd0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800dbd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbd4:	3330      	adds	r3, #48	; 0x30
 800dbd6:	330e      	adds	r3, #14
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f7fe fd4d 	bl	800c678 <ld_word>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800dbe2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d101      	bne.n	800dbec <find_volume+0x290>
 800dbe8:	230d      	movs	r3, #13
 800dbea:	e0f9      	b.n	800dde0 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800dbec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dbee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dbf0:	4413      	add	r3, r2
 800dbf2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dbf4:	8912      	ldrh	r2, [r2, #8]
 800dbf6:	0912      	lsrs	r2, r2, #4
 800dbf8:	b292      	uxth	r2, r2
 800dbfa:	4413      	add	r3, r2
 800dbfc:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800dbfe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc02:	429a      	cmp	r2, r3
 800dc04:	d201      	bcs.n	800dc0a <find_volume+0x2ae>
 800dc06:	230d      	movs	r3, #13
 800dc08:	e0ea      	b.n	800dde0 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800dc0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dc0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc0e:	1ad3      	subs	r3, r2, r3
 800dc10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc12:	8952      	ldrh	r2, [r2, #10]
 800dc14:	fbb3 f3f2 	udiv	r3, r3, r2
 800dc18:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800dc1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d103      	bne.n	800dc28 <find_volume+0x2cc>
 800dc20:	230d      	movs	r3, #13
 800dc22:	e0dd      	b.n	800dde0 <find_volume+0x484>
 800dc24:	20000370 	.word	0x20000370
		fmt = FS_FAT32;
 800dc28:	2303      	movs	r3, #3
 800dc2a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800dc2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc30:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800dc34:	4293      	cmp	r3, r2
 800dc36:	d802      	bhi.n	800dc3e <find_volume+0x2e2>
 800dc38:	2302      	movs	r3, #2
 800dc3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800dc3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc40:	f640 72f5 	movw	r2, #4085	; 0xff5
 800dc44:	4293      	cmp	r3, r2
 800dc46:	d802      	bhi.n	800dc4e <find_volume+0x2f2>
 800dc48:	2301      	movs	r3, #1
 800dc4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800dc4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc50:	1c9a      	adds	r2, r3, #2
 800dc52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc54:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800dc56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc58:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dc5a:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800dc5c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dc5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dc60:	441a      	add	r2, r3
 800dc62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc64:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800dc66:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800dc68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc6a:	441a      	add	r2, r3
 800dc6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc6e:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800dc70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dc74:	2b03      	cmp	r3, #3
 800dc76:	d11e      	bne.n	800dcb6 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800dc78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc7a:	3330      	adds	r3, #48	; 0x30
 800dc7c:	332a      	adds	r3, #42	; 0x2a
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7fe fcfa 	bl	800c678 <ld_word>
 800dc84:	4603      	mov	r3, r0
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d001      	beq.n	800dc8e <find_volume+0x332>
 800dc8a:	230d      	movs	r3, #13
 800dc8c:	e0a8      	b.n	800dde0 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800dc8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc90:	891b      	ldrh	r3, [r3, #8]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	d001      	beq.n	800dc9a <find_volume+0x33e>
 800dc96:	230d      	movs	r3, #13
 800dc98:	e0a2      	b.n	800dde0 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800dc9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc9c:	3330      	adds	r3, #48	; 0x30
 800dc9e:	332c      	adds	r3, #44	; 0x2c
 800dca0:	4618      	mov	r0, r3
 800dca2:	f7fe fd01 	bl	800c6a8 <ld_dword>
 800dca6:	4602      	mov	r2, r0
 800dca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcaa:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800dcac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcae:	695b      	ldr	r3, [r3, #20]
 800dcb0:	009b      	lsls	r3, r3, #2
 800dcb2:	647b      	str	r3, [r7, #68]	; 0x44
 800dcb4:	e01f      	b.n	800dcf6 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800dcb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcb8:	891b      	ldrh	r3, [r3, #8]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d101      	bne.n	800dcc2 <find_volume+0x366>
 800dcbe:	230d      	movs	r3, #13
 800dcc0:	e08e      	b.n	800dde0 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800dcc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcc4:	6a1a      	ldr	r2, [r3, #32]
 800dcc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dcc8:	441a      	add	r2, r3
 800dcca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dccc:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800dcce:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dcd2:	2b02      	cmp	r3, #2
 800dcd4:	d103      	bne.n	800dcde <find_volume+0x382>
 800dcd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcd8:	695b      	ldr	r3, [r3, #20]
 800dcda:	005b      	lsls	r3, r3, #1
 800dcdc:	e00a      	b.n	800dcf4 <find_volume+0x398>
 800dcde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dce0:	695a      	ldr	r2, [r3, #20]
 800dce2:	4613      	mov	r3, r2
 800dce4:	005b      	lsls	r3, r3, #1
 800dce6:	4413      	add	r3, r2
 800dce8:	085a      	lsrs	r2, r3, #1
 800dcea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcec:	695b      	ldr	r3, [r3, #20]
 800dcee:	f003 0301 	and.w	r3, r3, #1
 800dcf2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800dcf4:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800dcf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcf8:	699a      	ldr	r2, [r3, #24]
 800dcfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dcfc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800dd00:	0a5b      	lsrs	r3, r3, #9
 800dd02:	429a      	cmp	r2, r3
 800dd04:	d201      	bcs.n	800dd0a <find_volume+0x3ae>
 800dd06:	230d      	movs	r3, #13
 800dd08:	e06a      	b.n	800dde0 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800dd0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd0c:	f04f 32ff 	mov.w	r2, #4294967295
 800dd10:	611a      	str	r2, [r3, #16]
 800dd12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd14:	691a      	ldr	r2, [r3, #16]
 800dd16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd18:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800dd1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd1c:	2280      	movs	r2, #128	; 0x80
 800dd1e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800dd20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800dd24:	2b03      	cmp	r3, #3
 800dd26:	d149      	bne.n	800ddbc <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800dd28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd2a:	3330      	adds	r3, #48	; 0x30
 800dd2c:	3330      	adds	r3, #48	; 0x30
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f7fe fca2 	bl	800c678 <ld_word>
 800dd34:	4603      	mov	r3, r0
 800dd36:	2b01      	cmp	r3, #1
 800dd38:	d140      	bne.n	800ddbc <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800dd3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dd3c:	3301      	adds	r3, #1
 800dd3e:	4619      	mov	r1, r3
 800dd40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800dd42:	f7fe ff0d 	bl	800cb60 <move_window>
 800dd46:	4603      	mov	r3, r0
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d137      	bne.n	800ddbc <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800dd4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd4e:	2200      	movs	r2, #0
 800dd50:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800dd52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd54:	3330      	adds	r3, #48	; 0x30
 800dd56:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f7fe fc8c 	bl	800c678 <ld_word>
 800dd60:	4603      	mov	r3, r0
 800dd62:	461a      	mov	r2, r3
 800dd64:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800dd68:	429a      	cmp	r2, r3
 800dd6a:	d127      	bne.n	800ddbc <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800dd6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd6e:	3330      	adds	r3, #48	; 0x30
 800dd70:	4618      	mov	r0, r3
 800dd72:	f7fe fc99 	bl	800c6a8 <ld_dword>
 800dd76:	4603      	mov	r3, r0
 800dd78:	4a1b      	ldr	r2, [pc, #108]	; (800dde8 <find_volume+0x48c>)
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	d11e      	bne.n	800ddbc <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800dd7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd80:	3330      	adds	r3, #48	; 0x30
 800dd82:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800dd86:	4618      	mov	r0, r3
 800dd88:	f7fe fc8e 	bl	800c6a8 <ld_dword>
 800dd8c:	4603      	mov	r3, r0
 800dd8e:	4a17      	ldr	r2, [pc, #92]	; (800ddec <find_volume+0x490>)
 800dd90:	4293      	cmp	r3, r2
 800dd92:	d113      	bne.n	800ddbc <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800dd94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd96:	3330      	adds	r3, #48	; 0x30
 800dd98:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f7fe fc83 	bl	800c6a8 <ld_dword>
 800dda2:	4602      	mov	r2, r0
 800dda4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dda6:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800dda8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddaa:	3330      	adds	r3, #48	; 0x30
 800ddac:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	f7fe fc79 	bl	800c6a8 <ld_dword>
 800ddb6:	4602      	mov	r2, r0
 800ddb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddba:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ddbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddbe:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ddc2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ddc4:	4b0a      	ldr	r3, [pc, #40]	; (800ddf0 <find_volume+0x494>)
 800ddc6:	881b      	ldrh	r3, [r3, #0]
 800ddc8:	3301      	adds	r3, #1
 800ddca:	b29a      	uxth	r2, r3
 800ddcc:	4b08      	ldr	r3, [pc, #32]	; (800ddf0 <find_volume+0x494>)
 800ddce:	801a      	strh	r2, [r3, #0]
 800ddd0:	4b07      	ldr	r3, [pc, #28]	; (800ddf0 <find_volume+0x494>)
 800ddd2:	881a      	ldrh	r2, [r3, #0]
 800ddd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddd6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ddd8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ddda:	f7fe fe59 	bl	800ca90 <clear_lock>
#endif
	return FR_OK;
 800ddde:	2300      	movs	r3, #0
}
 800dde0:	4618      	mov	r0, r3
 800dde2:	3758      	adds	r7, #88	; 0x58
 800dde4:	46bd      	mov	sp, r7
 800dde6:	bd80      	pop	{r7, pc}
 800dde8:	41615252 	.word	0x41615252
 800ddec:	61417272 	.word	0x61417272
 800ddf0:	20000374 	.word	0x20000374

0800ddf4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b084      	sub	sp, #16
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
 800ddfc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ddfe:	2309      	movs	r3, #9
 800de00:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d01c      	beq.n	800de42 <validate+0x4e>
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d018      	beq.n	800de42 <validate+0x4e>
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d013      	beq.n	800de42 <validate+0x4e>
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	889a      	ldrh	r2, [r3, #4]
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	88db      	ldrh	r3, [r3, #6]
 800de24:	429a      	cmp	r2, r3
 800de26:	d10c      	bne.n	800de42 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	785b      	ldrb	r3, [r3, #1]
 800de2e:	4618      	mov	r0, r3
 800de30:	f7fe fba2 	bl	800c578 <disk_status>
 800de34:	4603      	mov	r3, r0
 800de36:	f003 0301 	and.w	r3, r3, #1
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d101      	bne.n	800de42 <validate+0x4e>
			res = FR_OK;
 800de3e:	2300      	movs	r3, #0
 800de40:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800de42:	7bfb      	ldrb	r3, [r7, #15]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d102      	bne.n	800de4e <validate+0x5a>
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	e000      	b.n	800de50 <validate+0x5c>
 800de4e:	2300      	movs	r3, #0
 800de50:	683a      	ldr	r2, [r7, #0]
 800de52:	6013      	str	r3, [r2, #0]
	return res;
 800de54:	7bfb      	ldrb	r3, [r7, #15]
}
 800de56:	4618      	mov	r0, r3
 800de58:	3710      	adds	r7, #16
 800de5a:	46bd      	mov	sp, r7
 800de5c:	bd80      	pop	{r7, pc}
	...

0800de60 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b088      	sub	sp, #32
 800de64:	af00      	add	r7, sp, #0
 800de66:	60f8      	str	r0, [r7, #12]
 800de68:	60b9      	str	r1, [r7, #8]
 800de6a:	4613      	mov	r3, r2
 800de6c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800de6e:	68bb      	ldr	r3, [r7, #8]
 800de70:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800de72:	f107 0310 	add.w	r3, r7, #16
 800de76:	4618      	mov	r0, r3
 800de78:	f7ff fcd5 	bl	800d826 <get_ldnumber>
 800de7c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800de7e:	69fb      	ldr	r3, [r7, #28]
 800de80:	2b00      	cmp	r3, #0
 800de82:	da01      	bge.n	800de88 <f_mount+0x28>
 800de84:	230b      	movs	r3, #11
 800de86:	e02b      	b.n	800dee0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800de88:	4a17      	ldr	r2, [pc, #92]	; (800dee8 <f_mount+0x88>)
 800de8a:	69fb      	ldr	r3, [r7, #28]
 800de8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800de90:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800de92:	69bb      	ldr	r3, [r7, #24]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d005      	beq.n	800dea4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800de98:	69b8      	ldr	r0, [r7, #24]
 800de9a:	f7fe fdf9 	bl	800ca90 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800de9e:	69bb      	ldr	r3, [r7, #24]
 800dea0:	2200      	movs	r2, #0
 800dea2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d002      	beq.n	800deb0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	2200      	movs	r2, #0
 800deae:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800deb0:	68fa      	ldr	r2, [r7, #12]
 800deb2:	490d      	ldr	r1, [pc, #52]	; (800dee8 <f_mount+0x88>)
 800deb4:	69fb      	ldr	r3, [r7, #28]
 800deb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d002      	beq.n	800dec6 <f_mount+0x66>
 800dec0:	79fb      	ldrb	r3, [r7, #7]
 800dec2:	2b01      	cmp	r3, #1
 800dec4:	d001      	beq.n	800deca <f_mount+0x6a>
 800dec6:	2300      	movs	r3, #0
 800dec8:	e00a      	b.n	800dee0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800deca:	f107 010c 	add.w	r1, r7, #12
 800dece:	f107 0308 	add.w	r3, r7, #8
 800ded2:	2200      	movs	r2, #0
 800ded4:	4618      	mov	r0, r3
 800ded6:	f7ff fd41 	bl	800d95c <find_volume>
 800deda:	4603      	mov	r3, r0
 800dedc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800dede:	7dfb      	ldrb	r3, [r7, #23]
}
 800dee0:	4618      	mov	r0, r3
 800dee2:	3720      	adds	r7, #32
 800dee4:	46bd      	mov	sp, r7
 800dee6:	bd80      	pop	{r7, pc}
 800dee8:	20000370 	.word	0x20000370

0800deec <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800deec:	b580      	push	{r7, lr}
 800deee:	b098      	sub	sp, #96	; 0x60
 800def0:	af00      	add	r7, sp, #0
 800def2:	60f8      	str	r0, [r7, #12]
 800def4:	60b9      	str	r1, [r7, #8]
 800def6:	4613      	mov	r3, r2
 800def8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d101      	bne.n	800df04 <f_open+0x18>
 800df00:	2309      	movs	r3, #9
 800df02:	e1ad      	b.n	800e260 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800df04:	79fb      	ldrb	r3, [r7, #7]
 800df06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800df0a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800df0c:	79fa      	ldrb	r2, [r7, #7]
 800df0e:	f107 0110 	add.w	r1, r7, #16
 800df12:	f107 0308 	add.w	r3, r7, #8
 800df16:	4618      	mov	r0, r3
 800df18:	f7ff fd20 	bl	800d95c <find_volume>
 800df1c:	4603      	mov	r3, r0
 800df1e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800df22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df26:	2b00      	cmp	r3, #0
 800df28:	f040 8191 	bne.w	800e24e <f_open+0x362>
		dj.obj.fs = fs;
 800df2c:	693b      	ldr	r3, [r7, #16]
 800df2e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800df30:	68ba      	ldr	r2, [r7, #8]
 800df32:	f107 0314 	add.w	r3, r7, #20
 800df36:	4611      	mov	r1, r2
 800df38:	4618      	mov	r0, r3
 800df3a:	f7ff fc03 	bl	800d744 <follow_path>
 800df3e:	4603      	mov	r3, r0
 800df40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800df44:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d11a      	bne.n	800df82 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800df4c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800df50:	b25b      	sxtb	r3, r3
 800df52:	2b00      	cmp	r3, #0
 800df54:	da03      	bge.n	800df5e <f_open+0x72>
				res = FR_INVALID_NAME;
 800df56:	2306      	movs	r3, #6
 800df58:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800df5c:	e011      	b.n	800df82 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800df5e:	79fb      	ldrb	r3, [r7, #7]
 800df60:	f023 0301 	bic.w	r3, r3, #1
 800df64:	2b00      	cmp	r3, #0
 800df66:	bf14      	ite	ne
 800df68:	2301      	movne	r3, #1
 800df6a:	2300      	moveq	r3, #0
 800df6c:	b2db      	uxtb	r3, r3
 800df6e:	461a      	mov	r2, r3
 800df70:	f107 0314 	add.w	r3, r7, #20
 800df74:	4611      	mov	r1, r2
 800df76:	4618      	mov	r0, r3
 800df78:	f7fe fc7e 	bl	800c878 <chk_lock>
 800df7c:	4603      	mov	r3, r0
 800df7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800df82:	79fb      	ldrb	r3, [r7, #7]
 800df84:	f003 031c 	and.w	r3, r3, #28
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d07f      	beq.n	800e08c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800df8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df90:	2b00      	cmp	r3, #0
 800df92:	d017      	beq.n	800dfc4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800df94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df98:	2b04      	cmp	r3, #4
 800df9a:	d10e      	bne.n	800dfba <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800df9c:	f7fe fcc8 	bl	800c930 <enq_lock>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d006      	beq.n	800dfb4 <f_open+0xc8>
 800dfa6:	f107 0314 	add.w	r3, r7, #20
 800dfaa:	4618      	mov	r0, r3
 800dfac:	f7ff fb04 	bl	800d5b8 <dir_register>
 800dfb0:	4603      	mov	r3, r0
 800dfb2:	e000      	b.n	800dfb6 <f_open+0xca>
 800dfb4:	2312      	movs	r3, #18
 800dfb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800dfba:	79fb      	ldrb	r3, [r7, #7]
 800dfbc:	f043 0308 	orr.w	r3, r3, #8
 800dfc0:	71fb      	strb	r3, [r7, #7]
 800dfc2:	e010      	b.n	800dfe6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800dfc4:	7ebb      	ldrb	r3, [r7, #26]
 800dfc6:	f003 0311 	and.w	r3, r3, #17
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d003      	beq.n	800dfd6 <f_open+0xea>
					res = FR_DENIED;
 800dfce:	2307      	movs	r3, #7
 800dfd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800dfd4:	e007      	b.n	800dfe6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800dfd6:	79fb      	ldrb	r3, [r7, #7]
 800dfd8:	f003 0304 	and.w	r3, r3, #4
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d002      	beq.n	800dfe6 <f_open+0xfa>
 800dfe0:	2308      	movs	r3, #8
 800dfe2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800dfe6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d168      	bne.n	800e0c0 <f_open+0x1d4>
 800dfee:	79fb      	ldrb	r3, [r7, #7]
 800dff0:	f003 0308 	and.w	r3, r3, #8
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d063      	beq.n	800e0c0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800dff8:	f001 faf0 	bl	800f5dc <get_fattime>
 800dffc:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800dffe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e000:	330e      	adds	r3, #14
 800e002:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e004:	4618      	mov	r0, r3
 800e006:	f7fe fb8d 	bl	800c724 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e00a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e00c:	3316      	adds	r3, #22
 800e00e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e010:	4618      	mov	r0, r3
 800e012:	f7fe fb87 	bl	800c724 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e016:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e018:	330b      	adds	r3, #11
 800e01a:	2220      	movs	r2, #32
 800e01c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e01e:	693b      	ldr	r3, [r7, #16]
 800e020:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e022:	4611      	mov	r1, r2
 800e024:	4618      	mov	r0, r3
 800e026:	f7ff fa33 	bl	800d490 <ld_clust>
 800e02a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e02c:	693b      	ldr	r3, [r7, #16]
 800e02e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e030:	2200      	movs	r2, #0
 800e032:	4618      	mov	r0, r3
 800e034:	f7ff fa4b 	bl	800d4ce <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e03a:	331c      	adds	r3, #28
 800e03c:	2100      	movs	r1, #0
 800e03e:	4618      	mov	r0, r3
 800e040:	f7fe fb70 	bl	800c724 <st_dword>
					fs->wflag = 1;
 800e044:	693b      	ldr	r3, [r7, #16]
 800e046:	2201      	movs	r2, #1
 800e048:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e04a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d037      	beq.n	800e0c0 <f_open+0x1d4>
						dw = fs->winsect;
 800e050:	693b      	ldr	r3, [r7, #16]
 800e052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e054:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e056:	f107 0314 	add.w	r3, r7, #20
 800e05a:	2200      	movs	r2, #0
 800e05c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e05e:	4618      	mov	r0, r3
 800e060:	f7fe ff5e 	bl	800cf20 <remove_chain>
 800e064:	4603      	mov	r3, r0
 800e066:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800e06a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d126      	bne.n	800e0c0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800e072:	693b      	ldr	r3, [r7, #16]
 800e074:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e076:	4618      	mov	r0, r3
 800e078:	f7fe fd72 	bl	800cb60 <move_window>
 800e07c:	4603      	mov	r3, r0
 800e07e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e082:	693b      	ldr	r3, [r7, #16]
 800e084:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e086:	3a01      	subs	r2, #1
 800e088:	60da      	str	r2, [r3, #12]
 800e08a:	e019      	b.n	800e0c0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e08c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e090:	2b00      	cmp	r3, #0
 800e092:	d115      	bne.n	800e0c0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e094:	7ebb      	ldrb	r3, [r7, #26]
 800e096:	f003 0310 	and.w	r3, r3, #16
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d003      	beq.n	800e0a6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800e09e:	2304      	movs	r3, #4
 800e0a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e0a4:	e00c      	b.n	800e0c0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e0a6:	79fb      	ldrb	r3, [r7, #7]
 800e0a8:	f003 0302 	and.w	r3, r3, #2
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d007      	beq.n	800e0c0 <f_open+0x1d4>
 800e0b0:	7ebb      	ldrb	r3, [r7, #26]
 800e0b2:	f003 0301 	and.w	r3, r3, #1
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d002      	beq.n	800e0c0 <f_open+0x1d4>
						res = FR_DENIED;
 800e0ba:	2307      	movs	r3, #7
 800e0bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e0c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d128      	bne.n	800e11a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e0c8:	79fb      	ldrb	r3, [r7, #7]
 800e0ca:	f003 0308 	and.w	r3, r3, #8
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d003      	beq.n	800e0da <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800e0d2:	79fb      	ldrb	r3, [r7, #7]
 800e0d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e0d8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e0da:	693b      	ldr	r3, [r7, #16]
 800e0dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800e0e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e0e8:	79fb      	ldrb	r3, [r7, #7]
 800e0ea:	f023 0301 	bic.w	r3, r3, #1
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	bf14      	ite	ne
 800e0f2:	2301      	movne	r3, #1
 800e0f4:	2300      	moveq	r3, #0
 800e0f6:	b2db      	uxtb	r3, r3
 800e0f8:	461a      	mov	r2, r3
 800e0fa:	f107 0314 	add.w	r3, r7, #20
 800e0fe:	4611      	mov	r1, r2
 800e100:	4618      	mov	r0, r3
 800e102:	f7fe fc37 	bl	800c974 <inc_lock>
 800e106:	4602      	mov	r2, r0
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	691b      	ldr	r3, [r3, #16]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d102      	bne.n	800e11a <f_open+0x22e>
 800e114:	2302      	movs	r3, #2
 800e116:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e11a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e11e:	2b00      	cmp	r3, #0
 800e120:	f040 8095 	bne.w	800e24e <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e124:	693b      	ldr	r3, [r7, #16]
 800e126:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e128:	4611      	mov	r1, r2
 800e12a:	4618      	mov	r0, r3
 800e12c:	f7ff f9b0 	bl	800d490 <ld_clust>
 800e130:	4602      	mov	r2, r0
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e138:	331c      	adds	r3, #28
 800e13a:	4618      	mov	r0, r3
 800e13c:	f7fe fab4 	bl	800c6a8 <ld_dword>
 800e140:	4602      	mov	r2, r0
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	2200      	movs	r2, #0
 800e14a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e14c:	693a      	ldr	r2, [r7, #16]
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e152:	693b      	ldr	r3, [r7, #16]
 800e154:	88da      	ldrh	r2, [r3, #6]
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	79fa      	ldrb	r2, [r7, #7]
 800e15e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	2200      	movs	r2, #0
 800e164:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	2200      	movs	r2, #0
 800e16a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	2200      	movs	r2, #0
 800e170:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	3330      	adds	r3, #48	; 0x30
 800e176:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e17a:	2100      	movs	r1, #0
 800e17c:	4618      	mov	r0, r3
 800e17e:	f7fe fb1e 	bl	800c7be <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e182:	79fb      	ldrb	r3, [r7, #7]
 800e184:	f003 0320 	and.w	r3, r3, #32
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d060      	beq.n	800e24e <f_open+0x362>
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	68db      	ldr	r3, [r3, #12]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d05c      	beq.n	800e24e <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	68da      	ldr	r2, [r3, #12]
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	895b      	ldrh	r3, [r3, #10]
 800e1a0:	025b      	lsls	r3, r3, #9
 800e1a2:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	689b      	ldr	r3, [r3, #8]
 800e1a8:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	68db      	ldr	r3, [r3, #12]
 800e1ae:	657b      	str	r3, [r7, #84]	; 0x54
 800e1b0:	e016      	b.n	800e1e0 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f7fe fd1e 	bl	800cbf8 <get_fat>
 800e1bc:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e1be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e1c0:	2b01      	cmp	r3, #1
 800e1c2:	d802      	bhi.n	800e1ca <f_open+0x2de>
 800e1c4:	2302      	movs	r3, #2
 800e1c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e1ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e1cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1d0:	d102      	bne.n	800e1d8 <f_open+0x2ec>
 800e1d2:	2301      	movs	r3, #1
 800e1d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e1d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e1da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e1dc:	1ad3      	subs	r3, r2, r3
 800e1de:	657b      	str	r3, [r7, #84]	; 0x54
 800e1e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d103      	bne.n	800e1f0 <f_open+0x304>
 800e1e8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e1ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e1ec:	429a      	cmp	r2, r3
 800e1ee:	d8e0      	bhi.n	800e1b2 <f_open+0x2c6>
				}
				fp->clust = clst;
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800e1f4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e1f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d127      	bne.n	800e24e <f_open+0x362>
 800e1fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e204:	2b00      	cmp	r3, #0
 800e206:	d022      	beq.n	800e24e <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e208:	693b      	ldr	r3, [r7, #16]
 800e20a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e20c:	4618      	mov	r0, r3
 800e20e:	f7fe fcd4 	bl	800cbba <clust2sect>
 800e212:	6478      	str	r0, [r7, #68]	; 0x44
 800e214:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e216:	2b00      	cmp	r3, #0
 800e218:	d103      	bne.n	800e222 <f_open+0x336>
						res = FR_INT_ERR;
 800e21a:	2302      	movs	r3, #2
 800e21c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800e220:	e015      	b.n	800e24e <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e222:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e224:	0a5a      	lsrs	r2, r3, #9
 800e226:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e228:	441a      	add	r2, r3
 800e22a:	68fb      	ldr	r3, [r7, #12]
 800e22c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e22e:	693b      	ldr	r3, [r7, #16]
 800e230:	7858      	ldrb	r0, [r3, #1]
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	6a1a      	ldr	r2, [r3, #32]
 800e23c:	2301      	movs	r3, #1
 800e23e:	f7fe f9db 	bl	800c5f8 <disk_read>
 800e242:	4603      	mov	r3, r0
 800e244:	2b00      	cmp	r3, #0
 800e246:	d002      	beq.n	800e24e <f_open+0x362>
 800e248:	2301      	movs	r3, #1
 800e24a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e24e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e252:	2b00      	cmp	r3, #0
 800e254:	d002      	beq.n	800e25c <f_open+0x370>
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	2200      	movs	r2, #0
 800e25a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e25c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800e260:	4618      	mov	r0, r3
 800e262:	3760      	adds	r7, #96	; 0x60
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}

0800e268 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b08c      	sub	sp, #48	; 0x30
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	60f8      	str	r0, [r7, #12]
 800e270:	60b9      	str	r1, [r7, #8]
 800e272:	607a      	str	r2, [r7, #4]
 800e274:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e276:	68bb      	ldr	r3, [r7, #8]
 800e278:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	2200      	movs	r2, #0
 800e27e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	f107 0210 	add.w	r2, r7, #16
 800e286:	4611      	mov	r1, r2
 800e288:	4618      	mov	r0, r3
 800e28a:	f7ff fdb3 	bl	800ddf4 <validate>
 800e28e:	4603      	mov	r3, r0
 800e290:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e294:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d107      	bne.n	800e2ac <f_write+0x44>
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	7d5b      	ldrb	r3, [r3, #21]
 800e2a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800e2a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d002      	beq.n	800e2b2 <f_write+0x4a>
 800e2ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e2b0:	e14b      	b.n	800e54a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	7d1b      	ldrb	r3, [r3, #20]
 800e2b6:	f003 0302 	and.w	r3, r3, #2
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d101      	bne.n	800e2c2 <f_write+0x5a>
 800e2be:	2307      	movs	r3, #7
 800e2c0:	e143      	b.n	800e54a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	699a      	ldr	r2, [r3, #24]
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	441a      	add	r2, r3
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	699b      	ldr	r3, [r3, #24]
 800e2ce:	429a      	cmp	r2, r3
 800e2d0:	f080 812d 	bcs.w	800e52e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	699b      	ldr	r3, [r3, #24]
 800e2d8:	43db      	mvns	r3, r3
 800e2da:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e2dc:	e127      	b.n	800e52e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	699b      	ldr	r3, [r3, #24]
 800e2e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	f040 80e3 	bne.w	800e4b2 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	699b      	ldr	r3, [r3, #24]
 800e2f0:	0a5b      	lsrs	r3, r3, #9
 800e2f2:	693a      	ldr	r2, [r7, #16]
 800e2f4:	8952      	ldrh	r2, [r2, #10]
 800e2f6:	3a01      	subs	r2, #1
 800e2f8:	4013      	ands	r3, r2
 800e2fa:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800e2fc:	69bb      	ldr	r3, [r7, #24]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d143      	bne.n	800e38a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	699b      	ldr	r3, [r3, #24]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d10c      	bne.n	800e324 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	689b      	ldr	r3, [r3, #8]
 800e30e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800e310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e312:	2b00      	cmp	r3, #0
 800e314:	d11a      	bne.n	800e34c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	2100      	movs	r1, #0
 800e31a:	4618      	mov	r0, r3
 800e31c:	f7fe fe65 	bl	800cfea <create_chain>
 800e320:	62b8      	str	r0, [r7, #40]	; 0x28
 800e322:	e013      	b.n	800e34c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d007      	beq.n	800e33c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	699b      	ldr	r3, [r3, #24]
 800e330:	4619      	mov	r1, r3
 800e332:	68f8      	ldr	r0, [r7, #12]
 800e334:	f7fe fef1 	bl	800d11a <clmt_clust>
 800e338:	62b8      	str	r0, [r7, #40]	; 0x28
 800e33a:	e007      	b.n	800e34c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e33c:	68fa      	ldr	r2, [r7, #12]
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	69db      	ldr	r3, [r3, #28]
 800e342:	4619      	mov	r1, r3
 800e344:	4610      	mov	r0, r2
 800e346:	f7fe fe50 	bl	800cfea <create_chain>
 800e34a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e34c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e34e:	2b00      	cmp	r3, #0
 800e350:	f000 80f2 	beq.w	800e538 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e356:	2b01      	cmp	r3, #1
 800e358:	d104      	bne.n	800e364 <f_write+0xfc>
 800e35a:	68fb      	ldr	r3, [r7, #12]
 800e35c:	2202      	movs	r2, #2
 800e35e:	755a      	strb	r2, [r3, #21]
 800e360:	2302      	movs	r3, #2
 800e362:	e0f2      	b.n	800e54a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e366:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e36a:	d104      	bne.n	800e376 <f_write+0x10e>
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	2201      	movs	r2, #1
 800e370:	755a      	strb	r2, [r3, #21]
 800e372:	2301      	movs	r3, #1
 800e374:	e0e9      	b.n	800e54a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e37a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	689b      	ldr	r3, [r3, #8]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d102      	bne.n	800e38a <f_write+0x122>
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e388:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	7d1b      	ldrb	r3, [r3, #20]
 800e38e:	b25b      	sxtb	r3, r3
 800e390:	2b00      	cmp	r3, #0
 800e392:	da18      	bge.n	800e3c6 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e394:	693b      	ldr	r3, [r7, #16]
 800e396:	7858      	ldrb	r0, [r3, #1]
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	6a1a      	ldr	r2, [r3, #32]
 800e3a2:	2301      	movs	r3, #1
 800e3a4:	f7fe f948 	bl	800c638 <disk_write>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d004      	beq.n	800e3b8 <f_write+0x150>
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	2201      	movs	r2, #1
 800e3b2:	755a      	strb	r2, [r3, #21]
 800e3b4:	2301      	movs	r3, #1
 800e3b6:	e0c8      	b.n	800e54a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	7d1b      	ldrb	r3, [r3, #20]
 800e3bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e3c0:	b2da      	uxtb	r2, r3
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e3c6:	693a      	ldr	r2, [r7, #16]
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	69db      	ldr	r3, [r3, #28]
 800e3cc:	4619      	mov	r1, r3
 800e3ce:	4610      	mov	r0, r2
 800e3d0:	f7fe fbf3 	bl	800cbba <clust2sect>
 800e3d4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e3d6:	697b      	ldr	r3, [r7, #20]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d104      	bne.n	800e3e6 <f_write+0x17e>
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	2202      	movs	r2, #2
 800e3e0:	755a      	strb	r2, [r3, #21]
 800e3e2:	2302      	movs	r3, #2
 800e3e4:	e0b1      	b.n	800e54a <f_write+0x2e2>
			sect += csect;
 800e3e6:	697a      	ldr	r2, [r7, #20]
 800e3e8:	69bb      	ldr	r3, [r7, #24]
 800e3ea:	4413      	add	r3, r2
 800e3ec:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	0a5b      	lsrs	r3, r3, #9
 800e3f2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e3f4:	6a3b      	ldr	r3, [r7, #32]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d03c      	beq.n	800e474 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e3fa:	69ba      	ldr	r2, [r7, #24]
 800e3fc:	6a3b      	ldr	r3, [r7, #32]
 800e3fe:	4413      	add	r3, r2
 800e400:	693a      	ldr	r2, [r7, #16]
 800e402:	8952      	ldrh	r2, [r2, #10]
 800e404:	4293      	cmp	r3, r2
 800e406:	d905      	bls.n	800e414 <f_write+0x1ac>
					cc = fs->csize - csect;
 800e408:	693b      	ldr	r3, [r7, #16]
 800e40a:	895b      	ldrh	r3, [r3, #10]
 800e40c:	461a      	mov	r2, r3
 800e40e:	69bb      	ldr	r3, [r7, #24]
 800e410:	1ad3      	subs	r3, r2, r3
 800e412:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e414:	693b      	ldr	r3, [r7, #16]
 800e416:	7858      	ldrb	r0, [r3, #1]
 800e418:	6a3b      	ldr	r3, [r7, #32]
 800e41a:	697a      	ldr	r2, [r7, #20]
 800e41c:	69f9      	ldr	r1, [r7, #28]
 800e41e:	f7fe f90b 	bl	800c638 <disk_write>
 800e422:	4603      	mov	r3, r0
 800e424:	2b00      	cmp	r3, #0
 800e426:	d004      	beq.n	800e432 <f_write+0x1ca>
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	2201      	movs	r2, #1
 800e42c:	755a      	strb	r2, [r3, #21]
 800e42e:	2301      	movs	r3, #1
 800e430:	e08b      	b.n	800e54a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	6a1a      	ldr	r2, [r3, #32]
 800e436:	697b      	ldr	r3, [r7, #20]
 800e438:	1ad3      	subs	r3, r2, r3
 800e43a:	6a3a      	ldr	r2, [r7, #32]
 800e43c:	429a      	cmp	r2, r3
 800e43e:	d915      	bls.n	800e46c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	6a1a      	ldr	r2, [r3, #32]
 800e44a:	697b      	ldr	r3, [r7, #20]
 800e44c:	1ad3      	subs	r3, r2, r3
 800e44e:	025b      	lsls	r3, r3, #9
 800e450:	69fa      	ldr	r2, [r7, #28]
 800e452:	4413      	add	r3, r2
 800e454:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e458:	4619      	mov	r1, r3
 800e45a:	f7fe f98f 	bl	800c77c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	7d1b      	ldrb	r3, [r3, #20]
 800e462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e466:	b2da      	uxtb	r2, r3
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800e46c:	6a3b      	ldr	r3, [r7, #32]
 800e46e:	025b      	lsls	r3, r3, #9
 800e470:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800e472:	e03f      	b.n	800e4f4 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	6a1b      	ldr	r3, [r3, #32]
 800e478:	697a      	ldr	r2, [r7, #20]
 800e47a:	429a      	cmp	r2, r3
 800e47c:	d016      	beq.n	800e4ac <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	699a      	ldr	r2, [r3, #24]
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e486:	429a      	cmp	r2, r3
 800e488:	d210      	bcs.n	800e4ac <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800e48a:	693b      	ldr	r3, [r7, #16]
 800e48c:	7858      	ldrb	r0, [r3, #1]
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e494:	2301      	movs	r3, #1
 800e496:	697a      	ldr	r2, [r7, #20]
 800e498:	f7fe f8ae 	bl	800c5f8 <disk_read>
 800e49c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d004      	beq.n	800e4ac <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	2201      	movs	r2, #1
 800e4a6:	755a      	strb	r2, [r3, #21]
 800e4a8:	2301      	movs	r3, #1
 800e4aa:	e04e      	b.n	800e54a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	697a      	ldr	r2, [r7, #20]
 800e4b0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	699b      	ldr	r3, [r3, #24]
 800e4b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4ba:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800e4be:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800e4c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	429a      	cmp	r2, r3
 800e4c6:	d901      	bls.n	800e4cc <f_write+0x264>
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	699b      	ldr	r3, [r3, #24]
 800e4d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4da:	4413      	add	r3, r2
 800e4dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e4de:	69f9      	ldr	r1, [r7, #28]
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	f7fe f94b 	bl	800c77c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	7d1b      	ldrb	r3, [r3, #20]
 800e4ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e4ee:	b2da      	uxtb	r2, r3
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800e4f4:	69fa      	ldr	r2, [r7, #28]
 800e4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4f8:	4413      	add	r3, r2
 800e4fa:	61fb      	str	r3, [r7, #28]
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	699a      	ldr	r2, [r3, #24]
 800e500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e502:	441a      	add	r2, r3
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	619a      	str	r2, [r3, #24]
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	68da      	ldr	r2, [r3, #12]
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	699b      	ldr	r3, [r3, #24]
 800e510:	429a      	cmp	r2, r3
 800e512:	bf38      	it	cc
 800e514:	461a      	movcc	r2, r3
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	60da      	str	r2, [r3, #12]
 800e51a:	683b      	ldr	r3, [r7, #0]
 800e51c:	681a      	ldr	r2, [r3, #0]
 800e51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e520:	441a      	add	r2, r3
 800e522:	683b      	ldr	r3, [r7, #0]
 800e524:	601a      	str	r2, [r3, #0]
 800e526:	687a      	ldr	r2, [r7, #4]
 800e528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e52a:	1ad3      	subs	r3, r2, r3
 800e52c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2b00      	cmp	r3, #0
 800e532:	f47f aed4 	bne.w	800e2de <f_write+0x76>
 800e536:	e000      	b.n	800e53a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e538:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	7d1b      	ldrb	r3, [r3, #20]
 800e53e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e542:	b2da      	uxtb	r2, r3
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800e548:	2300      	movs	r3, #0
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3730      	adds	r7, #48	; 0x30
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}
	...

0800e554 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e554:	b480      	push	{r7}
 800e556:	b087      	sub	sp, #28
 800e558:	af00      	add	r7, sp, #0
 800e55a:	60f8      	str	r0, [r7, #12]
 800e55c:	60b9      	str	r1, [r7, #8]
 800e55e:	4613      	mov	r3, r2
 800e560:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e562:	2301      	movs	r3, #1
 800e564:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e566:	2300      	movs	r3, #0
 800e568:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e56a:	4b1f      	ldr	r3, [pc, #124]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e56c:	7a5b      	ldrb	r3, [r3, #9]
 800e56e:	b2db      	uxtb	r3, r3
 800e570:	2b00      	cmp	r3, #0
 800e572:	d131      	bne.n	800e5d8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e574:	4b1c      	ldr	r3, [pc, #112]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e576:	7a5b      	ldrb	r3, [r3, #9]
 800e578:	b2db      	uxtb	r3, r3
 800e57a:	461a      	mov	r2, r3
 800e57c:	4b1a      	ldr	r3, [pc, #104]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e57e:	2100      	movs	r1, #0
 800e580:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e582:	4b19      	ldr	r3, [pc, #100]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e584:	7a5b      	ldrb	r3, [r3, #9]
 800e586:	b2db      	uxtb	r3, r3
 800e588:	4a17      	ldr	r2, [pc, #92]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e58a:	009b      	lsls	r3, r3, #2
 800e58c:	4413      	add	r3, r2
 800e58e:	68fa      	ldr	r2, [r7, #12]
 800e590:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e592:	4b15      	ldr	r3, [pc, #84]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e594:	7a5b      	ldrb	r3, [r3, #9]
 800e596:	b2db      	uxtb	r3, r3
 800e598:	461a      	mov	r2, r3
 800e59a:	4b13      	ldr	r3, [pc, #76]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e59c:	4413      	add	r3, r2
 800e59e:	79fa      	ldrb	r2, [r7, #7]
 800e5a0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e5a2:	4b11      	ldr	r3, [pc, #68]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e5a4:	7a5b      	ldrb	r3, [r3, #9]
 800e5a6:	b2db      	uxtb	r3, r3
 800e5a8:	1c5a      	adds	r2, r3, #1
 800e5aa:	b2d1      	uxtb	r1, r2
 800e5ac:	4a0e      	ldr	r2, [pc, #56]	; (800e5e8 <FATFS_LinkDriverEx+0x94>)
 800e5ae:	7251      	strb	r1, [r2, #9]
 800e5b0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e5b2:	7dbb      	ldrb	r3, [r7, #22]
 800e5b4:	3330      	adds	r3, #48	; 0x30
 800e5b6:	b2da      	uxtb	r2, r3
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e5bc:	68bb      	ldr	r3, [r7, #8]
 800e5be:	3301      	adds	r3, #1
 800e5c0:	223a      	movs	r2, #58	; 0x3a
 800e5c2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	3302      	adds	r3, #2
 800e5c8:	222f      	movs	r2, #47	; 0x2f
 800e5ca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e5cc:	68bb      	ldr	r3, [r7, #8]
 800e5ce:	3303      	adds	r3, #3
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e5d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5da:	4618      	mov	r0, r3
 800e5dc:	371c      	adds	r7, #28
 800e5de:	46bd      	mov	sp, r7
 800e5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e4:	4770      	bx	lr
 800e5e6:	bf00      	nop
 800e5e8:	20000398 	.word	0x20000398

0800e5ec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b082      	sub	sp, #8
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
 800e5f4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	6839      	ldr	r1, [r7, #0]
 800e5fa:	6878      	ldr	r0, [r7, #4]
 800e5fc:	f7ff ffaa 	bl	800e554 <FATFS_LinkDriverEx>
 800e600:	4603      	mov	r3, r0
}
 800e602:	4618      	mov	r0, r3
 800e604:	3708      	adds	r7, #8
 800e606:	46bd      	mov	sp, r7
 800e608:	bd80      	pop	{r7, pc}
	...

0800e60c <ApplicationPerform>:


/* Interfaced functions */

void ApplicationPerform()
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	af00      	add	r7, sp, #0
	switch(kApplicationBase.eApplicationState)
 800e610:	4b22      	ldr	r3, [pc, #136]	; (800e69c <ApplicationPerform+0x90>)
 800e612:	7e5b      	ldrb	r3, [r3, #25]
 800e614:	b2db      	uxtb	r3, r3
 800e616:	2b03      	cmp	r3, #3
 800e618:	d838      	bhi.n	800e68c <ApplicationPerform+0x80>
 800e61a:	a201      	add	r2, pc, #4	; (adr r2, 800e620 <ApplicationPerform+0x14>)
 800e61c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e620:	0800e631 	.word	0x0800e631
 800e624:	0800e63f 	.word	0x0800e63f
 800e628:	0800e687 	.word	0x0800e687
 800e62c:	0800e695 	.word	0x0800e695
	{
	case eApp_EntryState:
		OperateLED_A(eLED_On);
 800e630:	2000      	movs	r0, #0
 800e632:	f7f2 fc3d 	bl	8000eb0 <OperateLED_A>
		AppStateChangeRequest(eApp_Initialization);
 800e636:	2001      	movs	r0, #1
 800e638:	f000 f8e0 	bl	800e7fc <AppStateChangeRequest>
		break;
 800e63c:	e02b      	b.n	800e696 <ApplicationPerform+0x8a>

	case eApp_Initialization:
		AppEnableResetTaskTimers();
 800e63e:	f000 f929 	bl	800e894 <AppEnableResetTaskTimers>
		TempCollect_Initialize();
 800e642:	f000 fd13 	bl	800f06c <TempCollect_Initialize>
		DataHandler_Initialize();
 800e646:	f000 f969 	bl	800e91c <DataHandler_Initialize>
		CommManager_Initialize();
 800e64a:	f000 fd4b 	bl	800f0e4 <CommManager_Initialize>
		EventSystem_Initialize();
 800e64e:	f000 fb49 	bl	800ece4 <EventSystem_Initialize>
		TurnAllSensorOn();
 800e652:	f7f2 fcb5 	bl	8000fc0 <TurnAllSensorOn>
		kCardResult = f_mount(&kFAT, "0://" ,1);
 800e656:	2201      	movs	r2, #1
 800e658:	4911      	ldr	r1, [pc, #68]	; (800e6a0 <ApplicationPerform+0x94>)
 800e65a:	4812      	ldr	r0, [pc, #72]	; (800e6a4 <ApplicationPerform+0x98>)
 800e65c:	f7ff fc00 	bl	800de60 <f_mount>
 800e660:	4603      	mov	r3, r0
 800e662:	461a      	mov	r2, r3
 800e664:	4b10      	ldr	r3, [pc, #64]	; (800e6a8 <ApplicationPerform+0x9c>)
 800e666:	701a      	strb	r2, [r3, #0]
		kCardResult = f_open(&kFileName, "0://TestFile.txt", FA_CREATE_ALWAYS );
 800e668:	2208      	movs	r2, #8
 800e66a:	4910      	ldr	r1, [pc, #64]	; (800e6ac <ApplicationPerform+0xa0>)
 800e66c:	4810      	ldr	r0, [pc, #64]	; (800e6b0 <ApplicationPerform+0xa4>)
 800e66e:	f7ff fc3d 	bl	800deec <f_open>
 800e672:	4603      	mov	r3, r0
 800e674:	461a      	mov	r2, r3
 800e676:	4b0c      	ldr	r3, [pc, #48]	; (800e6a8 <ApplicationPerform+0x9c>)
 800e678:	701a      	strb	r2, [r3, #0]
		TurnOnSynchronousEvent(); //todo: add actual on/off functionality to synchronous timers
 800e67a:	f000 f947 	bl	800e90c <TurnOnSynchronousEvent>
		AppStateChangeRequest(eApp_Perform);
 800e67e:	2002      	movs	r0, #2
 800e680:	f000 f8bc 	bl	800e7fc <AppStateChangeRequest>
		break;
 800e684:	e007      	b.n	800e696 <ApplicationPerform+0x8a>

	case eApp_Perform:
		AsynchronousTaskScheduler();
 800e686:	f000 f889 	bl	800e79c <AsynchronousTaskScheduler>
		break;
 800e68a:	e004      	b.n	800e696 <ApplicationPerform+0x8a>

	case eApp_Shutdown:
		break;

	default:
		AssertError(AppError_AppDefaultStateEntryError);
 800e68c:	2010      	movs	r0, #16
 800e68e:	f000 f929 	bl	800e8e4 <AssertError>
		break;
 800e692:	e000      	b.n	800e696 <ApplicationPerform+0x8a>
		break;
 800e694:	bf00      	nop
	}

}
 800e696:	bf00      	nop
 800e698:	bd80      	pop	{r7, pc}
 800e69a:	bf00      	nop
 800e69c:	200003a4 	.word	0x200003a4
 800e6a0:	08013d74 	.word	0x08013d74
 800e6a4:	200005f4 	.word	0x200005f4
 800e6a8:	200005f0 	.word	0x200005f0
 800e6ac:	08013d7c 	.word	0x08013d7c
 800e6b0:	200003c0 	.word	0x200003c0

0800e6b4 <AsynchronousTaskTimerUpdate>:

void AsynchronousTaskTimerUpdate()
{
 800e6b4:	b480      	push	{r7}
 800e6b6:	af00      	add	r7, sp, #0
	if(kApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag)
 800e6b8:	4b20      	ldr	r3, [pc, #128]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6ba:	781b      	ldrb	r3, [r3, #0]
 800e6bc:	b2db      	uxtb	r3, r3
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d006      	beq.n	800e6d0 <AsynchronousTaskTimerUpdate+0x1c>
	{
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter++;
 800e6c2:	4b1e      	ldr	r3, [pc, #120]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6c4:	885b      	ldrh	r3, [r3, #2]
 800e6c6:	b29b      	uxth	r3, r3
 800e6c8:	3301      	adds	r3, #1
 800e6ca:	b29a      	uxth	r2, r3
 800e6cc:	4b1b      	ldr	r3, [pc, #108]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6ce:	805a      	strh	r2, [r3, #2]
	}
	if(kApplicationBase.sAsyncTimers.s100ms.bEnabledFlag)
 800e6d0:	4b1a      	ldr	r3, [pc, #104]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6d2:	791b      	ldrb	r3, [r3, #4]
 800e6d4:	b2db      	uxtb	r3, r3
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d006      	beq.n	800e6e8 <AsynchronousTaskTimerUpdate+0x34>
	{
		kApplicationBase.sAsyncTimers.s100ms.u16Counter++;
 800e6da:	4b18      	ldr	r3, [pc, #96]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6dc:	88db      	ldrh	r3, [r3, #6]
 800e6de:	b29b      	uxth	r3, r3
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	b29a      	uxth	r2, r3
 800e6e4:	4b15      	ldr	r3, [pc, #84]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6e6:	80da      	strh	r2, [r3, #6]
	}
	if(kApplicationBase.sAsyncTimers.s10ms.bEnabledFlag)
 800e6e8:	4b14      	ldr	r3, [pc, #80]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6ea:	7a1b      	ldrb	r3, [r3, #8]
 800e6ec:	b2db      	uxtb	r3, r3
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d006      	beq.n	800e700 <AsynchronousTaskTimerUpdate+0x4c>
	{
		kApplicationBase.sAsyncTimers.s10ms.u16Counter++;
 800e6f2:	4b12      	ldr	r3, [pc, #72]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6f4:	895b      	ldrh	r3, [r3, #10]
 800e6f6:	b29b      	uxth	r3, r3
 800e6f8:	3301      	adds	r3, #1
 800e6fa:	b29a      	uxth	r2, r3
 800e6fc:	4b0f      	ldr	r3, [pc, #60]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e6fe:	815a      	strh	r2, [r3, #10]
	}
	if(kApplicationBase.sAsyncTimers.s1ms.bEnabledFlag)
 800e700:	4b0e      	ldr	r3, [pc, #56]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e702:	7b1b      	ldrb	r3, [r3, #12]
 800e704:	b2db      	uxtb	r3, r3
 800e706:	2b00      	cmp	r3, #0
 800e708:	d006      	beq.n	800e718 <AsynchronousTaskTimerUpdate+0x64>
	{
		kApplicationBase.sAsyncTimers.s1ms.u16Counter++;
 800e70a:	4b0c      	ldr	r3, [pc, #48]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e70c:	89db      	ldrh	r3, [r3, #14]
 800e70e:	b29b      	uxth	r3, r3
 800e710:	3301      	adds	r3, #1
 800e712:	b29a      	uxth	r2, r3
 800e714:	4b09      	ldr	r3, [pc, #36]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e716:	81da      	strh	r2, [r3, #14]
	}
	if(kApplicationBase.sAsyncTimers.s500us.bEnabledFlag)
 800e718:	4b08      	ldr	r3, [pc, #32]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e71a:	7c1b      	ldrb	r3, [r3, #16]
 800e71c:	b2db      	uxtb	r3, r3
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d006      	beq.n	800e730 <AsynchronousTaskTimerUpdate+0x7c>
	{
		kApplicationBase.sAsyncTimers.s500us.u16Counter++;
 800e722:	4b06      	ldr	r3, [pc, #24]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e724:	8a5b      	ldrh	r3, [r3, #18]
 800e726:	b29b      	uxth	r3, r3
 800e728:	3301      	adds	r3, #1
 800e72a:	b29a      	uxth	r2, r3
 800e72c:	4b03      	ldr	r3, [pc, #12]	; (800e73c <AsynchronousTaskTimerUpdate+0x88>)
 800e72e:	825a      	strh	r2, [r3, #18]
	}

}
 800e730:	bf00      	nop
 800e732:	46bd      	mov	sp, r7
 800e734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e738:	4770      	bx	lr
 800e73a:	bf00      	nop
 800e73c:	200003a4 	.word	0x200003a4

0800e740 <AsynchronousTask_1ms>:

/* Internal functions */

void AsynchronousTask_1ms()
{
 800e740:	b580      	push	{r7, lr}
 800e742:	af00      	add	r7, sp, #0
	 * 10 us with no frame assembly,
	 * 70 us with frame assembly
	 *
	 * two functions (22.12.2201): EventSystem and CommManager
	 */
	EventSystem_HandleEvent();
 800e744:	f000 fada 	bl	800ecfc <EventSystem_HandleEvent>
	CommManager_Operate();
 800e748:	f000 fcd8 	bl	800f0fc <CommManager_Operate>
}
 800e74c:	bf00      	nop
 800e74e:	bd80      	pop	{r7, pc}

0800e750 <AsynchronousTask_10ms>:

void AsynchronousTask_10ms()
{
 800e750:	b580      	push	{r7, lr}
 800e752:	af00      	add	r7, sp, #0
	 * 5-10 us with no communication
	 * 1-9 us with communication
	 *
	 * one function (22.12.2201): TempCollect
	 */
	TempCollect_Operate();
 800e754:	f000 fb50 	bl	800edf8 <TempCollect_Operate>
}
 800e758:	bf00      	nop
 800e75a:	bd80      	pop	{r7, pc}

0800e75c <AsynchronousTask_100ms>:

void AsynchronousTask_100ms()
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	af00      	add	r7, sp, #0
	 * 8-11 us with no communication
	 * same with communication
	 *
	 * two functions (22.12.2201): USB_Check and DataHandler
	 */
	USB_CheckForUSBConnection();
 800e760:	f000 fe40 	bl	800f3e4 <USB_CheckForUSBConnection>
	DataHandler_Operate();
 800e764:	f000 fa32 	bl	800ebcc <DataHandler_Operate>
}
 800e768:	bf00      	nop
 800e76a:	bd80      	pop	{r7, pc}

0800e76c <AsynchronousTask_1000ms>:

void AsynchronousTask_1000ms()
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	af00      	add	r7, sp, #0
	 * 999 ms without communication
	 * same with communication
	 *
	 * Measured 22.12.2021
	 */
	ToggleLED_B();
 800e770:	f7f2 fbd6 	bl	8000f20 <ToggleLED_B>

	kCardResult = f_write(&kFileName, "Test message type 1\r\n", 20, &kWordCount);
 800e774:	4b05      	ldr	r3, [pc, #20]	; (800e78c <AsynchronousTask_1000ms+0x20>)
 800e776:	2214      	movs	r2, #20
 800e778:	4905      	ldr	r1, [pc, #20]	; (800e790 <AsynchronousTask_1000ms+0x24>)
 800e77a:	4806      	ldr	r0, [pc, #24]	; (800e794 <AsynchronousTask_1000ms+0x28>)
 800e77c:	f7ff fd74 	bl	800e268 <f_write>
 800e780:	4603      	mov	r3, r0
 800e782:	461a      	mov	r2, r3
 800e784:	4b04      	ldr	r3, [pc, #16]	; (800e798 <AsynchronousTask_1000ms+0x2c>)
 800e786:	701a      	strb	r2, [r3, #0]

}
 800e788:	bf00      	nop
 800e78a:	bd80      	pop	{r7, pc}
 800e78c:	200005f2 	.word	0x200005f2
 800e790:	08013d90 	.word	0x08013d90
 800e794:	200003c0 	.word	0x200003c0
 800e798:	200005f0 	.word	0x200005f0

0800e79c <AsynchronousTaskScheduler>:

void AsynchronousTaskScheduler()
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	af00      	add	r7, sp, #0
	if(kApplicationBase.sAsyncTimers.s1000ms.u16Counter >= dAsynchronousTaskPeriod1000ms)
 800e7a0:	4b15      	ldr	r3, [pc, #84]	; (800e7f8 <AsynchronousTaskScheduler+0x5c>)
 800e7a2:	885b      	ldrh	r3, [r3, #2]
 800e7a4:	b29b      	uxth	r3, r3
 800e7a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e7aa:	d304      	bcc.n	800e7b6 <AsynchronousTaskScheduler+0x1a>
	{
		AsynchronousTask_1000ms();
 800e7ac:	f7ff ffde 	bl	800e76c <AsynchronousTask_1000ms>
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 800e7b0:	4b11      	ldr	r3, [pc, #68]	; (800e7f8 <AsynchronousTaskScheduler+0x5c>)
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	805a      	strh	r2, [r3, #2]
	}

	if(kApplicationBase.sAsyncTimers.s100ms.u16Counter >= dAsynchronousTaskPeriod100ms)
 800e7b6:	4b10      	ldr	r3, [pc, #64]	; (800e7f8 <AsynchronousTaskScheduler+0x5c>)
 800e7b8:	88db      	ldrh	r3, [r3, #6]
 800e7ba:	b29b      	uxth	r3, r3
 800e7bc:	2b63      	cmp	r3, #99	; 0x63
 800e7be:	d904      	bls.n	800e7ca <AsynchronousTaskScheduler+0x2e>
	{
		AsynchronousTask_100ms();
 800e7c0:	f7ff ffcc 	bl	800e75c <AsynchronousTask_100ms>
		kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 800e7c4:	4b0c      	ldr	r3, [pc, #48]	; (800e7f8 <AsynchronousTaskScheduler+0x5c>)
 800e7c6:	2200      	movs	r2, #0
 800e7c8:	80da      	strh	r2, [r3, #6]
	}

	if(kApplicationBase.sAsyncTimers.s10ms.u16Counter >= dAsynchronousTaskPeriod10ms)
 800e7ca:	4b0b      	ldr	r3, [pc, #44]	; (800e7f8 <AsynchronousTaskScheduler+0x5c>)
 800e7cc:	895b      	ldrh	r3, [r3, #10]
 800e7ce:	b29b      	uxth	r3, r3
 800e7d0:	2b09      	cmp	r3, #9
 800e7d2:	d904      	bls.n	800e7de <AsynchronousTaskScheduler+0x42>
	{
		AsynchronousTask_10ms();
 800e7d4:	f7ff ffbc 	bl	800e750 <AsynchronousTask_10ms>
		kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 800e7d8:	4b07      	ldr	r3, [pc, #28]	; (800e7f8 <AsynchronousTaskScheduler+0x5c>)
 800e7da:	2200      	movs	r2, #0
 800e7dc:	815a      	strh	r2, [r3, #10]
	}

	if(kApplicationBase.sAsyncTimers.s1ms.u16Counter >= dAsynchronousTaskPeriod1ms)
 800e7de:	4b06      	ldr	r3, [pc, #24]	; (800e7f8 <AsynchronousTaskScheduler+0x5c>)
 800e7e0:	89db      	ldrh	r3, [r3, #14]
 800e7e2:	b29b      	uxth	r3, r3
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d004      	beq.n	800e7f2 <AsynchronousTaskScheduler+0x56>
	{
		AsynchronousTask_1ms();
 800e7e8:	f7ff ffaa 	bl	800e740 <AsynchronousTask_1ms>
		kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 800e7ec:	4b02      	ldr	r3, [pc, #8]	; (800e7f8 <AsynchronousTaskScheduler+0x5c>)
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	81da      	strh	r2, [r3, #14]
	}

}
 800e7f2:	bf00      	nop
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	bf00      	nop
 800e7f8:	200003a4 	.word	0x200003a4

0800e7fc <AppStateChangeRequest>:

void AppStateChangeRequest( ApplicationState_t eNewState)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b082      	sub	sp, #8
 800e800:	af00      	add	r7, sp, #0
 800e802:	4603      	mov	r3, r0
 800e804:	71fb      	strb	r3, [r7, #7]
	switch(kApplicationBase.eApplicationState)
 800e806:	4b22      	ldr	r3, [pc, #136]	; (800e890 <AppStateChangeRequest+0x94>)
 800e808:	7e5b      	ldrb	r3, [r3, #25]
 800e80a:	b2db      	uxtb	r3, r3
 800e80c:	2b03      	cmp	r3, #3
 800e80e:	d837      	bhi.n	800e880 <AppStateChangeRequest+0x84>
 800e810:	a201      	add	r2, pc, #4	; (adr r2, 800e818 <AppStateChangeRequest+0x1c>)
 800e812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e816:	bf00      	nop
 800e818:	0800e829 	.word	0x0800e829
 800e81c:	0800e83f 	.word	0x0800e83f
 800e820:	0800e855 	.word	0x0800e855
 800e824:	0800e879 	.word	0x0800e879
	{
	case eApp_EntryState:
		if(eNewState == eApp_Initialization)
 800e828:	79fb      	ldrb	r3, [r7, #7]
 800e82a:	2b01      	cmp	r3, #1
 800e82c:	d103      	bne.n	800e836 <AppStateChangeRequest+0x3a>
		{
			kApplicationBase.eApplicationState = eApp_Initialization;
 800e82e:	4b18      	ldr	r3, [pc, #96]	; (800e890 <AppStateChangeRequest+0x94>)
 800e830:	2201      	movs	r2, #1
 800e832:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800e834:	e028      	b.n	800e888 <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800e836:	2020      	movs	r0, #32
 800e838:	f000 f854 	bl	800e8e4 <AssertError>
		break;
 800e83c:	e024      	b.n	800e888 <AppStateChangeRequest+0x8c>

	case eApp_Initialization:
		if(eNewState == eApp_Perform)
 800e83e:	79fb      	ldrb	r3, [r7, #7]
 800e840:	2b02      	cmp	r3, #2
 800e842:	d103      	bne.n	800e84c <AppStateChangeRequest+0x50>
		{
			kApplicationBase.eApplicationState = eApp_Perform;
 800e844:	4b12      	ldr	r3, [pc, #72]	; (800e890 <AppStateChangeRequest+0x94>)
 800e846:	2202      	movs	r2, #2
 800e848:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800e84a:	e01d      	b.n	800e888 <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800e84c:	2020      	movs	r0, #32
 800e84e:	f000 f849 	bl	800e8e4 <AssertError>
		break;
 800e852:	e019      	b.n	800e888 <AppStateChangeRequest+0x8c>

	case eApp_Perform:
		if(eNewState == eApp_Initialization)
 800e854:	79fb      	ldrb	r3, [r7, #7]
 800e856:	2b01      	cmp	r3, #1
 800e858:	d103      	bne.n	800e862 <AppStateChangeRequest+0x66>
		{
			kApplicationBase.eApplicationState = eApp_Initialization;
 800e85a:	4b0d      	ldr	r3, [pc, #52]	; (800e890 <AppStateChangeRequest+0x94>)
 800e85c:	2201      	movs	r2, #1
 800e85e:	765a      	strb	r2, [r3, #25]
		}
		else
		{
			AssertError(AppError_WrongStateTransition);
		}
		break;
 800e860:	e012      	b.n	800e888 <AppStateChangeRequest+0x8c>
		else if(eNewState == eApp_Shutdown)
 800e862:	79fb      	ldrb	r3, [r7, #7]
 800e864:	2b03      	cmp	r3, #3
 800e866:	d103      	bne.n	800e870 <AppStateChangeRequest+0x74>
			kApplicationBase.eApplicationState = eApp_Shutdown;
 800e868:	4b09      	ldr	r3, [pc, #36]	; (800e890 <AppStateChangeRequest+0x94>)
 800e86a:	2203      	movs	r2, #3
 800e86c:	765a      	strb	r2, [r3, #25]
		break;
 800e86e:	e00b      	b.n	800e888 <AppStateChangeRequest+0x8c>
			AssertError(AppError_WrongStateTransition);
 800e870:	2020      	movs	r0, #32
 800e872:	f000 f837 	bl	800e8e4 <AssertError>
		break;
 800e876:	e007      	b.n	800e888 <AppStateChangeRequest+0x8c>

	case eApp_Shutdown:
		AssertError(AppError_WrongStateTransition);
 800e878:	2020      	movs	r0, #32
 800e87a:	f000 f833 	bl	800e8e4 <AssertError>
		break;
 800e87e:	e003      	b.n	800e888 <AppStateChangeRequest+0x8c>

	default:
		AssertError(AppError_WrongStateTransition);
 800e880:	2020      	movs	r0, #32
 800e882:	f000 f82f 	bl	800e8e4 <AssertError>
		break;
 800e886:	bf00      	nop
	}

}
 800e888:	bf00      	nop
 800e88a:	3708      	adds	r7, #8
 800e88c:	46bd      	mov	sp, r7
 800e88e:	bd80      	pop	{r7, pc}
 800e890:	200003a4 	.word	0x200003a4

0800e894 <AppEnableResetTaskTimers>:

void AppEnableResetTaskTimers()
{
 800e894:	b480      	push	{r7}
 800e896:	af00      	add	r7, sp, #0
	kApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag = true;
 800e898:	4b11      	ldr	r3, [pc, #68]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e89a:	2201      	movs	r2, #1
 800e89c:	701a      	strb	r2, [r3, #0]
	kApplicationBase.sAsyncTimers.s100ms.bEnabledFlag = true;
 800e89e:	4b10      	ldr	r3, [pc, #64]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8a0:	2201      	movs	r2, #1
 800e8a2:	711a      	strb	r2, [r3, #4]
	kApplicationBase.sAsyncTimers.s10ms.bEnabledFlag = true;
 800e8a4:	4b0e      	ldr	r3, [pc, #56]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8a6:	2201      	movs	r2, #1
 800e8a8:	721a      	strb	r2, [r3, #8]
	kApplicationBase.sAsyncTimers.s1ms.bEnabledFlag = true;
 800e8aa:	4b0d      	ldr	r3, [pc, #52]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8ac:	2201      	movs	r2, #1
 800e8ae:	731a      	strb	r2, [r3, #12]
	kApplicationBase.sAsyncTimers.s500us.bEnabledFlag = true;
 800e8b0:	4b0b      	ldr	r3, [pc, #44]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8b2:	2201      	movs	r2, #1
 800e8b4:	741a      	strb	r2, [r3, #16]

	kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 800e8b6:	4b0a      	ldr	r3, [pc, #40]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8b8:	2200      	movs	r2, #0
 800e8ba:	805a      	strh	r2, [r3, #2]
	kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 800e8bc:	4b08      	ldr	r3, [pc, #32]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8be:	2200      	movs	r2, #0
 800e8c0:	80da      	strh	r2, [r3, #6]
	kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 800e8c2:	4b07      	ldr	r3, [pc, #28]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8c4:	2200      	movs	r2, #0
 800e8c6:	815a      	strh	r2, [r3, #10]
	kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 800e8c8:	4b05      	ldr	r3, [pc, #20]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	81da      	strh	r2, [r3, #14]
	kApplicationBase.sAsyncTimers.s500us.u16Counter = 0;
 800e8ce:	4b04      	ldr	r3, [pc, #16]	; (800e8e0 <AppEnableResetTaskTimers+0x4c>)
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	825a      	strh	r2, [r3, #18]
}
 800e8d4:	bf00      	nop
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8dc:	4770      	bx	lr
 800e8de:	bf00      	nop
 800e8e0:	200003a4 	.word	0x200003a4

0800e8e4 <AssertError>:

void AssertError( AppErrorList_t eAppError )
{
 800e8e4:	b480      	push	{r7}
 800e8e6:	b083      	sub	sp, #12
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	80fb      	strh	r3, [r7, #6]
	kApplicationBase.u32ErrorReg |= (uint32_t)eAppError;
 800e8ee:	4b06      	ldr	r3, [pc, #24]	; (800e908 <AssertError+0x24>)
 800e8f0:	695a      	ldr	r2, [r3, #20]
 800e8f2:	88fb      	ldrh	r3, [r7, #6]
 800e8f4:	4313      	orrs	r3, r2
 800e8f6:	4a04      	ldr	r2, [pc, #16]	; (800e908 <AssertError+0x24>)
 800e8f8:	6153      	str	r3, [r2, #20]
}
 800e8fa:	bf00      	nop
 800e8fc:	370c      	adds	r7, #12
 800e8fe:	46bd      	mov	sp, r7
 800e900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e904:	4770      	bx	lr
 800e906:	bf00      	nop
 800e908:	200003a4 	.word	0x200003a4

0800e90c <TurnOnSynchronousEvent>:

void TurnOnSynchronousEvent()
{
 800e90c:	b480      	push	{r7}
 800e90e:	af00      	add	r7, sp, #0

}
 800e910:	bf00      	nop
 800e912:	46bd      	mov	sp, r7
 800e914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e918:	4770      	bx	lr
	...

0800e91c <DataHandler_Initialize>:
static MemoryInterchange_t kMemoryInterchange;

void DataHandler_CopyMemoryToTransmissionBuffer( float *pfMemoryArray );

void DataHandler_Initialize()
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	af00      	add	r7, sp, #0
	DataHandler_Reset();
 800e920:	f000 f808 	bl	800e934 <DataHandler_Reset>
	kDataHandler.bEnabled = true;
 800e924:	4b02      	ldr	r3, [pc, #8]	; (800e930 <DataHandler_Initialize+0x14>)
 800e926:	2201      	movs	r2, #1
 800e928:	701a      	strb	r2, [r3, #0]

}
 800e92a:	bf00      	nop
 800e92c:	bd80      	pop	{r7, pc}
 800e92e:	bf00      	nop
 800e930:	20000824 	.word	0x20000824

0800e934 <DataHandler_Reset>:
void DataHandler_Reset()
{
 800e934:	b490      	push	{r4, r7}
 800e936:	b082      	sub	sp, #8
 800e938:	af00      	add	r7, sp, #0
	kDataHandler.u8ActiveMemoryPage = 0;
 800e93a:	4b35      	ldr	r3, [pc, #212]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e93c:	2200      	movs	r2, #0
 800e93e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
	kDataHandler.u8LastMemoryPage = 0;
 800e942:	4b33      	ldr	r3, [pc, #204]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e944:	2200      	movs	r2, #0
 800e946:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
	kDataHandler.u8WidthPointer = 0;
 800e94a:	4b31      	ldr	r3, [pc, #196]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e94c:	2200      	movs	r2, #0
 800e94e:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
	kDataHandler.u8LengthPointer = 0;
 800e952:	4b2f      	ldr	r3, [pc, #188]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e954:	2200      	movs	r2, #0
 800e956:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
	kDataHandler.bPageFilled = false;
 800e95a:	4b2d      	ldr	r3, [pc, #180]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e95c:	2200      	movs	r2, #0
 800e95e:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
	kDataHandler.bReadyToSend = false;
 800e962:	4b2b      	ldr	r3, [pc, #172]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e964:	2200      	movs	r2, #0
 800e966:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

	for(uint8_t u8PageIdx = 0; u8PageIdx < dMemoryPagesCount; u8PageIdx++)
 800e96a:	2300      	movs	r3, #0
 800e96c:	71fb      	strb	r3, [r7, #7]
 800e96e:	e046      	b.n	800e9fe <DataHandler_Reset+0xca>
	{
		for(uint8_t u8LengthIdx = 0; u8LengthIdx < dMemoryLength; u8LengthIdx++)
 800e970:	2300      	movs	r3, #0
 800e972:	71bb      	strb	r3, [r7, #6]
 800e974:	e03d      	b.n	800e9f2 <DataHandler_Reset+0xbe>
		{
			kDataHandler.kMeasurementMemory[u8PageIdx].bAlreadySent = false;
 800e976:	79fa      	ldrb	r2, [r7, #7]
 800e978:	4925      	ldr	r1, [pc, #148]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e97a:	4613      	mov	r3, r2
 800e97c:	019b      	lsls	r3, r3, #6
 800e97e:	4413      	add	r3, r2
 800e980:	00db      	lsls	r3, r3, #3
 800e982:	440b      	add	r3, r1
 800e984:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e988:	2200      	movs	r2, #0
 800e98a:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[u8PageIdx].bHardSaved = false;
 800e98c:	79fa      	ldrb	r2, [r7, #7]
 800e98e:	4920      	ldr	r1, [pc, #128]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e990:	4613      	mov	r3, r2
 800e992:	019b      	lsls	r3, r3, #6
 800e994:	4413      	add	r3, r2
 800e996:	00db      	lsls	r3, r3, #3
 800e998:	440b      	add	r3, r1
 800e99a:	f203 2309 	addw	r3, r3, #521	; 0x209
 800e99e:	2200      	movs	r2, #0
 800e9a0:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[u8PageIdx].bHardSaveRequest = false;
 800e9a2:	79fa      	ldrb	r2, [r7, #7]
 800e9a4:	491a      	ldr	r1, [pc, #104]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e9a6:	4613      	mov	r3, r2
 800e9a8:	019b      	lsls	r3, r3, #6
 800e9aa:	4413      	add	r3, r2
 800e9ac:	00db      	lsls	r3, r3, #3
 800e9ae:	440b      	add	r3, r1
 800e9b0:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800e9b4:	2200      	movs	r2, #0
 800e9b6:	701a      	strb	r2, [r3, #0]

			for(uint8_t u8WidthIdx = 0; u8WidthIdx < dMemoryWidth; u8WidthIdx++)
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	717b      	strb	r3, [r7, #5]
 800e9bc:	e013      	b.n	800e9e6 <DataHandler_Reset+0xb2>
			{
				kDataHandler.kMeasurementMemory[u8PageIdx].fMeasurementArray[u8LengthIdx][u8WidthIdx] = 0;
 800e9be:	79fa      	ldrb	r2, [r7, #7]
 800e9c0:	79bb      	ldrb	r3, [r7, #6]
 800e9c2:	7979      	ldrb	r1, [r7, #5]
 800e9c4:	4c12      	ldr	r4, [pc, #72]	; (800ea10 <DataHandler_Reset+0xdc>)
 800e9c6:	0118      	lsls	r0, r3, #4
 800e9c8:	4613      	mov	r3, r2
 800e9ca:	019b      	lsls	r3, r3, #6
 800e9cc:	4413      	add	r3, r2
 800e9ce:	005b      	lsls	r3, r3, #1
 800e9d0:	4403      	add	r3, r0
 800e9d2:	440b      	add	r3, r1
 800e9d4:	009b      	lsls	r3, r3, #2
 800e9d6:	4423      	add	r3, r4
 800e9d8:	3308      	adds	r3, #8
 800e9da:	f04f 0200 	mov.w	r2, #0
 800e9de:	601a      	str	r2, [r3, #0]
			for(uint8_t u8WidthIdx = 0; u8WidthIdx < dMemoryWidth; u8WidthIdx++)
 800e9e0:	797b      	ldrb	r3, [r7, #5]
 800e9e2:	3301      	adds	r3, #1
 800e9e4:	717b      	strb	r3, [r7, #5]
 800e9e6:	797b      	ldrb	r3, [r7, #5]
 800e9e8:	2b0f      	cmp	r3, #15
 800e9ea:	d9e8      	bls.n	800e9be <DataHandler_Reset+0x8a>
		for(uint8_t u8LengthIdx = 0; u8LengthIdx < dMemoryLength; u8LengthIdx++)
 800e9ec:	79bb      	ldrb	r3, [r7, #6]
 800e9ee:	3301      	adds	r3, #1
 800e9f0:	71bb      	strb	r3, [r7, #6]
 800e9f2:	79bb      	ldrb	r3, [r7, #6]
 800e9f4:	2b07      	cmp	r3, #7
 800e9f6:	d9be      	bls.n	800e976 <DataHandler_Reset+0x42>
	for(uint8_t u8PageIdx = 0; u8PageIdx < dMemoryPagesCount; u8PageIdx++)
 800e9f8:	79fb      	ldrb	r3, [r7, #7]
 800e9fa:	3301      	adds	r3, #1
 800e9fc:	71fb      	strb	r3, [r7, #7]
 800e9fe:	79fb      	ldrb	r3, [r7, #7]
 800ea00:	2b01      	cmp	r3, #1
 800ea02:	d9b5      	bls.n	800e970 <DataHandler_Reset+0x3c>
			}
		}
	}

}
 800ea04:	bf00      	nop
 800ea06:	bf00      	nop
 800ea08:	3708      	adds	r7, #8
 800ea0a:	46bd      	mov	sp, r7
 800ea0c:	bc90      	pop	{r4, r7}
 800ea0e:	4770      	bx	lr
 800ea10:	20000824 	.word	0x20000824

0800ea14 <DataHandler_OpenNewMeasurement>:
void DataHandler_OpenNewMeasurement( uint32_t u32TimeStamp )
{
 800ea14:	b580      	push	{r7, lr}
 800ea16:	b082      	sub	sp, #8
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	6078      	str	r0, [r7, #4]

	if( kDataHandler.bEnabled )
 800ea1c:	4b46      	ldr	r3, [pc, #280]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea1e:	781b      	ldrb	r3, [r3, #0]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	f000 8081 	beq.w	800eb28 <DataHandler_OpenNewMeasurement+0x114>
	{
		kDataHandler.u8LengthPointer++;
 800ea26:	4b44      	ldr	r3, [pc, #272]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea28:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800ea2c:	3301      	adds	r3, #1
 800ea2e:	b2da      	uxtb	r2, r3
 800ea30:	4b41      	ldr	r3, [pc, #260]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea32:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
		kDataHandler.u8WidthPointer = 0;
 800ea36:	4b40      	ldr	r3, [pc, #256]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea38:	2200      	movs	r2, #0
 800ea3a:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416

		/*
		 * Every time new measurement is opened the previous one is assumed to be ready for transmission
		 */
		kDataHandler.bReadyToSend = true;
 800ea3e:	4b3e      	ldr	r3, [pc, #248]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea40:	2201      	movs	r2, #1
 800ea42:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

		if(kDataHandler.u8LengthPointer >= dMemoryLength)
 800ea46:	4b3c      	ldr	r3, [pc, #240]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea48:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800ea4c:	2b07      	cmp	r3, #7
 800ea4e:	d96f      	bls.n	800eb30 <DataHandler_OpenNewMeasurement+0x11c>
		{
			kDataHandler.u8LengthPointer = 0;
 800ea50:	4b39      	ldr	r3, [pc, #228]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea52:	2200      	movs	r2, #0
 800ea54:	f883 2417 	strb.w	r2, [r3, #1047]	; 0x417
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bAlreadySent = false;
 800ea58:	4b37      	ldr	r3, [pc, #220]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea5a:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ea5e:	4619      	mov	r1, r3
 800ea60:	4a35      	ldr	r2, [pc, #212]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea62:	460b      	mov	r3, r1
 800ea64:	019b      	lsls	r3, r3, #6
 800ea66:	440b      	add	r3, r1
 800ea68:	00db      	lsls	r3, r3, #3
 800ea6a:	4413      	add	r3, r2
 800ea6c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ea70:	2200      	movs	r2, #0
 800ea72:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaveRequest = true;
 800ea74:	4b30      	ldr	r3, [pc, #192]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea76:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ea7a:	4619      	mov	r1, r3
 800ea7c:	4a2e      	ldr	r2, [pc, #184]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea7e:	460b      	mov	r3, r1
 800ea80:	019b      	lsls	r3, r3, #6
 800ea82:	440b      	add	r3, r1
 800ea84:	00db      	lsls	r3, r3, #3
 800ea86:	4413      	add	r3, r2
 800ea88:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800ea8c:	2201      	movs	r2, #1
 800ea8e:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaved = false;
 800ea90:	4b29      	ldr	r3, [pc, #164]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea92:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ea96:	4619      	mov	r1, r3
 800ea98:	4a27      	ldr	r2, [pc, #156]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ea9a:	460b      	mov	r3, r1
 800ea9c:	019b      	lsls	r3, r3, #6
 800ea9e:	440b      	add	r3, r1
 800eaa0:	00db      	lsls	r3, r3, #3
 800eaa2:	4413      	add	r3, r2
 800eaa4:	f203 2309 	addw	r3, r3, #521	; 0x209
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	701a      	strb	r2, [r3, #0]
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].u16Timestamp = u32TimeStamp;
 800eaac:	4b22      	ldr	r3, [pc, #136]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eaae:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800eab2:	4619      	mov	r1, r3
 800eab4:	4a20      	ldr	r2, [pc, #128]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eab6:	460b      	mov	r3, r1
 800eab8:	019b      	lsls	r3, r3, #6
 800eaba:	440b      	add	r3, r1
 800eabc:	00db      	lsls	r3, r3, #3
 800eabe:	4413      	add	r3, r2
 800eac0:	3304      	adds	r3, #4
 800eac2:	687a      	ldr	r2, [r7, #4]
 800eac4:	601a      	str	r2, [r3, #0]

			if( !kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bHardSaved )
 800eac6:	4b1c      	ldr	r3, [pc, #112]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eac8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800eacc:	4619      	mov	r1, r3
 800eace:	4a1a      	ldr	r2, [pc, #104]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800ead0:	460b      	mov	r3, r1
 800ead2:	019b      	lsls	r3, r3, #6
 800ead4:	440b      	add	r3, r1
 800ead6:	00db      	lsls	r3, r3, #3
 800ead8:	4413      	add	r3, r2
 800eada:	f203 2309 	addw	r3, r3, #521	; 0x209
 800eade:	781b      	ldrb	r3, [r3, #0]
 800eae0:	f083 0301 	eor.w	r3, r3, #1
 800eae4:	b2db      	uxtb	r3, r3
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d002      	beq.n	800eaf0 <DataHandler_OpenNewMeasurement+0xdc>
			{
				AssertError(AppError_DataLost); // Data not saved; possibly add timestamp to track lost data chunks
 800eaea:	2040      	movs	r0, #64	; 0x40
 800eaec:	f7ff fefa 	bl	800e8e4 <AssertError>
			}

			kDataHandler.u8LastMemoryPage = kDataHandler.u8ActiveMemoryPage;
 800eaf0:	4b11      	ldr	r3, [pc, #68]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eaf2:	f893 2414 	ldrb.w	r2, [r3, #1044]	; 0x414
 800eaf6:	4b10      	ldr	r3, [pc, #64]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eaf8:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415
			kDataHandler.u8ActiveMemoryPage++;
 800eafc:	4b0e      	ldr	r3, [pc, #56]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eafe:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800eb02:	3301      	adds	r3, #1
 800eb04:	b2da      	uxtb	r2, r3
 800eb06:	4b0c      	ldr	r3, [pc, #48]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eb08:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
			if(kDataHandler.u8ActiveMemoryPage >= dMemoryPagesCount)
 800eb0c:	4b0a      	ldr	r3, [pc, #40]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eb0e:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800eb12:	2b01      	cmp	r3, #1
 800eb14:	d903      	bls.n	800eb1e <DataHandler_OpenNewMeasurement+0x10a>
			{
				kDataHandler.u8ActiveMemoryPage = 0;
 800eb16:	4b08      	ldr	r3, [pc, #32]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eb18:	2200      	movs	r2, #0
 800eb1a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
			}
			kDataHandler.bPageFilled = true;
 800eb1e:	4b06      	ldr	r3, [pc, #24]	; (800eb38 <DataHandler_OpenNewMeasurement+0x124>)
 800eb20:	2201      	movs	r2, #1
 800eb22:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}

}
 800eb26:	e003      	b.n	800eb30 <DataHandler_OpenNewMeasurement+0x11c>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800eb28:	f44f 7080 	mov.w	r0, #256	; 0x100
 800eb2c:	f7ff feda 	bl	800e8e4 <AssertError>
}
 800eb30:	bf00      	nop
 800eb32:	3708      	adds	r7, #8
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}
 800eb38:	20000824 	.word	0x20000824

0800eb3c <DataHandler_StoreMeasurement>:

void DataHandler_StoreMeasurement( float fNewMeasurement )
{
 800eb3c:	b590      	push	{r4, r7, lr}
 800eb3e:	b085      	sub	sp, #20
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t u8MemPage = kDataHandler.u8ActiveMemoryPage;
 800eb46:	4b20      	ldr	r3, [pc, #128]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eb48:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800eb4c:	73fb      	strb	r3, [r7, #15]
	uint8_t u8LenPtr = kDataHandler.u8LengthPointer;
 800eb4e:	4b1e      	ldr	r3, [pc, #120]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eb50:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800eb54:	73bb      	strb	r3, [r7, #14]
	uint8_t u8WidPtr = kDataHandler.u8WidthPointer;
 800eb56:	4b1c      	ldr	r3, [pc, #112]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eb58:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800eb5c:	737b      	strb	r3, [r7, #13]

	if( kDataHandler.bEnabled )
 800eb5e:	4b1a      	ldr	r3, [pc, #104]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eb60:	781b      	ldrb	r3, [r3, #0]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d028      	beq.n	800ebb8 <DataHandler_StoreMeasurement+0x7c>
	{
		kDataHandler.kMeasurementMemory[u8MemPage].fMeasurementArray[u8LenPtr][u8WidPtr] = fNewMeasurement;
 800eb66:	7bfa      	ldrb	r2, [r7, #15]
 800eb68:	7bbb      	ldrb	r3, [r7, #14]
 800eb6a:	7b79      	ldrb	r1, [r7, #13]
 800eb6c:	4c16      	ldr	r4, [pc, #88]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eb6e:	0118      	lsls	r0, r3, #4
 800eb70:	4613      	mov	r3, r2
 800eb72:	019b      	lsls	r3, r3, #6
 800eb74:	4413      	add	r3, r2
 800eb76:	005b      	lsls	r3, r3, #1
 800eb78:	4403      	add	r3, r0
 800eb7a:	440b      	add	r3, r1
 800eb7c:	009b      	lsls	r3, r3, #2
 800eb7e:	4423      	add	r3, r4
 800eb80:	3308      	adds	r3, #8
 800eb82:	687a      	ldr	r2, [r7, #4]
 800eb84:	601a      	str	r2, [r3, #0]
		kDataHandler.u8WidthPointer++;
 800eb86:	4b10      	ldr	r3, [pc, #64]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eb88:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800eb8c:	3301      	adds	r3, #1
 800eb8e:	b2da      	uxtb	r2, r3
 800eb90:	4b0d      	ldr	r3, [pc, #52]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eb92:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416

		if(kDataHandler.u8WidthPointer >= dMemoryWidth)
 800eb96:	4b0c      	ldr	r3, [pc, #48]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eb98:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800eb9c:	2b0f      	cmp	r3, #15
 800eb9e:	d90f      	bls.n	800ebc0 <DataHandler_StoreMeasurement+0x84>
		{
			kDataHandler.u8WidthPointer--;
 800eba0:	4b09      	ldr	r3, [pc, #36]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800eba2:	f893 3416 	ldrb.w	r3, [r3, #1046]	; 0x416
 800eba6:	3b01      	subs	r3, #1
 800eba8:	b2da      	uxtb	r2, r3
 800ebaa:	4b07      	ldr	r3, [pc, #28]	; (800ebc8 <DataHandler_StoreMeasurement+0x8c>)
 800ebac:	f883 2416 	strb.w	r2, [r3, #1046]	; 0x416
			AssertError(AppError_WidthOverstretched); // Width overstretched - no new measurement was called;
 800ebb0:	2080      	movs	r0, #128	; 0x80
 800ebb2:	f7ff fe97 	bl	800e8e4 <AssertError>
	}
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}
}
 800ebb6:	e003      	b.n	800ebc0 <DataHandler_StoreMeasurement+0x84>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800ebb8:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ebbc:	f7ff fe92 	bl	800e8e4 <AssertError>
}
 800ebc0:	bf00      	nop
 800ebc2:	3714      	adds	r7, #20
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd90      	pop	{r4, r7, pc}
 800ebc8:	20000824 	.word	0x20000824

0800ebcc <DataHandler_Operate>:

void DataHandler_Operate()
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	af00      	add	r7, sp, #0
	if( kDataHandler.bEnabled )
 800ebd0:	4b2b      	ldr	r3, [pc, #172]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ebd2:	781b      	ldrb	r3, [r3, #0]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d04c      	beq.n	800ec72 <DataHandler_Operate+0xa6>
	{

		if( kDataHandler.bPageFilled )
 800ebd8:	4b29      	ldr	r3, [pc, #164]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ebda:	f893 3419 	ldrb.w	r3, [r3, #1049]	; 0x419
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d011      	beq.n	800ec06 <DataHandler_Operate+0x3a>
		{
			kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].bHardSaveRequest = true;
 800ebe2:	4b27      	ldr	r3, [pc, #156]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ebe4:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800ebe8:	4619      	mov	r1, r3
 800ebea:	4a25      	ldr	r2, [pc, #148]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ebec:	460b      	mov	r3, r1
 800ebee:	019b      	lsls	r3, r3, #6
 800ebf0:	440b      	add	r3, r1
 800ebf2:	00db      	lsls	r3, r3, #3
 800ebf4:	4413      	add	r3, r2
 800ebf6:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	701a      	strb	r2, [r3, #0]
			kDataHandler.bPageFilled = false;
 800ebfe:	4b20      	ldr	r3, [pc, #128]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec00:	2200      	movs	r2, #0
 800ec02:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
			// Call to save with SD card
		}

		if( kDataHandler.bReadyToSend )
 800ec06:	4b1e      	ldr	r3, [pc, #120]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec08:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d034      	beq.n	800ec7a <DataHandler_Operate+0xae>
		{
			if(kDataHandler.u8LengthPointer == 0)
 800ec10:	4b1b      	ldr	r3, [pc, #108]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec12:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d110      	bne.n	800ec3c <DataHandler_Operate+0x70>
			{
				DataHandler_CopyMemoryToTransmissionBuffer(kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].fMeasurementArray[dMemoryLength-1]);
 800ec1a:	4b19      	ldr	r3, [pc, #100]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec1c:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800ec20:	461a      	mov	r2, r3
 800ec22:	4613      	mov	r3, r2
 800ec24:	019b      	lsls	r3, r3, #6
 800ec26:	4413      	add	r3, r2
 800ec28:	00db      	lsls	r3, r3, #3
 800ec2a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 800ec2e:	4a14      	ldr	r2, [pc, #80]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec30:	4413      	add	r3, r2
 800ec32:	3308      	adds	r3, #8
 800ec34:	4618      	mov	r0, r3
 800ec36:	f000 f837 	bl	800eca8 <DataHandler_CopyMemoryToTransmissionBuffer>
 800ec3a:	e013      	b.n	800ec64 <DataHandler_Operate+0x98>
//				bTransmissionStatus = USB_TransmitData(kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].fMeasurementArray[dMemoryLength-1]);
			}
			else
			{
//				bTransmissionStatus = USB_TransmitData(kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].fMeasurementArray[kDataHandler.u8LengthPointer-1]);
				DataHandler_CopyMemoryToTransmissionBuffer(kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].fMeasurementArray[kDataHandler.u8LengthPointer-1]);
 800ec3c:	4b10      	ldr	r3, [pc, #64]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec3e:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ec42:	4619      	mov	r1, r3
 800ec44:	4b0e      	ldr	r3, [pc, #56]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec46:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800ec4a:	3b01      	subs	r3, #1
 800ec4c:	019a      	lsls	r2, r3, #6
 800ec4e:	460b      	mov	r3, r1
 800ec50:	019b      	lsls	r3, r3, #6
 800ec52:	440b      	add	r3, r1
 800ec54:	00db      	lsls	r3, r3, #3
 800ec56:	4413      	add	r3, r2
 800ec58:	4a09      	ldr	r2, [pc, #36]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec5a:	4413      	add	r3, r2
 800ec5c:	3308      	adds	r3, #8
 800ec5e:	4618      	mov	r0, r3
 800ec60:	f000 f822 	bl	800eca8 <DataHandler_CopyMemoryToTransmissionBuffer>
			}

			CallForTransmissionEvent(); //Inform main event system that there is a pending transmission and data is preloaded to Memory Interchange
 800ec64:	f000 f8b2 	bl	800edcc <CallForTransmissionEvent>
			kDataHandler.bReadyToSend = false;
 800ec68:	4b05      	ldr	r3, [pc, #20]	; (800ec80 <DataHandler_Operate+0xb4>)
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
	}
	else
	{
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}
}
 800ec70:	e003      	b.n	800ec7a <DataHandler_Operate+0xae>
		AssertError(AppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800ec72:	f44f 7080 	mov.w	r0, #256	; 0x100
 800ec76:	f7ff fe35 	bl	800e8e4 <AssertError>
}
 800ec7a:	bf00      	nop
 800ec7c:	bd80      	pop	{r7, pc}
 800ec7e:	bf00      	nop
 800ec80:	20000824 	.word	0x20000824

0800ec84 <DataHandler_AccessMemoryInterchange>:

void DataHandler_AccessMemoryInterchange( MemoryInterchange_t ** pkMemoryInterchangeAddress)
{
 800ec84:	b480      	push	{r7}
 800ec86:	b085      	sub	sp, #20
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
	MemoryInterchange_t *pkPointer;
	pkPointer = &kMemoryInterchange;
 800ec8c:	4b05      	ldr	r3, [pc, #20]	; (800eca4 <DataHandler_AccessMemoryInterchange+0x20>)
 800ec8e:	60fb      	str	r3, [r7, #12]
	*pkMemoryInterchangeAddress = pkPointer;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	68fa      	ldr	r2, [r7, #12]
 800ec94:	601a      	str	r2, [r3, #0]
}
 800ec96:	bf00      	nop
 800ec98:	3714      	adds	r7, #20
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eca0:	4770      	bx	lr
 800eca2:	bf00      	nop
 800eca4:	20000c40 	.word	0x20000c40

0800eca8 <DataHandler_CopyMemoryToTransmissionBuffer>:

void DataHandler_CopyMemoryToTransmissionBuffer( float *pfMemoryArray )
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b082      	sub	sp, #8
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
	if( (kMemoryInterchange.eMemoryState != MemoryState_DataSent) && ( kMemoryInterchange.eMemoryState != MemoryState_DataSkipped ) )
 800ecb0:	4b0b      	ldr	r3, [pc, #44]	; (800ece0 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800ecb2:	791b      	ldrb	r3, [r3, #4]
 800ecb4:	2b02      	cmp	r3, #2
 800ecb6:	d007      	beq.n	800ecc8 <DataHandler_CopyMemoryToTransmissionBuffer+0x20>
 800ecb8:	4b09      	ldr	r3, [pc, #36]	; (800ece0 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800ecba:	791b      	ldrb	r3, [r3, #4]
 800ecbc:	2b03      	cmp	r3, #3
 800ecbe:	d003      	beq.n	800ecc8 <DataHandler_CopyMemoryToTransmissionBuffer+0x20>
	{
		AssertError(AppError_DataLost); // Memory would be overwritten;
 800ecc0:	2040      	movs	r0, #64	; 0x40
 800ecc2:	f7ff fe0f 	bl	800e8e4 <AssertError>
 800ecc6:	e006      	b.n	800ecd6 <DataHandler_CopyMemoryToTransmissionBuffer+0x2e>
	}
	else
	{
		kMemoryInterchange.fDataPointer = pfMemoryArray;
 800ecc8:	4a05      	ldr	r2, [pc, #20]	; (800ece0 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	6013      	str	r3, [r2, #0]
		kMemoryInterchange.eMemoryState = MemoryState_NewData;
 800ecce:	4b04      	ldr	r3, [pc, #16]	; (800ece0 <DataHandler_CopyMemoryToTransmissionBuffer+0x38>)
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	711a      	strb	r2, [r3, #4]
	}

}
 800ecd4:	bf00      	nop
 800ecd6:	bf00      	nop
 800ecd8:	3708      	adds	r7, #8
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}
 800ecde:	bf00      	nop
 800ece0:	20000c40 	.word	0x20000c40

0800ece4 <EventSystem_Initialize>:
}EventData_t;

static EventData_t kEventData;

void EventSystem_Initialize()
{
 800ece4:	b480      	push	{r7}
 800ece6:	af00      	add	r7, sp, #0
	kEventData.bInitalized = true;
 800ece8:	4b03      	ldr	r3, [pc, #12]	; (800ecf8 <EventSystem_Initialize+0x14>)
 800ecea:	2201      	movs	r2, #1
 800ecec:	701a      	strb	r2, [r3, #0]
}
 800ecee:	bf00      	nop
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf6:	4770      	bx	lr
 800ecf8:	20000c48 	.word	0x20000c48

0800ecfc <EventSystem_HandleEvent>:
void EventSystem_HandleEvent()
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b082      	sub	sp, #8
 800ed00:	af00      	add	r7, sp, #0
	uint32_t u32EventCode = 0;
 800ed02:	2300      	movs	r3, #0
 800ed04:	607b      	str	r3, [r7, #4]

	u32EventCode = (uint32_t)Event_DataReadyToTransmit;
 800ed06:	2301      	movs	r3, #1
 800ed08:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800ed0a:	4b1d      	ldr	r3, [pc, #116]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed0c:	685a      	ldr	r2, [r3, #4]
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	4013      	ands	r3, r2
 800ed12:	687a      	ldr	r2, [r7, #4]
 800ed14:	429a      	cmp	r2, r3
 800ed16:	d108      	bne.n	800ed2a <EventSystem_HandleEvent+0x2e>
	{
		ComManager_ArmTransmission();
 800ed18:	f000 fade 	bl	800f2d8 <ComManager_ArmTransmission>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800ed1c:	4b18      	ldr	r3, [pc, #96]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed1e:	685a      	ldr	r2, [r3, #4]
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	43db      	mvns	r3, r3
 800ed24:	4013      	ands	r3, r2
 800ed26:	4a16      	ldr	r2, [pc, #88]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed28:	6053      	str	r3, [r2, #4]
	}
	u32EventCode = (uint32_t)Event_USBConnected;
 800ed2a:	2302      	movs	r3, #2
 800ed2c:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800ed2e:	4b14      	ldr	r3, [pc, #80]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed30:	685a      	ldr	r2, [r3, #4]
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	4013      	ands	r3, r2
 800ed36:	687a      	ldr	r2, [r7, #4]
 800ed38:	429a      	cmp	r2, r3
 800ed3a:	d109      	bne.n	800ed50 <EventSystem_HandleEvent+0x54>
	{
		CommManager_SetUSBConnectionState(USB_Connected);
 800ed3c:	2001      	movs	r0, #1
 800ed3e:	f000 faad 	bl	800f29c <CommManager_SetUSBConnectionState>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800ed42:	4b0f      	ldr	r3, [pc, #60]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed44:	685a      	ldr	r2, [r3, #4]
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	43db      	mvns	r3, r3
 800ed4a:	4013      	ands	r3, r2
 800ed4c:	4a0c      	ldr	r2, [pc, #48]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed4e:	6053      	str	r3, [r2, #4]
	}
	u32EventCode = (uint32_t)Event_USBDisconnected;
 800ed50:	2304      	movs	r3, #4
 800ed52:	607b      	str	r3, [r7, #4]

	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800ed54:	4b0a      	ldr	r3, [pc, #40]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed56:	685a      	ldr	r2, [r3, #4]
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	4013      	ands	r3, r2
 800ed5c:	687a      	ldr	r2, [r7, #4]
 800ed5e:	429a      	cmp	r2, r3
 800ed60:	d109      	bne.n	800ed76 <EventSystem_HandleEvent+0x7a>
	{
		CommManager_SetUSBConnectionState(USB_Disconnected);
 800ed62:	2000      	movs	r0, #0
 800ed64:	f000 fa9a 	bl	800f29c <CommManager_SetUSBConnectionState>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800ed68:	4b05      	ldr	r3, [pc, #20]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed6a:	685a      	ldr	r2, [r3, #4]
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	43db      	mvns	r3, r3
 800ed70:	4013      	ands	r3, r2
 800ed72:	4a03      	ldr	r2, [pc, #12]	; (800ed80 <EventSystem_HandleEvent+0x84>)
 800ed74:	6053      	str	r3, [r2, #4]
	}
}
 800ed76:	bf00      	nop
 800ed78:	3708      	adds	r7, #8
 800ed7a:	46bd      	mov	sp, r7
 800ed7c:	bd80      	pop	{r7, pc}
 800ed7e:	bf00      	nop
 800ed80:	20000c48 	.word	0x20000c48

0800ed84 <EventSystem_Signalize>:

void EventSystem_Signalize(Event_t eEvent)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b084      	sub	sp, #16
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	71fb      	strb	r3, [r7, #7]
	uint32_t u32EventCode = (uint32_t)eEvent;
 800ed8e:	79fb      	ldrb	r3, [r7, #7]
 800ed90:	60fb      	str	r3, [r7, #12]

	if(kEventData.bInitalized)
 800ed92:	4b0d      	ldr	r3, [pc, #52]	; (800edc8 <EventSystem_Signalize+0x44>)
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d011      	beq.n	800edbe <EventSystem_Signalize+0x3a>
	{
		if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800ed9a:	4b0b      	ldr	r3, [pc, #44]	; (800edc8 <EventSystem_Signalize+0x44>)
 800ed9c:	685a      	ldr	r2, [r3, #4]
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	4013      	ands	r3, r2
 800eda2:	68fa      	ldr	r2, [r7, #12]
 800eda4:	429a      	cmp	r2, r3
 800eda6:	d104      	bne.n	800edb2 <EventSystem_Signalize+0x2e>
		{
			AssertError(AppError_EventOverlap); // Event already set, before handling it
 800eda8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800edac:	f7ff fd9a 	bl	800e8e4 <AssertError>
		else
		{
			kEventData.u32EventRegister |= u32EventCode; // Set bit in register according to the event code
		}
	}
}
 800edb0:	e005      	b.n	800edbe <EventSystem_Signalize+0x3a>
			kEventData.u32EventRegister |= u32EventCode; // Set bit in register according to the event code
 800edb2:	4b05      	ldr	r3, [pc, #20]	; (800edc8 <EventSystem_Signalize+0x44>)
 800edb4:	685a      	ldr	r2, [r3, #4]
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	4313      	orrs	r3, r2
 800edba:	4a03      	ldr	r2, [pc, #12]	; (800edc8 <EventSystem_Signalize+0x44>)
 800edbc:	6053      	str	r3, [r2, #4]
}
 800edbe:	bf00      	nop
 800edc0:	3710      	adds	r7, #16
 800edc2:	46bd      	mov	sp, r7
 800edc4:	bd80      	pop	{r7, pc}
 800edc6:	bf00      	nop
 800edc8:	20000c48 	.word	0x20000c48

0800edcc <CallForTransmissionEvent>:
#include "ModuleInterconnect.h"
#include "EventSystem.h"
#include "DataCommon.h"

void CallForTransmissionEvent()
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_DataReadyToTransmit);
 800edd0:	2001      	movs	r0, #1
 800edd2:	f7ff ffd7 	bl	800ed84 <EventSystem_Signalize>
}
 800edd6:	bf00      	nop
 800edd8:	bd80      	pop	{r7, pc}

0800edda <CallForUSBConnection>:

void CallForUSBConnection()
{
 800edda:	b580      	push	{r7, lr}
 800eddc:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_USBConnected);
 800edde:	2002      	movs	r0, #2
 800ede0:	f7ff ffd0 	bl	800ed84 <EventSystem_Signalize>
}
 800ede4:	bf00      	nop
 800ede6:	bd80      	pop	{r7, pc}

0800ede8 <CallForUSBDisonnection>:
void CallForUSBDisonnection()
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	af00      	add	r7, sp, #0
	EventSystem_Signalize(Event_USBDisconnected);
 800edec:	2004      	movs	r0, #4
 800edee:	f7ff ffc9 	bl	800ed84 <EventSystem_Signalize>
}
 800edf2:	bf00      	nop
 800edf4:	bd80      	pop	{r7, pc}
	...

0800edf8 <TempCollect_Operate>:
	.bEnabledFlag = false,
	.eState = TempCollect_EntryState,
};

void TempCollect_Operate()
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	af00      	add	r7, sp, #0
	switch(kTemperatureData.eState)
 800edfc:	4b97      	ldr	r3, [pc, #604]	; (800f05c <TempCollect_Operate+0x264>)
 800edfe:	79db      	ldrb	r3, [r3, #7]
 800ee00:	2b05      	cmp	r3, #5
 800ee02:	f200 8120 	bhi.w	800f046 <TempCollect_Operate+0x24e>
 800ee06:	a201      	add	r2, pc, #4	; (adr r2, 800ee0c <TempCollect_Operate+0x14>)
 800ee08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee0c:	0800ee25 	.word	0x0800ee25
 800ee10:	0800ee2f 	.word	0x0800ee2f
 800ee14:	0800ee5f 	.word	0x0800ee5f
 800ee18:	0800ef33 	.word	0x0800ef33
 800ee1c:	0800efe3 	.word	0x0800efe3
 800ee20:	0800eeb9 	.word	0x0800eeb9
	{
	case(TempCollect_EntryState):
		AssertError(AppError_TempCollectUninitialized); // Incorrect entry - before initialization
 800ee24:	f44f 7000 	mov.w	r0, #512	; 0x200
 800ee28:	f7ff fd5c 	bl	800e8e4 <AssertError>
		break;
 800ee2c:	e113      	b.n	800f056 <TempCollect_Operate+0x25e>
	case(TempCollect_Initialized):
		if(kTemperatureData.bScheduleMeasurement)
 800ee2e:	4b8b      	ldr	r3, [pc, #556]	; (800f05c <TempCollect_Operate+0x264>)
 800ee30:	799b      	ldrb	r3, [r3, #6]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	f000 810c 	beq.w	800f050 <TempCollect_Operate+0x258>
		{
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
 800ee38:	4b88      	ldr	r3, [pc, #544]	; (800f05c <TempCollect_Operate+0x264>)
 800ee3a:	2202      	movs	r2, #2
 800ee3c:	71da      	strb	r2, [r3, #7]
			kTemperatureData.u16ArrayASensorIndex = 0;
 800ee3e:	4b87      	ldr	r3, [pc, #540]	; (800f05c <TempCollect_Operate+0x264>)
 800ee40:	2200      	movs	r2, #0
 800ee42:	829a      	strh	r2, [r3, #20]
			kTemperatureData.u16ArrayBSensorIndex = 0;
 800ee44:	4b85      	ldr	r3, [pc, #532]	; (800f05c <TempCollect_Operate+0x264>)
 800ee46:	2200      	movs	r2, #0
 800ee48:	82da      	strh	r2, [r3, #22]
			kTemperatureData.bReadFinished[0] = false;
 800ee4a:	4b84      	ldr	r3, [pc, #528]	; (800f05c <TempCollect_Operate+0x264>)
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	721a      	strb	r2, [r3, #8]
			kTemperatureData.bReadFinished[1] = false;
 800ee50:	4b82      	ldr	r3, [pc, #520]	; (800f05c <TempCollect_Operate+0x264>)
 800ee52:	2200      	movs	r2, #0
 800ee54:	725a      	strb	r2, [r3, #9]
			kTemperatureData.u8TimeoutCounter = 0;
 800ee56:	4b81      	ldr	r3, [pc, #516]	; (800f05c <TempCollect_Operate+0x264>)
 800ee58:	2200      	movs	r2, #0
 800ee5a:	771a      	strb	r2, [r3, #28]
		}
		break;
 800ee5c:	e0f8      	b.n	800f050 <TempCollect_Operate+0x258>
	case(TempCollect_TemperatureReadRequest):
		kTemperatureData.bScheduleMeasurement = false;
 800ee5e:	4b7f      	ldr	r3, [pc, #508]	; (800f05c <TempCollect_Operate+0x264>)
 800ee60:	2200      	movs	r2, #0
 800ee62:	719a      	strb	r2, [r3, #6]
		if(kTemperatureData.u16ArrayASensorIndex < MCP9808_I2CA_DeviceCount)
 800ee64:	4b7d      	ldr	r3, [pc, #500]	; (800f05c <TempCollect_Operate+0x264>)
 800ee66:	8a9b      	ldrh	r3, [r3, #20]
 800ee68:	2b04      	cmp	r3, #4
 800ee6a:	d80e      	bhi.n	800ee8a <TempCollect_Operate+0x92>
		{
			/*
			 * By placing "ready" flag clearing here this app will not get stuck
			 * if the sensor number on each array branch would be not equal
			 */
			kTemperatureData.bStateReady[0] = false;
 800ee6c:	4b7b      	ldr	r3, [pc, #492]	; (800f05c <TempCollect_Operate+0x264>)
 800ee6e:	2200      	movs	r2, #0
 800ee70:	729a      	strb	r2, [r3, #10]
			MCP9808_Read(&kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex]);
 800ee72:	4b7a      	ldr	r3, [pc, #488]	; (800f05c <TempCollect_Operate+0x264>)
 800ee74:	8a9b      	ldrh	r3, [r3, #20]
 800ee76:	461a      	mov	r2, r3
 800ee78:	4613      	mov	r3, r2
 800ee7a:	005b      	lsls	r3, r3, #1
 800ee7c:	4413      	add	r3, r2
 800ee7e:	009b      	lsls	r3, r3, #2
 800ee80:	4a77      	ldr	r2, [pc, #476]	; (800f060 <TempCollect_Operate+0x268>)
 800ee82:	4413      	add	r3, r2
 800ee84:	4618      	mov	r0, r3
 800ee86:	f7f2 f90f 	bl	80010a8 <MCP9808_Read>
		}
		if(kTemperatureData.u16ArrayBSensorIndex < MCP9808_I2CB_DeviceCount)
 800ee8a:	4b74      	ldr	r3, [pc, #464]	; (800f05c <TempCollect_Operate+0x264>)
 800ee8c:	8adb      	ldrh	r3, [r3, #22]
 800ee8e:	2b04      	cmp	r3, #4
 800ee90:	d80e      	bhi.n	800eeb0 <TempCollect_Operate+0xb8>
		{
			kTemperatureData.bStateReady[1] = false;
 800ee92:	4b72      	ldr	r3, [pc, #456]	; (800f05c <TempCollect_Operate+0x264>)
 800ee94:	2200      	movs	r2, #0
 800ee96:	72da      	strb	r2, [r3, #11]
			MCP9808_Read(&kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex]);
 800ee98:	4b70      	ldr	r3, [pc, #448]	; (800f05c <TempCollect_Operate+0x264>)
 800ee9a:	8adb      	ldrh	r3, [r3, #22]
 800ee9c:	461a      	mov	r2, r3
 800ee9e:	4613      	mov	r3, r2
 800eea0:	005b      	lsls	r3, r3, #1
 800eea2:	4413      	add	r3, r2
 800eea4:	009b      	lsls	r3, r3, #2
 800eea6:	4a6f      	ldr	r2, [pc, #444]	; (800f064 <TempCollect_Operate+0x26c>)
 800eea8:	4413      	add	r3, r2
 800eeaa:	4618      	mov	r0, r3
 800eeac:	f7f2 f8fc 	bl	80010a8 <MCP9808_Read>
		}
		kTemperatureData.eState = TempCollect_Waiting;
 800eeb0:	4b6a      	ldr	r3, [pc, #424]	; (800f05c <TempCollect_Operate+0x264>)
 800eeb2:	2205      	movs	r2, #5
 800eeb4:	71da      	strb	r2, [r3, #7]
		break;
 800eeb6:	e0ce      	b.n	800f056 <TempCollect_Operate+0x25e>
	case(TempCollect_Waiting):
		if(kTemperatureData.bStateReady[0] && kTemperatureData.bStateReady[1])
 800eeb8:	4b68      	ldr	r3, [pc, #416]	; (800f05c <TempCollect_Operate+0x264>)
 800eeba:	7a9b      	ldrb	r3, [r3, #10]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d00a      	beq.n	800eed6 <TempCollect_Operate+0xde>
 800eec0:	4b66      	ldr	r3, [pc, #408]	; (800f05c <TempCollect_Operate+0x264>)
 800eec2:	7adb      	ldrb	r3, [r3, #11]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d006      	beq.n	800eed6 <TempCollect_Operate+0xde>
		{
			kTemperatureData.eState = TempCollect_ProcessData;
 800eec8:	4b64      	ldr	r3, [pc, #400]	; (800f05c <TempCollect_Operate+0x264>)
 800eeca:	2203      	movs	r2, #3
 800eecc:	71da      	strb	r2, [r3, #7]
			kTemperatureData.u8TimeoutCounter = 0;
 800eece:	4b63      	ldr	r3, [pc, #396]	; (800f05c <TempCollect_Operate+0x264>)
 800eed0:	2200      	movs	r2, #0
 800eed2:	771a      	strb	r2, [r3, #28]
					AssertError(AppError_ArrayBError);
				}
				kTemperatureData.eState = TempCollect_ProcessData;
			}
		}
		break;
 800eed4:	e0be      	b.n	800f054 <TempCollect_Operate+0x25c>
			kTemperatureData.u8TimeoutCounter++;
 800eed6:	4b61      	ldr	r3, [pc, #388]	; (800f05c <TempCollect_Operate+0x264>)
 800eed8:	7f1b      	ldrb	r3, [r3, #28]
 800eeda:	3301      	adds	r3, #1
 800eedc:	b2da      	uxtb	r2, r3
 800eede:	4b5f      	ldr	r3, [pc, #380]	; (800f05c <TempCollect_Operate+0x264>)
 800eee0:	771a      	strb	r2, [r3, #28]
			if(kTemperatureData.u8TimeoutCounter > dTimeoutMaxWait)
 800eee2:	4b5e      	ldr	r3, [pc, #376]	; (800f05c <TempCollect_Operate+0x264>)
 800eee4:	7f1b      	ldrb	r3, [r3, #28]
 800eee6:	2b0a      	cmp	r3, #10
 800eee8:	f240 80b4 	bls.w	800f054 <TempCollect_Operate+0x25c>
				kTemperatureData.u8TimeoutCounter = 0;
 800eeec:	4b5b      	ldr	r3, [pc, #364]	; (800f05c <TempCollect_Operate+0x264>)
 800eeee:	2200      	movs	r2, #0
 800eef0:	771a      	strb	r2, [r3, #28]
				if(!kTemperatureData.bStateReady[0])
 800eef2:	4b5a      	ldr	r3, [pc, #360]	; (800f05c <TempCollect_Operate+0x264>)
 800eef4:	7a9b      	ldrb	r3, [r3, #10]
 800eef6:	f083 0301 	eor.w	r3, r3, #1
 800eefa:	b2db      	uxtb	r3, r3
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d006      	beq.n	800ef0e <TempCollect_Operate+0x116>
					kTemperatureData.bErrorOnArray[0] = true;
 800ef00:	4b56      	ldr	r3, [pc, #344]	; (800f05c <TempCollect_Operate+0x264>)
 800ef02:	2201      	movs	r2, #1
 800ef04:	775a      	strb	r2, [r3, #29]
					AssertError(AppError_ArrayAError);
 800ef06:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800ef0a:	f7ff fceb 	bl	800e8e4 <AssertError>
				if(!kTemperatureData.bStateReady[1])
 800ef0e:	4b53      	ldr	r3, [pc, #332]	; (800f05c <TempCollect_Operate+0x264>)
 800ef10:	7adb      	ldrb	r3, [r3, #11]
 800ef12:	f083 0301 	eor.w	r3, r3, #1
 800ef16:	b2db      	uxtb	r3, r3
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d006      	beq.n	800ef2a <TempCollect_Operate+0x132>
					kTemperatureData.bErrorOnArray[1] = true;
 800ef1c:	4b4f      	ldr	r3, [pc, #316]	; (800f05c <TempCollect_Operate+0x264>)
 800ef1e:	2201      	movs	r2, #1
 800ef20:	779a      	strb	r2, [r3, #30]
					AssertError(AppError_ArrayBError);
 800ef22:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800ef26:	f7ff fcdd 	bl	800e8e4 <AssertError>
				kTemperatureData.eState = TempCollect_ProcessData;
 800ef2a:	4b4c      	ldr	r3, [pc, #304]	; (800f05c <TempCollect_Operate+0x264>)
 800ef2c:	2203      	movs	r2, #3
 800ef2e:	71da      	strb	r2, [r3, #7]
		break;
 800ef30:	e090      	b.n	800f054 <TempCollect_Operate+0x25c>
	case(TempCollect_ProcessData):
		if( !kTemperatureData.bReadFinished[0] )
 800ef32:	4b4a      	ldr	r3, [pc, #296]	; (800f05c <TempCollect_Operate+0x264>)
 800ef34:	7a1b      	ldrb	r3, [r3, #8]
 800ef36:	f083 0301 	eor.w	r3, r3, #1
 800ef3a:	b2db      	uxtb	r3, r3
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d022      	beq.n	800ef86 <TempCollect_Operate+0x18e>
		{
			if(kTemperatureData.bErrorOnArray[0])
 800ef40:	4b46      	ldr	r3, [pc, #280]	; (800f05c <TempCollect_Operate+0x264>)
 800ef42:	7f5b      	ldrb	r3, [r3, #29]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d006      	beq.n	800ef56 <TempCollect_Operate+0x15e>
			{
				kTemperatureData.fConvertedTemperature[0] = dErrorIndication;
 800ef48:	4b44      	ldr	r3, [pc, #272]	; (800f05c <TempCollect_Operate+0x264>)
 800ef4a:	4a47      	ldr	r2, [pc, #284]	; (800f068 <TempCollect_Operate+0x270>)
 800ef4c:	60da      	str	r2, [r3, #12]
				kTemperatureData.bErrorOnArray[0] = false;
 800ef4e:	4b43      	ldr	r3, [pc, #268]	; (800f05c <TempCollect_Operate+0x264>)
 800ef50:	2200      	movs	r2, #0
 800ef52:	775a      	strb	r2, [r3, #29]
 800ef54:	e010      	b.n	800ef78 <TempCollect_Operate+0x180>
			}
			else
			{
				kTemperatureData.fConvertedTemperature[0] = MCP9808_DecodeTemperature(&kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex]);
 800ef56:	4b41      	ldr	r3, [pc, #260]	; (800f05c <TempCollect_Operate+0x264>)
 800ef58:	8a9b      	ldrh	r3, [r3, #20]
 800ef5a:	461a      	mov	r2, r3
 800ef5c:	4613      	mov	r3, r2
 800ef5e:	005b      	lsls	r3, r3, #1
 800ef60:	4413      	add	r3, r2
 800ef62:	009b      	lsls	r3, r3, #2
 800ef64:	4a3e      	ldr	r2, [pc, #248]	; (800f060 <TempCollect_Operate+0x268>)
 800ef66:	4413      	add	r3, r2
 800ef68:	4618      	mov	r0, r3
 800ef6a:	f7f2 f8b3 	bl	80010d4 <MCP9808_DecodeTemperature>
 800ef6e:	eef0 7a40 	vmov.f32	s15, s0
 800ef72:	4b3a      	ldr	r3, [pc, #232]	; (800f05c <TempCollect_Operate+0x264>)
 800ef74:	edc3 7a03 	vstr	s15, [r3, #12]
			}
		DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[0]);
 800ef78:	4b38      	ldr	r3, [pc, #224]	; (800f05c <TempCollect_Operate+0x264>)
 800ef7a:	edd3 7a03 	vldr	s15, [r3, #12]
 800ef7e:	eeb0 0a67 	vmov.f32	s0, s15
 800ef82:	f7ff fddb 	bl	800eb3c <DataHandler_StoreMeasurement>
		}
		if( !kTemperatureData.bReadFinished[1] )
 800ef86:	4b35      	ldr	r3, [pc, #212]	; (800f05c <TempCollect_Operate+0x264>)
 800ef88:	7a5b      	ldrb	r3, [r3, #9]
 800ef8a:	f083 0301 	eor.w	r3, r3, #1
 800ef8e:	b2db      	uxtb	r3, r3
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d022      	beq.n	800efda <TempCollect_Operate+0x1e2>
		{
			if(kTemperatureData.bErrorOnArray[1])
 800ef94:	4b31      	ldr	r3, [pc, #196]	; (800f05c <TempCollect_Operate+0x264>)
 800ef96:	7f9b      	ldrb	r3, [r3, #30]
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d006      	beq.n	800efaa <TempCollect_Operate+0x1b2>
			{
				kTemperatureData.fConvertedTemperature[1] = dErrorIndication;
 800ef9c:	4b2f      	ldr	r3, [pc, #188]	; (800f05c <TempCollect_Operate+0x264>)
 800ef9e:	4a32      	ldr	r2, [pc, #200]	; (800f068 <TempCollect_Operate+0x270>)
 800efa0:	611a      	str	r2, [r3, #16]
				kTemperatureData.bErrorOnArray[1] = false;
 800efa2:	4b2e      	ldr	r3, [pc, #184]	; (800f05c <TempCollect_Operate+0x264>)
 800efa4:	2200      	movs	r2, #0
 800efa6:	779a      	strb	r2, [r3, #30]
 800efa8:	e010      	b.n	800efcc <TempCollect_Operate+0x1d4>
			}
			else
			{
				kTemperatureData.fConvertedTemperature[1] = MCP9808_DecodeTemperature(&kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex]);
 800efaa:	4b2c      	ldr	r3, [pc, #176]	; (800f05c <TempCollect_Operate+0x264>)
 800efac:	8adb      	ldrh	r3, [r3, #22]
 800efae:	461a      	mov	r2, r3
 800efb0:	4613      	mov	r3, r2
 800efb2:	005b      	lsls	r3, r3, #1
 800efb4:	4413      	add	r3, r2
 800efb6:	009b      	lsls	r3, r3, #2
 800efb8:	4a2a      	ldr	r2, [pc, #168]	; (800f064 <TempCollect_Operate+0x26c>)
 800efba:	4413      	add	r3, r2
 800efbc:	4618      	mov	r0, r3
 800efbe:	f7f2 f889 	bl	80010d4 <MCP9808_DecodeTemperature>
 800efc2:	eef0 7a40 	vmov.f32	s15, s0
 800efc6:	4b25      	ldr	r3, [pc, #148]	; (800f05c <TempCollect_Operate+0x264>)
 800efc8:	edc3 7a04 	vstr	s15, [r3, #16]
			}
			DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[1]);
 800efcc:	4b23      	ldr	r3, [pc, #140]	; (800f05c <TempCollect_Operate+0x264>)
 800efce:	edd3 7a04 	vldr	s15, [r3, #16]
 800efd2:	eeb0 0a67 	vmov.f32	s0, s15
 800efd6:	f7ff fdb1 	bl	800eb3c <DataHandler_StoreMeasurement>
		}

		kTemperatureData.eState = TempCollect_ArmNewReading;
 800efda:	4b20      	ldr	r3, [pc, #128]	; (800f05c <TempCollect_Operate+0x264>)
 800efdc:	2204      	movs	r2, #4
 800efde:	71da      	strb	r2, [r3, #7]
		break;
 800efe0:	e039      	b.n	800f056 <TempCollect_Operate+0x25e>

	case(TempCollect_ArmNewReading):
		kTemperatureData.u16ArrayASensorIndex++;
 800efe2:	4b1e      	ldr	r3, [pc, #120]	; (800f05c <TempCollect_Operate+0x264>)
 800efe4:	8a9b      	ldrh	r3, [r3, #20]
 800efe6:	3301      	adds	r3, #1
 800efe8:	b29a      	uxth	r2, r3
 800efea:	4b1c      	ldr	r3, [pc, #112]	; (800f05c <TempCollect_Operate+0x264>)
 800efec:	829a      	strh	r2, [r3, #20]

		if( kTemperatureData.u16ArrayASensorIndex >= MCP9808_I2CA_DeviceCount)
 800efee:	4b1b      	ldr	r3, [pc, #108]	; (800f05c <TempCollect_Operate+0x264>)
 800eff0:	8a9b      	ldrh	r3, [r3, #20]
 800eff2:	2b04      	cmp	r3, #4
 800eff4:	d902      	bls.n	800effc <TempCollect_Operate+0x204>
		{
			kTemperatureData.bReadFinished[0] = true;
 800eff6:	4b19      	ldr	r3, [pc, #100]	; (800f05c <TempCollect_Operate+0x264>)
 800eff8:	2201      	movs	r2, #1
 800effa:	721a      	strb	r2, [r3, #8]
		}

		kTemperatureData.u16ArrayBSensorIndex++;
 800effc:	4b17      	ldr	r3, [pc, #92]	; (800f05c <TempCollect_Operate+0x264>)
 800effe:	8adb      	ldrh	r3, [r3, #22]
 800f000:	3301      	adds	r3, #1
 800f002:	b29a      	uxth	r2, r3
 800f004:	4b15      	ldr	r3, [pc, #84]	; (800f05c <TempCollect_Operate+0x264>)
 800f006:	82da      	strh	r2, [r3, #22]

		if( kTemperatureData.u16ArrayBSensorIndex >= MCP9808_I2CB_DeviceCount)
 800f008:	4b14      	ldr	r3, [pc, #80]	; (800f05c <TempCollect_Operate+0x264>)
 800f00a:	8adb      	ldrh	r3, [r3, #22]
 800f00c:	2b04      	cmp	r3, #4
 800f00e:	d902      	bls.n	800f016 <TempCollect_Operate+0x21e>
		{
			kTemperatureData.bReadFinished[1] = true;
 800f010:	4b12      	ldr	r3, [pc, #72]	; (800f05c <TempCollect_Operate+0x264>)
 800f012:	2201      	movs	r2, #1
 800f014:	725a      	strb	r2, [r3, #9]
		}

		if ( kTemperatureData.bReadFinished[0] && kTemperatureData.bReadFinished[1] )
 800f016:	4b11      	ldr	r3, [pc, #68]	; (800f05c <TempCollect_Operate+0x264>)
 800f018:	7a1b      	ldrb	r3, [r3, #8]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d00f      	beq.n	800f03e <TempCollect_Operate+0x246>
 800f01e:	4b0f      	ldr	r3, [pc, #60]	; (800f05c <TempCollect_Operate+0x264>)
 800f020:	7a5b      	ldrb	r3, [r3, #9]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d00b      	beq.n	800f03e <TempCollect_Operate+0x246>
		{
			kTemperatureData.eState = TempCollect_Initialized;
 800f026:	4b0d      	ldr	r3, [pc, #52]	; (800f05c <TempCollect_Operate+0x264>)
 800f028:	2201      	movs	r2, #1
 800f02a:	71da      	strb	r2, [r3, #7]

			/*
			 * Open new measurement at the end of current session
			 */
			DataHandler_OpenNewMeasurement(kTemperatureData.u32MeasurementCounter++);
 800f02c:	4b0b      	ldr	r3, [pc, #44]	; (800f05c <TempCollect_Operate+0x264>)
 800f02e:	699b      	ldr	r3, [r3, #24]
 800f030:	1c5a      	adds	r2, r3, #1
 800f032:	490a      	ldr	r1, [pc, #40]	; (800f05c <TempCollect_Operate+0x264>)
 800f034:	618a      	str	r2, [r1, #24]
 800f036:	4618      	mov	r0, r3
 800f038:	f7ff fcec 	bl	800ea14 <DataHandler_OpenNewMeasurement>
		}
		else
		{
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
		}
		break;
 800f03c:	e00b      	b.n	800f056 <TempCollect_Operate+0x25e>
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
 800f03e:	4b07      	ldr	r3, [pc, #28]	; (800f05c <TempCollect_Operate+0x264>)
 800f040:	2202      	movs	r2, #2
 800f042:	71da      	strb	r2, [r3, #7]
		break;
 800f044:	e007      	b.n	800f056 <TempCollect_Operate+0x25e>
	default:
		AssertError(AppError_TempCollectDefaultState); // Incorrect entry
 800f046:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800f04a:	f7ff fc4b 	bl	800e8e4 <AssertError>
	break;
 800f04e:	e002      	b.n	800f056 <TempCollect_Operate+0x25e>
		break;
 800f050:	bf00      	nop
 800f052:	e000      	b.n	800f056 <TempCollect_Operate+0x25e>
		break;
 800f054:	bf00      	nop
	}
}
 800f056:	bf00      	nop
 800f058:	bd80      	pop	{r7, pc}
 800f05a:	bf00      	nop
 800f05c:	20000c50 	.word	0x20000c50
 800f060:	20000ec4 	.word	0x20000ec4
 800f064:	20000f00 	.word	0x20000f00
 800f068:	43480000 	.word	0x43480000

0800f06c <TempCollect_Initialize>:

void TempCollect_Initialize()
{
 800f06c:	b480      	push	{r7}
 800f06e:	af00      	add	r7, sp, #0
	kTemperatureData.eState = TempCollect_Initialized;
 800f070:	4b05      	ldr	r3, [pc, #20]	; (800f088 <TempCollect_Initialize+0x1c>)
 800f072:	2201      	movs	r2, #1
 800f074:	71da      	strb	r2, [r3, #7]
	kTemperatureData.bEnabledFlag = true;
 800f076:	4b04      	ldr	r3, [pc, #16]	; (800f088 <TempCollect_Initialize+0x1c>)
 800f078:	2201      	movs	r2, #1
 800f07a:	715a      	strb	r2, [r3, #5]
	}
	if(MCP9808_I2CB_DeviceCount == 0)
	{
		kTemperatureData.bStateReady[1] = true;
	}
}
 800f07c:	bf00      	nop
 800f07e:	46bd      	mov	sp, r7
 800f080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f084:	4770      	bx	lr
 800f086:	bf00      	nop
 800f088:	20000c50 	.word	0x20000c50

0800f08c <TempCollect_ScheduleMeasurement>:
void TempCollect_RetrieveResult(TemperatureData_t *sTemperatureData);

/* Interrupt callback functions */

void TempCollect_ScheduleMeasurement()
{
 800f08c:	b580      	push	{r7, lr}
 800f08e:	af00      	add	r7, sp, #0
	ToggleLED_D();
 800f090:	f7f1 ff50 	bl	8000f34 <ToggleLED_D>
	if(kTemperatureData.bScheduleMeasurement)
 800f094:	4b06      	ldr	r3, [pc, #24]	; (800f0b0 <TempCollect_ScheduleMeasurement+0x24>)
 800f096:	799b      	ldrb	r3, [r3, #6]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d004      	beq.n	800f0a6 <TempCollect_ScheduleMeasurement+0x1a>
	{
		AssertError(AppError_TempCollectRequestOverlap); // Overlap of requests;
 800f09c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800f0a0:	f7ff fc20 	bl	800e8e4 <AssertError>
	}
	else
	{
		kTemperatureData.bScheduleMeasurement = true;
	}
}
 800f0a4:	e002      	b.n	800f0ac <TempCollect_ScheduleMeasurement+0x20>
		kTemperatureData.bScheduleMeasurement = true;
 800f0a6:	4b02      	ldr	r3, [pc, #8]	; (800f0b0 <TempCollect_ScheduleMeasurement+0x24>)
 800f0a8:	2201      	movs	r2, #1
 800f0aa:	719a      	strb	r2, [r3, #6]
}
 800f0ac:	bf00      	nop
 800f0ae:	bd80      	pop	{r7, pc}
 800f0b0:	20000c50 	.word	0x20000c50

0800f0b4 <TempCollect_I2CA_Done>:

void TempCollect_I2CA_Done()
{
 800f0b4:	b480      	push	{r7}
 800f0b6:	af00      	add	r7, sp, #0
	kTemperatureData.bStateReady[0] = true;
 800f0b8:	4b03      	ldr	r3, [pc, #12]	; (800f0c8 <TempCollect_I2CA_Done+0x14>)
 800f0ba:	2201      	movs	r2, #1
 800f0bc:	729a      	strb	r2, [r3, #10]
}
 800f0be:	bf00      	nop
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c6:	4770      	bx	lr
 800f0c8:	20000c50 	.word	0x20000c50

0800f0cc <TempCollect_I2CB_Done>:
void TempCollect_I2CB_Done()
{
 800f0cc:	b480      	push	{r7}
 800f0ce:	af00      	add	r7, sp, #0
	kTemperatureData.bStateReady[1] = true;
 800f0d0:	4b03      	ldr	r3, [pc, #12]	; (800f0e0 <TempCollect_I2CB_Done+0x14>)
 800f0d2:	2201      	movs	r2, #1
 800f0d4:	72da      	strb	r2, [r3, #11]
}
 800f0d6:	bf00      	nop
 800f0d8:	46bd      	mov	sp, r7
 800f0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0de:	4770      	bx	lr
 800f0e0:	20000c50 	.word	0x20000c50

0800f0e4 <CommManager_Initialize>:
}CommunicationData_t;

static CommunicationData_t kCommData;

void CommManager_Initialize()
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	af00      	add	r7, sp, #0
	kCommData.bInitialized = true;
 800f0e8:	4b03      	ldr	r3, [pc, #12]	; (800f0f8 <CommManager_Initialize+0x14>)
 800f0ea:	2201      	movs	r2, #1
 800f0ec:	701a      	strb	r2, [r3, #0]
	CommManager_FlushFrame();
 800f0ee:	f000 f917 	bl	800f320 <CommManager_FlushFrame>
}
 800f0f2:	bf00      	nop
 800f0f4:	bd80      	pop	{r7, pc}
 800f0f6:	bf00      	nop
 800f0f8:	20000c70 	.word	0x20000c70

0800f0fc <CommManager_Operate>:
void CommManager_Operate()
{
 800f0fc:	b580      	push	{r7, lr}
 800f0fe:	b084      	sub	sp, #16
 800f100:	af00      	add	r7, sp, #0
	bool bResult;
	float * pfPointer;
	float fValue;

	if(kCommData.bInitialized)
 800f102:	4b64      	ldr	r3, [pc, #400]	; (800f294 <CommManager_Operate+0x198>)
 800f104:	781b      	ldrb	r3, [r3, #0]
 800f106:	2b00      	cmp	r3, #0
 800f108:	f000 80ba 	beq.w	800f280 <CommManager_Operate+0x184>
	{

		switch (kCommData.eState)
 800f10c:	4b61      	ldr	r3, [pc, #388]	; (800f294 <CommManager_Operate+0x198>)
 800f10e:	7a1b      	ldrb	r3, [r3, #8]
 800f110:	2b07      	cmp	r3, #7
 800f112:	f200 80b7 	bhi.w	800f284 <CommManager_Operate+0x188>
 800f116:	a201      	add	r2, pc, #4	; (adr r2, 800f11c <CommManager_Operate+0x20>)
 800f118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f11c:	0800f13d 	.word	0x0800f13d
 800f120:	0800f285 	.word	0x0800f285
 800f124:	0800f145 	.word	0x0800f145
 800f128:	0800f161 	.word	0x0800f161
 800f12c:	0800f197 	.word	0x0800f197
 800f130:	0800f1b3 	.word	0x0800f1b3
 800f134:	0800f285 	.word	0x0800f285
 800f138:	0800f267 	.word	0x0800f267
		{
		case Comm_Initialized:

			kCommData.eState = Comm_Idle;
 800f13c:	4b55      	ldr	r3, [pc, #340]	; (800f294 <CommManager_Operate+0x198>)
 800f13e:	2201      	movs	r2, #1
 800f140:	721a      	strb	r2, [r3, #8]
			break;
 800f142:	e0a2      	b.n	800f28a <CommManager_Operate+0x18e>

			//Wait for new Arm_Transmission call
			break;
		case Comm_OpenTransmission:

			kCommData.u8Frame[0] = dOpeningByte;
 800f144:	4b53      	ldr	r3, [pc, #332]	; (800f294 <CommManager_Operate+0x198>)
 800f146:	220a      	movs	r2, #10
 800f148:	731a      	strb	r2, [r3, #12]
			kCommData.u8CurrentFrameLength = 1;
 800f14a:	4b52      	ldr	r3, [pc, #328]	; (800f294 <CommManager_Operate+0x198>)
 800f14c:	2201      	movs	r2, #1
 800f14e:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800f150:	4b50      	ldr	r3, [pc, #320]	; (800f294 <CommManager_Operate+0x198>)
 800f152:	7a1a      	ldrb	r2, [r3, #8]
 800f154:	4b4f      	ldr	r3, [pc, #316]	; (800f294 <CommManager_Operate+0x198>)
 800f156:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800f158:	4b4e      	ldr	r3, [pc, #312]	; (800f294 <CommManager_Operate+0x198>)
 800f15a:	2205      	movs	r2, #5
 800f15c:	721a      	strb	r2, [r3, #8]
			break;
 800f15e:	e094      	b.n	800f28a <CommManager_Operate+0x18e>
		case Comm_AssembleFrame:

			pfPointer = kCommData.pkMemoryPointer->fDataPointer;
 800f160:	4b4c      	ldr	r3, [pc, #304]	; (800f294 <CommManager_Operate+0x198>)
 800f162:	685b      	ldr	r3, [r3, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	60bb      	str	r3, [r7, #8]
			fValue = pfPointer[kCommData.u16ReadoutPointer];
 800f168:	4b4a      	ldr	r3, [pc, #296]	; (800f294 <CommManager_Operate+0x198>)
 800f16a:	895b      	ldrh	r3, [r3, #10]
 800f16c:	009b      	lsls	r3, r3, #2
 800f16e:	68ba      	ldr	r2, [r7, #8]
 800f170:	4413      	add	r3, r2
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	607b      	str	r3, [r7, #4]
			FrameAssembler_ConvertFloatToCharArray(kCommData.u8Frame, fValue);
 800f176:	ed97 0a01 	vldr	s0, [r7, #4]
 800f17a:	4847      	ldr	r0, [pc, #284]	; (800f298 <CommManager_Operate+0x19c>)
 800f17c:	f000 f8ea 	bl	800f354 <FrameAssembler_ConvertFloatToCharArray>
			kCommData.u8CurrentFrameLength = 10;
 800f180:	4b44      	ldr	r3, [pc, #272]	; (800f294 <CommManager_Operate+0x198>)
 800f182:	220a      	movs	r2, #10
 800f184:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800f186:	4b43      	ldr	r3, [pc, #268]	; (800f294 <CommManager_Operate+0x198>)
 800f188:	7a1a      	ldrb	r2, [r3, #8]
 800f18a:	4b42      	ldr	r3, [pc, #264]	; (800f294 <CommManager_Operate+0x198>)
 800f18c:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800f18e:	4b41      	ldr	r3, [pc, #260]	; (800f294 <CommManager_Operate+0x198>)
 800f190:	2205      	movs	r2, #5
 800f192:	721a      	strb	r2, [r3, #8]
			break;
 800f194:	e079      	b.n	800f28a <CommManager_Operate+0x18e>
		case Comm_CloseTransmission:

			kCommData.u8Frame[0] = dClosingByte;
 800f196:	4b3f      	ldr	r3, [pc, #252]	; (800f294 <CommManager_Operate+0x198>)
 800f198:	220d      	movs	r2, #13
 800f19a:	731a      	strb	r2, [r3, #12]
			kCommData.u8CurrentFrameLength = 1;
 800f19c:	4b3d      	ldr	r3, [pc, #244]	; (800f294 <CommManager_Operate+0x198>)
 800f19e:	2201      	movs	r2, #1
 800f1a0:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800f1a2:	4b3c      	ldr	r3, [pc, #240]	; (800f294 <CommManager_Operate+0x198>)
 800f1a4:	7a1a      	ldrb	r2, [r3, #8]
 800f1a6:	4b3b      	ldr	r3, [pc, #236]	; (800f294 <CommManager_Operate+0x198>)
 800f1a8:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800f1aa:	4b3a      	ldr	r3, [pc, #232]	; (800f294 <CommManager_Operate+0x198>)
 800f1ac:	2205      	movs	r2, #5
 800f1ae:	721a      	strb	r2, [r3, #8]
			break;
 800f1b0:	e06b      	b.n	800f28a <CommManager_Operate+0x18e>
		case Comm_Transmit:

			bResult = USB_TransmitData(kCommData.u8Frame, kCommData.u8CurrentFrameLength);
 800f1b2:	4b38      	ldr	r3, [pc, #224]	; (800f294 <CommManager_Operate+0x198>)
 800f1b4:	7d9b      	ldrb	r3, [r3, #22]
 800f1b6:	4619      	mov	r1, r3
 800f1b8:	4837      	ldr	r0, [pc, #220]	; (800f298 <CommManager_Operate+0x19c>)
 800f1ba:	f000 f8f3 	bl	800f3a4 <USB_TransmitData>
 800f1be:	4603      	mov	r3, r0
 800f1c0:	73fb      	strb	r3, [r7, #15]
			if( !bResult )
 800f1c2:	7bfb      	ldrb	r3, [r7, #15]
 800f1c4:	f083 0301 	eor.w	r3, r3, #1
 800f1c8:	b2db      	uxtb	r3, r3
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d039      	beq.n	800f242 <CommManager_Operate+0x146>
			{
				kCommData.u8TrialsCounter = 0;
 800f1ce:	4b31      	ldr	r3, [pc, #196]	; (800f294 <CommManager_Operate+0x198>)
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	75da      	strb	r2, [r3, #23]
				if ( kCommData.ePreviousState == Comm_AssembleFrame )
 800f1d4:	4b2f      	ldr	r3, [pc, #188]	; (800f294 <CommManager_Operate+0x198>)
 800f1d6:	7a5b      	ldrb	r3, [r3, #9]
 800f1d8:	2b03      	cmp	r3, #3
 800f1da:	d113      	bne.n	800f204 <CommManager_Operate+0x108>
				{
					kCommData.u16ReadoutPointer++;
 800f1dc:	4b2d      	ldr	r3, [pc, #180]	; (800f294 <CommManager_Operate+0x198>)
 800f1de:	895b      	ldrh	r3, [r3, #10]
 800f1e0:	3301      	adds	r3, #1
 800f1e2:	b29a      	uxth	r2, r3
 800f1e4:	4b2b      	ldr	r3, [pc, #172]	; (800f294 <CommManager_Operate+0x198>)
 800f1e6:	815a      	strh	r2, [r3, #10]
					kCommData.eState = Comm_AssembleFrame;
 800f1e8:	4b2a      	ldr	r3, [pc, #168]	; (800f294 <CommManager_Operate+0x198>)
 800f1ea:	2203      	movs	r2, #3
 800f1ec:	721a      	strb	r2, [r3, #8]
					if( kCommData.u16ReadoutPointer >= dMemoryWidth)
 800f1ee:	4b29      	ldr	r3, [pc, #164]	; (800f294 <CommManager_Operate+0x198>)
 800f1f0:	895b      	ldrh	r3, [r3, #10]
 800f1f2:	2b0f      	cmp	r3, #15
 800f1f4:	d948      	bls.n	800f288 <CommManager_Operate+0x18c>
					{
						kCommData.eState = Comm_CloseTransmission;
 800f1f6:	4b27      	ldr	r3, [pc, #156]	; (800f294 <CommManager_Operate+0x198>)
 800f1f8:	2204      	movs	r2, #4
 800f1fa:	721a      	strb	r2, [r3, #8]
						kCommData.u16ReadoutPointer = 0;
 800f1fc:	4b25      	ldr	r3, [pc, #148]	; (800f294 <CommManager_Operate+0x198>)
 800f1fe:	2200      	movs	r2, #0
 800f200:	815a      	strh	r2, [r3, #10]
				if(kCommData.u8TrialsCounter > dMaxTrialsCount)
				{
					kCommData.eState = Comm_Abort;
				}
			}
			break;
 800f202:	e041      	b.n	800f288 <CommManager_Operate+0x18c>
				else if( kCommData.ePreviousState == Comm_CloseTransmission)
 800f204:	4b23      	ldr	r3, [pc, #140]	; (800f294 <CommManager_Operate+0x198>)
 800f206:	7a5b      	ldrb	r3, [r3, #9]
 800f208:	2b04      	cmp	r3, #4
 800f20a:	d107      	bne.n	800f21c <CommManager_Operate+0x120>
					kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSent;
 800f20c:	4b21      	ldr	r3, [pc, #132]	; (800f294 <CommManager_Operate+0x198>)
 800f20e:	685b      	ldr	r3, [r3, #4]
 800f210:	2202      	movs	r2, #2
 800f212:	711a      	strb	r2, [r3, #4]
					kCommData.eState = Comm_Idle;
 800f214:	4b1f      	ldr	r3, [pc, #124]	; (800f294 <CommManager_Operate+0x198>)
 800f216:	2201      	movs	r2, #1
 800f218:	721a      	strb	r2, [r3, #8]
			break;
 800f21a:	e035      	b.n	800f288 <CommManager_Operate+0x18c>
				else if ( kCommData.ePreviousState == Comm_OpenTransmission )
 800f21c:	4b1d      	ldr	r3, [pc, #116]	; (800f294 <CommManager_Operate+0x198>)
 800f21e:	7a5b      	ldrb	r3, [r3, #9]
 800f220:	2b02      	cmp	r3, #2
 800f222:	d106      	bne.n	800f232 <CommManager_Operate+0x136>
					kCommData.u16ReadoutPointer = 0;
 800f224:	4b1b      	ldr	r3, [pc, #108]	; (800f294 <CommManager_Operate+0x198>)
 800f226:	2200      	movs	r2, #0
 800f228:	815a      	strh	r2, [r3, #10]
					kCommData.eState = Comm_AssembleFrame;
 800f22a:	4b1a      	ldr	r3, [pc, #104]	; (800f294 <CommManager_Operate+0x198>)
 800f22c:	2203      	movs	r2, #3
 800f22e:	721a      	strb	r2, [r3, #8]
			break;
 800f230:	e02a      	b.n	800f288 <CommManager_Operate+0x18c>
					AssertError(AppError_TransmissionLogicBroken);
 800f232:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800f236:	f7ff fb55 	bl	800e8e4 <AssertError>
					kCommData.eState = Comm_Abort;
 800f23a:	4b16      	ldr	r3, [pc, #88]	; (800f294 <CommManager_Operate+0x198>)
 800f23c:	2207      	movs	r2, #7
 800f23e:	721a      	strb	r2, [r3, #8]
			break;
 800f240:	e022      	b.n	800f288 <CommManager_Operate+0x18c>
				kCommData.eState = kCommData.ePreviousState;
 800f242:	4b14      	ldr	r3, [pc, #80]	; (800f294 <CommManager_Operate+0x198>)
 800f244:	7a5a      	ldrb	r2, [r3, #9]
 800f246:	4b13      	ldr	r3, [pc, #76]	; (800f294 <CommManager_Operate+0x198>)
 800f248:	721a      	strb	r2, [r3, #8]
				kCommData.u8TrialsCounter++;
 800f24a:	4b12      	ldr	r3, [pc, #72]	; (800f294 <CommManager_Operate+0x198>)
 800f24c:	7ddb      	ldrb	r3, [r3, #23]
 800f24e:	3301      	adds	r3, #1
 800f250:	b2da      	uxtb	r2, r3
 800f252:	4b10      	ldr	r3, [pc, #64]	; (800f294 <CommManager_Operate+0x198>)
 800f254:	75da      	strb	r2, [r3, #23]
				if(kCommData.u8TrialsCounter > dMaxTrialsCount)
 800f256:	4b0f      	ldr	r3, [pc, #60]	; (800f294 <CommManager_Operate+0x198>)
 800f258:	7ddb      	ldrb	r3, [r3, #23]
 800f25a:	2b03      	cmp	r3, #3
 800f25c:	d914      	bls.n	800f288 <CommManager_Operate+0x18c>
					kCommData.eState = Comm_Abort;
 800f25e:	4b0d      	ldr	r3, [pc, #52]	; (800f294 <CommManager_Operate+0x198>)
 800f260:	2207      	movs	r2, #7
 800f262:	721a      	strb	r2, [r3, #8]
			break;
 800f264:	e010      	b.n	800f288 <CommManager_Operate+0x18c>
		case Comm_Receiving:

			break;
		case Comm_Abort:

			kCommData.eState = Comm_Idle;
 800f266:	4b0b      	ldr	r3, [pc, #44]	; (800f294 <CommManager_Operate+0x198>)
 800f268:	2201      	movs	r2, #1
 800f26a:	721a      	strb	r2, [r3, #8]

			kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
 800f26c:	4b09      	ldr	r3, [pc, #36]	; (800f294 <CommManager_Operate+0x198>)
 800f26e:	685b      	ldr	r3, [r3, #4]
 800f270:	2203      	movs	r2, #3
 800f272:	711a      	strb	r2, [r3, #4]
			kCommData.u16ReadoutPointer = 0;
 800f274:	4b07      	ldr	r3, [pc, #28]	; (800f294 <CommManager_Operate+0x198>)
 800f276:	2200      	movs	r2, #0
 800f278:	815a      	strh	r2, [r3, #10]
			CommManager_FlushFrame();
 800f27a:	f000 f851 	bl	800f320 <CommManager_FlushFrame>
			break;
 800f27e:	e004      	b.n	800f28a <CommManager_Operate+0x18e>
		default:

			break;
		}
	}
 800f280:	bf00      	nop
 800f282:	e002      	b.n	800f28a <CommManager_Operate+0x18e>
			break;
 800f284:	bf00      	nop
 800f286:	e000      	b.n	800f28a <CommManager_Operate+0x18e>
			break;
 800f288:	bf00      	nop
}
 800f28a:	bf00      	nop
 800f28c:	3710      	adds	r7, #16
 800f28e:	46bd      	mov	sp, r7
 800f290:	bd80      	pop	{r7, pc}
 800f292:	bf00      	nop
 800f294:	20000c70 	.word	0x20000c70
 800f298:	20000c7c 	.word	0x20000c7c

0800f29c <CommManager_SetUSBConnectionState>:

void CommManager_SetUSBConnectionState( USBState_t eState )
{
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b082      	sub	sp, #8
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	4603      	mov	r3, r0
 800f2a4:	71fb      	strb	r3, [r7, #7]
	//todo: Add periodic change of the VSENSE pin
	if( eState == USB_Connected)
 800f2a6:	79fb      	ldrb	r3, [r7, #7]
 800f2a8:	2b01      	cmp	r3, #1
 800f2aa:	d106      	bne.n	800f2ba <CommManager_SetUSBConnectionState+0x1e>
	{
		kCommData.bUSBConnected = true;
 800f2ac:	4b09      	ldr	r3, [pc, #36]	; (800f2d4 <CommManager_SetUSBConnectionState+0x38>)
 800f2ae:	2201      	movs	r2, #1
 800f2b0:	761a      	strb	r2, [r3, #24]
		OperateLED_C(eLED_On);
 800f2b2:	2000      	movs	r0, #0
 800f2b4:	f7f1 fe18 	bl	8000ee8 <OperateLED_C>
	{
		kCommData.bUSBConnected = false;
		kCommData.eState = Comm_Abort; // Cancel transmission - clear buffer, stop frame assembly and other;
		OperateLED_C(eLED_Off);
	}
}
 800f2b8:	e008      	b.n	800f2cc <CommManager_SetUSBConnectionState+0x30>
		kCommData.bUSBConnected = false;
 800f2ba:	4b06      	ldr	r3, [pc, #24]	; (800f2d4 <CommManager_SetUSBConnectionState+0x38>)
 800f2bc:	2200      	movs	r2, #0
 800f2be:	761a      	strb	r2, [r3, #24]
		kCommData.eState = Comm_Abort; // Cancel transmission - clear buffer, stop frame assembly and other;
 800f2c0:	4b04      	ldr	r3, [pc, #16]	; (800f2d4 <CommManager_SetUSBConnectionState+0x38>)
 800f2c2:	2207      	movs	r2, #7
 800f2c4:	721a      	strb	r2, [r3, #8]
		OperateLED_C(eLED_Off);
 800f2c6:	2001      	movs	r0, #1
 800f2c8:	f7f1 fe0e 	bl	8000ee8 <OperateLED_C>
}
 800f2cc:	bf00      	nop
 800f2ce:	3708      	adds	r7, #8
 800f2d0:	46bd      	mov	sp, r7
 800f2d2:	bd80      	pop	{r7, pc}
 800f2d4:	20000c70 	.word	0x20000c70

0800f2d8 <ComManager_ArmTransmission>:

void ComManager_ArmTransmission()
{
 800f2d8:	b580      	push	{r7, lr}
 800f2da:	af00      	add	r7, sp, #0
	DataHandler_AccessMemoryInterchange(&kCommData.pkMemoryPointer);
 800f2dc:	480e      	ldr	r0, [pc, #56]	; (800f318 <ComManager_ArmTransmission+0x40>)
 800f2de:	f7ff fcd1 	bl	800ec84 <DataHandler_AccessMemoryInterchange>

	if( kCommData.bUSBConnected)
 800f2e2:	4b0e      	ldr	r3, [pc, #56]	; (800f31c <ComManager_ArmTransmission+0x44>)
 800f2e4:	7e1b      	ldrb	r3, [r3, #24]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d00f      	beq.n	800f30a <ComManager_ArmTransmission+0x32>
	{
		if(kCommData.eState == Comm_Idle)
 800f2ea:	4b0c      	ldr	r3, [pc, #48]	; (800f31c <ComManager_ArmTransmission+0x44>)
 800f2ec:	7a1b      	ldrb	r3, [r3, #8]
 800f2ee:	2b01      	cmp	r3, #1
 800f2f0:	d106      	bne.n	800f300 <ComManager_ArmTransmission+0x28>
		{
			kCommData.eState = Comm_OpenTransmission;
 800f2f2:	4b0a      	ldr	r3, [pc, #40]	; (800f31c <ComManager_ArmTransmission+0x44>)
 800f2f4:	2202      	movs	r2, #2
 800f2f6:	721a      	strb	r2, [r3, #8]
			kCommData.u16ReadoutPointer = 0;
 800f2f8:	4b08      	ldr	r3, [pc, #32]	; (800f31c <ComManager_ArmTransmission+0x44>)
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	815a      	strh	r2, [r3, #10]
	else
	{
		kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
	}

}
 800f2fe:	e008      	b.n	800f312 <ComManager_ArmTransmission+0x3a>
			AssertError(AppError_TransmissionOverlap);
 800f300:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800f304:	f7ff faee 	bl	800e8e4 <AssertError>
}
 800f308:	e003      	b.n	800f312 <ComManager_ArmTransmission+0x3a>
		kCommData.pkMemoryPointer->eMemoryState = MemoryState_DataSkipped;
 800f30a:	4b04      	ldr	r3, [pc, #16]	; (800f31c <ComManager_ArmTransmission+0x44>)
 800f30c:	685b      	ldr	r3, [r3, #4]
 800f30e:	2203      	movs	r2, #3
 800f310:	711a      	strb	r2, [r3, #4]
}
 800f312:	bf00      	nop
 800f314:	bd80      	pop	{r7, pc}
 800f316:	bf00      	nop
 800f318:	20000c74 	.word	0x20000c74
 800f31c:	20000c70 	.word	0x20000c70

0800f320 <CommManager_FlushFrame>:

/* Internal functions */

void CommManager_FlushFrame()
{
 800f320:	b480      	push	{r7}
 800f322:	b083      	sub	sp, #12
 800f324:	af00      	add	r7, sp, #0
	for(uint8_t u8Idx = 0; u8Idx < dMaxDataLenght; u8Idx++)
 800f326:	2300      	movs	r3, #0
 800f328:	71fb      	strb	r3, [r7, #7]
 800f32a:	e007      	b.n	800f33c <CommManager_FlushFrame+0x1c>
	{
		kCommData.u8Frame[u8Idx] = 0;
 800f32c:	79fb      	ldrb	r3, [r7, #7]
 800f32e:	4a08      	ldr	r2, [pc, #32]	; (800f350 <CommManager_FlushFrame+0x30>)
 800f330:	4413      	add	r3, r2
 800f332:	2200      	movs	r2, #0
 800f334:	731a      	strb	r2, [r3, #12]
	for(uint8_t u8Idx = 0; u8Idx < dMaxDataLenght; u8Idx++)
 800f336:	79fb      	ldrb	r3, [r7, #7]
 800f338:	3301      	adds	r3, #1
 800f33a:	71fb      	strb	r3, [r7, #7]
 800f33c:	79fb      	ldrb	r3, [r7, #7]
 800f33e:	2b09      	cmp	r3, #9
 800f340:	d9f4      	bls.n	800f32c <CommManager_FlushFrame+0xc>
	}
}
 800f342:	bf00      	nop
 800f344:	bf00      	nop
 800f346:	370c      	adds	r7, #12
 800f348:	46bd      	mov	sp, r7
 800f34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f34e:	4770      	bx	lr
 800f350:	20000c70 	.word	0x20000c70

0800f354 <FrameAssembler_ConvertFloatToCharArray>:

#include "FrameAssembler.h"
#include <stdio.h>

void FrameAssembler_ConvertFloatToCharArray(uint8_t *pResultArray, float fNumber)
{
 800f354:	b580      	push	{r7, lr}
 800f356:	b082      	sub	sp, #8
 800f358:	af00      	add	r7, sp, #0
 800f35a:	6078      	str	r0, [r7, #4]
 800f35c:	ed87 0a00 	vstr	s0, [r7]
	sprintf((char*)pResultArray,"%+8.4f \t",fNumber);
 800f360:	6838      	ldr	r0, [r7, #0]
 800f362:	f7f1 f8f9 	bl	8000558 <__aeabi_f2d>
 800f366:	4602      	mov	r2, r0
 800f368:	460b      	mov	r3, r1
 800f36a:	4904      	ldr	r1, [pc, #16]	; (800f37c <FrameAssembler_ConvertFloatToCharArray+0x28>)
 800f36c:	6878      	ldr	r0, [r7, #4]
 800f36e:	f002 fa57 	bl	8011820 <siprintf>
}
 800f372:	bf00      	nop
 800f374:	3708      	adds	r7, #8
 800f376:	46bd      	mov	sp, r7
 800f378:	bd80      	pop	{r7, pc}
 800f37a:	bf00      	nop
 800f37c:	08013da8 	.word	0x08013da8

0800f380 <USB_InitalizeTransmitterLogic>:
//static uint8_t Buf[] = "Test/r/n";

void ConvertDataToBytes(float *Dataset);

void USB_InitalizeTransmitterLogic(ADC_HandleTypeDef *phADCHandle)
{
 800f380:	b480      	push	{r7}
 800f382:	b083      	sub	sp, #12
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
	kUSBTransmitterData.phADCHandle = phADCHandle;
 800f388:	4a05      	ldr	r2, [pc, #20]	; (800f3a0 <USB_InitalizeTransmitterLogic+0x20>)
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	6093      	str	r3, [r2, #8]
	kUSBTransmitterData.bInitialized = true;
 800f38e:	4b04      	ldr	r3, [pc, #16]	; (800f3a0 <USB_InitalizeTransmitterLogic+0x20>)
 800f390:	2201      	movs	r2, #1
 800f392:	701a      	strb	r2, [r3, #0]
}
 800f394:	bf00      	nop
 800f396:	370c      	adds	r7, #12
 800f398:	46bd      	mov	sp, r7
 800f39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39e:	4770      	bx	lr
 800f3a0:	20000c8c 	.word	0x20000c8c

0800f3a4 <USB_TransmitData>:

bool USB_TransmitData(uint8_t *Dataset, uint8_t u8Length)
{
 800f3a4:	b580      	push	{r7, lr}
 800f3a6:	b084      	sub	sp, #16
 800f3a8:	af00      	add	r7, sp, #0
 800f3aa:	6078      	str	r0, [r7, #4]
 800f3ac:	460b      	mov	r3, r1
 800f3ae:	70fb      	strb	r3, [r7, #3]
	bool bResult = true;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	73fb      	strb	r3, [r7, #15]

	if(kUSBTransmitterData.bInitialized)
 800f3b4:	4b0a      	ldr	r3, [pc, #40]	; (800f3e0 <USB_TransmitData+0x3c>)
 800f3b6:	781b      	ldrb	r3, [r3, #0]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d00b      	beq.n	800f3d4 <USB_TransmitData+0x30>
	{
	/*
	 * result = true means that a fault occurred
	 */
	bResult = CDC_Transmit_FS(Dataset,  u8Length);
 800f3bc:	78fb      	ldrb	r3, [r7, #3]
 800f3be:	b29b      	uxth	r3, r3
 800f3c0:	4619      	mov	r1, r3
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f001 f91a 	bl	80105fc <CDC_Transmit_FS>
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	bf14      	ite	ne
 800f3ce:	2301      	movne	r3, #1
 800f3d0:	2300      	moveq	r3, #0
 800f3d2:	73fb      	strb	r3, [r7, #15]
	}
	return bResult;
 800f3d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	3710      	adds	r7, #16
 800f3da:	46bd      	mov	sp, r7
 800f3dc:	bd80      	pop	{r7, pc}
 800f3de:	bf00      	nop
 800f3e0:	20000c8c 	.word	0x20000c8c

0800f3e4 <USB_CheckForUSBConnection>:

void USB_CheckForUSBConnection()
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	af00      	add	r7, sp, #0
	if( kUSBTransmitterData.bInitialized )
 800f3e8:	4b1e      	ldr	r3, [pc, #120]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f3ea:	781b      	ldrb	r3, [r3, #0]
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d037      	beq.n	800f460 <USB_CheckForUSBConnection+0x7c>
	{
		if( !kUSBTransmitterData.bCheckStarted )
 800f3f0:	4b1c      	ldr	r3, [pc, #112]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f3f2:	785b      	ldrb	r3, [r3, #1]
 800f3f4:	f083 0301 	eor.w	r3, r3, #1
 800f3f8:	b2db      	uxtb	r3, r3
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d007      	beq.n	800f40e <USB_CheckForUSBConnection+0x2a>
		{
			HAL_ADC_Start_IT(kUSBTransmitterData.phADCHandle);
 800f3fe:	4b19      	ldr	r3, [pc, #100]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f400:	689b      	ldr	r3, [r3, #8]
 800f402:	4618      	mov	r0, r3
 800f404:	f7f1 ff8e 	bl	8001324 <HAL_ADC_Start_IT>
			kUSBTransmitterData.bCheckStarted = true;
 800f408:	4b16      	ldr	r3, [pc, #88]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f40a:	2201      	movs	r2, #1
 800f40c:	705a      	strb	r2, [r3, #1]
		}

		if( kUSBTransmitterData.bNewMeasurement )
 800f40e:	4b15      	ldr	r3, [pc, #84]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f410:	789b      	ldrb	r3, [r3, #2]
 800f412:	2b00      	cmp	r3, #0
 800f414:	d024      	beq.n	800f460 <USB_CheckForUSBConnection+0x7c>
		{
			kUSBTransmitterData.bNewMeasurement = false;
 800f416:	4b13      	ldr	r3, [pc, #76]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f418:	2200      	movs	r2, #0
 800f41a:	709a      	strb	r2, [r3, #2]
			if( (kUSBTransmitterData.u32MeasuredVbus < dLowThreshold) && kUSBTransmitterData.bConnected )
 800f41c:	4b11      	ldr	r3, [pc, #68]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f41e:	889b      	ldrh	r3, [r3, #4]
 800f420:	f640 429a 	movw	r2, #3226	; 0xc9a
 800f424:	4293      	cmp	r3, r2
 800f426:	d809      	bhi.n	800f43c <USB_CheckForUSBConnection+0x58>
 800f428:	4b0e      	ldr	r3, [pc, #56]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f42a:	78db      	ldrb	r3, [r3, #3]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d005      	beq.n	800f43c <USB_CheckForUSBConnection+0x58>
			{
				kUSBTransmitterData.bConnected = false;
 800f430:	4b0c      	ldr	r3, [pc, #48]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f432:	2200      	movs	r2, #0
 800f434:	70da      	strb	r2, [r3, #3]
				CallForUSBDisonnection();
 800f436:	f7ff fcd7 	bl	800ede8 <CallForUSBDisonnection>
				CallForUSBConnection();
			}
		}
	}

}
 800f43a:	e011      	b.n	800f460 <USB_CheckForUSBConnection+0x7c>
			else if ( (kUSBTransmitterData.u32MeasuredVbus > dHighThreshold) && !kUSBTransmitterData.bConnected )
 800f43c:	4b09      	ldr	r3, [pc, #36]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f43e:	889b      	ldrh	r3, [r3, #4]
 800f440:	f640 5217 	movw	r2, #3351	; 0xd17
 800f444:	4293      	cmp	r3, r2
 800f446:	d90b      	bls.n	800f460 <USB_CheckForUSBConnection+0x7c>
 800f448:	4b06      	ldr	r3, [pc, #24]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f44a:	78db      	ldrb	r3, [r3, #3]
 800f44c:	f083 0301 	eor.w	r3, r3, #1
 800f450:	b2db      	uxtb	r3, r3
 800f452:	2b00      	cmp	r3, #0
 800f454:	d004      	beq.n	800f460 <USB_CheckForUSBConnection+0x7c>
				kUSBTransmitterData.bConnected = true;
 800f456:	4b03      	ldr	r3, [pc, #12]	; (800f464 <USB_CheckForUSBConnection+0x80>)
 800f458:	2201      	movs	r2, #1
 800f45a:	70da      	strb	r2, [r3, #3]
				CallForUSBConnection();
 800f45c:	f7ff fcbd 	bl	800edda <CallForUSBConnection>
}
 800f460:	bf00      	nop
 800f462:	bd80      	pop	{r7, pc}
 800f464:	20000c8c 	.word	0x20000c8c

0800f468 <USB_SignalizeVBUSMeasurementReady>:

void USB_SignalizeVBUSMeasurementReady(uint32_t u32Result)
{
 800f468:	b480      	push	{r7}
 800f46a:	b083      	sub	sp, #12
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
	kUSBTransmitterData.bNewMeasurement = true;
 800f470:	4b07      	ldr	r3, [pc, #28]	; (800f490 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800f472:	2201      	movs	r2, #1
 800f474:	709a      	strb	r2, [r3, #2]
	kUSBTransmitterData.u32MeasuredVbus = u32Result;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	b29a      	uxth	r2, r3
 800f47a:	4b05      	ldr	r3, [pc, #20]	; (800f490 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800f47c:	809a      	strh	r2, [r3, #4]
	kUSBTransmitterData.bCheckStarted = false;
 800f47e:	4b04      	ldr	r3, [pc, #16]	; (800f490 <USB_SignalizeVBUSMeasurementReady+0x28>)
 800f480:	2200      	movs	r2, #0
 800f482:	705a      	strb	r2, [r3, #1]
}
 800f484:	bf00      	nop
 800f486:	370c      	adds	r7, #12
 800f488:	46bd      	mov	sp, r7
 800f48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48e:	4770      	bx	lr
 800f490:	20000c8c 	.word	0x20000c8c

0800f494 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800f494:	b580      	push	{r7, lr}
 800f496:	b082      	sub	sp, #8
 800f498:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800f49a:	2300      	movs	r3, #0
 800f49c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800f49e:	f000 f879 	bl	800f594 <BSP_SD_IsDetected>
 800f4a2:	4603      	mov	r3, r0
 800f4a4:	2b01      	cmp	r3, #1
 800f4a6:	d001      	beq.n	800f4ac <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800f4a8:	2301      	movs	r3, #1
 800f4aa:	e012      	b.n	800f4d2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800f4ac:	480b      	ldr	r0, [pc, #44]	; (800f4dc <BSP_SD_Init+0x48>)
 800f4ae:	f7f7 f8b6 	bl	800661e <HAL_SD_Init>
 800f4b2:	4603      	mov	r3, r0
 800f4b4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800f4b6:	79fb      	ldrb	r3, [r7, #7]
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d109      	bne.n	800f4d0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800f4bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800f4c0:	4806      	ldr	r0, [pc, #24]	; (800f4dc <BSP_SD_Init+0x48>)
 800f4c2:	f7f7 fe8f 	bl	80071e4 <HAL_SD_ConfigWideBusOperation>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d001      	beq.n	800f4d0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800f4cc:	2301      	movs	r3, #1
 800f4ce:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800f4d0:	79fb      	ldrb	r3, [r7, #7]
}
 800f4d2:	4618      	mov	r0, r3
 800f4d4:	3708      	adds	r7, #8
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	bd80      	pop	{r7, pc}
 800f4da:	bf00      	nop
 800f4dc:	2000155c 	.word	0x2000155c

0800f4e0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b088      	sub	sp, #32
 800f4e4:	af02      	add	r7, sp, #8
 800f4e6:	60f8      	str	r0, [r7, #12]
 800f4e8:	60b9      	str	r1, [r7, #8]
 800f4ea:	607a      	str	r2, [r7, #4]
 800f4ec:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800f4f2:	683b      	ldr	r3, [r7, #0]
 800f4f4:	9300      	str	r3, [sp, #0]
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	68ba      	ldr	r2, [r7, #8]
 800f4fa:	68f9      	ldr	r1, [r7, #12]
 800f4fc:	4806      	ldr	r0, [pc, #24]	; (800f518 <BSP_SD_ReadBlocks+0x38>)
 800f4fe:	f7f7 f93d 	bl	800677c <HAL_SD_ReadBlocks>
 800f502:	4603      	mov	r3, r0
 800f504:	2b00      	cmp	r3, #0
 800f506:	d001      	beq.n	800f50c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800f508:	2301      	movs	r3, #1
 800f50a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f50c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f50e:	4618      	mov	r0, r3
 800f510:	3718      	adds	r7, #24
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
 800f516:	bf00      	nop
 800f518:	2000155c 	.word	0x2000155c

0800f51c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b088      	sub	sp, #32
 800f520:	af02      	add	r7, sp, #8
 800f522:	60f8      	str	r0, [r7, #12]
 800f524:	60b9      	str	r1, [r7, #8]
 800f526:	607a      	str	r2, [r7, #4]
 800f528:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800f52a:	2300      	movs	r3, #0
 800f52c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	9300      	str	r3, [sp, #0]
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	68ba      	ldr	r2, [r7, #8]
 800f536:	68f9      	ldr	r1, [r7, #12]
 800f538:	4806      	ldr	r0, [pc, #24]	; (800f554 <BSP_SD_WriteBlocks+0x38>)
 800f53a:	f7f7 fafd 	bl	8006b38 <HAL_SD_WriteBlocks>
 800f53e:	4603      	mov	r3, r0
 800f540:	2b00      	cmp	r3, #0
 800f542:	d001      	beq.n	800f548 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800f544:	2301      	movs	r3, #1
 800f546:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f548:	7dfb      	ldrb	r3, [r7, #23]
}
 800f54a:	4618      	mov	r0, r3
 800f54c:	3718      	adds	r7, #24
 800f54e:	46bd      	mov	sp, r7
 800f550:	bd80      	pop	{r7, pc}
 800f552:	bf00      	nop
 800f554:	2000155c 	.word	0x2000155c

0800f558 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800f55c:	4805      	ldr	r0, [pc, #20]	; (800f574 <BSP_SD_GetCardState+0x1c>)
 800f55e:	f7f7 fedb 	bl	8007318 <HAL_SD_GetCardState>
 800f562:	4603      	mov	r3, r0
 800f564:	2b04      	cmp	r3, #4
 800f566:	bf14      	ite	ne
 800f568:	2301      	movne	r3, #1
 800f56a:	2300      	moveq	r3, #0
 800f56c:	b2db      	uxtb	r3, r3
}
 800f56e:	4618      	mov	r0, r3
 800f570:	bd80      	pop	{r7, pc}
 800f572:	bf00      	nop
 800f574:	2000155c 	.word	0x2000155c

0800f578 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800f578:	b580      	push	{r7, lr}
 800f57a:	b082      	sub	sp, #8
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800f580:	6879      	ldr	r1, [r7, #4]
 800f582:	4803      	ldr	r0, [pc, #12]	; (800f590 <BSP_SD_GetCardInfo+0x18>)
 800f584:	f7f7 fe02 	bl	800718c <HAL_SD_GetCardInfo>
}
 800f588:	bf00      	nop
 800f58a:	3708      	adds	r7, #8
 800f58c:	46bd      	mov	sp, r7
 800f58e:	bd80      	pop	{r7, pc}
 800f590:	2000155c 	.word	0x2000155c

0800f594 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800f594:	b580      	push	{r7, lr}
 800f596:	b082      	sub	sp, #8
 800f598:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800f59a:	2301      	movs	r3, #1
 800f59c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800f59e:	f000 f825 	bl	800f5ec <BSP_PlatformIsDetected>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d101      	bne.n	800f5ac <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800f5ac:	79fb      	ldrb	r3, [r7, #7]
 800f5ae:	b2db      	uxtb	r3, r3
}
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	3708      	adds	r7, #8
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	bd80      	pop	{r7, pc}

0800f5b8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800f5bc:	4904      	ldr	r1, [pc, #16]	; (800f5d0 <MX_FATFS_Init+0x18>)
 800f5be:	4805      	ldr	r0, [pc, #20]	; (800f5d4 <MX_FATFS_Init+0x1c>)
 800f5c0:	f7ff f814 	bl	800e5ec <FATFS_LinkDriver>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	461a      	mov	r2, r3
 800f5c8:	4b03      	ldr	r3, [pc, #12]	; (800f5d8 <MX_FATFS_Init+0x20>)
 800f5ca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800f5cc:	bf00      	nop
 800f5ce:	bd80      	pop	{r7, pc}
 800f5d0:	20000f44 	.word	0x20000f44
 800f5d4:	08013e94 	.word	0x08013e94
 800f5d8:	20000f40 	.word	0x20000f40

0800f5dc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800f5dc:	b480      	push	{r7}
 800f5de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800f5e0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800f5e2:	4618      	mov	r0, r3
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ea:	4770      	bx	lr

0800f5ec <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800f5ec:	b580      	push	{r7, lr}
 800f5ee:	b082      	sub	sp, #8
 800f5f0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800f5f2:	2301      	movs	r3, #1
 800f5f4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800f5f6:	2180      	movs	r1, #128	; 0x80
 800f5f8:	4806      	ldr	r0, [pc, #24]	; (800f614 <BSP_PlatformIsDetected+0x28>)
 800f5fa:	f7f3 f8a5 	bl	8002748 <HAL_GPIO_ReadPin>
 800f5fe:	4603      	mov	r3, r0
 800f600:	2b00      	cmp	r3, #0
 800f602:	d001      	beq.n	800f608 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800f604:	2300      	movs	r3, #0
 800f606:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800f608:	79fb      	ldrb	r3, [r7, #7]
}
 800f60a:	4618      	mov	r0, r3
 800f60c:	3708      	adds	r7, #8
 800f60e:	46bd      	mov	sp, r7
 800f610:	bd80      	pop	{r7, pc}
 800f612:	bf00      	nop
 800f614:	40020800 	.word	0x40020800

0800f618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800f618:	b580      	push	{r7, lr}
 800f61a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800f61c:	f7f1 fda8 	bl	8001170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800f620:	f000 f83e 	bl	800f6a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800f624:	f000 fa8e 	bl	800fb44 <MX_GPIO_Init>
  MX_DMA_Init();
 800f628:	f000 fa6c 	bl	800fb04 <MX_DMA_Init>
  MX_RTC_Init();
 800f62c:	f000 f952 	bl	800f8d4 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800f630:	f000 f9aa 	bl	800f988 <MX_SDIO_SD_Init>
  MX_I2C1_Init();
 800f634:	f000 f8f2 	bl	800f81c <MX_I2C1_Init>
  MX_I2C2_Init();
 800f638:	f000 f91e 	bl	800f878 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800f63c:	f000 fa38 	bl	800fab0 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800f640:	f000 ff1e 	bl	8010480 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 800f644:	f000 f9c0 	bl	800f9c8 <MX_TIM2_Init>
  MX_ADC1_Init();
 800f648:	f000 f896 	bl	800f778 <MX_ADC1_Init>
  MX_FATFS_Init();
 800f64c:	f7ff ffb4 	bl	800f5b8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  SensorArray_Init(&hi2c1, &hi2c2);
 800f650:	490e      	ldr	r1, [pc, #56]	; (800f68c <main+0x74>)
 800f652:	480f      	ldr	r0, [pc, #60]	; (800f690 <main+0x78>)
 800f654:	f7f1 fcbe 	bl	8000fd4 <SensorArray_Init>
  USB_InitalizeTransmitterLogic(&hadc1);
 800f658:	480e      	ldr	r0, [pc, #56]	; (800f694 <main+0x7c>)
 800f65a:	f7ff fe91 	bl	800f380 <USB_InitalizeTransmitterLogic>

  HAL_TIM_Base_Start_IT(&htim2);
 800f65e:	480e      	ldr	r0, [pc, #56]	; (800f698 <main+0x80>)
 800f660:	f7f8 f9b4 	bl	80079cc <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, SET);
 800f664:	2201      	movs	r2, #1
 800f666:	2101      	movs	r1, #1
 800f668:	480c      	ldr	r0, [pc, #48]	; (800f69c <main+0x84>)
 800f66a:	f7f3 f885 	bl	8002778 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, SET);
 800f66e:	2201      	movs	r2, #1
 800f670:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f674:	4809      	ldr	r0, [pc, #36]	; (800f69c <main+0x84>)
 800f676:	f7f3 f87f 	bl	8002778 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, SET);
 800f67a:	2201      	movs	r2, #1
 800f67c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f680:	4806      	ldr	r0, [pc, #24]	; (800f69c <main+0x84>)
 800f682:	f7f3 f879 	bl	8002778 <HAL_GPIO_WritePin>

  while (1)
  {
	  ApplicationPerform();
 800f686:	f7fe ffc1 	bl	800e60c <ApplicationPerform>
 800f68a:	e7fc      	b.n	800f686 <main+0x6e>
 800f68c:	2000145c 	.word	0x2000145c
 800f690:	20001408 	.word	0x20001408
 800f694:	200014b0 	.word	0x200014b0
 800f698:	200015e0 	.word	0x200015e0
 800f69c:	40020800 	.word	0x40020800

0800f6a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b094      	sub	sp, #80	; 0x50
 800f6a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800f6a6:	f107 0320 	add.w	r3, r7, #32
 800f6aa:	2230      	movs	r2, #48	; 0x30
 800f6ac:	2100      	movs	r1, #0
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f001 fc44 	bl	8010f3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800f6b4:	f107 030c 	add.w	r3, r7, #12
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	601a      	str	r2, [r3, #0]
 800f6bc:	605a      	str	r2, [r3, #4]
 800f6be:	609a      	str	r2, [r3, #8]
 800f6c0:	60da      	str	r2, [r3, #12]
 800f6c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800f6c4:	2300      	movs	r3, #0
 800f6c6:	60bb      	str	r3, [r7, #8]
 800f6c8:	4b29      	ldr	r3, [pc, #164]	; (800f770 <SystemClock_Config+0xd0>)
 800f6ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6cc:	4a28      	ldr	r2, [pc, #160]	; (800f770 <SystemClock_Config+0xd0>)
 800f6ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f6d2:	6413      	str	r3, [r2, #64]	; 0x40
 800f6d4:	4b26      	ldr	r3, [pc, #152]	; (800f770 <SystemClock_Config+0xd0>)
 800f6d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f6dc:	60bb      	str	r3, [r7, #8]
 800f6de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800f6e0:	2300      	movs	r3, #0
 800f6e2:	607b      	str	r3, [r7, #4]
 800f6e4:	4b23      	ldr	r3, [pc, #140]	; (800f774 <SystemClock_Config+0xd4>)
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	4a22      	ldr	r2, [pc, #136]	; (800f774 <SystemClock_Config+0xd4>)
 800f6ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f6ee:	6013      	str	r3, [r2, #0]
 800f6f0:	4b20      	ldr	r3, [pc, #128]	; (800f774 <SystemClock_Config+0xd4>)
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800f6f8:	607b      	str	r3, [r7, #4]
 800f6fa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800f6fc:	2305      	movs	r3, #5
 800f6fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800f700:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f704:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800f706:	2301      	movs	r3, #1
 800f708:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f70a:	2302      	movs	r3, #2
 800f70c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800f70e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800f712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800f714:	230c      	movs	r3, #12
 800f716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800f718:	2348      	movs	r3, #72	; 0x48
 800f71a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800f71c:	2302      	movs	r3, #2
 800f71e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800f720:	2303      	movs	r3, #3
 800f722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f724:	f107 0320 	add.w	r3, r7, #32
 800f728:	4618      	mov	r0, r3
 800f72a:	f7f5 ffb3 	bl	8005694 <HAL_RCC_OscConfig>
 800f72e:	4603      	mov	r3, r0
 800f730:	2b00      	cmp	r3, #0
 800f732:	d001      	beq.n	800f738 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800f734:	f000 fa9e 	bl	800fc74 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800f738:	230f      	movs	r3, #15
 800f73a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800f73c:	2302      	movs	r3, #2
 800f73e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800f740:	2300      	movs	r3, #0
 800f742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800f744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f748:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800f74a:	2300      	movs	r3, #0
 800f74c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800f74e:	f107 030c 	add.w	r3, r7, #12
 800f752:	2102      	movs	r1, #2
 800f754:	4618      	mov	r0, r3
 800f756:	f7f6 fa13 	bl	8005b80 <HAL_RCC_ClockConfig>
 800f75a:	4603      	mov	r3, r0
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d001      	beq.n	800f764 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800f760:	f000 fa88 	bl	800fc74 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800f764:	f7f6 faf2 	bl	8005d4c <HAL_RCC_EnableCSS>
}
 800f768:	bf00      	nop
 800f76a:	3750      	adds	r7, #80	; 0x50
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}
 800f770:	40023800 	.word	0x40023800
 800f774:	40007000 	.word	0x40007000

0800f778 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800f778:	b580      	push	{r7, lr}
 800f77a:	b084      	sub	sp, #16
 800f77c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800f77e:	463b      	mov	r3, r7
 800f780:	2200      	movs	r2, #0
 800f782:	601a      	str	r2, [r3, #0]
 800f784:	605a      	str	r2, [r3, #4]
 800f786:	609a      	str	r2, [r3, #8]
 800f788:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800f78a:	4b21      	ldr	r3, [pc, #132]	; (800f810 <MX_ADC1_Init+0x98>)
 800f78c:	4a21      	ldr	r2, [pc, #132]	; (800f814 <MX_ADC1_Init+0x9c>)
 800f78e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800f790:	4b1f      	ldr	r3, [pc, #124]	; (800f810 <MX_ADC1_Init+0x98>)
 800f792:	2200      	movs	r2, #0
 800f794:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800f796:	4b1e      	ldr	r3, [pc, #120]	; (800f810 <MX_ADC1_Init+0x98>)
 800f798:	2200      	movs	r2, #0
 800f79a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800f79c:	4b1c      	ldr	r3, [pc, #112]	; (800f810 <MX_ADC1_Init+0x98>)
 800f79e:	2200      	movs	r2, #0
 800f7a0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800f7a2:	4b1b      	ldr	r3, [pc, #108]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800f7a8:	4b19      	ldr	r3, [pc, #100]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7aa:	2200      	movs	r2, #0
 800f7ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800f7b0:	4b17      	ldr	r3, [pc, #92]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7b2:	2200      	movs	r2, #0
 800f7b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800f7b6:	4b16      	ldr	r3, [pc, #88]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7b8:	4a17      	ldr	r2, [pc, #92]	; (800f818 <MX_ADC1_Init+0xa0>)
 800f7ba:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f7bc:	4b14      	ldr	r3, [pc, #80]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7be:	2200      	movs	r2, #0
 800f7c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800f7c2:	4b13      	ldr	r3, [pc, #76]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7c4:	2201      	movs	r2, #1
 800f7c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800f7c8:	4b11      	ldr	r3, [pc, #68]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f7d0:	4b0f      	ldr	r3, [pc, #60]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7d2:	2201      	movs	r2, #1
 800f7d4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800f7d6:	480e      	ldr	r0, [pc, #56]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7d8:	f7f1 fd60 	bl	800129c <HAL_ADC_Init>
 800f7dc:	4603      	mov	r3, r0
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d001      	beq.n	800f7e6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800f7e2:	f000 fa47 	bl	800fc74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800f7e6:	2308      	movs	r3, #8
 800f7e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800f7ea:	2301      	movs	r3, #1
 800f7ec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800f7ee:	2300      	movs	r3, #0
 800f7f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f7f2:	463b      	mov	r3, r7
 800f7f4:	4619      	mov	r1, r3
 800f7f6:	4806      	ldr	r0, [pc, #24]	; (800f810 <MX_ADC1_Init+0x98>)
 800f7f8:	f7f1 ffbe 	bl	8001778 <HAL_ADC_ConfigChannel>
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d001      	beq.n	800f806 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800f802:	f000 fa37 	bl	800fc74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800f806:	bf00      	nop
 800f808:	3710      	adds	r7, #16
 800f80a:	46bd      	mov	sp, r7
 800f80c:	bd80      	pop	{r7, pc}
 800f80e:	bf00      	nop
 800f810:	200014b0 	.word	0x200014b0
 800f814:	40012000 	.word	0x40012000
 800f818:	0f000001 	.word	0x0f000001

0800f81c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800f81c:	b580      	push	{r7, lr}
 800f81e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800f820:	4b13      	ldr	r3, [pc, #76]	; (800f870 <MX_I2C1_Init+0x54>)
 800f822:	4a14      	ldr	r2, [pc, #80]	; (800f874 <MX_I2C1_Init+0x58>)
 800f824:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 25000;
 800f826:	4b12      	ldr	r3, [pc, #72]	; (800f870 <MX_I2C1_Init+0x54>)
 800f828:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800f82c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800f82e:	4b10      	ldr	r3, [pc, #64]	; (800f870 <MX_I2C1_Init+0x54>)
 800f830:	2200      	movs	r2, #0
 800f832:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800f834:	4b0e      	ldr	r3, [pc, #56]	; (800f870 <MX_I2C1_Init+0x54>)
 800f836:	2200      	movs	r2, #0
 800f838:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f83a:	4b0d      	ldr	r3, [pc, #52]	; (800f870 <MX_I2C1_Init+0x54>)
 800f83c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800f840:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800f842:	4b0b      	ldr	r3, [pc, #44]	; (800f870 <MX_I2C1_Init+0x54>)
 800f844:	2200      	movs	r2, #0
 800f846:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800f848:	4b09      	ldr	r3, [pc, #36]	; (800f870 <MX_I2C1_Init+0x54>)
 800f84a:	2200      	movs	r2, #0
 800f84c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800f84e:	4b08      	ldr	r3, [pc, #32]	; (800f870 <MX_I2C1_Init+0x54>)
 800f850:	2200      	movs	r2, #0
 800f852:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800f854:	4b06      	ldr	r3, [pc, #24]	; (800f870 <MX_I2C1_Init+0x54>)
 800f856:	2200      	movs	r2, #0
 800f858:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800f85a:	4805      	ldr	r0, [pc, #20]	; (800f870 <MX_I2C1_Init+0x54>)
 800f85c:	f7f2 ffe4 	bl	8002828 <HAL_I2C_Init>
 800f860:	4603      	mov	r3, r0
 800f862:	2b00      	cmp	r3, #0
 800f864:	d001      	beq.n	800f86a <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800f866:	f000 fa05 	bl	800fc74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800f86a:	bf00      	nop
 800f86c:	bd80      	pop	{r7, pc}
 800f86e:	bf00      	nop
 800f870:	20001408 	.word	0x20001408
 800f874:	40005400 	.word	0x40005400

0800f878 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800f87c:	4b13      	ldr	r3, [pc, #76]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f87e:	4a14      	ldr	r2, [pc, #80]	; (800f8d0 <MX_I2C2_Init+0x58>)
 800f880:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 25000;
 800f882:	4b12      	ldr	r3, [pc, #72]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f884:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800f888:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800f88a:	4b10      	ldr	r3, [pc, #64]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f88c:	2200      	movs	r2, #0
 800f88e:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800f890:	4b0e      	ldr	r3, [pc, #56]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f892:	2200      	movs	r2, #0
 800f894:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f896:	4b0d      	ldr	r3, [pc, #52]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f898:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800f89c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800f89e:	4b0b      	ldr	r3, [pc, #44]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800f8a4:	4b09      	ldr	r3, [pc, #36]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800f8aa:	4b08      	ldr	r3, [pc, #32]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800f8b0:	4b06      	ldr	r3, [pc, #24]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800f8b6:	4805      	ldr	r0, [pc, #20]	; (800f8cc <MX_I2C2_Init+0x54>)
 800f8b8:	f7f2 ffb6 	bl	8002828 <HAL_I2C_Init>
 800f8bc:	4603      	mov	r3, r0
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d001      	beq.n	800f8c6 <MX_I2C2_Init+0x4e>
  {
    Error_Handler();
 800f8c2:	f000 f9d7 	bl	800fc74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800f8c6:	bf00      	nop
 800f8c8:	bd80      	pop	{r7, pc}
 800f8ca:	bf00      	nop
 800f8cc:	2000145c 	.word	0x2000145c
 800f8d0:	40005800 	.word	0x40005800

0800f8d4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800f8d4:	b580      	push	{r7, lr}
 800f8d6:	b086      	sub	sp, #24
 800f8d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800f8da:	1d3b      	adds	r3, r7, #4
 800f8dc:	2200      	movs	r2, #0
 800f8de:	601a      	str	r2, [r3, #0]
 800f8e0:	605a      	str	r2, [r3, #4]
 800f8e2:	609a      	str	r2, [r3, #8]
 800f8e4:	60da      	str	r2, [r3, #12]
 800f8e6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800f8ec:	4b24      	ldr	r3, [pc, #144]	; (800f980 <MX_RTC_Init+0xac>)
 800f8ee:	4a25      	ldr	r2, [pc, #148]	; (800f984 <MX_RTC_Init+0xb0>)
 800f8f0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800f8f2:	4b23      	ldr	r3, [pc, #140]	; (800f980 <MX_RTC_Init+0xac>)
 800f8f4:	2200      	movs	r2, #0
 800f8f6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800f8f8:	4b21      	ldr	r3, [pc, #132]	; (800f980 <MX_RTC_Init+0xac>)
 800f8fa:	227f      	movs	r2, #127	; 0x7f
 800f8fc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800f8fe:	4b20      	ldr	r3, [pc, #128]	; (800f980 <MX_RTC_Init+0xac>)
 800f900:	22ff      	movs	r2, #255	; 0xff
 800f902:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800f904:	4b1e      	ldr	r3, [pc, #120]	; (800f980 <MX_RTC_Init+0xac>)
 800f906:	2200      	movs	r2, #0
 800f908:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800f90a:	4b1d      	ldr	r3, [pc, #116]	; (800f980 <MX_RTC_Init+0xac>)
 800f90c:	2200      	movs	r2, #0
 800f90e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800f910:	4b1b      	ldr	r3, [pc, #108]	; (800f980 <MX_RTC_Init+0xac>)
 800f912:	2200      	movs	r2, #0
 800f914:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800f916:	481a      	ldr	r0, [pc, #104]	; (800f980 <MX_RTC_Init+0xac>)
 800f918:	f7f6 fc1a 	bl	8006150 <HAL_RTC_Init>
 800f91c:	4603      	mov	r3, r0
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d001      	beq.n	800f926 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800f922:	f000 f9a7 	bl	800fc74 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800f926:	2300      	movs	r3, #0
 800f928:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800f92a:	2300      	movs	r3, #0
 800f92c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800f92e:	2300      	movs	r3, #0
 800f930:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800f932:	2300      	movs	r3, #0
 800f934:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800f936:	2300      	movs	r3, #0
 800f938:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800f93a:	1d3b      	adds	r3, r7, #4
 800f93c:	2201      	movs	r2, #1
 800f93e:	4619      	mov	r1, r3
 800f940:	480f      	ldr	r0, [pc, #60]	; (800f980 <MX_RTC_Init+0xac>)
 800f942:	f7f6 fc96 	bl	8006272 <HAL_RTC_SetTime>
 800f946:	4603      	mov	r3, r0
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d001      	beq.n	800f950 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 800f94c:	f000 f992 	bl	800fc74 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800f950:	2301      	movs	r3, #1
 800f952:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 800f954:	2312      	movs	r3, #18
 800f956:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x27;
 800f958:	2327      	movs	r3, #39	; 0x27
 800f95a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x21;
 800f95c:	2321      	movs	r3, #33	; 0x21
 800f95e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800f960:	463b      	mov	r3, r7
 800f962:	2201      	movs	r2, #1
 800f964:	4619      	mov	r1, r3
 800f966:	4806      	ldr	r0, [pc, #24]	; (800f980 <MX_RTC_Init+0xac>)
 800f968:	f7f6 fd40 	bl	80063ec <HAL_RTC_SetDate>
 800f96c:	4603      	mov	r3, r0
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d001      	beq.n	800f976 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800f972:	f000 f97f 	bl	800fc74 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800f976:	bf00      	nop
 800f978:	3718      	adds	r7, #24
 800f97a:	46bd      	mov	sp, r7
 800f97c:	bd80      	pop	{r7, pc}
 800f97e:	bf00      	nop
 800f980:	2000153c 	.word	0x2000153c
 800f984:	40002800 	.word	0x40002800

0800f988 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800f988:	b480      	push	{r7}
 800f98a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800f98c:	4b0c      	ldr	r3, [pc, #48]	; (800f9c0 <MX_SDIO_SD_Init+0x38>)
 800f98e:	4a0d      	ldr	r2, [pc, #52]	; (800f9c4 <MX_SDIO_SD_Init+0x3c>)
 800f990:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800f992:	4b0b      	ldr	r3, [pc, #44]	; (800f9c0 <MX_SDIO_SD_Init+0x38>)
 800f994:	2200      	movs	r2, #0
 800f996:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800f998:	4b09      	ldr	r3, [pc, #36]	; (800f9c0 <MX_SDIO_SD_Init+0x38>)
 800f99a:	2200      	movs	r2, #0
 800f99c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800f99e:	4b08      	ldr	r3, [pc, #32]	; (800f9c0 <MX_SDIO_SD_Init+0x38>)
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800f9a4:	4b06      	ldr	r3, [pc, #24]	; (800f9c0 <MX_SDIO_SD_Init+0x38>)
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800f9aa:	4b05      	ldr	r3, [pc, #20]	; (800f9c0 <MX_SDIO_SD_Init+0x38>)
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 800f9b0:	4b03      	ldr	r3, [pc, #12]	; (800f9c0 <MX_SDIO_SD_Init+0x38>)
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800f9b6:	bf00      	nop
 800f9b8:	46bd      	mov	sp, r7
 800f9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9be:	4770      	bx	lr
 800f9c0:	2000155c 	.word	0x2000155c
 800f9c4:	40012c00 	.word	0x40012c00

0800f9c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b08e      	sub	sp, #56	; 0x38
 800f9cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800f9ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f9d2:	2200      	movs	r2, #0
 800f9d4:	601a      	str	r2, [r3, #0]
 800f9d6:	605a      	str	r2, [r3, #4]
 800f9d8:	609a      	str	r2, [r3, #8]
 800f9da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800f9dc:	f107 0320 	add.w	r3, r7, #32
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	601a      	str	r2, [r3, #0]
 800f9e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800f9e6:	1d3b      	adds	r3, r7, #4
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	601a      	str	r2, [r3, #0]
 800f9ec:	605a      	str	r2, [r3, #4]
 800f9ee:	609a      	str	r2, [r3, #8]
 800f9f0:	60da      	str	r2, [r3, #12]
 800f9f2:	611a      	str	r2, [r3, #16]
 800f9f4:	615a      	str	r2, [r3, #20]
 800f9f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800f9f8:	4b2b      	ldr	r3, [pc, #172]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800f9fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f9fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800fa00:	4b29      	ldr	r3, [pc, #164]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa02:	2248      	movs	r2, #72	; 0x48
 800fa04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800fa06:	4b28      	ldr	r3, [pc, #160]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa08:	2200      	movs	r2, #0
 800fa0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 250000;
 800fa0c:	4b26      	ldr	r3, [pc, #152]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa0e:	4a27      	ldr	r2, [pc, #156]	; (800faac <MX_TIM2_Init+0xe4>)
 800fa10:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800fa12:	4b25      	ldr	r3, [pc, #148]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa14:	2200      	movs	r2, #0
 800fa16:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800fa18:	4b23      	ldr	r3, [pc, #140]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa1a:	2280      	movs	r2, #128	; 0x80
 800fa1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800fa1e:	4822      	ldr	r0, [pc, #136]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa20:	f7f7 ff85 	bl	800792e <HAL_TIM_Base_Init>
 800fa24:	4603      	mov	r3, r0
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d001      	beq.n	800fa2e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800fa2a:	f000 f923 	bl	800fc74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800fa2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800fa32:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800fa34:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800fa38:	4619      	mov	r1, r3
 800fa3a:	481b      	ldr	r0, [pc, #108]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa3c:	f7f8 f9e6 	bl	8007e0c <HAL_TIM_ConfigClockSource>
 800fa40:	4603      	mov	r3, r0
 800fa42:	2b00      	cmp	r3, #0
 800fa44:	d001      	beq.n	800fa4a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800fa46:	f000 f915 	bl	800fc74 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800fa4a:	4817      	ldr	r0, [pc, #92]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa4c:	f7f8 f820 	bl	8007a90 <HAL_TIM_OC_Init>
 800fa50:	4603      	mov	r3, r0
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d001      	beq.n	800fa5a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800fa56:	f000 f90d 	bl	800fc74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800fa5e:	2300      	movs	r3, #0
 800fa60:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800fa62:	f107 0320 	add.w	r3, r7, #32
 800fa66:	4619      	mov	r1, r3
 800fa68:	480f      	ldr	r0, [pc, #60]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa6a:	f7f8 fd6f 	bl	800854c <HAL_TIMEx_MasterConfigSynchronization>
 800fa6e:	4603      	mov	r3, r0
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d001      	beq.n	800fa78 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800fa74:	f000 f8fe 	bl	800fc74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800fa78:	2300      	movs	r3, #0
 800fa7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800fa80:	2300      	movs	r3, #0
 800fa82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800fa84:	2300      	movs	r3, #0
 800fa86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800fa88:	1d3b      	adds	r3, r7, #4
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	4619      	mov	r1, r3
 800fa8e:	4806      	ldr	r0, [pc, #24]	; (800faa8 <MX_TIM2_Init+0xe0>)
 800fa90:	f7f8 f960 	bl	8007d54 <HAL_TIM_OC_ConfigChannel>
 800fa94:	4603      	mov	r3, r0
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d001      	beq.n	800fa9e <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800fa9a:	f000 f8eb 	bl	800fc74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800fa9e:	bf00      	nop
 800faa0:	3738      	adds	r7, #56	; 0x38
 800faa2:	46bd      	mov	sp, r7
 800faa4:	bd80      	pop	{r7, pc}
 800faa6:	bf00      	nop
 800faa8:	200015e0 	.word	0x200015e0
 800faac:	0003d090 	.word	0x0003d090

0800fab0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800fab0:	b580      	push	{r7, lr}
 800fab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800fab4:	4b11      	ldr	r3, [pc, #68]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800fab6:	4a12      	ldr	r2, [pc, #72]	; (800fb00 <MX_USART1_UART_Init+0x50>)
 800fab8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800faba:	4b10      	ldr	r3, [pc, #64]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800fabc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800fac0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800fac2:	4b0e      	ldr	r3, [pc, #56]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800fac4:	2200      	movs	r2, #0
 800fac6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800fac8:	4b0c      	ldr	r3, [pc, #48]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800faca:	2200      	movs	r2, #0
 800facc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800face:	4b0b      	ldr	r3, [pc, #44]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800fad0:	2200      	movs	r2, #0
 800fad2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800fad4:	4b09      	ldr	r3, [pc, #36]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800fad6:	220c      	movs	r2, #12
 800fad8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800fada:	4b08      	ldr	r3, [pc, #32]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800fadc:	2200      	movs	r2, #0
 800fade:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800fae0:	4b06      	ldr	r3, [pc, #24]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800fae2:	2200      	movs	r2, #0
 800fae4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800fae6:	4805      	ldr	r0, [pc, #20]	; (800fafc <MX_USART1_UART_Init+0x4c>)
 800fae8:	f7f8 fdb2 	bl	8008650 <HAL_UART_Init>
 800faec:	4603      	mov	r3, r0
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d001      	beq.n	800faf6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800faf2:	f000 f8bf 	bl	800fc74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800faf6:	bf00      	nop
 800faf8:	bd80      	pop	{r7, pc}
 800fafa:	bf00      	nop
 800fafc:	200014f8 	.word	0x200014f8
 800fb00:	40011000 	.word	0x40011000

0800fb04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800fb04:	b580      	push	{r7, lr}
 800fb06:	b082      	sub	sp, #8
 800fb08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800fb0a:	2300      	movs	r3, #0
 800fb0c:	607b      	str	r3, [r7, #4]
 800fb0e:	4b0c      	ldr	r3, [pc, #48]	; (800fb40 <MX_DMA_Init+0x3c>)
 800fb10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb12:	4a0b      	ldr	r2, [pc, #44]	; (800fb40 <MX_DMA_Init+0x3c>)
 800fb14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fb18:	6313      	str	r3, [r2, #48]	; 0x30
 800fb1a:	4b09      	ldr	r3, [pc, #36]	; (800fb40 <MX_DMA_Init+0x3c>)
 800fb1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800fb22:	607b      	str	r3, [r7, #4]
 800fb24:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800fb26:	2200      	movs	r2, #0
 800fb28:	2100      	movs	r1, #0
 800fb2a:	200c      	movs	r0, #12
 800fb2c:	f7f2 f937 	bl	8001d9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800fb30:	200c      	movs	r0, #12
 800fb32:	f7f2 f950 	bl	8001dd6 <HAL_NVIC_EnableIRQ>

}
 800fb36:	bf00      	nop
 800fb38:	3708      	adds	r7, #8
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bd80      	pop	{r7, pc}
 800fb3e:	bf00      	nop
 800fb40:	40023800 	.word	0x40023800

0800fb44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800fb44:	b580      	push	{r7, lr}
 800fb46:	b08a      	sub	sp, #40	; 0x28
 800fb48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fb4a:	f107 0314 	add.w	r3, r7, #20
 800fb4e:	2200      	movs	r2, #0
 800fb50:	601a      	str	r2, [r3, #0]
 800fb52:	605a      	str	r2, [r3, #4]
 800fb54:	609a      	str	r2, [r3, #8]
 800fb56:	60da      	str	r2, [r3, #12]
 800fb58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	613b      	str	r3, [r7, #16]
 800fb5e:	4b42      	ldr	r3, [pc, #264]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fb60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb62:	4a41      	ldr	r2, [pc, #260]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fb64:	f043 0304 	orr.w	r3, r3, #4
 800fb68:	6313      	str	r3, [r2, #48]	; 0x30
 800fb6a:	4b3f      	ldr	r3, [pc, #252]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fb6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb6e:	f003 0304 	and.w	r3, r3, #4
 800fb72:	613b      	str	r3, [r7, #16]
 800fb74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800fb76:	2300      	movs	r3, #0
 800fb78:	60fb      	str	r3, [r7, #12]
 800fb7a:	4b3b      	ldr	r3, [pc, #236]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fb7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb7e:	4a3a      	ldr	r2, [pc, #232]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fb80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb84:	6313      	str	r3, [r2, #48]	; 0x30
 800fb86:	4b38      	ldr	r3, [pc, #224]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fb88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb8e:	60fb      	str	r3, [r7, #12]
 800fb90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800fb92:	2300      	movs	r3, #0
 800fb94:	60bb      	str	r3, [r7, #8]
 800fb96:	4b34      	ldr	r3, [pc, #208]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fb98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb9a:	4a33      	ldr	r2, [pc, #204]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fb9c:	f043 0301 	orr.w	r3, r3, #1
 800fba0:	6313      	str	r3, [r2, #48]	; 0x30
 800fba2:	4b31      	ldr	r3, [pc, #196]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fba6:	f003 0301 	and.w	r3, r3, #1
 800fbaa:	60bb      	str	r3, [r7, #8]
 800fbac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800fbae:	2300      	movs	r3, #0
 800fbb0:	607b      	str	r3, [r7, #4]
 800fbb2:	4b2d      	ldr	r3, [pc, #180]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fbb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbb6:	4a2c      	ldr	r2, [pc, #176]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fbb8:	f043 0302 	orr.w	r3, r3, #2
 800fbbc:	6313      	str	r3, [r2, #48]	; 0x30
 800fbbe:	4b2a      	ldr	r3, [pc, #168]	; (800fc68 <MX_GPIO_Init+0x124>)
 800fbc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbc2:	f003 0302 	and.w	r3, r3, #2
 800fbc6:	607b      	str	r3, [r7, #4]
 800fbc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, I2C2_VDD_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 800fbca:	2200      	movs	r2, #0
 800fbcc:	f243 010f 	movw	r1, #12303	; 0x300f
 800fbd0:	4826      	ldr	r0, [pc, #152]	; (800fc6c <MX_GPIO_Init+0x128>)
 800fbd2:	f7f2 fdd1 	bl	8002778 <HAL_GPIO_WritePin>
                          |LED3_Pin|I2C1_VDD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN_0_Pin|PIN_1_Pin|PIN_2_Pin, GPIO_PIN_RESET);
 800fbd6:	2200      	movs	r2, #0
 800fbd8:	2107      	movs	r1, #7
 800fbda:	4825      	ldr	r0, [pc, #148]	; (800fc70 <MX_GPIO_Init+0x12c>)
 800fbdc:	f7f2 fdcc 	bl	8002778 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : I2C2_VDD_Pin LED0_Pin LED1_Pin LED2_Pin
                           LED3_Pin I2C1_VDD_Pin */
  GPIO_InitStruct.Pin = I2C2_VDD_Pin|LED0_Pin|LED1_Pin|LED2_Pin
 800fbe0:	f243 030f 	movw	r3, #12303	; 0x300f
 800fbe4:	617b      	str	r3, [r7, #20]
                          |LED3_Pin|I2C1_VDD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fbe6:	2301      	movs	r3, #1
 800fbe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fbea:	2300      	movs	r3, #0
 800fbec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fbee:	2300      	movs	r3, #0
 800fbf0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fbf2:	f107 0314 	add.w	r3, r7, #20
 800fbf6:	4619      	mov	r1, r3
 800fbf8:	481c      	ldr	r0, [pc, #112]	; (800fc6c <MX_GPIO_Init+0x128>)
 800fbfa:	f7f2 fc21 	bl	8002440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_0_Pin PIN_1_Pin PIN_2_Pin */
  GPIO_InitStruct.Pin = PIN_0_Pin|PIN_1_Pin|PIN_2_Pin;
 800fbfe:	2307      	movs	r3, #7
 800fc00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fc02:	2301      	movs	r3, #1
 800fc04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc06:	2300      	movs	r3, #0
 800fc08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800fc0a:	2300      	movs	r3, #0
 800fc0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fc0e:	f107 0314 	add.w	r3, r7, #20
 800fc12:	4619      	mov	r1, r3
 800fc14:	4816      	ldr	r0, [pc, #88]	; (800fc70 <MX_GPIO_Init+0x12c>)
 800fc16:	f7f2 fc13 	bl	8002440 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_DETECT_Pin */
  GPIO_InitStruct.Pin = SDIO_DETECT_Pin;
 800fc1a:	2380      	movs	r3, #128	; 0x80
 800fc1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800fc1e:	2300      	movs	r3, #0
 800fc20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc22:	2300      	movs	r3, #0
 800fc24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDIO_DETECT_GPIO_Port, &GPIO_InitStruct);
 800fc26:	f107 0314 	add.w	r3, r7, #20
 800fc2a:	4619      	mov	r1, r3
 800fc2c:	480f      	ldr	r0, [pc, #60]	; (800fc6c <MX_GPIO_Init+0x128>)
 800fc2e:	f7f2 fc07 	bl	8002440 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VSENSE_Pin */
  GPIO_InitStruct.Pin = USB_VSENSE_Pin;
 800fc32:	f44f 7380 	mov.w	r3, #256	; 0x100
 800fc36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800fc38:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800fc3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc3e:	2300      	movs	r3, #0
 800fc40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_VSENSE_GPIO_Port, &GPIO_InitStruct);
 800fc42:	f107 0314 	add.w	r3, r7, #20
 800fc46:	4619      	mov	r1, r3
 800fc48:	4809      	ldr	r0, [pc, #36]	; (800fc70 <MX_GPIO_Init+0x12c>)
 800fc4a:	f7f2 fbf9 	bl	8002440 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800fc4e:	2200      	movs	r2, #0
 800fc50:	2100      	movs	r1, #0
 800fc52:	2017      	movs	r0, #23
 800fc54:	f7f2 f8a3 	bl	8001d9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800fc58:	2017      	movs	r0, #23
 800fc5a:	f7f2 f8bc 	bl	8001dd6 <HAL_NVIC_EnableIRQ>

}
 800fc5e:	bf00      	nop
 800fc60:	3728      	adds	r7, #40	; 0x28
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}
 800fc66:	bf00      	nop
 800fc68:	40023800 	.word	0x40023800
 800fc6c:	40020800 	.word	0x40020800
 800fc70:	40020000 	.word	0x40020000

0800fc74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800fc74:	b480      	push	{r7}
 800fc76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800fc78:	b672      	cpsid	i
}
 800fc7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800fc7c:	e7fe      	b.n	800fc7c <Error_Handler+0x8>
	...

0800fc80 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b082      	sub	sp, #8
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	4603      	mov	r3, r0
 800fc88:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800fc8a:	4b0b      	ldr	r3, [pc, #44]	; (800fcb8 <SD_CheckStatus+0x38>)
 800fc8c:	2201      	movs	r2, #1
 800fc8e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800fc90:	f7ff fc62 	bl	800f558 <BSP_SD_GetCardState>
 800fc94:	4603      	mov	r3, r0
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d107      	bne.n	800fcaa <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800fc9a:	4b07      	ldr	r3, [pc, #28]	; (800fcb8 <SD_CheckStatus+0x38>)
 800fc9c:	781b      	ldrb	r3, [r3, #0]
 800fc9e:	b2db      	uxtb	r3, r3
 800fca0:	f023 0301 	bic.w	r3, r3, #1
 800fca4:	b2da      	uxtb	r2, r3
 800fca6:	4b04      	ldr	r3, [pc, #16]	; (800fcb8 <SD_CheckStatus+0x38>)
 800fca8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800fcaa:	4b03      	ldr	r3, [pc, #12]	; (800fcb8 <SD_CheckStatus+0x38>)
 800fcac:	781b      	ldrb	r3, [r3, #0]
 800fcae:	b2db      	uxtb	r3, r3
}
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	3708      	adds	r7, #8
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	bd80      	pop	{r7, pc}
 800fcb8:	20000117 	.word	0x20000117

0800fcbc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800fcbc:	b580      	push	{r7, lr}
 800fcbe:	b082      	sub	sp, #8
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800fcc6:	4b0b      	ldr	r3, [pc, #44]	; (800fcf4 <SD_initialize+0x38>)
 800fcc8:	2201      	movs	r2, #1
 800fcca:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800fccc:	f7ff fbe2 	bl	800f494 <BSP_SD_Init>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d107      	bne.n	800fce6 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800fcd6:	79fb      	ldrb	r3, [r7, #7]
 800fcd8:	4618      	mov	r0, r3
 800fcda:	f7ff ffd1 	bl	800fc80 <SD_CheckStatus>
 800fcde:	4603      	mov	r3, r0
 800fce0:	461a      	mov	r2, r3
 800fce2:	4b04      	ldr	r3, [pc, #16]	; (800fcf4 <SD_initialize+0x38>)
 800fce4:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800fce6:	4b03      	ldr	r3, [pc, #12]	; (800fcf4 <SD_initialize+0x38>)
 800fce8:	781b      	ldrb	r3, [r3, #0]
 800fcea:	b2db      	uxtb	r3, r3
}
 800fcec:	4618      	mov	r0, r3
 800fcee:	3708      	adds	r7, #8
 800fcf0:	46bd      	mov	sp, r7
 800fcf2:	bd80      	pop	{r7, pc}
 800fcf4:	20000117 	.word	0x20000117

0800fcf8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b082      	sub	sp, #8
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	4603      	mov	r3, r0
 800fd00:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800fd02:	79fb      	ldrb	r3, [r7, #7]
 800fd04:	4618      	mov	r0, r3
 800fd06:	f7ff ffbb 	bl	800fc80 <SD_CheckStatus>
 800fd0a:	4603      	mov	r3, r0
}
 800fd0c:	4618      	mov	r0, r3
 800fd0e:	3708      	adds	r7, #8
 800fd10:	46bd      	mov	sp, r7
 800fd12:	bd80      	pop	{r7, pc}

0800fd14 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b086      	sub	sp, #24
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	60b9      	str	r1, [r7, #8]
 800fd1c:	607a      	str	r2, [r7, #4]
 800fd1e:	603b      	str	r3, [r7, #0]
 800fd20:	4603      	mov	r3, r0
 800fd22:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800fd24:	2301      	movs	r3, #1
 800fd26:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800fd28:	f04f 33ff 	mov.w	r3, #4294967295
 800fd2c:	683a      	ldr	r2, [r7, #0]
 800fd2e:	6879      	ldr	r1, [r7, #4]
 800fd30:	68b8      	ldr	r0, [r7, #8]
 800fd32:	f7ff fbd5 	bl	800f4e0 <BSP_SD_ReadBlocks>
 800fd36:	4603      	mov	r3, r0
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d107      	bne.n	800fd4c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800fd3c:	bf00      	nop
 800fd3e:	f7ff fc0b 	bl	800f558 <BSP_SD_GetCardState>
 800fd42:	4603      	mov	r3, r0
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d1fa      	bne.n	800fd3e <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800fd48:	2300      	movs	r3, #0
 800fd4a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800fd4c:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd4e:	4618      	mov	r0, r3
 800fd50:	3718      	adds	r7, #24
 800fd52:	46bd      	mov	sp, r7
 800fd54:	bd80      	pop	{r7, pc}

0800fd56 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800fd56:	b580      	push	{r7, lr}
 800fd58:	b086      	sub	sp, #24
 800fd5a:	af00      	add	r7, sp, #0
 800fd5c:	60b9      	str	r1, [r7, #8]
 800fd5e:	607a      	str	r2, [r7, #4]
 800fd60:	603b      	str	r3, [r7, #0]
 800fd62:	4603      	mov	r3, r0
 800fd64:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800fd66:	2301      	movs	r3, #1
 800fd68:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800fd6a:	f04f 33ff 	mov.w	r3, #4294967295
 800fd6e:	683a      	ldr	r2, [r7, #0]
 800fd70:	6879      	ldr	r1, [r7, #4]
 800fd72:	68b8      	ldr	r0, [r7, #8]
 800fd74:	f7ff fbd2 	bl	800f51c <BSP_SD_WriteBlocks>
 800fd78:	4603      	mov	r3, r0
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d107      	bne.n	800fd8e <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800fd7e:	bf00      	nop
 800fd80:	f7ff fbea 	bl	800f558 <BSP_SD_GetCardState>
 800fd84:	4603      	mov	r3, r0
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d1fa      	bne.n	800fd80 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800fd8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd90:	4618      	mov	r0, r3
 800fd92:	3718      	adds	r7, #24
 800fd94:	46bd      	mov	sp, r7
 800fd96:	bd80      	pop	{r7, pc}

0800fd98 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	b08c      	sub	sp, #48	; 0x30
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	4603      	mov	r3, r0
 800fda0:	603a      	str	r2, [r7, #0]
 800fda2:	71fb      	strb	r3, [r7, #7]
 800fda4:	460b      	mov	r3, r1
 800fda6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800fda8:	2301      	movs	r3, #1
 800fdaa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800fdae:	4b25      	ldr	r3, [pc, #148]	; (800fe44 <SD_ioctl+0xac>)
 800fdb0:	781b      	ldrb	r3, [r3, #0]
 800fdb2:	b2db      	uxtb	r3, r3
 800fdb4:	f003 0301 	and.w	r3, r3, #1
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d001      	beq.n	800fdc0 <SD_ioctl+0x28>
 800fdbc:	2303      	movs	r3, #3
 800fdbe:	e03c      	b.n	800fe3a <SD_ioctl+0xa2>

  switch (cmd)
 800fdc0:	79bb      	ldrb	r3, [r7, #6]
 800fdc2:	2b03      	cmp	r3, #3
 800fdc4:	d834      	bhi.n	800fe30 <SD_ioctl+0x98>
 800fdc6:	a201      	add	r2, pc, #4	; (adr r2, 800fdcc <SD_ioctl+0x34>)
 800fdc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdcc:	0800fddd 	.word	0x0800fddd
 800fdd0:	0800fde5 	.word	0x0800fde5
 800fdd4:	0800fdfd 	.word	0x0800fdfd
 800fdd8:	0800fe17 	.word	0x0800fe17
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800fddc:	2300      	movs	r3, #0
 800fdde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800fde2:	e028      	b.n	800fe36 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800fde4:	f107 030c 	add.w	r3, r7, #12
 800fde8:	4618      	mov	r0, r3
 800fdea:	f7ff fbc5 	bl	800f578 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800fdee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800fdfa:	e01c      	b.n	800fe36 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800fdfc:	f107 030c 	add.w	r3, r7, #12
 800fe00:	4618      	mov	r0, r3
 800fe02:	f7ff fbb9 	bl	800f578 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800fe06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe08:	b29a      	uxth	r2, r3
 800fe0a:	683b      	ldr	r3, [r7, #0]
 800fe0c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800fe0e:	2300      	movs	r3, #0
 800fe10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800fe14:	e00f      	b.n	800fe36 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800fe16:	f107 030c 	add.w	r3, r7, #12
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	f7ff fbac 	bl	800f578 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800fe20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe22:	0a5a      	lsrs	r2, r3, #9
 800fe24:	683b      	ldr	r3, [r7, #0]
 800fe26:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800fe28:	2300      	movs	r3, #0
 800fe2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800fe2e:	e002      	b.n	800fe36 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800fe30:	2304      	movs	r3, #4
 800fe32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800fe36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800fe3a:	4618      	mov	r0, r3
 800fe3c:	3730      	adds	r7, #48	; 0x30
 800fe3e:	46bd      	mov	sp, r7
 800fe40:	bd80      	pop	{r7, pc}
 800fe42:	bf00      	nop
 800fe44:	20000117 	.word	0x20000117

0800fe48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800fe48:	b480      	push	{r7}
 800fe4a:	b083      	sub	sp, #12
 800fe4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800fe4e:	2300      	movs	r3, #0
 800fe50:	607b      	str	r3, [r7, #4]
 800fe52:	4b10      	ldr	r3, [pc, #64]	; (800fe94 <HAL_MspInit+0x4c>)
 800fe54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe56:	4a0f      	ldr	r2, [pc, #60]	; (800fe94 <HAL_MspInit+0x4c>)
 800fe58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fe5c:	6453      	str	r3, [r2, #68]	; 0x44
 800fe5e:	4b0d      	ldr	r3, [pc, #52]	; (800fe94 <HAL_MspInit+0x4c>)
 800fe60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fe66:	607b      	str	r3, [r7, #4]
 800fe68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	603b      	str	r3, [r7, #0]
 800fe6e:	4b09      	ldr	r3, [pc, #36]	; (800fe94 <HAL_MspInit+0x4c>)
 800fe70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe72:	4a08      	ldr	r2, [pc, #32]	; (800fe94 <HAL_MspInit+0x4c>)
 800fe74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fe78:	6413      	str	r3, [r2, #64]	; 0x40
 800fe7a:	4b06      	ldr	r3, [pc, #24]	; (800fe94 <HAL_MspInit+0x4c>)
 800fe7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800fe82:	603b      	str	r3, [r7, #0]
 800fe84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800fe86:	bf00      	nop
 800fe88:	370c      	adds	r7, #12
 800fe8a:	46bd      	mov	sp, r7
 800fe8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe90:	4770      	bx	lr
 800fe92:	bf00      	nop
 800fe94:	40023800 	.word	0x40023800

0800fe98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b08a      	sub	sp, #40	; 0x28
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fea0:	f107 0314 	add.w	r3, r7, #20
 800fea4:	2200      	movs	r2, #0
 800fea6:	601a      	str	r2, [r3, #0]
 800fea8:	605a      	str	r2, [r3, #4]
 800feaa:	609a      	str	r2, [r3, #8]
 800feac:	60da      	str	r2, [r3, #12]
 800feae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	4a1b      	ldr	r2, [pc, #108]	; (800ff24 <HAL_ADC_MspInit+0x8c>)
 800feb6:	4293      	cmp	r3, r2
 800feb8:	d12f      	bne.n	800ff1a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800feba:	2300      	movs	r3, #0
 800febc:	613b      	str	r3, [r7, #16]
 800febe:	4b1a      	ldr	r3, [pc, #104]	; (800ff28 <HAL_ADC_MspInit+0x90>)
 800fec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fec2:	4a19      	ldr	r2, [pc, #100]	; (800ff28 <HAL_ADC_MspInit+0x90>)
 800fec4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fec8:	6453      	str	r3, [r2, #68]	; 0x44
 800feca:	4b17      	ldr	r3, [pc, #92]	; (800ff28 <HAL_ADC_MspInit+0x90>)
 800fecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fed2:	613b      	str	r3, [r7, #16]
 800fed4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fed6:	2300      	movs	r3, #0
 800fed8:	60fb      	str	r3, [r7, #12]
 800feda:	4b13      	ldr	r3, [pc, #76]	; (800ff28 <HAL_ADC_MspInit+0x90>)
 800fedc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fede:	4a12      	ldr	r2, [pc, #72]	; (800ff28 <HAL_ADC_MspInit+0x90>)
 800fee0:	f043 0302 	orr.w	r3, r3, #2
 800fee4:	6313      	str	r3, [r2, #48]	; 0x30
 800fee6:	4b10      	ldr	r3, [pc, #64]	; (800ff28 <HAL_ADC_MspInit+0x90>)
 800fee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800feea:	f003 0302 	and.w	r3, r3, #2
 800feee:	60fb      	str	r3, [r7, #12]
 800fef0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800fef2:	2301      	movs	r3, #1
 800fef4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fef6:	2303      	movs	r3, #3
 800fef8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fefa:	2300      	movs	r3, #0
 800fefc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fefe:	f107 0314 	add.w	r3, r7, #20
 800ff02:	4619      	mov	r1, r3
 800ff04:	4809      	ldr	r0, [pc, #36]	; (800ff2c <HAL_ADC_MspInit+0x94>)
 800ff06:	f7f2 fa9b 	bl	8002440 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	2100      	movs	r1, #0
 800ff0e:	2012      	movs	r0, #18
 800ff10:	f7f1 ff45 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800ff14:	2012      	movs	r0, #18
 800ff16:	f7f1 ff5e 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800ff1a:	bf00      	nop
 800ff1c:	3728      	adds	r7, #40	; 0x28
 800ff1e:	46bd      	mov	sp, r7
 800ff20:	bd80      	pop	{r7, pc}
 800ff22:	bf00      	nop
 800ff24:	40012000 	.word	0x40012000
 800ff28:	40023800 	.word	0x40023800
 800ff2c:	40020400 	.word	0x40020400

0800ff30 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b08c      	sub	sp, #48	; 0x30
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ff38:	f107 031c 	add.w	r3, r7, #28
 800ff3c:	2200      	movs	r2, #0
 800ff3e:	601a      	str	r2, [r3, #0]
 800ff40:	605a      	str	r2, [r3, #4]
 800ff42:	609a      	str	r2, [r3, #8]
 800ff44:	60da      	str	r2, [r3, #12]
 800ff46:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	4a59      	ldr	r2, [pc, #356]	; (80100b4 <HAL_I2C_MspInit+0x184>)
 800ff4e:	4293      	cmp	r3, r2
 800ff50:	d162      	bne.n	8010018 <HAL_I2C_MspInit+0xe8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ff52:	2300      	movs	r3, #0
 800ff54:	61bb      	str	r3, [r7, #24]
 800ff56:	4b58      	ldr	r3, [pc, #352]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 800ff58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff5a:	4a57      	ldr	r2, [pc, #348]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 800ff5c:	f043 0302 	orr.w	r3, r3, #2
 800ff60:	6313      	str	r3, [r2, #48]	; 0x30
 800ff62:	4b55      	ldr	r3, [pc, #340]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 800ff64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff66:	f003 0302 	and.w	r3, r3, #2
 800ff6a:	61bb      	str	r3, [r7, #24]
 800ff6c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ff6e:	23c0      	movs	r3, #192	; 0xc0
 800ff70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ff72:	2312      	movs	r3, #18
 800ff74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ff76:	2301      	movs	r3, #1
 800ff78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff7a:	2303      	movs	r3, #3
 800ff7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800ff7e:	2304      	movs	r3, #4
 800ff80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ff82:	f107 031c 	add.w	r3, r7, #28
 800ff86:	4619      	mov	r1, r3
 800ff88:	484c      	ldr	r0, [pc, #304]	; (80100bc <HAL_I2C_MspInit+0x18c>)
 800ff8a:	f7f2 fa59 	bl	8002440 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800ff8e:	2300      	movs	r3, #0
 800ff90:	617b      	str	r3, [r7, #20]
 800ff92:	4b49      	ldr	r3, [pc, #292]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 800ff94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff96:	4a48      	ldr	r2, [pc, #288]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 800ff98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ff9c:	6413      	str	r3, [r2, #64]	; 0x40
 800ff9e:	4b46      	ldr	r3, [pc, #280]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 800ffa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ffa6:	617b      	str	r3, [r7, #20]
 800ffa8:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800ffaa:	4b45      	ldr	r3, [pc, #276]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffac:	4a45      	ldr	r2, [pc, #276]	; (80100c4 <HAL_I2C_MspInit+0x194>)
 800ffae:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 800ffb0:	4b43      	ldr	r3, [pc, #268]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800ffb6:	4b42      	ldr	r3, [pc, #264]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffb8:	2240      	movs	r2, #64	; 0x40
 800ffba:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800ffbc:	4b40      	ldr	r3, [pc, #256]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800ffc2:	4b3f      	ldr	r3, [pc, #252]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ffc8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800ffca:	4b3d      	ldr	r3, [pc, #244]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffcc:	2200      	movs	r2, #0
 800ffce:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800ffd0:	4b3b      	ldr	r3, [pc, #236]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800ffd6:	4b3a      	ldr	r3, [pc, #232]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffd8:	2200      	movs	r2, #0
 800ffda:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800ffdc:	4b38      	ldr	r3, [pc, #224]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffde:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800ffe2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ffe4:	4b36      	ldr	r3, [pc, #216]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffe6:	2200      	movs	r2, #0
 800ffe8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800ffea:	4835      	ldr	r0, [pc, #212]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800ffec:	f7f1 ff0e 	bl	8001e0c <HAL_DMA_Init>
 800fff0:	4603      	mov	r3, r0
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d001      	beq.n	800fffa <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 800fff6:	f7ff fe3d 	bl	800fc74 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	4a30      	ldr	r2, [pc, #192]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 800fffe:	635a      	str	r2, [r3, #52]	; 0x34
 8010000:	4a2f      	ldr	r2, [pc, #188]	; (80100c0 <HAL_I2C_MspInit+0x190>)
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8010006:	2200      	movs	r2, #0
 8010008:	2100      	movs	r1, #0
 801000a:	201f      	movs	r0, #31
 801000c:	f7f1 fec7 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8010010:	201f      	movs	r0, #31
 8010012:	f7f1 fee0 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8010016:	e049      	b.n	80100ac <HAL_I2C_MspInit+0x17c>
  else if(hi2c->Instance==I2C2)
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	4a2a      	ldr	r2, [pc, #168]	; (80100c8 <HAL_I2C_MspInit+0x198>)
 801001e:	4293      	cmp	r3, r2
 8010020:	d144      	bne.n	80100ac <HAL_I2C_MspInit+0x17c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010022:	2300      	movs	r3, #0
 8010024:	613b      	str	r3, [r7, #16]
 8010026:	4b24      	ldr	r3, [pc, #144]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 8010028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801002a:	4a23      	ldr	r2, [pc, #140]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 801002c:	f043 0302 	orr.w	r3, r3, #2
 8010030:	6313      	str	r3, [r2, #48]	; 0x30
 8010032:	4b21      	ldr	r3, [pc, #132]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 8010034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010036:	f003 0302 	and.w	r3, r3, #2
 801003a:	613b      	str	r3, [r7, #16]
 801003c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 801003e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010042:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8010044:	2312      	movs	r3, #18
 8010046:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010048:	2301      	movs	r3, #1
 801004a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801004c:	2303      	movs	r3, #3
 801004e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8010050:	2304      	movs	r3, #4
 8010052:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010054:	f107 031c 	add.w	r3, r7, #28
 8010058:	4619      	mov	r1, r3
 801005a:	4818      	ldr	r0, [pc, #96]	; (80100bc <HAL_I2C_MspInit+0x18c>)
 801005c:	f7f2 f9f0 	bl	8002440 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8010060:	2308      	movs	r3, #8
 8010062:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8010064:	2312      	movs	r3, #18
 8010066:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010068:	2301      	movs	r3, #1
 801006a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801006c:	2303      	movs	r3, #3
 801006e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8010070:	2309      	movs	r3, #9
 8010072:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010074:	f107 031c 	add.w	r3, r7, #28
 8010078:	4619      	mov	r1, r3
 801007a:	4810      	ldr	r0, [pc, #64]	; (80100bc <HAL_I2C_MspInit+0x18c>)
 801007c:	f7f2 f9e0 	bl	8002440 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8010080:	2300      	movs	r3, #0
 8010082:	60fb      	str	r3, [r7, #12]
 8010084:	4b0c      	ldr	r3, [pc, #48]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 8010086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010088:	4a0b      	ldr	r2, [pc, #44]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 801008a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801008e:	6413      	str	r3, [r2, #64]	; 0x40
 8010090:	4b09      	ldr	r3, [pc, #36]	; (80100b8 <HAL_I2C_MspInit+0x188>)
 8010092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010098:	60fb      	str	r3, [r7, #12]
 801009a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 801009c:	2200      	movs	r2, #0
 801009e:	2100      	movs	r1, #0
 80100a0:	2021      	movs	r0, #33	; 0x21
 80100a2:	f7f1 fe7c 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80100a6:	2021      	movs	r0, #33	; 0x21
 80100a8:	f7f1 fe95 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
}
 80100ac:	bf00      	nop
 80100ae:	3730      	adds	r7, #48	; 0x30
 80100b0:	46bd      	mov	sp, r7
 80100b2:	bd80      	pop	{r7, pc}
 80100b4:	40005400 	.word	0x40005400
 80100b8:	40023800 	.word	0x40023800
 80100bc:	40020400 	.word	0x40020400
 80100c0:	200013a8 	.word	0x200013a8
 80100c4:	40026028 	.word	0x40026028
 80100c8:	40005800 	.word	0x40005800

080100cc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80100cc:	b580      	push	{r7, lr}
 80100ce:	b088      	sub	sp, #32
 80100d0:	af00      	add	r7, sp, #0
 80100d2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80100d4:	f107 0308 	add.w	r3, r7, #8
 80100d8:	2200      	movs	r2, #0
 80100da:	601a      	str	r2, [r3, #0]
 80100dc:	605a      	str	r2, [r3, #4]
 80100de:	609a      	str	r2, [r3, #8]
 80100e0:	60da      	str	r2, [r3, #12]
 80100e2:	611a      	str	r2, [r3, #16]
 80100e4:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	4a0c      	ldr	r2, [pc, #48]	; (801011c <HAL_RTC_MspInit+0x50>)
 80100ec:	4293      	cmp	r3, r2
 80100ee:	d111      	bne.n	8010114 <HAL_RTC_MspInit+0x48>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80100f0:	2302      	movs	r3, #2
 80100f2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80100f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80100f8:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80100fa:	f107 0308 	add.w	r3, r7, #8
 80100fe:	4618      	mov	r0, r3
 8010100:	f7f5 ff36 	bl	8005f70 <HAL_RCCEx_PeriphCLKConfig>
 8010104:	4603      	mov	r3, r0
 8010106:	2b00      	cmp	r3, #0
 8010108:	d001      	beq.n	801010e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 801010a:	f7ff fdb3 	bl	800fc74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 801010e:	4b04      	ldr	r3, [pc, #16]	; (8010120 <HAL_RTC_MspInit+0x54>)
 8010110:	2201      	movs	r2, #1
 8010112:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8010114:	bf00      	nop
 8010116:	3720      	adds	r7, #32
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}
 801011c:	40002800 	.word	0x40002800
 8010120:	42470e3c 	.word	0x42470e3c

08010124 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8010124:	b580      	push	{r7, lr}
 8010126:	b08c      	sub	sp, #48	; 0x30
 8010128:	af00      	add	r7, sp, #0
 801012a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801012c:	f107 031c 	add.w	r3, r7, #28
 8010130:	2200      	movs	r2, #0
 8010132:	601a      	str	r2, [r3, #0]
 8010134:	605a      	str	r2, [r3, #4]
 8010136:	609a      	str	r2, [r3, #8]
 8010138:	60da      	str	r2, [r3, #12]
 801013a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	4a38      	ldr	r2, [pc, #224]	; (8010224 <HAL_SD_MspInit+0x100>)
 8010142:	4293      	cmp	r3, r2
 8010144:	d169      	bne.n	801021a <HAL_SD_MspInit+0xf6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8010146:	2300      	movs	r3, #0
 8010148:	61bb      	str	r3, [r7, #24]
 801014a:	4b37      	ldr	r3, [pc, #220]	; (8010228 <HAL_SD_MspInit+0x104>)
 801014c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801014e:	4a36      	ldr	r2, [pc, #216]	; (8010228 <HAL_SD_MspInit+0x104>)
 8010150:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8010154:	6453      	str	r3, [r2, #68]	; 0x44
 8010156:	4b34      	ldr	r3, [pc, #208]	; (8010228 <HAL_SD_MspInit+0x104>)
 8010158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801015a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801015e:	61bb      	str	r3, [r7, #24]
 8010160:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010162:	2300      	movs	r3, #0
 8010164:	617b      	str	r3, [r7, #20]
 8010166:	4b30      	ldr	r3, [pc, #192]	; (8010228 <HAL_SD_MspInit+0x104>)
 8010168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801016a:	4a2f      	ldr	r2, [pc, #188]	; (8010228 <HAL_SD_MspInit+0x104>)
 801016c:	f043 0301 	orr.w	r3, r3, #1
 8010170:	6313      	str	r3, [r2, #48]	; 0x30
 8010172:	4b2d      	ldr	r3, [pc, #180]	; (8010228 <HAL_SD_MspInit+0x104>)
 8010174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010176:	f003 0301 	and.w	r3, r3, #1
 801017a:	617b      	str	r3, [r7, #20]
 801017c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801017e:	2300      	movs	r3, #0
 8010180:	613b      	str	r3, [r7, #16]
 8010182:	4b29      	ldr	r3, [pc, #164]	; (8010228 <HAL_SD_MspInit+0x104>)
 8010184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010186:	4a28      	ldr	r2, [pc, #160]	; (8010228 <HAL_SD_MspInit+0x104>)
 8010188:	f043 0302 	orr.w	r3, r3, #2
 801018c:	6313      	str	r3, [r2, #48]	; 0x30
 801018e:	4b26      	ldr	r3, [pc, #152]	; (8010228 <HAL_SD_MspInit+0x104>)
 8010190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010192:	f003 0302 	and.w	r3, r3, #2
 8010196:	613b      	str	r3, [r7, #16]
 8010198:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 801019a:	2300      	movs	r3, #0
 801019c:	60fb      	str	r3, [r7, #12]
 801019e:	4b22      	ldr	r3, [pc, #136]	; (8010228 <HAL_SD_MspInit+0x104>)
 80101a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101a2:	4a21      	ldr	r2, [pc, #132]	; (8010228 <HAL_SD_MspInit+0x104>)
 80101a4:	f043 0304 	orr.w	r3, r3, #4
 80101a8:	6313      	str	r3, [r2, #48]	; 0x30
 80101aa:	4b1f      	ldr	r3, [pc, #124]	; (8010228 <HAL_SD_MspInit+0x104>)
 80101ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101ae:	f003 0304 	and.w	r3, r3, #4
 80101b2:	60fb      	str	r3, [r7, #12]
 80101b4:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80101b6:	2340      	movs	r3, #64	; 0x40
 80101b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80101ba:	2302      	movs	r3, #2
 80101bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80101be:	2300      	movs	r3, #0
 80101c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80101c2:	2303      	movs	r3, #3
 80101c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80101c6:	230c      	movs	r3, #12
 80101c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80101ca:	f107 031c 	add.w	r3, r7, #28
 80101ce:	4619      	mov	r1, r3
 80101d0:	4816      	ldr	r0, [pc, #88]	; (801022c <HAL_SD_MspInit+0x108>)
 80101d2:	f7f2 f935 	bl	8002440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80101d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80101da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80101dc:	2302      	movs	r3, #2
 80101de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80101e0:	2300      	movs	r3, #0
 80101e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80101e4:	2303      	movs	r3, #3
 80101e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80101e8:	230c      	movs	r3, #12
 80101ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80101ec:	f107 031c 	add.w	r3, r7, #28
 80101f0:	4619      	mov	r1, r3
 80101f2:	480f      	ldr	r0, [pc, #60]	; (8010230 <HAL_SD_MspInit+0x10c>)
 80101f4:	f7f2 f924 	bl	8002440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80101f8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80101fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80101fe:	2302      	movs	r3, #2
 8010200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010202:	2300      	movs	r3, #0
 8010204:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010206:	2303      	movs	r3, #3
 8010208:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 801020a:	230c      	movs	r3, #12
 801020c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801020e:	f107 031c 	add.w	r3, r7, #28
 8010212:	4619      	mov	r1, r3
 8010214:	4807      	ldr	r0, [pc, #28]	; (8010234 <HAL_SD_MspInit+0x110>)
 8010216:	f7f2 f913 	bl	8002440 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 801021a:	bf00      	nop
 801021c:	3730      	adds	r7, #48	; 0x30
 801021e:	46bd      	mov	sp, r7
 8010220:	bd80      	pop	{r7, pc}
 8010222:	bf00      	nop
 8010224:	40012c00 	.word	0x40012c00
 8010228:	40023800 	.word	0x40023800
 801022c:	40020000 	.word	0x40020000
 8010230:	40020400 	.word	0x40020400
 8010234:	40020800 	.word	0x40020800

08010238 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b084      	sub	sp, #16
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010248:	d115      	bne.n	8010276 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 801024a:	2300      	movs	r3, #0
 801024c:	60fb      	str	r3, [r7, #12]
 801024e:	4b0c      	ldr	r3, [pc, #48]	; (8010280 <HAL_TIM_Base_MspInit+0x48>)
 8010250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010252:	4a0b      	ldr	r2, [pc, #44]	; (8010280 <HAL_TIM_Base_MspInit+0x48>)
 8010254:	f043 0301 	orr.w	r3, r3, #1
 8010258:	6413      	str	r3, [r2, #64]	; 0x40
 801025a:	4b09      	ldr	r3, [pc, #36]	; (8010280 <HAL_TIM_Base_MspInit+0x48>)
 801025c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801025e:	f003 0301 	and.w	r3, r3, #1
 8010262:	60fb      	str	r3, [r7, #12]
 8010264:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8010266:	2200      	movs	r2, #0
 8010268:	2100      	movs	r1, #0
 801026a:	201c      	movs	r0, #28
 801026c:	f7f1 fd97 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8010270:	201c      	movs	r0, #28
 8010272:	f7f1 fdb0 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8010276:	bf00      	nop
 8010278:	3710      	adds	r7, #16
 801027a:	46bd      	mov	sp, r7
 801027c:	bd80      	pop	{r7, pc}
 801027e:	bf00      	nop
 8010280:	40023800 	.word	0x40023800

08010284 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8010284:	b580      	push	{r7, lr}
 8010286:	b08a      	sub	sp, #40	; 0x28
 8010288:	af00      	add	r7, sp, #0
 801028a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801028c:	f107 0314 	add.w	r3, r7, #20
 8010290:	2200      	movs	r2, #0
 8010292:	601a      	str	r2, [r3, #0]
 8010294:	605a      	str	r2, [r3, #4]
 8010296:	609a      	str	r2, [r3, #8]
 8010298:	60da      	str	r2, [r3, #12]
 801029a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	4a19      	ldr	r2, [pc, #100]	; (8010308 <HAL_UART_MspInit+0x84>)
 80102a2:	4293      	cmp	r3, r2
 80102a4:	d12c      	bne.n	8010300 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80102a6:	2300      	movs	r3, #0
 80102a8:	613b      	str	r3, [r7, #16]
 80102aa:	4b18      	ldr	r3, [pc, #96]	; (801030c <HAL_UART_MspInit+0x88>)
 80102ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80102ae:	4a17      	ldr	r2, [pc, #92]	; (801030c <HAL_UART_MspInit+0x88>)
 80102b0:	f043 0310 	orr.w	r3, r3, #16
 80102b4:	6453      	str	r3, [r2, #68]	; 0x44
 80102b6:	4b15      	ldr	r3, [pc, #84]	; (801030c <HAL_UART_MspInit+0x88>)
 80102b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80102ba:	f003 0310 	and.w	r3, r3, #16
 80102be:	613b      	str	r3, [r7, #16]
 80102c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80102c2:	2300      	movs	r3, #0
 80102c4:	60fb      	str	r3, [r7, #12]
 80102c6:	4b11      	ldr	r3, [pc, #68]	; (801030c <HAL_UART_MspInit+0x88>)
 80102c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80102ca:	4a10      	ldr	r2, [pc, #64]	; (801030c <HAL_UART_MspInit+0x88>)
 80102cc:	f043 0301 	orr.w	r3, r3, #1
 80102d0:	6313      	str	r3, [r2, #48]	; 0x30
 80102d2:	4b0e      	ldr	r3, [pc, #56]	; (801030c <HAL_UART_MspInit+0x88>)
 80102d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80102d6:	f003 0301 	and.w	r3, r3, #1
 80102da:	60fb      	str	r3, [r7, #12]
 80102dc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80102de:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 80102e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80102e4:	2302      	movs	r3, #2
 80102e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80102e8:	2300      	movs	r3, #0
 80102ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80102ec:	2303      	movs	r3, #3
 80102ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80102f0:	2307      	movs	r3, #7
 80102f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80102f4:	f107 0314 	add.w	r3, r7, #20
 80102f8:	4619      	mov	r1, r3
 80102fa:	4805      	ldr	r0, [pc, #20]	; (8010310 <HAL_UART_MspInit+0x8c>)
 80102fc:	f7f2 f8a0 	bl	8002440 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8010300:	bf00      	nop
 8010302:	3728      	adds	r7, #40	; 0x28
 8010304:	46bd      	mov	sp, r7
 8010306:	bd80      	pop	{r7, pc}
 8010308:	40011000 	.word	0x40011000
 801030c:	40023800 	.word	0x40023800
 8010310:	40020000 	.word	0x40020000

08010314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010314:	b580      	push	{r7, lr}
 8010316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8010318:	f7f5 fe0e 	bl	8005f38 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 801031c:	e7fe      	b.n	801031c <NMI_Handler+0x8>

0801031e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801031e:	b480      	push	{r7}
 8010320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8010322:	e7fe      	b.n	8010322 <HardFault_Handler+0x4>

08010324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8010324:	b480      	push	{r7}
 8010326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8010328:	e7fe      	b.n	8010328 <MemManage_Handler+0x4>

0801032a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 801032a:	b480      	push	{r7}
 801032c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 801032e:	e7fe      	b.n	801032e <BusFault_Handler+0x4>

08010330 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8010330:	b480      	push	{r7}
 8010332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8010334:	e7fe      	b.n	8010334 <UsageFault_Handler+0x4>

08010336 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8010336:	b480      	push	{r7}
 8010338:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 801033a:	bf00      	nop
 801033c:	46bd      	mov	sp, r7
 801033e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010342:	4770      	bx	lr

08010344 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8010344:	b480      	push	{r7}
 8010346:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8010348:	bf00      	nop
 801034a:	46bd      	mov	sp, r7
 801034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010350:	4770      	bx	lr

08010352 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8010352:	b480      	push	{r7}
 8010354:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8010356:	bf00      	nop
 8010358:	46bd      	mov	sp, r7
 801035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035e:	4770      	bx	lr

08010360 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8010360:	b580      	push	{r7, lr}
 8010362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
    AsynchronousTaskTimerUpdate();
 8010364:	f7fe f9a6 	bl	800e6b4 <AsynchronousTaskTimerUpdate>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8010368:	f7f0 ff54 	bl	8001214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 801036c:	bf00      	nop
 801036e:	bd80      	pop	{r7, pc}

08010370 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8010374:	4802      	ldr	r0, [pc, #8]	; (8010380 <DMA1_Stream1_IRQHandler+0x10>)
 8010376:	f7f1 fe19 	bl	8001fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 801037a:	bf00      	nop
 801037c:	bd80      	pop	{r7, pc}
 801037e:	bf00      	nop
 8010380:	200013a8 	.word	0x200013a8

08010384 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b082      	sub	sp, #8
 8010388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
	uint32_t u32Result;

	u32Result = HAL_ADC_GetValue(&hadc1);
 801038a:	4807      	ldr	r0, [pc, #28]	; (80103a8 <ADC_IRQHandler+0x24>)
 801038c:	f7f1 f9c9 	bl	8001722 <HAL_ADC_GetValue>
 8010390:	6078      	str	r0, [r7, #4]

	USB_SignalizeVBUSMeasurementReady(u32Result);
 8010392:	6878      	ldr	r0, [r7, #4]
 8010394:	f7ff f868 	bl	800f468 <USB_SignalizeVBUSMeasurementReady>

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8010398:	4803      	ldr	r0, [pc, #12]	; (80103a8 <ADC_IRQHandler+0x24>)
 801039a:	f7f1 f881 	bl	80014a0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 801039e:	bf00      	nop
 80103a0:	3708      	adds	r7, #8
 80103a2:	46bd      	mov	sp, r7
 80103a4:	bd80      	pop	{r7, pc}
 80103a6:	bf00      	nop
 80103a8:	200014b0 	.word	0x200014b0

080103ac <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80103ac:	b580      	push	{r7, lr}
 80103ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_SET)
 80103b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80103b4:	4804      	ldr	r0, [pc, #16]	; (80103c8 <EXTI9_5_IRQHandler+0x1c>)
 80103b6:	f7f2 f9c7 	bl	8002748 <HAL_GPIO_ReadPin>
	else
	{
//		CommManager_SetUSBConnectionState(USB_Disconnected);
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80103ba:	f44f 7080 	mov.w	r0, #256	; 0x100
 80103be:	f7f2 fa0f 	bl	80027e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80103c2:	bf00      	nop
 80103c4:	bd80      	pop	{r7, pc}
 80103c6:	bf00      	nop
 80103c8:	40020000 	.word	0x40020000

080103cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80103cc:	b580      	push	{r7, lr}
 80103ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80103d0:	4803      	ldr	r0, [pc, #12]	; (80103e0 <TIM2_IRQHandler+0x14>)
 80103d2:	f7f7 fbb6 	bl	8007b42 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  TempCollect_ScheduleMeasurement();
 80103d6:	f7fe fe59 	bl	800f08c <TempCollect_ScheduleMeasurement>

  /* USER CODE END TIM2_IRQn 1 */
}
 80103da:	bf00      	nop
 80103dc:	bd80      	pop	{r7, pc}
 80103de:	bf00      	nop
 80103e0:	200015e0 	.word	0x200015e0

080103e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

//	TempCollect_I2CA_Done();

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80103e8:	4802      	ldr	r0, [pc, #8]	; (80103f4 <I2C1_EV_IRQHandler+0x10>)
 80103ea:	f7f2 fc1f 	bl	8002c2c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80103ee:	bf00      	nop
 80103f0:	bd80      	pop	{r7, pc}
 80103f2:	bf00      	nop
 80103f4:	20001408 	.word	0x20001408

080103f8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
//	TempCollect_I2CB_Done();

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80103fc:	4802      	ldr	r0, [pc, #8]	; (8010408 <I2C2_EV_IRQHandler+0x10>)
 80103fe:	f7f2 fc15 	bl	8002c2c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8010402:	bf00      	nop
 8010404:	bd80      	pop	{r7, pc}
 8010406:	bf00      	nop
 8010408:	2000145c 	.word	0x2000145c

0801040c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8010410:	4802      	ldr	r0, [pc, #8]	; (801041c <OTG_FS_IRQHandler+0x10>)
 8010412:	f7f4 f90c 	bl	800462e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8010416:	bf00      	nop
 8010418:	bd80      	pop	{r7, pc}
 801041a:	bf00      	nop
 801041c:	200028f8 	.word	0x200028f8

08010420 <HAL_I2C_MemRxCpltCallback>:

/* USER CODE BEGIN 1 */

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b082      	sub	sp, #8
 8010424:	af00      	add	r7, sp, #0
 8010426:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c1)
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	4a0a      	ldr	r2, [pc, #40]	; (8010454 <HAL_I2C_MemRxCpltCallback+0x34>)
 801042c:	4293      	cmp	r3, r2
 801042e:	d102      	bne.n	8010436 <HAL_I2C_MemRxCpltCallback+0x16>
	{
		TempCollect_I2CA_Done();
 8010430:	f7fe fe40 	bl	800f0b4 <TempCollect_I2CA_Done>
	}
	else
	{
		AssertError(AppError_UndefinedError);
	}
}
 8010434:	e009      	b.n	801044a <HAL_I2C_MemRxCpltCallback+0x2a>
	else if ( hi2c == &hi2c2)
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	4a07      	ldr	r2, [pc, #28]	; (8010458 <HAL_I2C_MemRxCpltCallback+0x38>)
 801043a:	4293      	cmp	r3, r2
 801043c:	d102      	bne.n	8010444 <HAL_I2C_MemRxCpltCallback+0x24>
		TempCollect_I2CB_Done();
 801043e:	f7fe fe45 	bl	800f0cc <TempCollect_I2CB_Done>
}
 8010442:	e002      	b.n	801044a <HAL_I2C_MemRxCpltCallback+0x2a>
		AssertError(AppError_UndefinedError);
 8010444:	2008      	movs	r0, #8
 8010446:	f7fe fa4d 	bl	800e8e4 <AssertError>
}
 801044a:	bf00      	nop
 801044c:	3708      	adds	r7, #8
 801044e:	46bd      	mov	sp, r7
 8010450:	bd80      	pop	{r7, pc}
 8010452:	bf00      	nop
 8010454:	20001408 	.word	0x20001408
 8010458:	2000145c 	.word	0x2000145c

0801045c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 801045c:	b480      	push	{r7}
 801045e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8010460:	4b06      	ldr	r3, [pc, #24]	; (801047c <SystemInit+0x20>)
 8010462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010466:	4a05      	ldr	r2, [pc, #20]	; (801047c <SystemInit+0x20>)
 8010468:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 801046c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8010470:	bf00      	nop
 8010472:	46bd      	mov	sp, r7
 8010474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010478:	4770      	bx	lr
 801047a:	bf00      	nop
 801047c:	e000ed00 	.word	0xe000ed00

08010480 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010480:	b580      	push	{r7, lr}
 8010482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010484:	2200      	movs	r2, #0
 8010486:	4912      	ldr	r1, [pc, #72]	; (80104d0 <MX_USB_DEVICE_Init+0x50>)
 8010488:	4812      	ldr	r0, [pc, #72]	; (80104d4 <MX_USB_DEVICE_Init+0x54>)
 801048a:	f7fa ff0b 	bl	800b2a4 <USBD_Init>
 801048e:	4603      	mov	r3, r0
 8010490:	2b00      	cmp	r3, #0
 8010492:	d001      	beq.n	8010498 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010494:	f7ff fbee 	bl	800fc74 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010498:	490f      	ldr	r1, [pc, #60]	; (80104d8 <MX_USB_DEVICE_Init+0x58>)
 801049a:	480e      	ldr	r0, [pc, #56]	; (80104d4 <MX_USB_DEVICE_Init+0x54>)
 801049c:	f7fa ff32 	bl	800b304 <USBD_RegisterClass>
 80104a0:	4603      	mov	r3, r0
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d001      	beq.n	80104aa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80104a6:	f7ff fbe5 	bl	800fc74 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80104aa:	490c      	ldr	r1, [pc, #48]	; (80104dc <MX_USB_DEVICE_Init+0x5c>)
 80104ac:	4809      	ldr	r0, [pc, #36]	; (80104d4 <MX_USB_DEVICE_Init+0x54>)
 80104ae:	f7fa fe53 	bl	800b158 <USBD_CDC_RegisterInterface>
 80104b2:	4603      	mov	r3, r0
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d001      	beq.n	80104bc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80104b8:	f7ff fbdc 	bl	800fc74 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80104bc:	4805      	ldr	r0, [pc, #20]	; (80104d4 <MX_USB_DEVICE_Init+0x54>)
 80104be:	f7fa ff48 	bl	800b352 <USBD_Start>
 80104c2:	4603      	mov	r3, r0
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d001      	beq.n	80104cc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80104c8:	f7ff fbd4 	bl	800fc74 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80104cc:	bf00      	nop
 80104ce:	bd80      	pop	{r7, pc}
 80104d0:	20000130 	.word	0x20000130
 80104d4:	20001628 	.word	0x20001628
 80104d8:	20000014 	.word	0x20000014
 80104dc:	2000011c 	.word	0x2000011c

080104e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80104e4:	2200      	movs	r2, #0
 80104e6:	4905      	ldr	r1, [pc, #20]	; (80104fc <CDC_Init_FS+0x1c>)
 80104e8:	4805      	ldr	r0, [pc, #20]	; (8010500 <CDC_Init_FS+0x20>)
 80104ea:	f7fa fe4a 	bl	800b182 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80104ee:	4905      	ldr	r1, [pc, #20]	; (8010504 <CDC_Init_FS+0x24>)
 80104f0:	4803      	ldr	r0, [pc, #12]	; (8010500 <CDC_Init_FS+0x20>)
 80104f2:	f7fa fe64 	bl	800b1be <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80104f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80104f8:	4618      	mov	r0, r3
 80104fa:	bd80      	pop	{r7, pc}
 80104fc:	200020f8 	.word	0x200020f8
 8010500:	20001628 	.word	0x20001628
 8010504:	200018f8 	.word	0x200018f8

08010508 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010508:	b480      	push	{r7}
 801050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801050c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801050e:	4618      	mov	r0, r3
 8010510:	46bd      	mov	sp, r7
 8010512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010516:	4770      	bx	lr

08010518 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010518:	b480      	push	{r7}
 801051a:	b083      	sub	sp, #12
 801051c:	af00      	add	r7, sp, #0
 801051e:	4603      	mov	r3, r0
 8010520:	6039      	str	r1, [r7, #0]
 8010522:	71fb      	strb	r3, [r7, #7]
 8010524:	4613      	mov	r3, r2
 8010526:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010528:	79fb      	ldrb	r3, [r7, #7]
 801052a:	2b23      	cmp	r3, #35	; 0x23
 801052c:	d84a      	bhi.n	80105c4 <CDC_Control_FS+0xac>
 801052e:	a201      	add	r2, pc, #4	; (adr r2, 8010534 <CDC_Control_FS+0x1c>)
 8010530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010534:	080105c5 	.word	0x080105c5
 8010538:	080105c5 	.word	0x080105c5
 801053c:	080105c5 	.word	0x080105c5
 8010540:	080105c5 	.word	0x080105c5
 8010544:	080105c5 	.word	0x080105c5
 8010548:	080105c5 	.word	0x080105c5
 801054c:	080105c5 	.word	0x080105c5
 8010550:	080105c5 	.word	0x080105c5
 8010554:	080105c5 	.word	0x080105c5
 8010558:	080105c5 	.word	0x080105c5
 801055c:	080105c5 	.word	0x080105c5
 8010560:	080105c5 	.word	0x080105c5
 8010564:	080105c5 	.word	0x080105c5
 8010568:	080105c5 	.word	0x080105c5
 801056c:	080105c5 	.word	0x080105c5
 8010570:	080105c5 	.word	0x080105c5
 8010574:	080105c5 	.word	0x080105c5
 8010578:	080105c5 	.word	0x080105c5
 801057c:	080105c5 	.word	0x080105c5
 8010580:	080105c5 	.word	0x080105c5
 8010584:	080105c5 	.word	0x080105c5
 8010588:	080105c5 	.word	0x080105c5
 801058c:	080105c5 	.word	0x080105c5
 8010590:	080105c5 	.word	0x080105c5
 8010594:	080105c5 	.word	0x080105c5
 8010598:	080105c5 	.word	0x080105c5
 801059c:	080105c5 	.word	0x080105c5
 80105a0:	080105c5 	.word	0x080105c5
 80105a4:	080105c5 	.word	0x080105c5
 80105a8:	080105c5 	.word	0x080105c5
 80105ac:	080105c5 	.word	0x080105c5
 80105b0:	080105c5 	.word	0x080105c5
 80105b4:	080105c5 	.word	0x080105c5
 80105b8:	080105c5 	.word	0x080105c5
 80105bc:	080105c5 	.word	0x080105c5
 80105c0:	080105c5 	.word	0x080105c5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80105c4:	bf00      	nop
  }

  return (USBD_OK);
 80105c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80105c8:	4618      	mov	r0, r3
 80105ca:	370c      	adds	r7, #12
 80105cc:	46bd      	mov	sp, r7
 80105ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d2:	4770      	bx	lr

080105d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b082      	sub	sp, #8
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
 80105dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80105de:	6879      	ldr	r1, [r7, #4]
 80105e0:	4805      	ldr	r0, [pc, #20]	; (80105f8 <CDC_Receive_FS+0x24>)
 80105e2:	f7fa fdec 	bl	800b1be <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80105e6:	4804      	ldr	r0, [pc, #16]	; (80105f8 <CDC_Receive_FS+0x24>)
 80105e8:	f7fa fe32 	bl	800b250 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80105ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80105ee:	4618      	mov	r0, r3
 80105f0:	3708      	adds	r7, #8
 80105f2:	46bd      	mov	sp, r7
 80105f4:	bd80      	pop	{r7, pc}
 80105f6:	bf00      	nop
 80105f8:	20001628 	.word	0x20001628

080105fc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80105fc:	b580      	push	{r7, lr}
 80105fe:	b084      	sub	sp, #16
 8010600:	af00      	add	r7, sp, #0
 8010602:	6078      	str	r0, [r7, #4]
 8010604:	460b      	mov	r3, r1
 8010606:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010608:	2300      	movs	r3, #0
 801060a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801060c:	4b0d      	ldr	r3, [pc, #52]	; (8010644 <CDC_Transmit_FS+0x48>)
 801060e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010612:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801061a:	2b00      	cmp	r3, #0
 801061c:	d001      	beq.n	8010622 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801061e:	2301      	movs	r3, #1
 8010620:	e00b      	b.n	801063a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010622:	887b      	ldrh	r3, [r7, #2]
 8010624:	461a      	mov	r2, r3
 8010626:	6879      	ldr	r1, [r7, #4]
 8010628:	4806      	ldr	r0, [pc, #24]	; (8010644 <CDC_Transmit_FS+0x48>)
 801062a:	f7fa fdaa 	bl	800b182 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801062e:	4805      	ldr	r0, [pc, #20]	; (8010644 <CDC_Transmit_FS+0x48>)
 8010630:	f7fa fdde 	bl	800b1f0 <USBD_CDC_TransmitPacket>
 8010634:	4603      	mov	r3, r0
 8010636:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010638:	7bfb      	ldrb	r3, [r7, #15]
}
 801063a:	4618      	mov	r0, r3
 801063c:	3710      	adds	r7, #16
 801063e:	46bd      	mov	sp, r7
 8010640:	bd80      	pop	{r7, pc}
 8010642:	bf00      	nop
 8010644:	20001628 	.word	0x20001628

08010648 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010648:	b480      	push	{r7}
 801064a:	b087      	sub	sp, #28
 801064c:	af00      	add	r7, sp, #0
 801064e:	60f8      	str	r0, [r7, #12]
 8010650:	60b9      	str	r1, [r7, #8]
 8010652:	4613      	mov	r3, r2
 8010654:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010656:	2300      	movs	r3, #0
 8010658:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801065a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801065e:	4618      	mov	r0, r3
 8010660:	371c      	adds	r7, #28
 8010662:	46bd      	mov	sp, r7
 8010664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010668:	4770      	bx	lr
	...

0801066c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b08a      	sub	sp, #40	; 0x28
 8010670:	af00      	add	r7, sp, #0
 8010672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010674:	f107 0314 	add.w	r3, r7, #20
 8010678:	2200      	movs	r2, #0
 801067a:	601a      	str	r2, [r3, #0]
 801067c:	605a      	str	r2, [r3, #4]
 801067e:	609a      	str	r2, [r3, #8]
 8010680:	60da      	str	r2, [r3, #12]
 8010682:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801068c:	d13a      	bne.n	8010704 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801068e:	2300      	movs	r3, #0
 8010690:	613b      	str	r3, [r7, #16]
 8010692:	4b1e      	ldr	r3, [pc, #120]	; (801070c <HAL_PCD_MspInit+0xa0>)
 8010694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010696:	4a1d      	ldr	r2, [pc, #116]	; (801070c <HAL_PCD_MspInit+0xa0>)
 8010698:	f043 0301 	orr.w	r3, r3, #1
 801069c:	6313      	str	r3, [r2, #48]	; 0x30
 801069e:	4b1b      	ldr	r3, [pc, #108]	; (801070c <HAL_PCD_MspInit+0xa0>)
 80106a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106a2:	f003 0301 	and.w	r3, r3, #1
 80106a6:	613b      	str	r3, [r7, #16]
 80106a8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80106aa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80106ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80106b0:	2302      	movs	r3, #2
 80106b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80106b4:	2300      	movs	r3, #0
 80106b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80106b8:	2303      	movs	r3, #3
 80106ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80106bc:	230a      	movs	r3, #10
 80106be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80106c0:	f107 0314 	add.w	r3, r7, #20
 80106c4:	4619      	mov	r1, r3
 80106c6:	4812      	ldr	r0, [pc, #72]	; (8010710 <HAL_PCD_MspInit+0xa4>)
 80106c8:	f7f1 feba 	bl	8002440 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80106cc:	4b0f      	ldr	r3, [pc, #60]	; (801070c <HAL_PCD_MspInit+0xa0>)
 80106ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80106d0:	4a0e      	ldr	r2, [pc, #56]	; (801070c <HAL_PCD_MspInit+0xa0>)
 80106d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80106d6:	6353      	str	r3, [r2, #52]	; 0x34
 80106d8:	2300      	movs	r3, #0
 80106da:	60fb      	str	r3, [r7, #12]
 80106dc:	4b0b      	ldr	r3, [pc, #44]	; (801070c <HAL_PCD_MspInit+0xa0>)
 80106de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80106e0:	4a0a      	ldr	r2, [pc, #40]	; (801070c <HAL_PCD_MspInit+0xa0>)
 80106e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80106e6:	6453      	str	r3, [r2, #68]	; 0x44
 80106e8:	4b08      	ldr	r3, [pc, #32]	; (801070c <HAL_PCD_MspInit+0xa0>)
 80106ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80106ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80106f0:	60fb      	str	r3, [r7, #12]
 80106f2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80106f4:	2200      	movs	r2, #0
 80106f6:	2100      	movs	r1, #0
 80106f8:	2043      	movs	r0, #67	; 0x43
 80106fa:	f7f1 fb50 	bl	8001d9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80106fe:	2043      	movs	r0, #67	; 0x43
 8010700:	f7f1 fb69 	bl	8001dd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010704:	bf00      	nop
 8010706:	3728      	adds	r7, #40	; 0x28
 8010708:	46bd      	mov	sp, r7
 801070a:	bd80      	pop	{r7, pc}
 801070c:	40023800 	.word	0x40023800
 8010710:	40020000 	.word	0x40020000

08010714 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010714:	b580      	push	{r7, lr}
 8010716:	b082      	sub	sp, #8
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8010728:	4619      	mov	r1, r3
 801072a:	4610      	mov	r0, r2
 801072c:	f7fa fe5c 	bl	800b3e8 <USBD_LL_SetupStage>
}
 8010730:	bf00      	nop
 8010732:	3708      	adds	r7, #8
 8010734:	46bd      	mov	sp, r7
 8010736:	bd80      	pop	{r7, pc}

08010738 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b082      	sub	sp, #8
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
 8010740:	460b      	mov	r3, r1
 8010742:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801074a:	78fa      	ldrb	r2, [r7, #3]
 801074c:	6879      	ldr	r1, [r7, #4]
 801074e:	4613      	mov	r3, r2
 8010750:	00db      	lsls	r3, r3, #3
 8010752:	1a9b      	subs	r3, r3, r2
 8010754:	009b      	lsls	r3, r3, #2
 8010756:	440b      	add	r3, r1
 8010758:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801075c:	681a      	ldr	r2, [r3, #0]
 801075e:	78fb      	ldrb	r3, [r7, #3]
 8010760:	4619      	mov	r1, r3
 8010762:	f7fa fe96 	bl	800b492 <USBD_LL_DataOutStage>
}
 8010766:	bf00      	nop
 8010768:	3708      	adds	r7, #8
 801076a:	46bd      	mov	sp, r7
 801076c:	bd80      	pop	{r7, pc}

0801076e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801076e:	b580      	push	{r7, lr}
 8010770:	b082      	sub	sp, #8
 8010772:	af00      	add	r7, sp, #0
 8010774:	6078      	str	r0, [r7, #4]
 8010776:	460b      	mov	r3, r1
 8010778:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010780:	78fa      	ldrb	r2, [r7, #3]
 8010782:	6879      	ldr	r1, [r7, #4]
 8010784:	4613      	mov	r3, r2
 8010786:	00db      	lsls	r3, r3, #3
 8010788:	1a9b      	subs	r3, r3, r2
 801078a:	009b      	lsls	r3, r3, #2
 801078c:	440b      	add	r3, r1
 801078e:	3348      	adds	r3, #72	; 0x48
 8010790:	681a      	ldr	r2, [r3, #0]
 8010792:	78fb      	ldrb	r3, [r7, #3]
 8010794:	4619      	mov	r1, r3
 8010796:	f7fa fedf 	bl	800b558 <USBD_LL_DataInStage>
}
 801079a:	bf00      	nop
 801079c:	3708      	adds	r7, #8
 801079e:	46bd      	mov	sp, r7
 80107a0:	bd80      	pop	{r7, pc}

080107a2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107a2:	b580      	push	{r7, lr}
 80107a4:	b082      	sub	sp, #8
 80107a6:	af00      	add	r7, sp, #0
 80107a8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80107b0:	4618      	mov	r0, r3
 80107b2:	f7fa fff3 	bl	800b79c <USBD_LL_SOF>
}
 80107b6:	bf00      	nop
 80107b8:	3708      	adds	r7, #8
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}

080107be <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107be:	b580      	push	{r7, lr}
 80107c0:	b084      	sub	sp, #16
 80107c2:	af00      	add	r7, sp, #0
 80107c4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80107c6:	2301      	movs	r3, #1
 80107c8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	68db      	ldr	r3, [r3, #12]
 80107ce:	2b02      	cmp	r3, #2
 80107d0:	d001      	beq.n	80107d6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80107d2:	f7ff fa4f 	bl	800fc74 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80107dc:	7bfa      	ldrb	r2, [r7, #15]
 80107de:	4611      	mov	r1, r2
 80107e0:	4618      	mov	r0, r3
 80107e2:	f7fa ff9d 	bl	800b720 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80107ec:	4618      	mov	r0, r3
 80107ee:	f7fa ff49 	bl	800b684 <USBD_LL_Reset>
}
 80107f2:	bf00      	nop
 80107f4:	3710      	adds	r7, #16
 80107f6:	46bd      	mov	sp, r7
 80107f8:	bd80      	pop	{r7, pc}
	...

080107fc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80107fc:	b580      	push	{r7, lr}
 80107fe:	b082      	sub	sp, #8
 8010800:	af00      	add	r7, sp, #0
 8010802:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801080a:	4618      	mov	r0, r3
 801080c:	f7fa ff98 	bl	800b740 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	687a      	ldr	r2, [r7, #4]
 801081c:	6812      	ldr	r2, [r2, #0]
 801081e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010822:	f043 0301 	orr.w	r3, r3, #1
 8010826:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	6a1b      	ldr	r3, [r3, #32]
 801082c:	2b00      	cmp	r3, #0
 801082e:	d005      	beq.n	801083c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010830:	4b04      	ldr	r3, [pc, #16]	; (8010844 <HAL_PCD_SuspendCallback+0x48>)
 8010832:	691b      	ldr	r3, [r3, #16]
 8010834:	4a03      	ldr	r2, [pc, #12]	; (8010844 <HAL_PCD_SuspendCallback+0x48>)
 8010836:	f043 0306 	orr.w	r3, r3, #6
 801083a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801083c:	bf00      	nop
 801083e:	3708      	adds	r7, #8
 8010840:	46bd      	mov	sp, r7
 8010842:	bd80      	pop	{r7, pc}
 8010844:	e000ed00 	.word	0xe000ed00

08010848 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010848:	b580      	push	{r7, lr}
 801084a:	b082      	sub	sp, #8
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010856:	4618      	mov	r0, r3
 8010858:	f7fa ff88 	bl	800b76c <USBD_LL_Resume>
}
 801085c:	bf00      	nop
 801085e:	3708      	adds	r7, #8
 8010860:	46bd      	mov	sp, r7
 8010862:	bd80      	pop	{r7, pc}

08010864 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010864:	b580      	push	{r7, lr}
 8010866:	b082      	sub	sp, #8
 8010868:	af00      	add	r7, sp, #0
 801086a:	6078      	str	r0, [r7, #4]
 801086c:	460b      	mov	r3, r1
 801086e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010876:	78fa      	ldrb	r2, [r7, #3]
 8010878:	4611      	mov	r1, r2
 801087a:	4618      	mov	r0, r3
 801087c:	f7fa ffd6 	bl	800b82c <USBD_LL_IsoOUTIncomplete>
}
 8010880:	bf00      	nop
 8010882:	3708      	adds	r7, #8
 8010884:	46bd      	mov	sp, r7
 8010886:	bd80      	pop	{r7, pc}

08010888 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010888:	b580      	push	{r7, lr}
 801088a:	b082      	sub	sp, #8
 801088c:	af00      	add	r7, sp, #0
 801088e:	6078      	str	r0, [r7, #4]
 8010890:	460b      	mov	r3, r1
 8010892:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801089a:	78fa      	ldrb	r2, [r7, #3]
 801089c:	4611      	mov	r1, r2
 801089e:	4618      	mov	r0, r3
 80108a0:	f7fa ff9e 	bl	800b7e0 <USBD_LL_IsoINIncomplete>
}
 80108a4:	bf00      	nop
 80108a6:	3708      	adds	r7, #8
 80108a8:	46bd      	mov	sp, r7
 80108aa:	bd80      	pop	{r7, pc}

080108ac <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	b082      	sub	sp, #8
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80108ba:	4618      	mov	r0, r3
 80108bc:	f7fa ffdc 	bl	800b878 <USBD_LL_DevConnected>
}
 80108c0:	bf00      	nop
 80108c2:	3708      	adds	r7, #8
 80108c4:	46bd      	mov	sp, r7
 80108c6:	bd80      	pop	{r7, pc}

080108c8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80108c8:	b580      	push	{r7, lr}
 80108ca:	b082      	sub	sp, #8
 80108cc:	af00      	add	r7, sp, #0
 80108ce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80108d6:	4618      	mov	r0, r3
 80108d8:	f7fa ffd9 	bl	800b88e <USBD_LL_DevDisconnected>
}
 80108dc:	bf00      	nop
 80108de:	3708      	adds	r7, #8
 80108e0:	46bd      	mov	sp, r7
 80108e2:	bd80      	pop	{r7, pc}

080108e4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	b082      	sub	sp, #8
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	781b      	ldrb	r3, [r3, #0]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d13c      	bne.n	801096e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80108f4:	4a20      	ldr	r2, [pc, #128]	; (8010978 <USBD_LL_Init+0x94>)
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	4a1e      	ldr	r2, [pc, #120]	; (8010978 <USBD_LL_Init+0x94>)
 8010900:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010904:	4b1c      	ldr	r3, [pc, #112]	; (8010978 <USBD_LL_Init+0x94>)
 8010906:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801090a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 801090c:	4b1a      	ldr	r3, [pc, #104]	; (8010978 <USBD_LL_Init+0x94>)
 801090e:	2204      	movs	r2, #4
 8010910:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010912:	4b19      	ldr	r3, [pc, #100]	; (8010978 <USBD_LL_Init+0x94>)
 8010914:	2202      	movs	r2, #2
 8010916:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010918:	4b17      	ldr	r3, [pc, #92]	; (8010978 <USBD_LL_Init+0x94>)
 801091a:	2200      	movs	r2, #0
 801091c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801091e:	4b16      	ldr	r3, [pc, #88]	; (8010978 <USBD_LL_Init+0x94>)
 8010920:	2202      	movs	r2, #2
 8010922:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010924:	4b14      	ldr	r3, [pc, #80]	; (8010978 <USBD_LL_Init+0x94>)
 8010926:	2200      	movs	r2, #0
 8010928:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801092a:	4b13      	ldr	r3, [pc, #76]	; (8010978 <USBD_LL_Init+0x94>)
 801092c:	2200      	movs	r2, #0
 801092e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010930:	4b11      	ldr	r3, [pc, #68]	; (8010978 <USBD_LL_Init+0x94>)
 8010932:	2200      	movs	r2, #0
 8010934:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8010936:	4b10      	ldr	r3, [pc, #64]	; (8010978 <USBD_LL_Init+0x94>)
 8010938:	2200      	movs	r2, #0
 801093a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801093c:	4b0e      	ldr	r3, [pc, #56]	; (8010978 <USBD_LL_Init+0x94>)
 801093e:	2200      	movs	r2, #0
 8010940:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010942:	480d      	ldr	r0, [pc, #52]	; (8010978 <USBD_LL_Init+0x94>)
 8010944:	f7f3 fd23 	bl	800438e <HAL_PCD_Init>
 8010948:	4603      	mov	r3, r0
 801094a:	2b00      	cmp	r3, #0
 801094c:	d001      	beq.n	8010952 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801094e:	f7ff f991 	bl	800fc74 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010952:	2180      	movs	r1, #128	; 0x80
 8010954:	4808      	ldr	r0, [pc, #32]	; (8010978 <USBD_LL_Init+0x94>)
 8010956:	f7f4 fe80 	bl	800565a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801095a:	2240      	movs	r2, #64	; 0x40
 801095c:	2100      	movs	r1, #0
 801095e:	4806      	ldr	r0, [pc, #24]	; (8010978 <USBD_LL_Init+0x94>)
 8010960:	f7f4 fe34 	bl	80055cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010964:	2280      	movs	r2, #128	; 0x80
 8010966:	2101      	movs	r1, #1
 8010968:	4803      	ldr	r0, [pc, #12]	; (8010978 <USBD_LL_Init+0x94>)
 801096a:	f7f4 fe2f 	bl	80055cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801096e:	2300      	movs	r3, #0
}
 8010970:	4618      	mov	r0, r3
 8010972:	3708      	adds	r7, #8
 8010974:	46bd      	mov	sp, r7
 8010976:	bd80      	pop	{r7, pc}
 8010978:	200028f8 	.word	0x200028f8

0801097c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801097c:	b580      	push	{r7, lr}
 801097e:	b084      	sub	sp, #16
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010984:	2300      	movs	r3, #0
 8010986:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010988:	2300      	movs	r3, #0
 801098a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010992:	4618      	mov	r0, r3
 8010994:	f7f3 fe18 	bl	80045c8 <HAL_PCD_Start>
 8010998:	4603      	mov	r3, r0
 801099a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801099c:	7bfb      	ldrb	r3, [r7, #15]
 801099e:	4618      	mov	r0, r3
 80109a0:	f000 f942 	bl	8010c28 <USBD_Get_USB_Status>
 80109a4:	4603      	mov	r3, r0
 80109a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80109a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	3710      	adds	r7, #16
 80109ae:	46bd      	mov	sp, r7
 80109b0:	bd80      	pop	{r7, pc}

080109b2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80109b2:	b580      	push	{r7, lr}
 80109b4:	b084      	sub	sp, #16
 80109b6:	af00      	add	r7, sp, #0
 80109b8:	6078      	str	r0, [r7, #4]
 80109ba:	4608      	mov	r0, r1
 80109bc:	4611      	mov	r1, r2
 80109be:	461a      	mov	r2, r3
 80109c0:	4603      	mov	r3, r0
 80109c2:	70fb      	strb	r3, [r7, #3]
 80109c4:	460b      	mov	r3, r1
 80109c6:	70bb      	strb	r3, [r7, #2]
 80109c8:	4613      	mov	r3, r2
 80109ca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80109cc:	2300      	movs	r3, #0
 80109ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80109d0:	2300      	movs	r3, #0
 80109d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80109da:	78bb      	ldrb	r3, [r7, #2]
 80109dc:	883a      	ldrh	r2, [r7, #0]
 80109de:	78f9      	ldrb	r1, [r7, #3]
 80109e0:	f7f4 f9fc 	bl	8004ddc <HAL_PCD_EP_Open>
 80109e4:	4603      	mov	r3, r0
 80109e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80109e8:	7bfb      	ldrb	r3, [r7, #15]
 80109ea:	4618      	mov	r0, r3
 80109ec:	f000 f91c 	bl	8010c28 <USBD_Get_USB_Status>
 80109f0:	4603      	mov	r3, r0
 80109f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80109f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80109f6:	4618      	mov	r0, r3
 80109f8:	3710      	adds	r7, #16
 80109fa:	46bd      	mov	sp, r7
 80109fc:	bd80      	pop	{r7, pc}

080109fe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80109fe:	b580      	push	{r7, lr}
 8010a00:	b084      	sub	sp, #16
 8010a02:	af00      	add	r7, sp, #0
 8010a04:	6078      	str	r0, [r7, #4]
 8010a06:	460b      	mov	r3, r1
 8010a08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a0e:	2300      	movs	r3, #0
 8010a10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010a18:	78fa      	ldrb	r2, [r7, #3]
 8010a1a:	4611      	mov	r1, r2
 8010a1c:	4618      	mov	r0, r3
 8010a1e:	f7f4 fa45 	bl	8004eac <HAL_PCD_EP_Close>
 8010a22:	4603      	mov	r3, r0
 8010a24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a26:	7bfb      	ldrb	r3, [r7, #15]
 8010a28:	4618      	mov	r0, r3
 8010a2a:	f000 f8fd 	bl	8010c28 <USBD_Get_USB_Status>
 8010a2e:	4603      	mov	r3, r0
 8010a30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a32:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a34:	4618      	mov	r0, r3
 8010a36:	3710      	adds	r7, #16
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	bd80      	pop	{r7, pc}

08010a3c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b084      	sub	sp, #16
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
 8010a44:	460b      	mov	r3, r1
 8010a46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a48:	2300      	movs	r3, #0
 8010a4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a4c:	2300      	movs	r3, #0
 8010a4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010a56:	78fa      	ldrb	r2, [r7, #3]
 8010a58:	4611      	mov	r1, r2
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	f7f4 fb1d 	bl	800509a <HAL_PCD_EP_SetStall>
 8010a60:	4603      	mov	r3, r0
 8010a62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010a64:	7bfb      	ldrb	r3, [r7, #15]
 8010a66:	4618      	mov	r0, r3
 8010a68:	f000 f8de 	bl	8010c28 <USBD_Get_USB_Status>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010a70:	7bbb      	ldrb	r3, [r7, #14]
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	3710      	adds	r7, #16
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}

08010a7a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010a7a:	b580      	push	{r7, lr}
 8010a7c:	b084      	sub	sp, #16
 8010a7e:	af00      	add	r7, sp, #0
 8010a80:	6078      	str	r0, [r7, #4]
 8010a82:	460b      	mov	r3, r1
 8010a84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010a86:	2300      	movs	r3, #0
 8010a88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010a94:	78fa      	ldrb	r2, [r7, #3]
 8010a96:	4611      	mov	r1, r2
 8010a98:	4618      	mov	r0, r3
 8010a9a:	f7f4 fb62 	bl	8005162 <HAL_PCD_EP_ClrStall>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010aa2:	7bfb      	ldrb	r3, [r7, #15]
 8010aa4:	4618      	mov	r0, r3
 8010aa6:	f000 f8bf 	bl	8010c28 <USBD_Get_USB_Status>
 8010aaa:	4603      	mov	r3, r0
 8010aac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010aae:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	3710      	adds	r7, #16
 8010ab4:	46bd      	mov	sp, r7
 8010ab6:	bd80      	pop	{r7, pc}

08010ab8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010ab8:	b480      	push	{r7}
 8010aba:	b085      	sub	sp, #20
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	6078      	str	r0, [r7, #4]
 8010ac0:	460b      	mov	r3, r1
 8010ac2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010aca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010acc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010ad0:	2b00      	cmp	r3, #0
 8010ad2:	da0b      	bge.n	8010aec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010ad4:	78fb      	ldrb	r3, [r7, #3]
 8010ad6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010ada:	68f9      	ldr	r1, [r7, #12]
 8010adc:	4613      	mov	r3, r2
 8010ade:	00db      	lsls	r3, r3, #3
 8010ae0:	1a9b      	subs	r3, r3, r2
 8010ae2:	009b      	lsls	r3, r3, #2
 8010ae4:	440b      	add	r3, r1
 8010ae6:	333e      	adds	r3, #62	; 0x3e
 8010ae8:	781b      	ldrb	r3, [r3, #0]
 8010aea:	e00b      	b.n	8010b04 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010aec:	78fb      	ldrb	r3, [r7, #3]
 8010aee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010af2:	68f9      	ldr	r1, [r7, #12]
 8010af4:	4613      	mov	r3, r2
 8010af6:	00db      	lsls	r3, r3, #3
 8010af8:	1a9b      	subs	r3, r3, r2
 8010afa:	009b      	lsls	r3, r3, #2
 8010afc:	440b      	add	r3, r1
 8010afe:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010b02:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010b04:	4618      	mov	r0, r3
 8010b06:	3714      	adds	r7, #20
 8010b08:	46bd      	mov	sp, r7
 8010b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b0e:	4770      	bx	lr

08010b10 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	b084      	sub	sp, #16
 8010b14:	af00      	add	r7, sp, #0
 8010b16:	6078      	str	r0, [r7, #4]
 8010b18:	460b      	mov	r3, r1
 8010b1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b1c:	2300      	movs	r3, #0
 8010b1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b20:	2300      	movs	r3, #0
 8010b22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010b2a:	78fa      	ldrb	r2, [r7, #3]
 8010b2c:	4611      	mov	r1, r2
 8010b2e:	4618      	mov	r0, r3
 8010b30:	f7f4 f92f 	bl	8004d92 <HAL_PCD_SetAddress>
 8010b34:	4603      	mov	r3, r0
 8010b36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b38:	7bfb      	ldrb	r3, [r7, #15]
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	f000 f874 	bl	8010c28 <USBD_Get_USB_Status>
 8010b40:	4603      	mov	r3, r0
 8010b42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010b44:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b46:	4618      	mov	r0, r3
 8010b48:	3710      	adds	r7, #16
 8010b4a:	46bd      	mov	sp, r7
 8010b4c:	bd80      	pop	{r7, pc}

08010b4e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010b4e:	b580      	push	{r7, lr}
 8010b50:	b086      	sub	sp, #24
 8010b52:	af00      	add	r7, sp, #0
 8010b54:	60f8      	str	r0, [r7, #12]
 8010b56:	607a      	str	r2, [r7, #4]
 8010b58:	603b      	str	r3, [r7, #0]
 8010b5a:	460b      	mov	r3, r1
 8010b5c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010b5e:	2300      	movs	r3, #0
 8010b60:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010b62:	2300      	movs	r3, #0
 8010b64:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010b66:	68fb      	ldr	r3, [r7, #12]
 8010b68:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8010b6c:	7af9      	ldrb	r1, [r7, #11]
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	687a      	ldr	r2, [r7, #4]
 8010b72:	f7f4 fa48 	bl	8005006 <HAL_PCD_EP_Transmit>
 8010b76:	4603      	mov	r3, r0
 8010b78:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010b7a:	7dfb      	ldrb	r3, [r7, #23]
 8010b7c:	4618      	mov	r0, r3
 8010b7e:	f000 f853 	bl	8010c28 <USBD_Get_USB_Status>
 8010b82:	4603      	mov	r3, r0
 8010b84:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010b86:	7dbb      	ldrb	r3, [r7, #22]
}
 8010b88:	4618      	mov	r0, r3
 8010b8a:	3718      	adds	r7, #24
 8010b8c:	46bd      	mov	sp, r7
 8010b8e:	bd80      	pop	{r7, pc}

08010b90 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b086      	sub	sp, #24
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	60f8      	str	r0, [r7, #12]
 8010b98:	607a      	str	r2, [r7, #4]
 8010b9a:	603b      	str	r3, [r7, #0]
 8010b9c:	460b      	mov	r3, r1
 8010b9e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ba4:	2300      	movs	r3, #0
 8010ba6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8010bae:	7af9      	ldrb	r1, [r7, #11]
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	687a      	ldr	r2, [r7, #4]
 8010bb4:	f7f4 f9c4 	bl	8004f40 <HAL_PCD_EP_Receive>
 8010bb8:	4603      	mov	r3, r0
 8010bba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010bbc:	7dfb      	ldrb	r3, [r7, #23]
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	f000 f832 	bl	8010c28 <USBD_Get_USB_Status>
 8010bc4:	4603      	mov	r3, r0
 8010bc6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010bc8:	7dbb      	ldrb	r3, [r7, #22]
}
 8010bca:	4618      	mov	r0, r3
 8010bcc:	3718      	adds	r7, #24
 8010bce:	46bd      	mov	sp, r7
 8010bd0:	bd80      	pop	{r7, pc}

08010bd2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010bd2:	b580      	push	{r7, lr}
 8010bd4:	b082      	sub	sp, #8
 8010bd6:	af00      	add	r7, sp, #0
 8010bd8:	6078      	str	r0, [r7, #4]
 8010bda:	460b      	mov	r3, r1
 8010bdc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010be4:	78fa      	ldrb	r2, [r7, #3]
 8010be6:	4611      	mov	r1, r2
 8010be8:	4618      	mov	r0, r3
 8010bea:	f7f4 f9f4 	bl	8004fd6 <HAL_PCD_EP_GetRxCount>
 8010bee:	4603      	mov	r3, r0
}
 8010bf0:	4618      	mov	r0, r3
 8010bf2:	3708      	adds	r7, #8
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	bd80      	pop	{r7, pc}

08010bf8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010bf8:	b480      	push	{r7}
 8010bfa:	b083      	sub	sp, #12
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010c00:	4b03      	ldr	r3, [pc, #12]	; (8010c10 <USBD_static_malloc+0x18>)
}
 8010c02:	4618      	mov	r0, r3
 8010c04:	370c      	adds	r7, #12
 8010c06:	46bd      	mov	sp, r7
 8010c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c0c:	4770      	bx	lr
 8010c0e:	bf00      	nop
 8010c10:	20000c98 	.word	0x20000c98

08010c14 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010c14:	b480      	push	{r7}
 8010c16:	b083      	sub	sp, #12
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]

}
 8010c1c:	bf00      	nop
 8010c1e:	370c      	adds	r7, #12
 8010c20:	46bd      	mov	sp, r7
 8010c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c26:	4770      	bx	lr

08010c28 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010c28:	b480      	push	{r7}
 8010c2a:	b085      	sub	sp, #20
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	4603      	mov	r3, r0
 8010c30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c32:	2300      	movs	r3, #0
 8010c34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010c36:	79fb      	ldrb	r3, [r7, #7]
 8010c38:	2b03      	cmp	r3, #3
 8010c3a:	d817      	bhi.n	8010c6c <USBD_Get_USB_Status+0x44>
 8010c3c:	a201      	add	r2, pc, #4	; (adr r2, 8010c44 <USBD_Get_USB_Status+0x1c>)
 8010c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c42:	bf00      	nop
 8010c44:	08010c55 	.word	0x08010c55
 8010c48:	08010c5b 	.word	0x08010c5b
 8010c4c:	08010c61 	.word	0x08010c61
 8010c50:	08010c67 	.word	0x08010c67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010c54:	2300      	movs	r3, #0
 8010c56:	73fb      	strb	r3, [r7, #15]
    break;
 8010c58:	e00b      	b.n	8010c72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010c5a:	2303      	movs	r3, #3
 8010c5c:	73fb      	strb	r3, [r7, #15]
    break;
 8010c5e:	e008      	b.n	8010c72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010c60:	2301      	movs	r3, #1
 8010c62:	73fb      	strb	r3, [r7, #15]
    break;
 8010c64:	e005      	b.n	8010c72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010c66:	2303      	movs	r3, #3
 8010c68:	73fb      	strb	r3, [r7, #15]
    break;
 8010c6a:	e002      	b.n	8010c72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010c6c:	2303      	movs	r3, #3
 8010c6e:	73fb      	strb	r3, [r7, #15]
    break;
 8010c70:	bf00      	nop
  }
  return usb_status;
 8010c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c74:	4618      	mov	r0, r3
 8010c76:	3714      	adds	r7, #20
 8010c78:	46bd      	mov	sp, r7
 8010c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7e:	4770      	bx	lr

08010c80 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010c80:	b480      	push	{r7}
 8010c82:	b083      	sub	sp, #12
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	4603      	mov	r3, r0
 8010c88:	6039      	str	r1, [r7, #0]
 8010c8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010c8c:	683b      	ldr	r3, [r7, #0]
 8010c8e:	2212      	movs	r2, #18
 8010c90:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010c92:	4b03      	ldr	r3, [pc, #12]	; (8010ca0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010c94:	4618      	mov	r0, r3
 8010c96:	370c      	adds	r7, #12
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c9e:	4770      	bx	lr
 8010ca0:	2000014c 	.word	0x2000014c

08010ca4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ca4:	b480      	push	{r7}
 8010ca6:	b083      	sub	sp, #12
 8010ca8:	af00      	add	r7, sp, #0
 8010caa:	4603      	mov	r3, r0
 8010cac:	6039      	str	r1, [r7, #0]
 8010cae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010cb0:	683b      	ldr	r3, [r7, #0]
 8010cb2:	2204      	movs	r2, #4
 8010cb4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010cb6:	4b03      	ldr	r3, [pc, #12]	; (8010cc4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010cb8:	4618      	mov	r0, r3
 8010cba:	370c      	adds	r7, #12
 8010cbc:	46bd      	mov	sp, r7
 8010cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc2:	4770      	bx	lr
 8010cc4:	20000160 	.word	0x20000160

08010cc8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b082      	sub	sp, #8
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	4603      	mov	r3, r0
 8010cd0:	6039      	str	r1, [r7, #0]
 8010cd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010cd4:	79fb      	ldrb	r3, [r7, #7]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d105      	bne.n	8010ce6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010cda:	683a      	ldr	r2, [r7, #0]
 8010cdc:	4907      	ldr	r1, [pc, #28]	; (8010cfc <USBD_FS_ProductStrDescriptor+0x34>)
 8010cde:	4808      	ldr	r0, [pc, #32]	; (8010d00 <USBD_FS_ProductStrDescriptor+0x38>)
 8010ce0:	f7fb fb69 	bl	800c3b6 <USBD_GetString>
 8010ce4:	e004      	b.n	8010cf0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010ce6:	683a      	ldr	r2, [r7, #0]
 8010ce8:	4904      	ldr	r1, [pc, #16]	; (8010cfc <USBD_FS_ProductStrDescriptor+0x34>)
 8010cea:	4805      	ldr	r0, [pc, #20]	; (8010d00 <USBD_FS_ProductStrDescriptor+0x38>)
 8010cec:	f7fb fb63 	bl	800c3b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010cf0:	4b02      	ldr	r3, [pc, #8]	; (8010cfc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	3708      	adds	r7, #8
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	bd80      	pop	{r7, pc}
 8010cfa:	bf00      	nop
 8010cfc:	20002d00 	.word	0x20002d00
 8010d00:	08013db4 	.word	0x08013db4

08010d04 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b082      	sub	sp, #8
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	4603      	mov	r3, r0
 8010d0c:	6039      	str	r1, [r7, #0]
 8010d0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010d10:	683a      	ldr	r2, [r7, #0]
 8010d12:	4904      	ldr	r1, [pc, #16]	; (8010d24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010d14:	4804      	ldr	r0, [pc, #16]	; (8010d28 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010d16:	f7fb fb4e 	bl	800c3b6 <USBD_GetString>
  return USBD_StrDesc;
 8010d1a:	4b02      	ldr	r3, [pc, #8]	; (8010d24 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010d1c:	4618      	mov	r0, r3
 8010d1e:	3708      	adds	r7, #8
 8010d20:	46bd      	mov	sp, r7
 8010d22:	bd80      	pop	{r7, pc}
 8010d24:	20002d00 	.word	0x20002d00
 8010d28:	08013dcc 	.word	0x08013dcc

08010d2c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d2c:	b580      	push	{r7, lr}
 8010d2e:	b082      	sub	sp, #8
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	4603      	mov	r3, r0
 8010d34:	6039      	str	r1, [r7, #0]
 8010d36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010d38:	683b      	ldr	r3, [r7, #0]
 8010d3a:	221a      	movs	r2, #26
 8010d3c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010d3e:	f000 f843 	bl	8010dc8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010d42:	4b02      	ldr	r3, [pc, #8]	; (8010d4c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010d44:	4618      	mov	r0, r3
 8010d46:	3708      	adds	r7, #8
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	bd80      	pop	{r7, pc}
 8010d4c:	20000164 	.word	0x20000164

08010d50 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b082      	sub	sp, #8
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	4603      	mov	r3, r0
 8010d58:	6039      	str	r1, [r7, #0]
 8010d5a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010d5c:	79fb      	ldrb	r3, [r7, #7]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d105      	bne.n	8010d6e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010d62:	683a      	ldr	r2, [r7, #0]
 8010d64:	4907      	ldr	r1, [pc, #28]	; (8010d84 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010d66:	4808      	ldr	r0, [pc, #32]	; (8010d88 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010d68:	f7fb fb25 	bl	800c3b6 <USBD_GetString>
 8010d6c:	e004      	b.n	8010d78 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010d6e:	683a      	ldr	r2, [r7, #0]
 8010d70:	4904      	ldr	r1, [pc, #16]	; (8010d84 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010d72:	4805      	ldr	r0, [pc, #20]	; (8010d88 <USBD_FS_ConfigStrDescriptor+0x38>)
 8010d74:	f7fb fb1f 	bl	800c3b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010d78:	4b02      	ldr	r3, [pc, #8]	; (8010d84 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	3708      	adds	r7, #8
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	bd80      	pop	{r7, pc}
 8010d82:	bf00      	nop
 8010d84:	20002d00 	.word	0x20002d00
 8010d88:	08013de0 	.word	0x08013de0

08010d8c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010d8c:	b580      	push	{r7, lr}
 8010d8e:	b082      	sub	sp, #8
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	4603      	mov	r3, r0
 8010d94:	6039      	str	r1, [r7, #0]
 8010d96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010d98:	79fb      	ldrb	r3, [r7, #7]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d105      	bne.n	8010daa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010d9e:	683a      	ldr	r2, [r7, #0]
 8010da0:	4907      	ldr	r1, [pc, #28]	; (8010dc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010da2:	4808      	ldr	r0, [pc, #32]	; (8010dc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010da4:	f7fb fb07 	bl	800c3b6 <USBD_GetString>
 8010da8:	e004      	b.n	8010db4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010daa:	683a      	ldr	r2, [r7, #0]
 8010dac:	4904      	ldr	r1, [pc, #16]	; (8010dc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010dae:	4805      	ldr	r0, [pc, #20]	; (8010dc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010db0:	f7fb fb01 	bl	800c3b6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010db4:	4b02      	ldr	r3, [pc, #8]	; (8010dc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010db6:	4618      	mov	r0, r3
 8010db8:	3708      	adds	r7, #8
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	bd80      	pop	{r7, pc}
 8010dbe:	bf00      	nop
 8010dc0:	20002d00 	.word	0x20002d00
 8010dc4:	08013dec 	.word	0x08013dec

08010dc8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010dc8:	b580      	push	{r7, lr}
 8010dca:	b084      	sub	sp, #16
 8010dcc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010dce:	4b0f      	ldr	r3, [pc, #60]	; (8010e0c <Get_SerialNum+0x44>)
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010dd4:	4b0e      	ldr	r3, [pc, #56]	; (8010e10 <Get_SerialNum+0x48>)
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010dda:	4b0e      	ldr	r3, [pc, #56]	; (8010e14 <Get_SerialNum+0x4c>)
 8010ddc:	681b      	ldr	r3, [r3, #0]
 8010dde:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010de0:	68fa      	ldr	r2, [r7, #12]
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	4413      	add	r3, r2
 8010de6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010de8:	68fb      	ldr	r3, [r7, #12]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d009      	beq.n	8010e02 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010dee:	2208      	movs	r2, #8
 8010df0:	4909      	ldr	r1, [pc, #36]	; (8010e18 <Get_SerialNum+0x50>)
 8010df2:	68f8      	ldr	r0, [r7, #12]
 8010df4:	f000 f814 	bl	8010e20 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010df8:	2204      	movs	r2, #4
 8010dfa:	4908      	ldr	r1, [pc, #32]	; (8010e1c <Get_SerialNum+0x54>)
 8010dfc:	68b8      	ldr	r0, [r7, #8]
 8010dfe:	f000 f80f 	bl	8010e20 <IntToUnicode>
  }
}
 8010e02:	bf00      	nop
 8010e04:	3710      	adds	r7, #16
 8010e06:	46bd      	mov	sp, r7
 8010e08:	bd80      	pop	{r7, pc}
 8010e0a:	bf00      	nop
 8010e0c:	1fff7a10 	.word	0x1fff7a10
 8010e10:	1fff7a14 	.word	0x1fff7a14
 8010e14:	1fff7a18 	.word	0x1fff7a18
 8010e18:	20000166 	.word	0x20000166
 8010e1c:	20000176 	.word	0x20000176

08010e20 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010e20:	b480      	push	{r7}
 8010e22:	b087      	sub	sp, #28
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	60f8      	str	r0, [r7, #12]
 8010e28:	60b9      	str	r1, [r7, #8]
 8010e2a:	4613      	mov	r3, r2
 8010e2c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010e2e:	2300      	movs	r3, #0
 8010e30:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010e32:	2300      	movs	r3, #0
 8010e34:	75fb      	strb	r3, [r7, #23]
 8010e36:	e027      	b.n	8010e88 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	0f1b      	lsrs	r3, r3, #28
 8010e3c:	2b09      	cmp	r3, #9
 8010e3e:	d80b      	bhi.n	8010e58 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	0f1b      	lsrs	r3, r3, #28
 8010e44:	b2da      	uxtb	r2, r3
 8010e46:	7dfb      	ldrb	r3, [r7, #23]
 8010e48:	005b      	lsls	r3, r3, #1
 8010e4a:	4619      	mov	r1, r3
 8010e4c:	68bb      	ldr	r3, [r7, #8]
 8010e4e:	440b      	add	r3, r1
 8010e50:	3230      	adds	r2, #48	; 0x30
 8010e52:	b2d2      	uxtb	r2, r2
 8010e54:	701a      	strb	r2, [r3, #0]
 8010e56:	e00a      	b.n	8010e6e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	0f1b      	lsrs	r3, r3, #28
 8010e5c:	b2da      	uxtb	r2, r3
 8010e5e:	7dfb      	ldrb	r3, [r7, #23]
 8010e60:	005b      	lsls	r3, r3, #1
 8010e62:	4619      	mov	r1, r3
 8010e64:	68bb      	ldr	r3, [r7, #8]
 8010e66:	440b      	add	r3, r1
 8010e68:	3237      	adds	r2, #55	; 0x37
 8010e6a:	b2d2      	uxtb	r2, r2
 8010e6c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	011b      	lsls	r3, r3, #4
 8010e72:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010e74:	7dfb      	ldrb	r3, [r7, #23]
 8010e76:	005b      	lsls	r3, r3, #1
 8010e78:	3301      	adds	r3, #1
 8010e7a:	68ba      	ldr	r2, [r7, #8]
 8010e7c:	4413      	add	r3, r2
 8010e7e:	2200      	movs	r2, #0
 8010e80:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010e82:	7dfb      	ldrb	r3, [r7, #23]
 8010e84:	3301      	adds	r3, #1
 8010e86:	75fb      	strb	r3, [r7, #23]
 8010e88:	7dfa      	ldrb	r2, [r7, #23]
 8010e8a:	79fb      	ldrb	r3, [r7, #7]
 8010e8c:	429a      	cmp	r2, r3
 8010e8e:	d3d3      	bcc.n	8010e38 <IntToUnicode+0x18>
  }
}
 8010e90:	bf00      	nop
 8010e92:	bf00      	nop
 8010e94:	371c      	adds	r7, #28
 8010e96:	46bd      	mov	sp, r7
 8010e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e9c:	4770      	bx	lr
	...

08010ea0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8010ea0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010ed8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8010ea4:	480d      	ldr	r0, [pc, #52]	; (8010edc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8010ea6:	490e      	ldr	r1, [pc, #56]	; (8010ee0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8010ea8:	4a0e      	ldr	r2, [pc, #56]	; (8010ee4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8010eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8010eac:	e002      	b.n	8010eb4 <LoopCopyDataInit>

08010eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8010eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8010eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8010eb2:	3304      	adds	r3, #4

08010eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8010eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8010eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8010eb8:	d3f9      	bcc.n	8010eae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8010eba:	4a0b      	ldr	r2, [pc, #44]	; (8010ee8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8010ebc:	4c0b      	ldr	r4, [pc, #44]	; (8010eec <LoopFillZerobss+0x26>)
  movs r3, #0
 8010ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8010ec0:	e001      	b.n	8010ec6 <LoopFillZerobss>

08010ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8010ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8010ec4:	3204      	adds	r2, #4

08010ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8010ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8010ec8:	d3fb      	bcc.n	8010ec2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8010eca:	f7ff fac7 	bl	801045c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8010ece:	f000 f811 	bl	8010ef4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010ed2:	f7fe fba1 	bl	800f618 <main>
  bx  lr    
 8010ed6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8010ed8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8010edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8010ee0:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 8010ee4:	080142b4 	.word	0x080142b4
  ldr r2, =_sbss
 8010ee8:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 8010eec:	20002f10 	.word	0x20002f10

08010ef0 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010ef0:	e7fe      	b.n	8010ef0 <DMA1_Stream0_IRQHandler>
	...

08010ef4 <__libc_init_array>:
 8010ef4:	b570      	push	{r4, r5, r6, lr}
 8010ef6:	4d0d      	ldr	r5, [pc, #52]	; (8010f2c <__libc_init_array+0x38>)
 8010ef8:	4c0d      	ldr	r4, [pc, #52]	; (8010f30 <__libc_init_array+0x3c>)
 8010efa:	1b64      	subs	r4, r4, r5
 8010efc:	10a4      	asrs	r4, r4, #2
 8010efe:	2600      	movs	r6, #0
 8010f00:	42a6      	cmp	r6, r4
 8010f02:	d109      	bne.n	8010f18 <__libc_init_array+0x24>
 8010f04:	4d0b      	ldr	r5, [pc, #44]	; (8010f34 <__libc_init_array+0x40>)
 8010f06:	4c0c      	ldr	r4, [pc, #48]	; (8010f38 <__libc_init_array+0x44>)
 8010f08:	f002 ff04 	bl	8013d14 <_init>
 8010f0c:	1b64      	subs	r4, r4, r5
 8010f0e:	10a4      	asrs	r4, r4, #2
 8010f10:	2600      	movs	r6, #0
 8010f12:	42a6      	cmp	r6, r4
 8010f14:	d105      	bne.n	8010f22 <__libc_init_array+0x2e>
 8010f16:	bd70      	pop	{r4, r5, r6, pc}
 8010f18:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f1c:	4798      	blx	r3
 8010f1e:	3601      	adds	r6, #1
 8010f20:	e7ee      	b.n	8010f00 <__libc_init_array+0xc>
 8010f22:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f26:	4798      	blx	r3
 8010f28:	3601      	adds	r6, #1
 8010f2a:	e7f2      	b.n	8010f12 <__libc_init_array+0x1e>
 8010f2c:	080142ac 	.word	0x080142ac
 8010f30:	080142ac 	.word	0x080142ac
 8010f34:	080142ac 	.word	0x080142ac
 8010f38:	080142b0 	.word	0x080142b0

08010f3c <memset>:
 8010f3c:	4402      	add	r2, r0
 8010f3e:	4603      	mov	r3, r0
 8010f40:	4293      	cmp	r3, r2
 8010f42:	d100      	bne.n	8010f46 <memset+0xa>
 8010f44:	4770      	bx	lr
 8010f46:	f803 1b01 	strb.w	r1, [r3], #1
 8010f4a:	e7f9      	b.n	8010f40 <memset+0x4>

08010f4c <__cvt>:
 8010f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010f50:	ec55 4b10 	vmov	r4, r5, d0
 8010f54:	2d00      	cmp	r5, #0
 8010f56:	460e      	mov	r6, r1
 8010f58:	4619      	mov	r1, r3
 8010f5a:	462b      	mov	r3, r5
 8010f5c:	bfbb      	ittet	lt
 8010f5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010f62:	461d      	movlt	r5, r3
 8010f64:	2300      	movge	r3, #0
 8010f66:	232d      	movlt	r3, #45	; 0x2d
 8010f68:	700b      	strb	r3, [r1, #0]
 8010f6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010f6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010f70:	4691      	mov	r9, r2
 8010f72:	f023 0820 	bic.w	r8, r3, #32
 8010f76:	bfbc      	itt	lt
 8010f78:	4622      	movlt	r2, r4
 8010f7a:	4614      	movlt	r4, r2
 8010f7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010f80:	d005      	beq.n	8010f8e <__cvt+0x42>
 8010f82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8010f86:	d100      	bne.n	8010f8a <__cvt+0x3e>
 8010f88:	3601      	adds	r6, #1
 8010f8a:	2102      	movs	r1, #2
 8010f8c:	e000      	b.n	8010f90 <__cvt+0x44>
 8010f8e:	2103      	movs	r1, #3
 8010f90:	ab03      	add	r3, sp, #12
 8010f92:	9301      	str	r3, [sp, #4]
 8010f94:	ab02      	add	r3, sp, #8
 8010f96:	9300      	str	r3, [sp, #0]
 8010f98:	ec45 4b10 	vmov	d0, r4, r5
 8010f9c:	4653      	mov	r3, sl
 8010f9e:	4632      	mov	r2, r6
 8010fa0:	f000 fcea 	bl	8011978 <_dtoa_r>
 8010fa4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8010fa8:	4607      	mov	r7, r0
 8010faa:	d102      	bne.n	8010fb2 <__cvt+0x66>
 8010fac:	f019 0f01 	tst.w	r9, #1
 8010fb0:	d022      	beq.n	8010ff8 <__cvt+0xac>
 8010fb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8010fb6:	eb07 0906 	add.w	r9, r7, r6
 8010fba:	d110      	bne.n	8010fde <__cvt+0x92>
 8010fbc:	783b      	ldrb	r3, [r7, #0]
 8010fbe:	2b30      	cmp	r3, #48	; 0x30
 8010fc0:	d10a      	bne.n	8010fd8 <__cvt+0x8c>
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	4620      	mov	r0, r4
 8010fc8:	4629      	mov	r1, r5
 8010fca:	f7ef fd85 	bl	8000ad8 <__aeabi_dcmpeq>
 8010fce:	b918      	cbnz	r0, 8010fd8 <__cvt+0x8c>
 8010fd0:	f1c6 0601 	rsb	r6, r6, #1
 8010fd4:	f8ca 6000 	str.w	r6, [sl]
 8010fd8:	f8da 3000 	ldr.w	r3, [sl]
 8010fdc:	4499      	add	r9, r3
 8010fde:	2200      	movs	r2, #0
 8010fe0:	2300      	movs	r3, #0
 8010fe2:	4620      	mov	r0, r4
 8010fe4:	4629      	mov	r1, r5
 8010fe6:	f7ef fd77 	bl	8000ad8 <__aeabi_dcmpeq>
 8010fea:	b108      	cbz	r0, 8010ff0 <__cvt+0xa4>
 8010fec:	f8cd 900c 	str.w	r9, [sp, #12]
 8010ff0:	2230      	movs	r2, #48	; 0x30
 8010ff2:	9b03      	ldr	r3, [sp, #12]
 8010ff4:	454b      	cmp	r3, r9
 8010ff6:	d307      	bcc.n	8011008 <__cvt+0xbc>
 8010ff8:	9b03      	ldr	r3, [sp, #12]
 8010ffa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010ffc:	1bdb      	subs	r3, r3, r7
 8010ffe:	4638      	mov	r0, r7
 8011000:	6013      	str	r3, [r2, #0]
 8011002:	b004      	add	sp, #16
 8011004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011008:	1c59      	adds	r1, r3, #1
 801100a:	9103      	str	r1, [sp, #12]
 801100c:	701a      	strb	r2, [r3, #0]
 801100e:	e7f0      	b.n	8010ff2 <__cvt+0xa6>

08011010 <__exponent>:
 8011010:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011012:	4603      	mov	r3, r0
 8011014:	2900      	cmp	r1, #0
 8011016:	bfb8      	it	lt
 8011018:	4249      	neglt	r1, r1
 801101a:	f803 2b02 	strb.w	r2, [r3], #2
 801101e:	bfb4      	ite	lt
 8011020:	222d      	movlt	r2, #45	; 0x2d
 8011022:	222b      	movge	r2, #43	; 0x2b
 8011024:	2909      	cmp	r1, #9
 8011026:	7042      	strb	r2, [r0, #1]
 8011028:	dd2a      	ble.n	8011080 <__exponent+0x70>
 801102a:	f10d 0407 	add.w	r4, sp, #7
 801102e:	46a4      	mov	ip, r4
 8011030:	270a      	movs	r7, #10
 8011032:	46a6      	mov	lr, r4
 8011034:	460a      	mov	r2, r1
 8011036:	fb91 f6f7 	sdiv	r6, r1, r7
 801103a:	fb07 1516 	mls	r5, r7, r6, r1
 801103e:	3530      	adds	r5, #48	; 0x30
 8011040:	2a63      	cmp	r2, #99	; 0x63
 8011042:	f104 34ff 	add.w	r4, r4, #4294967295
 8011046:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801104a:	4631      	mov	r1, r6
 801104c:	dcf1      	bgt.n	8011032 <__exponent+0x22>
 801104e:	3130      	adds	r1, #48	; 0x30
 8011050:	f1ae 0502 	sub.w	r5, lr, #2
 8011054:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011058:	1c44      	adds	r4, r0, #1
 801105a:	4629      	mov	r1, r5
 801105c:	4561      	cmp	r1, ip
 801105e:	d30a      	bcc.n	8011076 <__exponent+0x66>
 8011060:	f10d 0209 	add.w	r2, sp, #9
 8011064:	eba2 020e 	sub.w	r2, r2, lr
 8011068:	4565      	cmp	r5, ip
 801106a:	bf88      	it	hi
 801106c:	2200      	movhi	r2, #0
 801106e:	4413      	add	r3, r2
 8011070:	1a18      	subs	r0, r3, r0
 8011072:	b003      	add	sp, #12
 8011074:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011076:	f811 2b01 	ldrb.w	r2, [r1], #1
 801107a:	f804 2f01 	strb.w	r2, [r4, #1]!
 801107e:	e7ed      	b.n	801105c <__exponent+0x4c>
 8011080:	2330      	movs	r3, #48	; 0x30
 8011082:	3130      	adds	r1, #48	; 0x30
 8011084:	7083      	strb	r3, [r0, #2]
 8011086:	70c1      	strb	r1, [r0, #3]
 8011088:	1d03      	adds	r3, r0, #4
 801108a:	e7f1      	b.n	8011070 <__exponent+0x60>

0801108c <_printf_float>:
 801108c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011090:	ed2d 8b02 	vpush	{d8}
 8011094:	b08d      	sub	sp, #52	; 0x34
 8011096:	460c      	mov	r4, r1
 8011098:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801109c:	4616      	mov	r6, r2
 801109e:	461f      	mov	r7, r3
 80110a0:	4605      	mov	r5, r0
 80110a2:	f001 fa55 	bl	8012550 <_localeconv_r>
 80110a6:	f8d0 a000 	ldr.w	sl, [r0]
 80110aa:	4650      	mov	r0, sl
 80110ac:	f7ef f898 	bl	80001e0 <strlen>
 80110b0:	2300      	movs	r3, #0
 80110b2:	930a      	str	r3, [sp, #40]	; 0x28
 80110b4:	6823      	ldr	r3, [r4, #0]
 80110b6:	9305      	str	r3, [sp, #20]
 80110b8:	f8d8 3000 	ldr.w	r3, [r8]
 80110bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80110c0:	3307      	adds	r3, #7
 80110c2:	f023 0307 	bic.w	r3, r3, #7
 80110c6:	f103 0208 	add.w	r2, r3, #8
 80110ca:	f8c8 2000 	str.w	r2, [r8]
 80110ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80110d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80110da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80110de:	9307      	str	r3, [sp, #28]
 80110e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80110e4:	ee08 0a10 	vmov	s16, r0
 80110e8:	4b9f      	ldr	r3, [pc, #636]	; (8011368 <_printf_float+0x2dc>)
 80110ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80110ee:	f04f 32ff 	mov.w	r2, #4294967295
 80110f2:	f7ef fd23 	bl	8000b3c <__aeabi_dcmpun>
 80110f6:	bb88      	cbnz	r0, 801115c <_printf_float+0xd0>
 80110f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80110fc:	4b9a      	ldr	r3, [pc, #616]	; (8011368 <_printf_float+0x2dc>)
 80110fe:	f04f 32ff 	mov.w	r2, #4294967295
 8011102:	f7ef fcfd 	bl	8000b00 <__aeabi_dcmple>
 8011106:	bb48      	cbnz	r0, 801115c <_printf_float+0xd0>
 8011108:	2200      	movs	r2, #0
 801110a:	2300      	movs	r3, #0
 801110c:	4640      	mov	r0, r8
 801110e:	4649      	mov	r1, r9
 8011110:	f7ef fcec 	bl	8000aec <__aeabi_dcmplt>
 8011114:	b110      	cbz	r0, 801111c <_printf_float+0x90>
 8011116:	232d      	movs	r3, #45	; 0x2d
 8011118:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801111c:	4b93      	ldr	r3, [pc, #588]	; (801136c <_printf_float+0x2e0>)
 801111e:	4894      	ldr	r0, [pc, #592]	; (8011370 <_printf_float+0x2e4>)
 8011120:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011124:	bf94      	ite	ls
 8011126:	4698      	movls	r8, r3
 8011128:	4680      	movhi	r8, r0
 801112a:	2303      	movs	r3, #3
 801112c:	6123      	str	r3, [r4, #16]
 801112e:	9b05      	ldr	r3, [sp, #20]
 8011130:	f023 0204 	bic.w	r2, r3, #4
 8011134:	6022      	str	r2, [r4, #0]
 8011136:	f04f 0900 	mov.w	r9, #0
 801113a:	9700      	str	r7, [sp, #0]
 801113c:	4633      	mov	r3, r6
 801113e:	aa0b      	add	r2, sp, #44	; 0x2c
 8011140:	4621      	mov	r1, r4
 8011142:	4628      	mov	r0, r5
 8011144:	f000 f9d8 	bl	80114f8 <_printf_common>
 8011148:	3001      	adds	r0, #1
 801114a:	f040 8090 	bne.w	801126e <_printf_float+0x1e2>
 801114e:	f04f 30ff 	mov.w	r0, #4294967295
 8011152:	b00d      	add	sp, #52	; 0x34
 8011154:	ecbd 8b02 	vpop	{d8}
 8011158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801115c:	4642      	mov	r2, r8
 801115e:	464b      	mov	r3, r9
 8011160:	4640      	mov	r0, r8
 8011162:	4649      	mov	r1, r9
 8011164:	f7ef fcea 	bl	8000b3c <__aeabi_dcmpun>
 8011168:	b140      	cbz	r0, 801117c <_printf_float+0xf0>
 801116a:	464b      	mov	r3, r9
 801116c:	2b00      	cmp	r3, #0
 801116e:	bfbc      	itt	lt
 8011170:	232d      	movlt	r3, #45	; 0x2d
 8011172:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011176:	487f      	ldr	r0, [pc, #508]	; (8011374 <_printf_float+0x2e8>)
 8011178:	4b7f      	ldr	r3, [pc, #508]	; (8011378 <_printf_float+0x2ec>)
 801117a:	e7d1      	b.n	8011120 <_printf_float+0x94>
 801117c:	6863      	ldr	r3, [r4, #4]
 801117e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011182:	9206      	str	r2, [sp, #24]
 8011184:	1c5a      	adds	r2, r3, #1
 8011186:	d13f      	bne.n	8011208 <_printf_float+0x17c>
 8011188:	2306      	movs	r3, #6
 801118a:	6063      	str	r3, [r4, #4]
 801118c:	9b05      	ldr	r3, [sp, #20]
 801118e:	6861      	ldr	r1, [r4, #4]
 8011190:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011194:	2300      	movs	r3, #0
 8011196:	9303      	str	r3, [sp, #12]
 8011198:	ab0a      	add	r3, sp, #40	; 0x28
 801119a:	e9cd b301 	strd	fp, r3, [sp, #4]
 801119e:	ab09      	add	r3, sp, #36	; 0x24
 80111a0:	ec49 8b10 	vmov	d0, r8, r9
 80111a4:	9300      	str	r3, [sp, #0]
 80111a6:	6022      	str	r2, [r4, #0]
 80111a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80111ac:	4628      	mov	r0, r5
 80111ae:	f7ff fecd 	bl	8010f4c <__cvt>
 80111b2:	9b06      	ldr	r3, [sp, #24]
 80111b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80111b6:	2b47      	cmp	r3, #71	; 0x47
 80111b8:	4680      	mov	r8, r0
 80111ba:	d108      	bne.n	80111ce <_printf_float+0x142>
 80111bc:	1cc8      	adds	r0, r1, #3
 80111be:	db02      	blt.n	80111c6 <_printf_float+0x13a>
 80111c0:	6863      	ldr	r3, [r4, #4]
 80111c2:	4299      	cmp	r1, r3
 80111c4:	dd41      	ble.n	801124a <_printf_float+0x1be>
 80111c6:	f1ab 0b02 	sub.w	fp, fp, #2
 80111ca:	fa5f fb8b 	uxtb.w	fp, fp
 80111ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80111d2:	d820      	bhi.n	8011216 <_printf_float+0x18a>
 80111d4:	3901      	subs	r1, #1
 80111d6:	465a      	mov	r2, fp
 80111d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80111dc:	9109      	str	r1, [sp, #36]	; 0x24
 80111de:	f7ff ff17 	bl	8011010 <__exponent>
 80111e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80111e4:	1813      	adds	r3, r2, r0
 80111e6:	2a01      	cmp	r2, #1
 80111e8:	4681      	mov	r9, r0
 80111ea:	6123      	str	r3, [r4, #16]
 80111ec:	dc02      	bgt.n	80111f4 <_printf_float+0x168>
 80111ee:	6822      	ldr	r2, [r4, #0]
 80111f0:	07d2      	lsls	r2, r2, #31
 80111f2:	d501      	bpl.n	80111f8 <_printf_float+0x16c>
 80111f4:	3301      	adds	r3, #1
 80111f6:	6123      	str	r3, [r4, #16]
 80111f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	d09c      	beq.n	801113a <_printf_float+0xae>
 8011200:	232d      	movs	r3, #45	; 0x2d
 8011202:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011206:	e798      	b.n	801113a <_printf_float+0xae>
 8011208:	9a06      	ldr	r2, [sp, #24]
 801120a:	2a47      	cmp	r2, #71	; 0x47
 801120c:	d1be      	bne.n	801118c <_printf_float+0x100>
 801120e:	2b00      	cmp	r3, #0
 8011210:	d1bc      	bne.n	801118c <_printf_float+0x100>
 8011212:	2301      	movs	r3, #1
 8011214:	e7b9      	b.n	801118a <_printf_float+0xfe>
 8011216:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801121a:	d118      	bne.n	801124e <_printf_float+0x1c2>
 801121c:	2900      	cmp	r1, #0
 801121e:	6863      	ldr	r3, [r4, #4]
 8011220:	dd0b      	ble.n	801123a <_printf_float+0x1ae>
 8011222:	6121      	str	r1, [r4, #16]
 8011224:	b913      	cbnz	r3, 801122c <_printf_float+0x1a0>
 8011226:	6822      	ldr	r2, [r4, #0]
 8011228:	07d0      	lsls	r0, r2, #31
 801122a:	d502      	bpl.n	8011232 <_printf_float+0x1a6>
 801122c:	3301      	adds	r3, #1
 801122e:	440b      	add	r3, r1
 8011230:	6123      	str	r3, [r4, #16]
 8011232:	65a1      	str	r1, [r4, #88]	; 0x58
 8011234:	f04f 0900 	mov.w	r9, #0
 8011238:	e7de      	b.n	80111f8 <_printf_float+0x16c>
 801123a:	b913      	cbnz	r3, 8011242 <_printf_float+0x1b6>
 801123c:	6822      	ldr	r2, [r4, #0]
 801123e:	07d2      	lsls	r2, r2, #31
 8011240:	d501      	bpl.n	8011246 <_printf_float+0x1ba>
 8011242:	3302      	adds	r3, #2
 8011244:	e7f4      	b.n	8011230 <_printf_float+0x1a4>
 8011246:	2301      	movs	r3, #1
 8011248:	e7f2      	b.n	8011230 <_printf_float+0x1a4>
 801124a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801124e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011250:	4299      	cmp	r1, r3
 8011252:	db05      	blt.n	8011260 <_printf_float+0x1d4>
 8011254:	6823      	ldr	r3, [r4, #0]
 8011256:	6121      	str	r1, [r4, #16]
 8011258:	07d8      	lsls	r0, r3, #31
 801125a:	d5ea      	bpl.n	8011232 <_printf_float+0x1a6>
 801125c:	1c4b      	adds	r3, r1, #1
 801125e:	e7e7      	b.n	8011230 <_printf_float+0x1a4>
 8011260:	2900      	cmp	r1, #0
 8011262:	bfd4      	ite	le
 8011264:	f1c1 0202 	rsble	r2, r1, #2
 8011268:	2201      	movgt	r2, #1
 801126a:	4413      	add	r3, r2
 801126c:	e7e0      	b.n	8011230 <_printf_float+0x1a4>
 801126e:	6823      	ldr	r3, [r4, #0]
 8011270:	055a      	lsls	r2, r3, #21
 8011272:	d407      	bmi.n	8011284 <_printf_float+0x1f8>
 8011274:	6923      	ldr	r3, [r4, #16]
 8011276:	4642      	mov	r2, r8
 8011278:	4631      	mov	r1, r6
 801127a:	4628      	mov	r0, r5
 801127c:	47b8      	blx	r7
 801127e:	3001      	adds	r0, #1
 8011280:	d12c      	bne.n	80112dc <_printf_float+0x250>
 8011282:	e764      	b.n	801114e <_printf_float+0xc2>
 8011284:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011288:	f240 80e0 	bls.w	801144c <_printf_float+0x3c0>
 801128c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011290:	2200      	movs	r2, #0
 8011292:	2300      	movs	r3, #0
 8011294:	f7ef fc20 	bl	8000ad8 <__aeabi_dcmpeq>
 8011298:	2800      	cmp	r0, #0
 801129a:	d034      	beq.n	8011306 <_printf_float+0x27a>
 801129c:	4a37      	ldr	r2, [pc, #220]	; (801137c <_printf_float+0x2f0>)
 801129e:	2301      	movs	r3, #1
 80112a0:	4631      	mov	r1, r6
 80112a2:	4628      	mov	r0, r5
 80112a4:	47b8      	blx	r7
 80112a6:	3001      	adds	r0, #1
 80112a8:	f43f af51 	beq.w	801114e <_printf_float+0xc2>
 80112ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80112b0:	429a      	cmp	r2, r3
 80112b2:	db02      	blt.n	80112ba <_printf_float+0x22e>
 80112b4:	6823      	ldr	r3, [r4, #0]
 80112b6:	07d8      	lsls	r0, r3, #31
 80112b8:	d510      	bpl.n	80112dc <_printf_float+0x250>
 80112ba:	ee18 3a10 	vmov	r3, s16
 80112be:	4652      	mov	r2, sl
 80112c0:	4631      	mov	r1, r6
 80112c2:	4628      	mov	r0, r5
 80112c4:	47b8      	blx	r7
 80112c6:	3001      	adds	r0, #1
 80112c8:	f43f af41 	beq.w	801114e <_printf_float+0xc2>
 80112cc:	f04f 0800 	mov.w	r8, #0
 80112d0:	f104 091a 	add.w	r9, r4, #26
 80112d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80112d6:	3b01      	subs	r3, #1
 80112d8:	4543      	cmp	r3, r8
 80112da:	dc09      	bgt.n	80112f0 <_printf_float+0x264>
 80112dc:	6823      	ldr	r3, [r4, #0]
 80112de:	079b      	lsls	r3, r3, #30
 80112e0:	f100 8105 	bmi.w	80114ee <_printf_float+0x462>
 80112e4:	68e0      	ldr	r0, [r4, #12]
 80112e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80112e8:	4298      	cmp	r0, r3
 80112ea:	bfb8      	it	lt
 80112ec:	4618      	movlt	r0, r3
 80112ee:	e730      	b.n	8011152 <_printf_float+0xc6>
 80112f0:	2301      	movs	r3, #1
 80112f2:	464a      	mov	r2, r9
 80112f4:	4631      	mov	r1, r6
 80112f6:	4628      	mov	r0, r5
 80112f8:	47b8      	blx	r7
 80112fa:	3001      	adds	r0, #1
 80112fc:	f43f af27 	beq.w	801114e <_printf_float+0xc2>
 8011300:	f108 0801 	add.w	r8, r8, #1
 8011304:	e7e6      	b.n	80112d4 <_printf_float+0x248>
 8011306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011308:	2b00      	cmp	r3, #0
 801130a:	dc39      	bgt.n	8011380 <_printf_float+0x2f4>
 801130c:	4a1b      	ldr	r2, [pc, #108]	; (801137c <_printf_float+0x2f0>)
 801130e:	2301      	movs	r3, #1
 8011310:	4631      	mov	r1, r6
 8011312:	4628      	mov	r0, r5
 8011314:	47b8      	blx	r7
 8011316:	3001      	adds	r0, #1
 8011318:	f43f af19 	beq.w	801114e <_printf_float+0xc2>
 801131c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011320:	4313      	orrs	r3, r2
 8011322:	d102      	bne.n	801132a <_printf_float+0x29e>
 8011324:	6823      	ldr	r3, [r4, #0]
 8011326:	07d9      	lsls	r1, r3, #31
 8011328:	d5d8      	bpl.n	80112dc <_printf_float+0x250>
 801132a:	ee18 3a10 	vmov	r3, s16
 801132e:	4652      	mov	r2, sl
 8011330:	4631      	mov	r1, r6
 8011332:	4628      	mov	r0, r5
 8011334:	47b8      	blx	r7
 8011336:	3001      	adds	r0, #1
 8011338:	f43f af09 	beq.w	801114e <_printf_float+0xc2>
 801133c:	f04f 0900 	mov.w	r9, #0
 8011340:	f104 0a1a 	add.w	sl, r4, #26
 8011344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011346:	425b      	negs	r3, r3
 8011348:	454b      	cmp	r3, r9
 801134a:	dc01      	bgt.n	8011350 <_printf_float+0x2c4>
 801134c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801134e:	e792      	b.n	8011276 <_printf_float+0x1ea>
 8011350:	2301      	movs	r3, #1
 8011352:	4652      	mov	r2, sl
 8011354:	4631      	mov	r1, r6
 8011356:	4628      	mov	r0, r5
 8011358:	47b8      	blx	r7
 801135a:	3001      	adds	r0, #1
 801135c:	f43f aef7 	beq.w	801114e <_printf_float+0xc2>
 8011360:	f109 0901 	add.w	r9, r9, #1
 8011364:	e7ee      	b.n	8011344 <_printf_float+0x2b8>
 8011366:	bf00      	nop
 8011368:	7fefffff 	.word	0x7fefffff
 801136c:	08013ec4 	.word	0x08013ec4
 8011370:	08013ec8 	.word	0x08013ec8
 8011374:	08013ed0 	.word	0x08013ed0
 8011378:	08013ecc 	.word	0x08013ecc
 801137c:	08013ed4 	.word	0x08013ed4
 8011380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011382:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011384:	429a      	cmp	r2, r3
 8011386:	bfa8      	it	ge
 8011388:	461a      	movge	r2, r3
 801138a:	2a00      	cmp	r2, #0
 801138c:	4691      	mov	r9, r2
 801138e:	dc37      	bgt.n	8011400 <_printf_float+0x374>
 8011390:	f04f 0b00 	mov.w	fp, #0
 8011394:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011398:	f104 021a 	add.w	r2, r4, #26
 801139c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801139e:	9305      	str	r3, [sp, #20]
 80113a0:	eba3 0309 	sub.w	r3, r3, r9
 80113a4:	455b      	cmp	r3, fp
 80113a6:	dc33      	bgt.n	8011410 <_printf_float+0x384>
 80113a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80113ac:	429a      	cmp	r2, r3
 80113ae:	db3b      	blt.n	8011428 <_printf_float+0x39c>
 80113b0:	6823      	ldr	r3, [r4, #0]
 80113b2:	07da      	lsls	r2, r3, #31
 80113b4:	d438      	bmi.n	8011428 <_printf_float+0x39c>
 80113b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80113b8:	9b05      	ldr	r3, [sp, #20]
 80113ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80113bc:	1ad3      	subs	r3, r2, r3
 80113be:	eba2 0901 	sub.w	r9, r2, r1
 80113c2:	4599      	cmp	r9, r3
 80113c4:	bfa8      	it	ge
 80113c6:	4699      	movge	r9, r3
 80113c8:	f1b9 0f00 	cmp.w	r9, #0
 80113cc:	dc35      	bgt.n	801143a <_printf_float+0x3ae>
 80113ce:	f04f 0800 	mov.w	r8, #0
 80113d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80113d6:	f104 0a1a 	add.w	sl, r4, #26
 80113da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80113de:	1a9b      	subs	r3, r3, r2
 80113e0:	eba3 0309 	sub.w	r3, r3, r9
 80113e4:	4543      	cmp	r3, r8
 80113e6:	f77f af79 	ble.w	80112dc <_printf_float+0x250>
 80113ea:	2301      	movs	r3, #1
 80113ec:	4652      	mov	r2, sl
 80113ee:	4631      	mov	r1, r6
 80113f0:	4628      	mov	r0, r5
 80113f2:	47b8      	blx	r7
 80113f4:	3001      	adds	r0, #1
 80113f6:	f43f aeaa 	beq.w	801114e <_printf_float+0xc2>
 80113fa:	f108 0801 	add.w	r8, r8, #1
 80113fe:	e7ec      	b.n	80113da <_printf_float+0x34e>
 8011400:	4613      	mov	r3, r2
 8011402:	4631      	mov	r1, r6
 8011404:	4642      	mov	r2, r8
 8011406:	4628      	mov	r0, r5
 8011408:	47b8      	blx	r7
 801140a:	3001      	adds	r0, #1
 801140c:	d1c0      	bne.n	8011390 <_printf_float+0x304>
 801140e:	e69e      	b.n	801114e <_printf_float+0xc2>
 8011410:	2301      	movs	r3, #1
 8011412:	4631      	mov	r1, r6
 8011414:	4628      	mov	r0, r5
 8011416:	9205      	str	r2, [sp, #20]
 8011418:	47b8      	blx	r7
 801141a:	3001      	adds	r0, #1
 801141c:	f43f ae97 	beq.w	801114e <_printf_float+0xc2>
 8011420:	9a05      	ldr	r2, [sp, #20]
 8011422:	f10b 0b01 	add.w	fp, fp, #1
 8011426:	e7b9      	b.n	801139c <_printf_float+0x310>
 8011428:	ee18 3a10 	vmov	r3, s16
 801142c:	4652      	mov	r2, sl
 801142e:	4631      	mov	r1, r6
 8011430:	4628      	mov	r0, r5
 8011432:	47b8      	blx	r7
 8011434:	3001      	adds	r0, #1
 8011436:	d1be      	bne.n	80113b6 <_printf_float+0x32a>
 8011438:	e689      	b.n	801114e <_printf_float+0xc2>
 801143a:	9a05      	ldr	r2, [sp, #20]
 801143c:	464b      	mov	r3, r9
 801143e:	4442      	add	r2, r8
 8011440:	4631      	mov	r1, r6
 8011442:	4628      	mov	r0, r5
 8011444:	47b8      	blx	r7
 8011446:	3001      	adds	r0, #1
 8011448:	d1c1      	bne.n	80113ce <_printf_float+0x342>
 801144a:	e680      	b.n	801114e <_printf_float+0xc2>
 801144c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801144e:	2a01      	cmp	r2, #1
 8011450:	dc01      	bgt.n	8011456 <_printf_float+0x3ca>
 8011452:	07db      	lsls	r3, r3, #31
 8011454:	d538      	bpl.n	80114c8 <_printf_float+0x43c>
 8011456:	2301      	movs	r3, #1
 8011458:	4642      	mov	r2, r8
 801145a:	4631      	mov	r1, r6
 801145c:	4628      	mov	r0, r5
 801145e:	47b8      	blx	r7
 8011460:	3001      	adds	r0, #1
 8011462:	f43f ae74 	beq.w	801114e <_printf_float+0xc2>
 8011466:	ee18 3a10 	vmov	r3, s16
 801146a:	4652      	mov	r2, sl
 801146c:	4631      	mov	r1, r6
 801146e:	4628      	mov	r0, r5
 8011470:	47b8      	blx	r7
 8011472:	3001      	adds	r0, #1
 8011474:	f43f ae6b 	beq.w	801114e <_printf_float+0xc2>
 8011478:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801147c:	2200      	movs	r2, #0
 801147e:	2300      	movs	r3, #0
 8011480:	f7ef fb2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8011484:	b9d8      	cbnz	r0, 80114be <_printf_float+0x432>
 8011486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011488:	f108 0201 	add.w	r2, r8, #1
 801148c:	3b01      	subs	r3, #1
 801148e:	4631      	mov	r1, r6
 8011490:	4628      	mov	r0, r5
 8011492:	47b8      	blx	r7
 8011494:	3001      	adds	r0, #1
 8011496:	d10e      	bne.n	80114b6 <_printf_float+0x42a>
 8011498:	e659      	b.n	801114e <_printf_float+0xc2>
 801149a:	2301      	movs	r3, #1
 801149c:	4652      	mov	r2, sl
 801149e:	4631      	mov	r1, r6
 80114a0:	4628      	mov	r0, r5
 80114a2:	47b8      	blx	r7
 80114a4:	3001      	adds	r0, #1
 80114a6:	f43f ae52 	beq.w	801114e <_printf_float+0xc2>
 80114aa:	f108 0801 	add.w	r8, r8, #1
 80114ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80114b0:	3b01      	subs	r3, #1
 80114b2:	4543      	cmp	r3, r8
 80114b4:	dcf1      	bgt.n	801149a <_printf_float+0x40e>
 80114b6:	464b      	mov	r3, r9
 80114b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80114bc:	e6dc      	b.n	8011278 <_printf_float+0x1ec>
 80114be:	f04f 0800 	mov.w	r8, #0
 80114c2:	f104 0a1a 	add.w	sl, r4, #26
 80114c6:	e7f2      	b.n	80114ae <_printf_float+0x422>
 80114c8:	2301      	movs	r3, #1
 80114ca:	4642      	mov	r2, r8
 80114cc:	e7df      	b.n	801148e <_printf_float+0x402>
 80114ce:	2301      	movs	r3, #1
 80114d0:	464a      	mov	r2, r9
 80114d2:	4631      	mov	r1, r6
 80114d4:	4628      	mov	r0, r5
 80114d6:	47b8      	blx	r7
 80114d8:	3001      	adds	r0, #1
 80114da:	f43f ae38 	beq.w	801114e <_printf_float+0xc2>
 80114de:	f108 0801 	add.w	r8, r8, #1
 80114e2:	68e3      	ldr	r3, [r4, #12]
 80114e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80114e6:	1a5b      	subs	r3, r3, r1
 80114e8:	4543      	cmp	r3, r8
 80114ea:	dcf0      	bgt.n	80114ce <_printf_float+0x442>
 80114ec:	e6fa      	b.n	80112e4 <_printf_float+0x258>
 80114ee:	f04f 0800 	mov.w	r8, #0
 80114f2:	f104 0919 	add.w	r9, r4, #25
 80114f6:	e7f4      	b.n	80114e2 <_printf_float+0x456>

080114f8 <_printf_common>:
 80114f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80114fc:	4616      	mov	r6, r2
 80114fe:	4699      	mov	r9, r3
 8011500:	688a      	ldr	r2, [r1, #8]
 8011502:	690b      	ldr	r3, [r1, #16]
 8011504:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011508:	4293      	cmp	r3, r2
 801150a:	bfb8      	it	lt
 801150c:	4613      	movlt	r3, r2
 801150e:	6033      	str	r3, [r6, #0]
 8011510:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011514:	4607      	mov	r7, r0
 8011516:	460c      	mov	r4, r1
 8011518:	b10a      	cbz	r2, 801151e <_printf_common+0x26>
 801151a:	3301      	adds	r3, #1
 801151c:	6033      	str	r3, [r6, #0]
 801151e:	6823      	ldr	r3, [r4, #0]
 8011520:	0699      	lsls	r1, r3, #26
 8011522:	bf42      	ittt	mi
 8011524:	6833      	ldrmi	r3, [r6, #0]
 8011526:	3302      	addmi	r3, #2
 8011528:	6033      	strmi	r3, [r6, #0]
 801152a:	6825      	ldr	r5, [r4, #0]
 801152c:	f015 0506 	ands.w	r5, r5, #6
 8011530:	d106      	bne.n	8011540 <_printf_common+0x48>
 8011532:	f104 0a19 	add.w	sl, r4, #25
 8011536:	68e3      	ldr	r3, [r4, #12]
 8011538:	6832      	ldr	r2, [r6, #0]
 801153a:	1a9b      	subs	r3, r3, r2
 801153c:	42ab      	cmp	r3, r5
 801153e:	dc26      	bgt.n	801158e <_printf_common+0x96>
 8011540:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011544:	1e13      	subs	r3, r2, #0
 8011546:	6822      	ldr	r2, [r4, #0]
 8011548:	bf18      	it	ne
 801154a:	2301      	movne	r3, #1
 801154c:	0692      	lsls	r2, r2, #26
 801154e:	d42b      	bmi.n	80115a8 <_printf_common+0xb0>
 8011550:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011554:	4649      	mov	r1, r9
 8011556:	4638      	mov	r0, r7
 8011558:	47c0      	blx	r8
 801155a:	3001      	adds	r0, #1
 801155c:	d01e      	beq.n	801159c <_printf_common+0xa4>
 801155e:	6823      	ldr	r3, [r4, #0]
 8011560:	68e5      	ldr	r5, [r4, #12]
 8011562:	6832      	ldr	r2, [r6, #0]
 8011564:	f003 0306 	and.w	r3, r3, #6
 8011568:	2b04      	cmp	r3, #4
 801156a:	bf08      	it	eq
 801156c:	1aad      	subeq	r5, r5, r2
 801156e:	68a3      	ldr	r3, [r4, #8]
 8011570:	6922      	ldr	r2, [r4, #16]
 8011572:	bf0c      	ite	eq
 8011574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011578:	2500      	movne	r5, #0
 801157a:	4293      	cmp	r3, r2
 801157c:	bfc4      	itt	gt
 801157e:	1a9b      	subgt	r3, r3, r2
 8011580:	18ed      	addgt	r5, r5, r3
 8011582:	2600      	movs	r6, #0
 8011584:	341a      	adds	r4, #26
 8011586:	42b5      	cmp	r5, r6
 8011588:	d11a      	bne.n	80115c0 <_printf_common+0xc8>
 801158a:	2000      	movs	r0, #0
 801158c:	e008      	b.n	80115a0 <_printf_common+0xa8>
 801158e:	2301      	movs	r3, #1
 8011590:	4652      	mov	r2, sl
 8011592:	4649      	mov	r1, r9
 8011594:	4638      	mov	r0, r7
 8011596:	47c0      	blx	r8
 8011598:	3001      	adds	r0, #1
 801159a:	d103      	bne.n	80115a4 <_printf_common+0xac>
 801159c:	f04f 30ff 	mov.w	r0, #4294967295
 80115a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115a4:	3501      	adds	r5, #1
 80115a6:	e7c6      	b.n	8011536 <_printf_common+0x3e>
 80115a8:	18e1      	adds	r1, r4, r3
 80115aa:	1c5a      	adds	r2, r3, #1
 80115ac:	2030      	movs	r0, #48	; 0x30
 80115ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80115b2:	4422      	add	r2, r4
 80115b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80115b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80115bc:	3302      	adds	r3, #2
 80115be:	e7c7      	b.n	8011550 <_printf_common+0x58>
 80115c0:	2301      	movs	r3, #1
 80115c2:	4622      	mov	r2, r4
 80115c4:	4649      	mov	r1, r9
 80115c6:	4638      	mov	r0, r7
 80115c8:	47c0      	blx	r8
 80115ca:	3001      	adds	r0, #1
 80115cc:	d0e6      	beq.n	801159c <_printf_common+0xa4>
 80115ce:	3601      	adds	r6, #1
 80115d0:	e7d9      	b.n	8011586 <_printf_common+0x8e>
	...

080115d4 <_printf_i>:
 80115d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80115d8:	460c      	mov	r4, r1
 80115da:	4691      	mov	r9, r2
 80115dc:	7e27      	ldrb	r7, [r4, #24]
 80115de:	990c      	ldr	r1, [sp, #48]	; 0x30
 80115e0:	2f78      	cmp	r7, #120	; 0x78
 80115e2:	4680      	mov	r8, r0
 80115e4:	469a      	mov	sl, r3
 80115e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80115ea:	d807      	bhi.n	80115fc <_printf_i+0x28>
 80115ec:	2f62      	cmp	r7, #98	; 0x62
 80115ee:	d80a      	bhi.n	8011606 <_printf_i+0x32>
 80115f0:	2f00      	cmp	r7, #0
 80115f2:	f000 80d8 	beq.w	80117a6 <_printf_i+0x1d2>
 80115f6:	2f58      	cmp	r7, #88	; 0x58
 80115f8:	f000 80a3 	beq.w	8011742 <_printf_i+0x16e>
 80115fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011600:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011604:	e03a      	b.n	801167c <_printf_i+0xa8>
 8011606:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801160a:	2b15      	cmp	r3, #21
 801160c:	d8f6      	bhi.n	80115fc <_printf_i+0x28>
 801160e:	a001      	add	r0, pc, #4	; (adr r0, 8011614 <_printf_i+0x40>)
 8011610:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8011614:	0801166d 	.word	0x0801166d
 8011618:	08011681 	.word	0x08011681
 801161c:	080115fd 	.word	0x080115fd
 8011620:	080115fd 	.word	0x080115fd
 8011624:	080115fd 	.word	0x080115fd
 8011628:	080115fd 	.word	0x080115fd
 801162c:	08011681 	.word	0x08011681
 8011630:	080115fd 	.word	0x080115fd
 8011634:	080115fd 	.word	0x080115fd
 8011638:	080115fd 	.word	0x080115fd
 801163c:	080115fd 	.word	0x080115fd
 8011640:	0801178d 	.word	0x0801178d
 8011644:	080116b1 	.word	0x080116b1
 8011648:	0801176f 	.word	0x0801176f
 801164c:	080115fd 	.word	0x080115fd
 8011650:	080115fd 	.word	0x080115fd
 8011654:	080117af 	.word	0x080117af
 8011658:	080115fd 	.word	0x080115fd
 801165c:	080116b1 	.word	0x080116b1
 8011660:	080115fd 	.word	0x080115fd
 8011664:	080115fd 	.word	0x080115fd
 8011668:	08011777 	.word	0x08011777
 801166c:	680b      	ldr	r3, [r1, #0]
 801166e:	1d1a      	adds	r2, r3, #4
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	600a      	str	r2, [r1, #0]
 8011674:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011678:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801167c:	2301      	movs	r3, #1
 801167e:	e0a3      	b.n	80117c8 <_printf_i+0x1f4>
 8011680:	6825      	ldr	r5, [r4, #0]
 8011682:	6808      	ldr	r0, [r1, #0]
 8011684:	062e      	lsls	r6, r5, #24
 8011686:	f100 0304 	add.w	r3, r0, #4
 801168a:	d50a      	bpl.n	80116a2 <_printf_i+0xce>
 801168c:	6805      	ldr	r5, [r0, #0]
 801168e:	600b      	str	r3, [r1, #0]
 8011690:	2d00      	cmp	r5, #0
 8011692:	da03      	bge.n	801169c <_printf_i+0xc8>
 8011694:	232d      	movs	r3, #45	; 0x2d
 8011696:	426d      	negs	r5, r5
 8011698:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801169c:	485e      	ldr	r0, [pc, #376]	; (8011818 <_printf_i+0x244>)
 801169e:	230a      	movs	r3, #10
 80116a0:	e019      	b.n	80116d6 <_printf_i+0x102>
 80116a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80116a6:	6805      	ldr	r5, [r0, #0]
 80116a8:	600b      	str	r3, [r1, #0]
 80116aa:	bf18      	it	ne
 80116ac:	b22d      	sxthne	r5, r5
 80116ae:	e7ef      	b.n	8011690 <_printf_i+0xbc>
 80116b0:	680b      	ldr	r3, [r1, #0]
 80116b2:	6825      	ldr	r5, [r4, #0]
 80116b4:	1d18      	adds	r0, r3, #4
 80116b6:	6008      	str	r0, [r1, #0]
 80116b8:	0628      	lsls	r0, r5, #24
 80116ba:	d501      	bpl.n	80116c0 <_printf_i+0xec>
 80116bc:	681d      	ldr	r5, [r3, #0]
 80116be:	e002      	b.n	80116c6 <_printf_i+0xf2>
 80116c0:	0669      	lsls	r1, r5, #25
 80116c2:	d5fb      	bpl.n	80116bc <_printf_i+0xe8>
 80116c4:	881d      	ldrh	r5, [r3, #0]
 80116c6:	4854      	ldr	r0, [pc, #336]	; (8011818 <_printf_i+0x244>)
 80116c8:	2f6f      	cmp	r7, #111	; 0x6f
 80116ca:	bf0c      	ite	eq
 80116cc:	2308      	moveq	r3, #8
 80116ce:	230a      	movne	r3, #10
 80116d0:	2100      	movs	r1, #0
 80116d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80116d6:	6866      	ldr	r6, [r4, #4]
 80116d8:	60a6      	str	r6, [r4, #8]
 80116da:	2e00      	cmp	r6, #0
 80116dc:	bfa2      	ittt	ge
 80116de:	6821      	ldrge	r1, [r4, #0]
 80116e0:	f021 0104 	bicge.w	r1, r1, #4
 80116e4:	6021      	strge	r1, [r4, #0]
 80116e6:	b90d      	cbnz	r5, 80116ec <_printf_i+0x118>
 80116e8:	2e00      	cmp	r6, #0
 80116ea:	d04d      	beq.n	8011788 <_printf_i+0x1b4>
 80116ec:	4616      	mov	r6, r2
 80116ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80116f2:	fb03 5711 	mls	r7, r3, r1, r5
 80116f6:	5dc7      	ldrb	r7, [r0, r7]
 80116f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80116fc:	462f      	mov	r7, r5
 80116fe:	42bb      	cmp	r3, r7
 8011700:	460d      	mov	r5, r1
 8011702:	d9f4      	bls.n	80116ee <_printf_i+0x11a>
 8011704:	2b08      	cmp	r3, #8
 8011706:	d10b      	bne.n	8011720 <_printf_i+0x14c>
 8011708:	6823      	ldr	r3, [r4, #0]
 801170a:	07df      	lsls	r7, r3, #31
 801170c:	d508      	bpl.n	8011720 <_printf_i+0x14c>
 801170e:	6923      	ldr	r3, [r4, #16]
 8011710:	6861      	ldr	r1, [r4, #4]
 8011712:	4299      	cmp	r1, r3
 8011714:	bfde      	ittt	le
 8011716:	2330      	movle	r3, #48	; 0x30
 8011718:	f806 3c01 	strble.w	r3, [r6, #-1]
 801171c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011720:	1b92      	subs	r2, r2, r6
 8011722:	6122      	str	r2, [r4, #16]
 8011724:	f8cd a000 	str.w	sl, [sp]
 8011728:	464b      	mov	r3, r9
 801172a:	aa03      	add	r2, sp, #12
 801172c:	4621      	mov	r1, r4
 801172e:	4640      	mov	r0, r8
 8011730:	f7ff fee2 	bl	80114f8 <_printf_common>
 8011734:	3001      	adds	r0, #1
 8011736:	d14c      	bne.n	80117d2 <_printf_i+0x1fe>
 8011738:	f04f 30ff 	mov.w	r0, #4294967295
 801173c:	b004      	add	sp, #16
 801173e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011742:	4835      	ldr	r0, [pc, #212]	; (8011818 <_printf_i+0x244>)
 8011744:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011748:	6823      	ldr	r3, [r4, #0]
 801174a:	680e      	ldr	r6, [r1, #0]
 801174c:	061f      	lsls	r7, r3, #24
 801174e:	f856 5b04 	ldr.w	r5, [r6], #4
 8011752:	600e      	str	r6, [r1, #0]
 8011754:	d514      	bpl.n	8011780 <_printf_i+0x1ac>
 8011756:	07d9      	lsls	r1, r3, #31
 8011758:	bf44      	itt	mi
 801175a:	f043 0320 	orrmi.w	r3, r3, #32
 801175e:	6023      	strmi	r3, [r4, #0]
 8011760:	b91d      	cbnz	r5, 801176a <_printf_i+0x196>
 8011762:	6823      	ldr	r3, [r4, #0]
 8011764:	f023 0320 	bic.w	r3, r3, #32
 8011768:	6023      	str	r3, [r4, #0]
 801176a:	2310      	movs	r3, #16
 801176c:	e7b0      	b.n	80116d0 <_printf_i+0xfc>
 801176e:	6823      	ldr	r3, [r4, #0]
 8011770:	f043 0320 	orr.w	r3, r3, #32
 8011774:	6023      	str	r3, [r4, #0]
 8011776:	2378      	movs	r3, #120	; 0x78
 8011778:	4828      	ldr	r0, [pc, #160]	; (801181c <_printf_i+0x248>)
 801177a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801177e:	e7e3      	b.n	8011748 <_printf_i+0x174>
 8011780:	065e      	lsls	r6, r3, #25
 8011782:	bf48      	it	mi
 8011784:	b2ad      	uxthmi	r5, r5
 8011786:	e7e6      	b.n	8011756 <_printf_i+0x182>
 8011788:	4616      	mov	r6, r2
 801178a:	e7bb      	b.n	8011704 <_printf_i+0x130>
 801178c:	680b      	ldr	r3, [r1, #0]
 801178e:	6826      	ldr	r6, [r4, #0]
 8011790:	6960      	ldr	r0, [r4, #20]
 8011792:	1d1d      	adds	r5, r3, #4
 8011794:	600d      	str	r5, [r1, #0]
 8011796:	0635      	lsls	r5, r6, #24
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	d501      	bpl.n	80117a0 <_printf_i+0x1cc>
 801179c:	6018      	str	r0, [r3, #0]
 801179e:	e002      	b.n	80117a6 <_printf_i+0x1d2>
 80117a0:	0671      	lsls	r1, r6, #25
 80117a2:	d5fb      	bpl.n	801179c <_printf_i+0x1c8>
 80117a4:	8018      	strh	r0, [r3, #0]
 80117a6:	2300      	movs	r3, #0
 80117a8:	6123      	str	r3, [r4, #16]
 80117aa:	4616      	mov	r6, r2
 80117ac:	e7ba      	b.n	8011724 <_printf_i+0x150>
 80117ae:	680b      	ldr	r3, [r1, #0]
 80117b0:	1d1a      	adds	r2, r3, #4
 80117b2:	600a      	str	r2, [r1, #0]
 80117b4:	681e      	ldr	r6, [r3, #0]
 80117b6:	6862      	ldr	r2, [r4, #4]
 80117b8:	2100      	movs	r1, #0
 80117ba:	4630      	mov	r0, r6
 80117bc:	f7ee fd18 	bl	80001f0 <memchr>
 80117c0:	b108      	cbz	r0, 80117c6 <_printf_i+0x1f2>
 80117c2:	1b80      	subs	r0, r0, r6
 80117c4:	6060      	str	r0, [r4, #4]
 80117c6:	6863      	ldr	r3, [r4, #4]
 80117c8:	6123      	str	r3, [r4, #16]
 80117ca:	2300      	movs	r3, #0
 80117cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80117d0:	e7a8      	b.n	8011724 <_printf_i+0x150>
 80117d2:	6923      	ldr	r3, [r4, #16]
 80117d4:	4632      	mov	r2, r6
 80117d6:	4649      	mov	r1, r9
 80117d8:	4640      	mov	r0, r8
 80117da:	47d0      	blx	sl
 80117dc:	3001      	adds	r0, #1
 80117de:	d0ab      	beq.n	8011738 <_printf_i+0x164>
 80117e0:	6823      	ldr	r3, [r4, #0]
 80117e2:	079b      	lsls	r3, r3, #30
 80117e4:	d413      	bmi.n	801180e <_printf_i+0x23a>
 80117e6:	68e0      	ldr	r0, [r4, #12]
 80117e8:	9b03      	ldr	r3, [sp, #12]
 80117ea:	4298      	cmp	r0, r3
 80117ec:	bfb8      	it	lt
 80117ee:	4618      	movlt	r0, r3
 80117f0:	e7a4      	b.n	801173c <_printf_i+0x168>
 80117f2:	2301      	movs	r3, #1
 80117f4:	4632      	mov	r2, r6
 80117f6:	4649      	mov	r1, r9
 80117f8:	4640      	mov	r0, r8
 80117fa:	47d0      	blx	sl
 80117fc:	3001      	adds	r0, #1
 80117fe:	d09b      	beq.n	8011738 <_printf_i+0x164>
 8011800:	3501      	adds	r5, #1
 8011802:	68e3      	ldr	r3, [r4, #12]
 8011804:	9903      	ldr	r1, [sp, #12]
 8011806:	1a5b      	subs	r3, r3, r1
 8011808:	42ab      	cmp	r3, r5
 801180a:	dcf2      	bgt.n	80117f2 <_printf_i+0x21e>
 801180c:	e7eb      	b.n	80117e6 <_printf_i+0x212>
 801180e:	2500      	movs	r5, #0
 8011810:	f104 0619 	add.w	r6, r4, #25
 8011814:	e7f5      	b.n	8011802 <_printf_i+0x22e>
 8011816:	bf00      	nop
 8011818:	08013ed6 	.word	0x08013ed6
 801181c:	08013ee7 	.word	0x08013ee7

08011820 <siprintf>:
 8011820:	b40e      	push	{r1, r2, r3}
 8011822:	b500      	push	{lr}
 8011824:	b09c      	sub	sp, #112	; 0x70
 8011826:	ab1d      	add	r3, sp, #116	; 0x74
 8011828:	9002      	str	r0, [sp, #8]
 801182a:	9006      	str	r0, [sp, #24]
 801182c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011830:	4809      	ldr	r0, [pc, #36]	; (8011858 <siprintf+0x38>)
 8011832:	9107      	str	r1, [sp, #28]
 8011834:	9104      	str	r1, [sp, #16]
 8011836:	4909      	ldr	r1, [pc, #36]	; (801185c <siprintf+0x3c>)
 8011838:	f853 2b04 	ldr.w	r2, [r3], #4
 801183c:	9105      	str	r1, [sp, #20]
 801183e:	6800      	ldr	r0, [r0, #0]
 8011840:	9301      	str	r3, [sp, #4]
 8011842:	a902      	add	r1, sp, #8
 8011844:	f001 fb32 	bl	8012eac <_svfiprintf_r>
 8011848:	9b02      	ldr	r3, [sp, #8]
 801184a:	2200      	movs	r2, #0
 801184c:	701a      	strb	r2, [r3, #0]
 801184e:	b01c      	add	sp, #112	; 0x70
 8011850:	f85d eb04 	ldr.w	lr, [sp], #4
 8011854:	b003      	add	sp, #12
 8011856:	4770      	bx	lr
 8011858:	20000180 	.word	0x20000180
 801185c:	ffff0208 	.word	0xffff0208

08011860 <quorem>:
 8011860:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011864:	6903      	ldr	r3, [r0, #16]
 8011866:	690c      	ldr	r4, [r1, #16]
 8011868:	42a3      	cmp	r3, r4
 801186a:	4607      	mov	r7, r0
 801186c:	f2c0 8081 	blt.w	8011972 <quorem+0x112>
 8011870:	3c01      	subs	r4, #1
 8011872:	f101 0814 	add.w	r8, r1, #20
 8011876:	f100 0514 	add.w	r5, r0, #20
 801187a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801187e:	9301      	str	r3, [sp, #4]
 8011880:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011884:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011888:	3301      	adds	r3, #1
 801188a:	429a      	cmp	r2, r3
 801188c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011890:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011894:	fbb2 f6f3 	udiv	r6, r2, r3
 8011898:	d331      	bcc.n	80118fe <quorem+0x9e>
 801189a:	f04f 0e00 	mov.w	lr, #0
 801189e:	4640      	mov	r0, r8
 80118a0:	46ac      	mov	ip, r5
 80118a2:	46f2      	mov	sl, lr
 80118a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80118a8:	b293      	uxth	r3, r2
 80118aa:	fb06 e303 	mla	r3, r6, r3, lr
 80118ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80118b2:	b29b      	uxth	r3, r3
 80118b4:	ebaa 0303 	sub.w	r3, sl, r3
 80118b8:	0c12      	lsrs	r2, r2, #16
 80118ba:	f8dc a000 	ldr.w	sl, [ip]
 80118be:	fb06 e202 	mla	r2, r6, r2, lr
 80118c2:	fa13 f38a 	uxtah	r3, r3, sl
 80118c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80118ca:	fa1f fa82 	uxth.w	sl, r2
 80118ce:	f8dc 2000 	ldr.w	r2, [ip]
 80118d2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80118d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80118da:	b29b      	uxth	r3, r3
 80118dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80118e0:	4581      	cmp	r9, r0
 80118e2:	f84c 3b04 	str.w	r3, [ip], #4
 80118e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80118ea:	d2db      	bcs.n	80118a4 <quorem+0x44>
 80118ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80118f0:	b92b      	cbnz	r3, 80118fe <quorem+0x9e>
 80118f2:	9b01      	ldr	r3, [sp, #4]
 80118f4:	3b04      	subs	r3, #4
 80118f6:	429d      	cmp	r5, r3
 80118f8:	461a      	mov	r2, r3
 80118fa:	d32e      	bcc.n	801195a <quorem+0xfa>
 80118fc:	613c      	str	r4, [r7, #16]
 80118fe:	4638      	mov	r0, r7
 8011900:	f001 f8be 	bl	8012a80 <__mcmp>
 8011904:	2800      	cmp	r0, #0
 8011906:	db24      	blt.n	8011952 <quorem+0xf2>
 8011908:	3601      	adds	r6, #1
 801190a:	4628      	mov	r0, r5
 801190c:	f04f 0c00 	mov.w	ip, #0
 8011910:	f858 2b04 	ldr.w	r2, [r8], #4
 8011914:	f8d0 e000 	ldr.w	lr, [r0]
 8011918:	b293      	uxth	r3, r2
 801191a:	ebac 0303 	sub.w	r3, ip, r3
 801191e:	0c12      	lsrs	r2, r2, #16
 8011920:	fa13 f38e 	uxtah	r3, r3, lr
 8011924:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011928:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801192c:	b29b      	uxth	r3, r3
 801192e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011932:	45c1      	cmp	r9, r8
 8011934:	f840 3b04 	str.w	r3, [r0], #4
 8011938:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801193c:	d2e8      	bcs.n	8011910 <quorem+0xb0>
 801193e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011942:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011946:	b922      	cbnz	r2, 8011952 <quorem+0xf2>
 8011948:	3b04      	subs	r3, #4
 801194a:	429d      	cmp	r5, r3
 801194c:	461a      	mov	r2, r3
 801194e:	d30a      	bcc.n	8011966 <quorem+0x106>
 8011950:	613c      	str	r4, [r7, #16]
 8011952:	4630      	mov	r0, r6
 8011954:	b003      	add	sp, #12
 8011956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801195a:	6812      	ldr	r2, [r2, #0]
 801195c:	3b04      	subs	r3, #4
 801195e:	2a00      	cmp	r2, #0
 8011960:	d1cc      	bne.n	80118fc <quorem+0x9c>
 8011962:	3c01      	subs	r4, #1
 8011964:	e7c7      	b.n	80118f6 <quorem+0x96>
 8011966:	6812      	ldr	r2, [r2, #0]
 8011968:	3b04      	subs	r3, #4
 801196a:	2a00      	cmp	r2, #0
 801196c:	d1f0      	bne.n	8011950 <quorem+0xf0>
 801196e:	3c01      	subs	r4, #1
 8011970:	e7eb      	b.n	801194a <quorem+0xea>
 8011972:	2000      	movs	r0, #0
 8011974:	e7ee      	b.n	8011954 <quorem+0xf4>
	...

08011978 <_dtoa_r>:
 8011978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801197c:	ed2d 8b02 	vpush	{d8}
 8011980:	ec57 6b10 	vmov	r6, r7, d0
 8011984:	b095      	sub	sp, #84	; 0x54
 8011986:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011988:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801198c:	9105      	str	r1, [sp, #20]
 801198e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8011992:	4604      	mov	r4, r0
 8011994:	9209      	str	r2, [sp, #36]	; 0x24
 8011996:	930f      	str	r3, [sp, #60]	; 0x3c
 8011998:	b975      	cbnz	r5, 80119b8 <_dtoa_r+0x40>
 801199a:	2010      	movs	r0, #16
 801199c:	f000 fddc 	bl	8012558 <malloc>
 80119a0:	4602      	mov	r2, r0
 80119a2:	6260      	str	r0, [r4, #36]	; 0x24
 80119a4:	b920      	cbnz	r0, 80119b0 <_dtoa_r+0x38>
 80119a6:	4bb2      	ldr	r3, [pc, #712]	; (8011c70 <_dtoa_r+0x2f8>)
 80119a8:	21ea      	movs	r1, #234	; 0xea
 80119aa:	48b2      	ldr	r0, [pc, #712]	; (8011c74 <_dtoa_r+0x2fc>)
 80119ac:	f001 fb8e 	bl	80130cc <__assert_func>
 80119b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80119b4:	6005      	str	r5, [r0, #0]
 80119b6:	60c5      	str	r5, [r0, #12]
 80119b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80119ba:	6819      	ldr	r1, [r3, #0]
 80119bc:	b151      	cbz	r1, 80119d4 <_dtoa_r+0x5c>
 80119be:	685a      	ldr	r2, [r3, #4]
 80119c0:	604a      	str	r2, [r1, #4]
 80119c2:	2301      	movs	r3, #1
 80119c4:	4093      	lsls	r3, r2
 80119c6:	608b      	str	r3, [r1, #8]
 80119c8:	4620      	mov	r0, r4
 80119ca:	f000 fe1b 	bl	8012604 <_Bfree>
 80119ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80119d0:	2200      	movs	r2, #0
 80119d2:	601a      	str	r2, [r3, #0]
 80119d4:	1e3b      	subs	r3, r7, #0
 80119d6:	bfb9      	ittee	lt
 80119d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80119dc:	9303      	strlt	r3, [sp, #12]
 80119de:	2300      	movge	r3, #0
 80119e0:	f8c8 3000 	strge.w	r3, [r8]
 80119e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80119e8:	4ba3      	ldr	r3, [pc, #652]	; (8011c78 <_dtoa_r+0x300>)
 80119ea:	bfbc      	itt	lt
 80119ec:	2201      	movlt	r2, #1
 80119ee:	f8c8 2000 	strlt.w	r2, [r8]
 80119f2:	ea33 0309 	bics.w	r3, r3, r9
 80119f6:	d11b      	bne.n	8011a30 <_dtoa_r+0xb8>
 80119f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80119fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80119fe:	6013      	str	r3, [r2, #0]
 8011a00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011a04:	4333      	orrs	r3, r6
 8011a06:	f000 857a 	beq.w	80124fe <_dtoa_r+0xb86>
 8011a0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011a0c:	b963      	cbnz	r3, 8011a28 <_dtoa_r+0xb0>
 8011a0e:	4b9b      	ldr	r3, [pc, #620]	; (8011c7c <_dtoa_r+0x304>)
 8011a10:	e024      	b.n	8011a5c <_dtoa_r+0xe4>
 8011a12:	4b9b      	ldr	r3, [pc, #620]	; (8011c80 <_dtoa_r+0x308>)
 8011a14:	9300      	str	r3, [sp, #0]
 8011a16:	3308      	adds	r3, #8
 8011a18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011a1a:	6013      	str	r3, [r2, #0]
 8011a1c:	9800      	ldr	r0, [sp, #0]
 8011a1e:	b015      	add	sp, #84	; 0x54
 8011a20:	ecbd 8b02 	vpop	{d8}
 8011a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a28:	4b94      	ldr	r3, [pc, #592]	; (8011c7c <_dtoa_r+0x304>)
 8011a2a:	9300      	str	r3, [sp, #0]
 8011a2c:	3303      	adds	r3, #3
 8011a2e:	e7f3      	b.n	8011a18 <_dtoa_r+0xa0>
 8011a30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011a34:	2200      	movs	r2, #0
 8011a36:	ec51 0b17 	vmov	r0, r1, d7
 8011a3a:	2300      	movs	r3, #0
 8011a3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8011a40:	f7ef f84a 	bl	8000ad8 <__aeabi_dcmpeq>
 8011a44:	4680      	mov	r8, r0
 8011a46:	b158      	cbz	r0, 8011a60 <_dtoa_r+0xe8>
 8011a48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011a4a:	2301      	movs	r3, #1
 8011a4c:	6013      	str	r3, [r2, #0]
 8011a4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	f000 8551 	beq.w	80124f8 <_dtoa_r+0xb80>
 8011a56:	488b      	ldr	r0, [pc, #556]	; (8011c84 <_dtoa_r+0x30c>)
 8011a58:	6018      	str	r0, [r3, #0]
 8011a5a:	1e43      	subs	r3, r0, #1
 8011a5c:	9300      	str	r3, [sp, #0]
 8011a5e:	e7dd      	b.n	8011a1c <_dtoa_r+0xa4>
 8011a60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8011a64:	aa12      	add	r2, sp, #72	; 0x48
 8011a66:	a913      	add	r1, sp, #76	; 0x4c
 8011a68:	4620      	mov	r0, r4
 8011a6a:	f001 f8ad 	bl	8012bc8 <__d2b>
 8011a6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011a72:	4683      	mov	fp, r0
 8011a74:	2d00      	cmp	r5, #0
 8011a76:	d07c      	beq.n	8011b72 <_dtoa_r+0x1fa>
 8011a78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011a7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8011a7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011a82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8011a86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011a8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8011a8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011a92:	4b7d      	ldr	r3, [pc, #500]	; (8011c88 <_dtoa_r+0x310>)
 8011a94:	2200      	movs	r2, #0
 8011a96:	4630      	mov	r0, r6
 8011a98:	4639      	mov	r1, r7
 8011a9a:	f7ee fbfd 	bl	8000298 <__aeabi_dsub>
 8011a9e:	a36e      	add	r3, pc, #440	; (adr r3, 8011c58 <_dtoa_r+0x2e0>)
 8011aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aa4:	f7ee fdb0 	bl	8000608 <__aeabi_dmul>
 8011aa8:	a36d      	add	r3, pc, #436	; (adr r3, 8011c60 <_dtoa_r+0x2e8>)
 8011aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aae:	f7ee fbf5 	bl	800029c <__adddf3>
 8011ab2:	4606      	mov	r6, r0
 8011ab4:	4628      	mov	r0, r5
 8011ab6:	460f      	mov	r7, r1
 8011ab8:	f7ee fd3c 	bl	8000534 <__aeabi_i2d>
 8011abc:	a36a      	add	r3, pc, #424	; (adr r3, 8011c68 <_dtoa_r+0x2f0>)
 8011abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ac2:	f7ee fda1 	bl	8000608 <__aeabi_dmul>
 8011ac6:	4602      	mov	r2, r0
 8011ac8:	460b      	mov	r3, r1
 8011aca:	4630      	mov	r0, r6
 8011acc:	4639      	mov	r1, r7
 8011ace:	f7ee fbe5 	bl	800029c <__adddf3>
 8011ad2:	4606      	mov	r6, r0
 8011ad4:	460f      	mov	r7, r1
 8011ad6:	f7ef f847 	bl	8000b68 <__aeabi_d2iz>
 8011ada:	2200      	movs	r2, #0
 8011adc:	4682      	mov	sl, r0
 8011ade:	2300      	movs	r3, #0
 8011ae0:	4630      	mov	r0, r6
 8011ae2:	4639      	mov	r1, r7
 8011ae4:	f7ef f802 	bl	8000aec <__aeabi_dcmplt>
 8011ae8:	b148      	cbz	r0, 8011afe <_dtoa_r+0x186>
 8011aea:	4650      	mov	r0, sl
 8011aec:	f7ee fd22 	bl	8000534 <__aeabi_i2d>
 8011af0:	4632      	mov	r2, r6
 8011af2:	463b      	mov	r3, r7
 8011af4:	f7ee fff0 	bl	8000ad8 <__aeabi_dcmpeq>
 8011af8:	b908      	cbnz	r0, 8011afe <_dtoa_r+0x186>
 8011afa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011afe:	f1ba 0f16 	cmp.w	sl, #22
 8011b02:	d854      	bhi.n	8011bae <_dtoa_r+0x236>
 8011b04:	4b61      	ldr	r3, [pc, #388]	; (8011c8c <_dtoa_r+0x314>)
 8011b06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011b12:	f7ee ffeb 	bl	8000aec <__aeabi_dcmplt>
 8011b16:	2800      	cmp	r0, #0
 8011b18:	d04b      	beq.n	8011bb2 <_dtoa_r+0x23a>
 8011b1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b1e:	2300      	movs	r3, #0
 8011b20:	930e      	str	r3, [sp, #56]	; 0x38
 8011b22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8011b24:	1b5d      	subs	r5, r3, r5
 8011b26:	1e6b      	subs	r3, r5, #1
 8011b28:	9304      	str	r3, [sp, #16]
 8011b2a:	bf43      	ittte	mi
 8011b2c:	2300      	movmi	r3, #0
 8011b2e:	f1c5 0801 	rsbmi	r8, r5, #1
 8011b32:	9304      	strmi	r3, [sp, #16]
 8011b34:	f04f 0800 	movpl.w	r8, #0
 8011b38:	f1ba 0f00 	cmp.w	sl, #0
 8011b3c:	db3b      	blt.n	8011bb6 <_dtoa_r+0x23e>
 8011b3e:	9b04      	ldr	r3, [sp, #16]
 8011b40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8011b44:	4453      	add	r3, sl
 8011b46:	9304      	str	r3, [sp, #16]
 8011b48:	2300      	movs	r3, #0
 8011b4a:	9306      	str	r3, [sp, #24]
 8011b4c:	9b05      	ldr	r3, [sp, #20]
 8011b4e:	2b09      	cmp	r3, #9
 8011b50:	d869      	bhi.n	8011c26 <_dtoa_r+0x2ae>
 8011b52:	2b05      	cmp	r3, #5
 8011b54:	bfc4      	itt	gt
 8011b56:	3b04      	subgt	r3, #4
 8011b58:	9305      	strgt	r3, [sp, #20]
 8011b5a:	9b05      	ldr	r3, [sp, #20]
 8011b5c:	f1a3 0302 	sub.w	r3, r3, #2
 8011b60:	bfcc      	ite	gt
 8011b62:	2500      	movgt	r5, #0
 8011b64:	2501      	movle	r5, #1
 8011b66:	2b03      	cmp	r3, #3
 8011b68:	d869      	bhi.n	8011c3e <_dtoa_r+0x2c6>
 8011b6a:	e8df f003 	tbb	[pc, r3]
 8011b6e:	4e2c      	.short	0x4e2c
 8011b70:	5a4c      	.short	0x5a4c
 8011b72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8011b76:	441d      	add	r5, r3
 8011b78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011b7c:	2b20      	cmp	r3, #32
 8011b7e:	bfc1      	itttt	gt
 8011b80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011b84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011b88:	fa09 f303 	lslgt.w	r3, r9, r3
 8011b8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011b90:	bfda      	itte	le
 8011b92:	f1c3 0320 	rsble	r3, r3, #32
 8011b96:	fa06 f003 	lslle.w	r0, r6, r3
 8011b9a:	4318      	orrgt	r0, r3
 8011b9c:	f7ee fcba 	bl	8000514 <__aeabi_ui2d>
 8011ba0:	2301      	movs	r3, #1
 8011ba2:	4606      	mov	r6, r0
 8011ba4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011ba8:	3d01      	subs	r5, #1
 8011baa:	9310      	str	r3, [sp, #64]	; 0x40
 8011bac:	e771      	b.n	8011a92 <_dtoa_r+0x11a>
 8011bae:	2301      	movs	r3, #1
 8011bb0:	e7b6      	b.n	8011b20 <_dtoa_r+0x1a8>
 8011bb2:	900e      	str	r0, [sp, #56]	; 0x38
 8011bb4:	e7b5      	b.n	8011b22 <_dtoa_r+0x1aa>
 8011bb6:	f1ca 0300 	rsb	r3, sl, #0
 8011bba:	9306      	str	r3, [sp, #24]
 8011bbc:	2300      	movs	r3, #0
 8011bbe:	eba8 080a 	sub.w	r8, r8, sl
 8011bc2:	930d      	str	r3, [sp, #52]	; 0x34
 8011bc4:	e7c2      	b.n	8011b4c <_dtoa_r+0x1d4>
 8011bc6:	2300      	movs	r3, #0
 8011bc8:	9308      	str	r3, [sp, #32]
 8011bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	dc39      	bgt.n	8011c44 <_dtoa_r+0x2cc>
 8011bd0:	f04f 0901 	mov.w	r9, #1
 8011bd4:	f8cd 9004 	str.w	r9, [sp, #4]
 8011bd8:	464b      	mov	r3, r9
 8011bda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8011bde:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011be0:	2200      	movs	r2, #0
 8011be2:	6042      	str	r2, [r0, #4]
 8011be4:	2204      	movs	r2, #4
 8011be6:	f102 0614 	add.w	r6, r2, #20
 8011bea:	429e      	cmp	r6, r3
 8011bec:	6841      	ldr	r1, [r0, #4]
 8011bee:	d92f      	bls.n	8011c50 <_dtoa_r+0x2d8>
 8011bf0:	4620      	mov	r0, r4
 8011bf2:	f000 fcc7 	bl	8012584 <_Balloc>
 8011bf6:	9000      	str	r0, [sp, #0]
 8011bf8:	2800      	cmp	r0, #0
 8011bfa:	d14b      	bne.n	8011c94 <_dtoa_r+0x31c>
 8011bfc:	4b24      	ldr	r3, [pc, #144]	; (8011c90 <_dtoa_r+0x318>)
 8011bfe:	4602      	mov	r2, r0
 8011c00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011c04:	e6d1      	b.n	80119aa <_dtoa_r+0x32>
 8011c06:	2301      	movs	r3, #1
 8011c08:	e7de      	b.n	8011bc8 <_dtoa_r+0x250>
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	9308      	str	r3, [sp, #32]
 8011c0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c10:	eb0a 0903 	add.w	r9, sl, r3
 8011c14:	f109 0301 	add.w	r3, r9, #1
 8011c18:	2b01      	cmp	r3, #1
 8011c1a:	9301      	str	r3, [sp, #4]
 8011c1c:	bfb8      	it	lt
 8011c1e:	2301      	movlt	r3, #1
 8011c20:	e7dd      	b.n	8011bde <_dtoa_r+0x266>
 8011c22:	2301      	movs	r3, #1
 8011c24:	e7f2      	b.n	8011c0c <_dtoa_r+0x294>
 8011c26:	2501      	movs	r5, #1
 8011c28:	2300      	movs	r3, #0
 8011c2a:	9305      	str	r3, [sp, #20]
 8011c2c:	9508      	str	r5, [sp, #32]
 8011c2e:	f04f 39ff 	mov.w	r9, #4294967295
 8011c32:	2200      	movs	r2, #0
 8011c34:	f8cd 9004 	str.w	r9, [sp, #4]
 8011c38:	2312      	movs	r3, #18
 8011c3a:	9209      	str	r2, [sp, #36]	; 0x24
 8011c3c:	e7cf      	b.n	8011bde <_dtoa_r+0x266>
 8011c3e:	2301      	movs	r3, #1
 8011c40:	9308      	str	r3, [sp, #32]
 8011c42:	e7f4      	b.n	8011c2e <_dtoa_r+0x2b6>
 8011c44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8011c48:	f8cd 9004 	str.w	r9, [sp, #4]
 8011c4c:	464b      	mov	r3, r9
 8011c4e:	e7c6      	b.n	8011bde <_dtoa_r+0x266>
 8011c50:	3101      	adds	r1, #1
 8011c52:	6041      	str	r1, [r0, #4]
 8011c54:	0052      	lsls	r2, r2, #1
 8011c56:	e7c6      	b.n	8011be6 <_dtoa_r+0x26e>
 8011c58:	636f4361 	.word	0x636f4361
 8011c5c:	3fd287a7 	.word	0x3fd287a7
 8011c60:	8b60c8b3 	.word	0x8b60c8b3
 8011c64:	3fc68a28 	.word	0x3fc68a28
 8011c68:	509f79fb 	.word	0x509f79fb
 8011c6c:	3fd34413 	.word	0x3fd34413
 8011c70:	08013f05 	.word	0x08013f05
 8011c74:	08013f1c 	.word	0x08013f1c
 8011c78:	7ff00000 	.word	0x7ff00000
 8011c7c:	08013f01 	.word	0x08013f01
 8011c80:	08013ef8 	.word	0x08013ef8
 8011c84:	08013ed5 	.word	0x08013ed5
 8011c88:	3ff80000 	.word	0x3ff80000
 8011c8c:	08014018 	.word	0x08014018
 8011c90:	08013f7b 	.word	0x08013f7b
 8011c94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011c96:	9a00      	ldr	r2, [sp, #0]
 8011c98:	601a      	str	r2, [r3, #0]
 8011c9a:	9b01      	ldr	r3, [sp, #4]
 8011c9c:	2b0e      	cmp	r3, #14
 8011c9e:	f200 80ad 	bhi.w	8011dfc <_dtoa_r+0x484>
 8011ca2:	2d00      	cmp	r5, #0
 8011ca4:	f000 80aa 	beq.w	8011dfc <_dtoa_r+0x484>
 8011ca8:	f1ba 0f00 	cmp.w	sl, #0
 8011cac:	dd36      	ble.n	8011d1c <_dtoa_r+0x3a4>
 8011cae:	4ac3      	ldr	r2, [pc, #780]	; (8011fbc <_dtoa_r+0x644>)
 8011cb0:	f00a 030f 	and.w	r3, sl, #15
 8011cb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011cb8:	ed93 7b00 	vldr	d7, [r3]
 8011cbc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8011cc0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8011cc4:	eeb0 8a47 	vmov.f32	s16, s14
 8011cc8:	eef0 8a67 	vmov.f32	s17, s15
 8011ccc:	d016      	beq.n	8011cfc <_dtoa_r+0x384>
 8011cce:	4bbc      	ldr	r3, [pc, #752]	; (8011fc0 <_dtoa_r+0x648>)
 8011cd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011cd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011cd8:	f7ee fdc0 	bl	800085c <__aeabi_ddiv>
 8011cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011ce0:	f007 070f 	and.w	r7, r7, #15
 8011ce4:	2503      	movs	r5, #3
 8011ce6:	4eb6      	ldr	r6, [pc, #728]	; (8011fc0 <_dtoa_r+0x648>)
 8011ce8:	b957      	cbnz	r7, 8011d00 <_dtoa_r+0x388>
 8011cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011cee:	ec53 2b18 	vmov	r2, r3, d8
 8011cf2:	f7ee fdb3 	bl	800085c <__aeabi_ddiv>
 8011cf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011cfa:	e029      	b.n	8011d50 <_dtoa_r+0x3d8>
 8011cfc:	2502      	movs	r5, #2
 8011cfe:	e7f2      	b.n	8011ce6 <_dtoa_r+0x36e>
 8011d00:	07f9      	lsls	r1, r7, #31
 8011d02:	d508      	bpl.n	8011d16 <_dtoa_r+0x39e>
 8011d04:	ec51 0b18 	vmov	r0, r1, d8
 8011d08:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011d0c:	f7ee fc7c 	bl	8000608 <__aeabi_dmul>
 8011d10:	ec41 0b18 	vmov	d8, r0, r1
 8011d14:	3501      	adds	r5, #1
 8011d16:	107f      	asrs	r7, r7, #1
 8011d18:	3608      	adds	r6, #8
 8011d1a:	e7e5      	b.n	8011ce8 <_dtoa_r+0x370>
 8011d1c:	f000 80a6 	beq.w	8011e6c <_dtoa_r+0x4f4>
 8011d20:	f1ca 0600 	rsb	r6, sl, #0
 8011d24:	4ba5      	ldr	r3, [pc, #660]	; (8011fbc <_dtoa_r+0x644>)
 8011d26:	4fa6      	ldr	r7, [pc, #664]	; (8011fc0 <_dtoa_r+0x648>)
 8011d28:	f006 020f 	and.w	r2, r6, #15
 8011d2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011d38:	f7ee fc66 	bl	8000608 <__aeabi_dmul>
 8011d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011d40:	1136      	asrs	r6, r6, #4
 8011d42:	2300      	movs	r3, #0
 8011d44:	2502      	movs	r5, #2
 8011d46:	2e00      	cmp	r6, #0
 8011d48:	f040 8085 	bne.w	8011e56 <_dtoa_r+0x4de>
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d1d2      	bne.n	8011cf6 <_dtoa_r+0x37e>
 8011d50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	f000 808c 	beq.w	8011e70 <_dtoa_r+0x4f8>
 8011d58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011d5c:	4b99      	ldr	r3, [pc, #612]	; (8011fc4 <_dtoa_r+0x64c>)
 8011d5e:	2200      	movs	r2, #0
 8011d60:	4630      	mov	r0, r6
 8011d62:	4639      	mov	r1, r7
 8011d64:	f7ee fec2 	bl	8000aec <__aeabi_dcmplt>
 8011d68:	2800      	cmp	r0, #0
 8011d6a:	f000 8081 	beq.w	8011e70 <_dtoa_r+0x4f8>
 8011d6e:	9b01      	ldr	r3, [sp, #4]
 8011d70:	2b00      	cmp	r3, #0
 8011d72:	d07d      	beq.n	8011e70 <_dtoa_r+0x4f8>
 8011d74:	f1b9 0f00 	cmp.w	r9, #0
 8011d78:	dd3c      	ble.n	8011df4 <_dtoa_r+0x47c>
 8011d7a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8011d7e:	9307      	str	r3, [sp, #28]
 8011d80:	2200      	movs	r2, #0
 8011d82:	4b91      	ldr	r3, [pc, #580]	; (8011fc8 <_dtoa_r+0x650>)
 8011d84:	4630      	mov	r0, r6
 8011d86:	4639      	mov	r1, r7
 8011d88:	f7ee fc3e 	bl	8000608 <__aeabi_dmul>
 8011d8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011d90:	3501      	adds	r5, #1
 8011d92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8011d96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011d9a:	4628      	mov	r0, r5
 8011d9c:	f7ee fbca 	bl	8000534 <__aeabi_i2d>
 8011da0:	4632      	mov	r2, r6
 8011da2:	463b      	mov	r3, r7
 8011da4:	f7ee fc30 	bl	8000608 <__aeabi_dmul>
 8011da8:	4b88      	ldr	r3, [pc, #544]	; (8011fcc <_dtoa_r+0x654>)
 8011daa:	2200      	movs	r2, #0
 8011dac:	f7ee fa76 	bl	800029c <__adddf3>
 8011db0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8011db4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011db8:	9303      	str	r3, [sp, #12]
 8011dba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d15c      	bne.n	8011e7a <_dtoa_r+0x502>
 8011dc0:	4b83      	ldr	r3, [pc, #524]	; (8011fd0 <_dtoa_r+0x658>)
 8011dc2:	2200      	movs	r2, #0
 8011dc4:	4630      	mov	r0, r6
 8011dc6:	4639      	mov	r1, r7
 8011dc8:	f7ee fa66 	bl	8000298 <__aeabi_dsub>
 8011dcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011dd0:	4606      	mov	r6, r0
 8011dd2:	460f      	mov	r7, r1
 8011dd4:	f7ee fea8 	bl	8000b28 <__aeabi_dcmpgt>
 8011dd8:	2800      	cmp	r0, #0
 8011dda:	f040 8296 	bne.w	801230a <_dtoa_r+0x992>
 8011dde:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8011de2:	4630      	mov	r0, r6
 8011de4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011de8:	4639      	mov	r1, r7
 8011dea:	f7ee fe7f 	bl	8000aec <__aeabi_dcmplt>
 8011dee:	2800      	cmp	r0, #0
 8011df0:	f040 8288 	bne.w	8012304 <_dtoa_r+0x98c>
 8011df4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011df8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8011dfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	f2c0 8158 	blt.w	80120b4 <_dtoa_r+0x73c>
 8011e04:	f1ba 0f0e 	cmp.w	sl, #14
 8011e08:	f300 8154 	bgt.w	80120b4 <_dtoa_r+0x73c>
 8011e0c:	4b6b      	ldr	r3, [pc, #428]	; (8011fbc <_dtoa_r+0x644>)
 8011e0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011e12:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	f280 80e3 	bge.w	8011fe4 <_dtoa_r+0x66c>
 8011e1e:	9b01      	ldr	r3, [sp, #4]
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	f300 80df 	bgt.w	8011fe4 <_dtoa_r+0x66c>
 8011e26:	f040 826d 	bne.w	8012304 <_dtoa_r+0x98c>
 8011e2a:	4b69      	ldr	r3, [pc, #420]	; (8011fd0 <_dtoa_r+0x658>)
 8011e2c:	2200      	movs	r2, #0
 8011e2e:	4640      	mov	r0, r8
 8011e30:	4649      	mov	r1, r9
 8011e32:	f7ee fbe9 	bl	8000608 <__aeabi_dmul>
 8011e36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011e3a:	f7ee fe6b 	bl	8000b14 <__aeabi_dcmpge>
 8011e3e:	9e01      	ldr	r6, [sp, #4]
 8011e40:	4637      	mov	r7, r6
 8011e42:	2800      	cmp	r0, #0
 8011e44:	f040 8243 	bne.w	80122ce <_dtoa_r+0x956>
 8011e48:	9d00      	ldr	r5, [sp, #0]
 8011e4a:	2331      	movs	r3, #49	; 0x31
 8011e4c:	f805 3b01 	strb.w	r3, [r5], #1
 8011e50:	f10a 0a01 	add.w	sl, sl, #1
 8011e54:	e23f      	b.n	80122d6 <_dtoa_r+0x95e>
 8011e56:	07f2      	lsls	r2, r6, #31
 8011e58:	d505      	bpl.n	8011e66 <_dtoa_r+0x4ee>
 8011e5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011e5e:	f7ee fbd3 	bl	8000608 <__aeabi_dmul>
 8011e62:	3501      	adds	r5, #1
 8011e64:	2301      	movs	r3, #1
 8011e66:	1076      	asrs	r6, r6, #1
 8011e68:	3708      	adds	r7, #8
 8011e6a:	e76c      	b.n	8011d46 <_dtoa_r+0x3ce>
 8011e6c:	2502      	movs	r5, #2
 8011e6e:	e76f      	b.n	8011d50 <_dtoa_r+0x3d8>
 8011e70:	9b01      	ldr	r3, [sp, #4]
 8011e72:	f8cd a01c 	str.w	sl, [sp, #28]
 8011e76:	930c      	str	r3, [sp, #48]	; 0x30
 8011e78:	e78d      	b.n	8011d96 <_dtoa_r+0x41e>
 8011e7a:	9900      	ldr	r1, [sp, #0]
 8011e7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8011e7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011e80:	4b4e      	ldr	r3, [pc, #312]	; (8011fbc <_dtoa_r+0x644>)
 8011e82:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011e86:	4401      	add	r1, r0
 8011e88:	9102      	str	r1, [sp, #8]
 8011e8a:	9908      	ldr	r1, [sp, #32]
 8011e8c:	eeb0 8a47 	vmov.f32	s16, s14
 8011e90:	eef0 8a67 	vmov.f32	s17, s15
 8011e94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011e98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011e9c:	2900      	cmp	r1, #0
 8011e9e:	d045      	beq.n	8011f2c <_dtoa_r+0x5b4>
 8011ea0:	494c      	ldr	r1, [pc, #304]	; (8011fd4 <_dtoa_r+0x65c>)
 8011ea2:	2000      	movs	r0, #0
 8011ea4:	f7ee fcda 	bl	800085c <__aeabi_ddiv>
 8011ea8:	ec53 2b18 	vmov	r2, r3, d8
 8011eac:	f7ee f9f4 	bl	8000298 <__aeabi_dsub>
 8011eb0:	9d00      	ldr	r5, [sp, #0]
 8011eb2:	ec41 0b18 	vmov	d8, r0, r1
 8011eb6:	4639      	mov	r1, r7
 8011eb8:	4630      	mov	r0, r6
 8011eba:	f7ee fe55 	bl	8000b68 <__aeabi_d2iz>
 8011ebe:	900c      	str	r0, [sp, #48]	; 0x30
 8011ec0:	f7ee fb38 	bl	8000534 <__aeabi_i2d>
 8011ec4:	4602      	mov	r2, r0
 8011ec6:	460b      	mov	r3, r1
 8011ec8:	4630      	mov	r0, r6
 8011eca:	4639      	mov	r1, r7
 8011ecc:	f7ee f9e4 	bl	8000298 <__aeabi_dsub>
 8011ed0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011ed2:	3330      	adds	r3, #48	; 0x30
 8011ed4:	f805 3b01 	strb.w	r3, [r5], #1
 8011ed8:	ec53 2b18 	vmov	r2, r3, d8
 8011edc:	4606      	mov	r6, r0
 8011ede:	460f      	mov	r7, r1
 8011ee0:	f7ee fe04 	bl	8000aec <__aeabi_dcmplt>
 8011ee4:	2800      	cmp	r0, #0
 8011ee6:	d165      	bne.n	8011fb4 <_dtoa_r+0x63c>
 8011ee8:	4632      	mov	r2, r6
 8011eea:	463b      	mov	r3, r7
 8011eec:	4935      	ldr	r1, [pc, #212]	; (8011fc4 <_dtoa_r+0x64c>)
 8011eee:	2000      	movs	r0, #0
 8011ef0:	f7ee f9d2 	bl	8000298 <__aeabi_dsub>
 8011ef4:	ec53 2b18 	vmov	r2, r3, d8
 8011ef8:	f7ee fdf8 	bl	8000aec <__aeabi_dcmplt>
 8011efc:	2800      	cmp	r0, #0
 8011efe:	f040 80b9 	bne.w	8012074 <_dtoa_r+0x6fc>
 8011f02:	9b02      	ldr	r3, [sp, #8]
 8011f04:	429d      	cmp	r5, r3
 8011f06:	f43f af75 	beq.w	8011df4 <_dtoa_r+0x47c>
 8011f0a:	4b2f      	ldr	r3, [pc, #188]	; (8011fc8 <_dtoa_r+0x650>)
 8011f0c:	ec51 0b18 	vmov	r0, r1, d8
 8011f10:	2200      	movs	r2, #0
 8011f12:	f7ee fb79 	bl	8000608 <__aeabi_dmul>
 8011f16:	4b2c      	ldr	r3, [pc, #176]	; (8011fc8 <_dtoa_r+0x650>)
 8011f18:	ec41 0b18 	vmov	d8, r0, r1
 8011f1c:	2200      	movs	r2, #0
 8011f1e:	4630      	mov	r0, r6
 8011f20:	4639      	mov	r1, r7
 8011f22:	f7ee fb71 	bl	8000608 <__aeabi_dmul>
 8011f26:	4606      	mov	r6, r0
 8011f28:	460f      	mov	r7, r1
 8011f2a:	e7c4      	b.n	8011eb6 <_dtoa_r+0x53e>
 8011f2c:	ec51 0b17 	vmov	r0, r1, d7
 8011f30:	f7ee fb6a 	bl	8000608 <__aeabi_dmul>
 8011f34:	9b02      	ldr	r3, [sp, #8]
 8011f36:	9d00      	ldr	r5, [sp, #0]
 8011f38:	930c      	str	r3, [sp, #48]	; 0x30
 8011f3a:	ec41 0b18 	vmov	d8, r0, r1
 8011f3e:	4639      	mov	r1, r7
 8011f40:	4630      	mov	r0, r6
 8011f42:	f7ee fe11 	bl	8000b68 <__aeabi_d2iz>
 8011f46:	9011      	str	r0, [sp, #68]	; 0x44
 8011f48:	f7ee faf4 	bl	8000534 <__aeabi_i2d>
 8011f4c:	4602      	mov	r2, r0
 8011f4e:	460b      	mov	r3, r1
 8011f50:	4630      	mov	r0, r6
 8011f52:	4639      	mov	r1, r7
 8011f54:	f7ee f9a0 	bl	8000298 <__aeabi_dsub>
 8011f58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011f5a:	3330      	adds	r3, #48	; 0x30
 8011f5c:	f805 3b01 	strb.w	r3, [r5], #1
 8011f60:	9b02      	ldr	r3, [sp, #8]
 8011f62:	429d      	cmp	r5, r3
 8011f64:	4606      	mov	r6, r0
 8011f66:	460f      	mov	r7, r1
 8011f68:	f04f 0200 	mov.w	r2, #0
 8011f6c:	d134      	bne.n	8011fd8 <_dtoa_r+0x660>
 8011f6e:	4b19      	ldr	r3, [pc, #100]	; (8011fd4 <_dtoa_r+0x65c>)
 8011f70:	ec51 0b18 	vmov	r0, r1, d8
 8011f74:	f7ee f992 	bl	800029c <__adddf3>
 8011f78:	4602      	mov	r2, r0
 8011f7a:	460b      	mov	r3, r1
 8011f7c:	4630      	mov	r0, r6
 8011f7e:	4639      	mov	r1, r7
 8011f80:	f7ee fdd2 	bl	8000b28 <__aeabi_dcmpgt>
 8011f84:	2800      	cmp	r0, #0
 8011f86:	d175      	bne.n	8012074 <_dtoa_r+0x6fc>
 8011f88:	ec53 2b18 	vmov	r2, r3, d8
 8011f8c:	4911      	ldr	r1, [pc, #68]	; (8011fd4 <_dtoa_r+0x65c>)
 8011f8e:	2000      	movs	r0, #0
 8011f90:	f7ee f982 	bl	8000298 <__aeabi_dsub>
 8011f94:	4602      	mov	r2, r0
 8011f96:	460b      	mov	r3, r1
 8011f98:	4630      	mov	r0, r6
 8011f9a:	4639      	mov	r1, r7
 8011f9c:	f7ee fda6 	bl	8000aec <__aeabi_dcmplt>
 8011fa0:	2800      	cmp	r0, #0
 8011fa2:	f43f af27 	beq.w	8011df4 <_dtoa_r+0x47c>
 8011fa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011fa8:	1e6b      	subs	r3, r5, #1
 8011faa:	930c      	str	r3, [sp, #48]	; 0x30
 8011fac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011fb0:	2b30      	cmp	r3, #48	; 0x30
 8011fb2:	d0f8      	beq.n	8011fa6 <_dtoa_r+0x62e>
 8011fb4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8011fb8:	e04a      	b.n	8012050 <_dtoa_r+0x6d8>
 8011fba:	bf00      	nop
 8011fbc:	08014018 	.word	0x08014018
 8011fc0:	08013ff0 	.word	0x08013ff0
 8011fc4:	3ff00000 	.word	0x3ff00000
 8011fc8:	40240000 	.word	0x40240000
 8011fcc:	401c0000 	.word	0x401c0000
 8011fd0:	40140000 	.word	0x40140000
 8011fd4:	3fe00000 	.word	0x3fe00000
 8011fd8:	4baf      	ldr	r3, [pc, #700]	; (8012298 <_dtoa_r+0x920>)
 8011fda:	f7ee fb15 	bl	8000608 <__aeabi_dmul>
 8011fde:	4606      	mov	r6, r0
 8011fe0:	460f      	mov	r7, r1
 8011fe2:	e7ac      	b.n	8011f3e <_dtoa_r+0x5c6>
 8011fe4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011fe8:	9d00      	ldr	r5, [sp, #0]
 8011fea:	4642      	mov	r2, r8
 8011fec:	464b      	mov	r3, r9
 8011fee:	4630      	mov	r0, r6
 8011ff0:	4639      	mov	r1, r7
 8011ff2:	f7ee fc33 	bl	800085c <__aeabi_ddiv>
 8011ff6:	f7ee fdb7 	bl	8000b68 <__aeabi_d2iz>
 8011ffa:	9002      	str	r0, [sp, #8]
 8011ffc:	f7ee fa9a 	bl	8000534 <__aeabi_i2d>
 8012000:	4642      	mov	r2, r8
 8012002:	464b      	mov	r3, r9
 8012004:	f7ee fb00 	bl	8000608 <__aeabi_dmul>
 8012008:	4602      	mov	r2, r0
 801200a:	460b      	mov	r3, r1
 801200c:	4630      	mov	r0, r6
 801200e:	4639      	mov	r1, r7
 8012010:	f7ee f942 	bl	8000298 <__aeabi_dsub>
 8012014:	9e02      	ldr	r6, [sp, #8]
 8012016:	9f01      	ldr	r7, [sp, #4]
 8012018:	3630      	adds	r6, #48	; 0x30
 801201a:	f805 6b01 	strb.w	r6, [r5], #1
 801201e:	9e00      	ldr	r6, [sp, #0]
 8012020:	1bae      	subs	r6, r5, r6
 8012022:	42b7      	cmp	r7, r6
 8012024:	4602      	mov	r2, r0
 8012026:	460b      	mov	r3, r1
 8012028:	d137      	bne.n	801209a <_dtoa_r+0x722>
 801202a:	f7ee f937 	bl	800029c <__adddf3>
 801202e:	4642      	mov	r2, r8
 8012030:	464b      	mov	r3, r9
 8012032:	4606      	mov	r6, r0
 8012034:	460f      	mov	r7, r1
 8012036:	f7ee fd77 	bl	8000b28 <__aeabi_dcmpgt>
 801203a:	b9c8      	cbnz	r0, 8012070 <_dtoa_r+0x6f8>
 801203c:	4642      	mov	r2, r8
 801203e:	464b      	mov	r3, r9
 8012040:	4630      	mov	r0, r6
 8012042:	4639      	mov	r1, r7
 8012044:	f7ee fd48 	bl	8000ad8 <__aeabi_dcmpeq>
 8012048:	b110      	cbz	r0, 8012050 <_dtoa_r+0x6d8>
 801204a:	9b02      	ldr	r3, [sp, #8]
 801204c:	07d9      	lsls	r1, r3, #31
 801204e:	d40f      	bmi.n	8012070 <_dtoa_r+0x6f8>
 8012050:	4620      	mov	r0, r4
 8012052:	4659      	mov	r1, fp
 8012054:	f000 fad6 	bl	8012604 <_Bfree>
 8012058:	2300      	movs	r3, #0
 801205a:	702b      	strb	r3, [r5, #0]
 801205c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801205e:	f10a 0001 	add.w	r0, sl, #1
 8012062:	6018      	str	r0, [r3, #0]
 8012064:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012066:	2b00      	cmp	r3, #0
 8012068:	f43f acd8 	beq.w	8011a1c <_dtoa_r+0xa4>
 801206c:	601d      	str	r5, [r3, #0]
 801206e:	e4d5      	b.n	8011a1c <_dtoa_r+0xa4>
 8012070:	f8cd a01c 	str.w	sl, [sp, #28]
 8012074:	462b      	mov	r3, r5
 8012076:	461d      	mov	r5, r3
 8012078:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801207c:	2a39      	cmp	r2, #57	; 0x39
 801207e:	d108      	bne.n	8012092 <_dtoa_r+0x71a>
 8012080:	9a00      	ldr	r2, [sp, #0]
 8012082:	429a      	cmp	r2, r3
 8012084:	d1f7      	bne.n	8012076 <_dtoa_r+0x6fe>
 8012086:	9a07      	ldr	r2, [sp, #28]
 8012088:	9900      	ldr	r1, [sp, #0]
 801208a:	3201      	adds	r2, #1
 801208c:	9207      	str	r2, [sp, #28]
 801208e:	2230      	movs	r2, #48	; 0x30
 8012090:	700a      	strb	r2, [r1, #0]
 8012092:	781a      	ldrb	r2, [r3, #0]
 8012094:	3201      	adds	r2, #1
 8012096:	701a      	strb	r2, [r3, #0]
 8012098:	e78c      	b.n	8011fb4 <_dtoa_r+0x63c>
 801209a:	4b7f      	ldr	r3, [pc, #508]	; (8012298 <_dtoa_r+0x920>)
 801209c:	2200      	movs	r2, #0
 801209e:	f7ee fab3 	bl	8000608 <__aeabi_dmul>
 80120a2:	2200      	movs	r2, #0
 80120a4:	2300      	movs	r3, #0
 80120a6:	4606      	mov	r6, r0
 80120a8:	460f      	mov	r7, r1
 80120aa:	f7ee fd15 	bl	8000ad8 <__aeabi_dcmpeq>
 80120ae:	2800      	cmp	r0, #0
 80120b0:	d09b      	beq.n	8011fea <_dtoa_r+0x672>
 80120b2:	e7cd      	b.n	8012050 <_dtoa_r+0x6d8>
 80120b4:	9a08      	ldr	r2, [sp, #32]
 80120b6:	2a00      	cmp	r2, #0
 80120b8:	f000 80c4 	beq.w	8012244 <_dtoa_r+0x8cc>
 80120bc:	9a05      	ldr	r2, [sp, #20]
 80120be:	2a01      	cmp	r2, #1
 80120c0:	f300 80a8 	bgt.w	8012214 <_dtoa_r+0x89c>
 80120c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80120c6:	2a00      	cmp	r2, #0
 80120c8:	f000 80a0 	beq.w	801220c <_dtoa_r+0x894>
 80120cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80120d0:	9e06      	ldr	r6, [sp, #24]
 80120d2:	4645      	mov	r5, r8
 80120d4:	9a04      	ldr	r2, [sp, #16]
 80120d6:	2101      	movs	r1, #1
 80120d8:	441a      	add	r2, r3
 80120da:	4620      	mov	r0, r4
 80120dc:	4498      	add	r8, r3
 80120de:	9204      	str	r2, [sp, #16]
 80120e0:	f000 fb4c 	bl	801277c <__i2b>
 80120e4:	4607      	mov	r7, r0
 80120e6:	2d00      	cmp	r5, #0
 80120e8:	dd0b      	ble.n	8012102 <_dtoa_r+0x78a>
 80120ea:	9b04      	ldr	r3, [sp, #16]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	dd08      	ble.n	8012102 <_dtoa_r+0x78a>
 80120f0:	42ab      	cmp	r3, r5
 80120f2:	9a04      	ldr	r2, [sp, #16]
 80120f4:	bfa8      	it	ge
 80120f6:	462b      	movge	r3, r5
 80120f8:	eba8 0803 	sub.w	r8, r8, r3
 80120fc:	1aed      	subs	r5, r5, r3
 80120fe:	1ad3      	subs	r3, r2, r3
 8012100:	9304      	str	r3, [sp, #16]
 8012102:	9b06      	ldr	r3, [sp, #24]
 8012104:	b1fb      	cbz	r3, 8012146 <_dtoa_r+0x7ce>
 8012106:	9b08      	ldr	r3, [sp, #32]
 8012108:	2b00      	cmp	r3, #0
 801210a:	f000 809f 	beq.w	801224c <_dtoa_r+0x8d4>
 801210e:	2e00      	cmp	r6, #0
 8012110:	dd11      	ble.n	8012136 <_dtoa_r+0x7be>
 8012112:	4639      	mov	r1, r7
 8012114:	4632      	mov	r2, r6
 8012116:	4620      	mov	r0, r4
 8012118:	f000 fbec 	bl	80128f4 <__pow5mult>
 801211c:	465a      	mov	r2, fp
 801211e:	4601      	mov	r1, r0
 8012120:	4607      	mov	r7, r0
 8012122:	4620      	mov	r0, r4
 8012124:	f000 fb40 	bl	80127a8 <__multiply>
 8012128:	4659      	mov	r1, fp
 801212a:	9007      	str	r0, [sp, #28]
 801212c:	4620      	mov	r0, r4
 801212e:	f000 fa69 	bl	8012604 <_Bfree>
 8012132:	9b07      	ldr	r3, [sp, #28]
 8012134:	469b      	mov	fp, r3
 8012136:	9b06      	ldr	r3, [sp, #24]
 8012138:	1b9a      	subs	r2, r3, r6
 801213a:	d004      	beq.n	8012146 <_dtoa_r+0x7ce>
 801213c:	4659      	mov	r1, fp
 801213e:	4620      	mov	r0, r4
 8012140:	f000 fbd8 	bl	80128f4 <__pow5mult>
 8012144:	4683      	mov	fp, r0
 8012146:	2101      	movs	r1, #1
 8012148:	4620      	mov	r0, r4
 801214a:	f000 fb17 	bl	801277c <__i2b>
 801214e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012150:	2b00      	cmp	r3, #0
 8012152:	4606      	mov	r6, r0
 8012154:	dd7c      	ble.n	8012250 <_dtoa_r+0x8d8>
 8012156:	461a      	mov	r2, r3
 8012158:	4601      	mov	r1, r0
 801215a:	4620      	mov	r0, r4
 801215c:	f000 fbca 	bl	80128f4 <__pow5mult>
 8012160:	9b05      	ldr	r3, [sp, #20]
 8012162:	2b01      	cmp	r3, #1
 8012164:	4606      	mov	r6, r0
 8012166:	dd76      	ble.n	8012256 <_dtoa_r+0x8de>
 8012168:	2300      	movs	r3, #0
 801216a:	9306      	str	r3, [sp, #24]
 801216c:	6933      	ldr	r3, [r6, #16]
 801216e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012172:	6918      	ldr	r0, [r3, #16]
 8012174:	f000 fab2 	bl	80126dc <__hi0bits>
 8012178:	f1c0 0020 	rsb	r0, r0, #32
 801217c:	9b04      	ldr	r3, [sp, #16]
 801217e:	4418      	add	r0, r3
 8012180:	f010 001f 	ands.w	r0, r0, #31
 8012184:	f000 8086 	beq.w	8012294 <_dtoa_r+0x91c>
 8012188:	f1c0 0320 	rsb	r3, r0, #32
 801218c:	2b04      	cmp	r3, #4
 801218e:	dd7f      	ble.n	8012290 <_dtoa_r+0x918>
 8012190:	f1c0 001c 	rsb	r0, r0, #28
 8012194:	9b04      	ldr	r3, [sp, #16]
 8012196:	4403      	add	r3, r0
 8012198:	4480      	add	r8, r0
 801219a:	4405      	add	r5, r0
 801219c:	9304      	str	r3, [sp, #16]
 801219e:	f1b8 0f00 	cmp.w	r8, #0
 80121a2:	dd05      	ble.n	80121b0 <_dtoa_r+0x838>
 80121a4:	4659      	mov	r1, fp
 80121a6:	4642      	mov	r2, r8
 80121a8:	4620      	mov	r0, r4
 80121aa:	f000 fbfd 	bl	80129a8 <__lshift>
 80121ae:	4683      	mov	fp, r0
 80121b0:	9b04      	ldr	r3, [sp, #16]
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	dd05      	ble.n	80121c2 <_dtoa_r+0x84a>
 80121b6:	4631      	mov	r1, r6
 80121b8:	461a      	mov	r2, r3
 80121ba:	4620      	mov	r0, r4
 80121bc:	f000 fbf4 	bl	80129a8 <__lshift>
 80121c0:	4606      	mov	r6, r0
 80121c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d069      	beq.n	801229c <_dtoa_r+0x924>
 80121c8:	4631      	mov	r1, r6
 80121ca:	4658      	mov	r0, fp
 80121cc:	f000 fc58 	bl	8012a80 <__mcmp>
 80121d0:	2800      	cmp	r0, #0
 80121d2:	da63      	bge.n	801229c <_dtoa_r+0x924>
 80121d4:	2300      	movs	r3, #0
 80121d6:	4659      	mov	r1, fp
 80121d8:	220a      	movs	r2, #10
 80121da:	4620      	mov	r0, r4
 80121dc:	f000 fa34 	bl	8012648 <__multadd>
 80121e0:	9b08      	ldr	r3, [sp, #32]
 80121e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80121e6:	4683      	mov	fp, r0
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	f000 818f 	beq.w	801250c <_dtoa_r+0xb94>
 80121ee:	4639      	mov	r1, r7
 80121f0:	2300      	movs	r3, #0
 80121f2:	220a      	movs	r2, #10
 80121f4:	4620      	mov	r0, r4
 80121f6:	f000 fa27 	bl	8012648 <__multadd>
 80121fa:	f1b9 0f00 	cmp.w	r9, #0
 80121fe:	4607      	mov	r7, r0
 8012200:	f300 808e 	bgt.w	8012320 <_dtoa_r+0x9a8>
 8012204:	9b05      	ldr	r3, [sp, #20]
 8012206:	2b02      	cmp	r3, #2
 8012208:	dc50      	bgt.n	80122ac <_dtoa_r+0x934>
 801220a:	e089      	b.n	8012320 <_dtoa_r+0x9a8>
 801220c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801220e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012212:	e75d      	b.n	80120d0 <_dtoa_r+0x758>
 8012214:	9b01      	ldr	r3, [sp, #4]
 8012216:	1e5e      	subs	r6, r3, #1
 8012218:	9b06      	ldr	r3, [sp, #24]
 801221a:	42b3      	cmp	r3, r6
 801221c:	bfbf      	itttt	lt
 801221e:	9b06      	ldrlt	r3, [sp, #24]
 8012220:	9606      	strlt	r6, [sp, #24]
 8012222:	1af2      	sublt	r2, r6, r3
 8012224:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8012226:	bfb6      	itet	lt
 8012228:	189b      	addlt	r3, r3, r2
 801222a:	1b9e      	subge	r6, r3, r6
 801222c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801222e:	9b01      	ldr	r3, [sp, #4]
 8012230:	bfb8      	it	lt
 8012232:	2600      	movlt	r6, #0
 8012234:	2b00      	cmp	r3, #0
 8012236:	bfb5      	itete	lt
 8012238:	eba8 0503 	sublt.w	r5, r8, r3
 801223c:	9b01      	ldrge	r3, [sp, #4]
 801223e:	2300      	movlt	r3, #0
 8012240:	4645      	movge	r5, r8
 8012242:	e747      	b.n	80120d4 <_dtoa_r+0x75c>
 8012244:	9e06      	ldr	r6, [sp, #24]
 8012246:	9f08      	ldr	r7, [sp, #32]
 8012248:	4645      	mov	r5, r8
 801224a:	e74c      	b.n	80120e6 <_dtoa_r+0x76e>
 801224c:	9a06      	ldr	r2, [sp, #24]
 801224e:	e775      	b.n	801213c <_dtoa_r+0x7c4>
 8012250:	9b05      	ldr	r3, [sp, #20]
 8012252:	2b01      	cmp	r3, #1
 8012254:	dc18      	bgt.n	8012288 <_dtoa_r+0x910>
 8012256:	9b02      	ldr	r3, [sp, #8]
 8012258:	b9b3      	cbnz	r3, 8012288 <_dtoa_r+0x910>
 801225a:	9b03      	ldr	r3, [sp, #12]
 801225c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012260:	b9a3      	cbnz	r3, 801228c <_dtoa_r+0x914>
 8012262:	9b03      	ldr	r3, [sp, #12]
 8012264:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012268:	0d1b      	lsrs	r3, r3, #20
 801226a:	051b      	lsls	r3, r3, #20
 801226c:	b12b      	cbz	r3, 801227a <_dtoa_r+0x902>
 801226e:	9b04      	ldr	r3, [sp, #16]
 8012270:	3301      	adds	r3, #1
 8012272:	9304      	str	r3, [sp, #16]
 8012274:	f108 0801 	add.w	r8, r8, #1
 8012278:	2301      	movs	r3, #1
 801227a:	9306      	str	r3, [sp, #24]
 801227c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801227e:	2b00      	cmp	r3, #0
 8012280:	f47f af74 	bne.w	801216c <_dtoa_r+0x7f4>
 8012284:	2001      	movs	r0, #1
 8012286:	e779      	b.n	801217c <_dtoa_r+0x804>
 8012288:	2300      	movs	r3, #0
 801228a:	e7f6      	b.n	801227a <_dtoa_r+0x902>
 801228c:	9b02      	ldr	r3, [sp, #8]
 801228e:	e7f4      	b.n	801227a <_dtoa_r+0x902>
 8012290:	d085      	beq.n	801219e <_dtoa_r+0x826>
 8012292:	4618      	mov	r0, r3
 8012294:	301c      	adds	r0, #28
 8012296:	e77d      	b.n	8012194 <_dtoa_r+0x81c>
 8012298:	40240000 	.word	0x40240000
 801229c:	9b01      	ldr	r3, [sp, #4]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	dc38      	bgt.n	8012314 <_dtoa_r+0x99c>
 80122a2:	9b05      	ldr	r3, [sp, #20]
 80122a4:	2b02      	cmp	r3, #2
 80122a6:	dd35      	ble.n	8012314 <_dtoa_r+0x99c>
 80122a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80122ac:	f1b9 0f00 	cmp.w	r9, #0
 80122b0:	d10d      	bne.n	80122ce <_dtoa_r+0x956>
 80122b2:	4631      	mov	r1, r6
 80122b4:	464b      	mov	r3, r9
 80122b6:	2205      	movs	r2, #5
 80122b8:	4620      	mov	r0, r4
 80122ba:	f000 f9c5 	bl	8012648 <__multadd>
 80122be:	4601      	mov	r1, r0
 80122c0:	4606      	mov	r6, r0
 80122c2:	4658      	mov	r0, fp
 80122c4:	f000 fbdc 	bl	8012a80 <__mcmp>
 80122c8:	2800      	cmp	r0, #0
 80122ca:	f73f adbd 	bgt.w	8011e48 <_dtoa_r+0x4d0>
 80122ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122d0:	9d00      	ldr	r5, [sp, #0]
 80122d2:	ea6f 0a03 	mvn.w	sl, r3
 80122d6:	f04f 0800 	mov.w	r8, #0
 80122da:	4631      	mov	r1, r6
 80122dc:	4620      	mov	r0, r4
 80122de:	f000 f991 	bl	8012604 <_Bfree>
 80122e2:	2f00      	cmp	r7, #0
 80122e4:	f43f aeb4 	beq.w	8012050 <_dtoa_r+0x6d8>
 80122e8:	f1b8 0f00 	cmp.w	r8, #0
 80122ec:	d005      	beq.n	80122fa <_dtoa_r+0x982>
 80122ee:	45b8      	cmp	r8, r7
 80122f0:	d003      	beq.n	80122fa <_dtoa_r+0x982>
 80122f2:	4641      	mov	r1, r8
 80122f4:	4620      	mov	r0, r4
 80122f6:	f000 f985 	bl	8012604 <_Bfree>
 80122fa:	4639      	mov	r1, r7
 80122fc:	4620      	mov	r0, r4
 80122fe:	f000 f981 	bl	8012604 <_Bfree>
 8012302:	e6a5      	b.n	8012050 <_dtoa_r+0x6d8>
 8012304:	2600      	movs	r6, #0
 8012306:	4637      	mov	r7, r6
 8012308:	e7e1      	b.n	80122ce <_dtoa_r+0x956>
 801230a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801230c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012310:	4637      	mov	r7, r6
 8012312:	e599      	b.n	8011e48 <_dtoa_r+0x4d0>
 8012314:	9b08      	ldr	r3, [sp, #32]
 8012316:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801231a:	2b00      	cmp	r3, #0
 801231c:	f000 80fd 	beq.w	801251a <_dtoa_r+0xba2>
 8012320:	2d00      	cmp	r5, #0
 8012322:	dd05      	ble.n	8012330 <_dtoa_r+0x9b8>
 8012324:	4639      	mov	r1, r7
 8012326:	462a      	mov	r2, r5
 8012328:	4620      	mov	r0, r4
 801232a:	f000 fb3d 	bl	80129a8 <__lshift>
 801232e:	4607      	mov	r7, r0
 8012330:	9b06      	ldr	r3, [sp, #24]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d05c      	beq.n	80123f0 <_dtoa_r+0xa78>
 8012336:	6879      	ldr	r1, [r7, #4]
 8012338:	4620      	mov	r0, r4
 801233a:	f000 f923 	bl	8012584 <_Balloc>
 801233e:	4605      	mov	r5, r0
 8012340:	b928      	cbnz	r0, 801234e <_dtoa_r+0x9d6>
 8012342:	4b80      	ldr	r3, [pc, #512]	; (8012544 <_dtoa_r+0xbcc>)
 8012344:	4602      	mov	r2, r0
 8012346:	f240 21ea 	movw	r1, #746	; 0x2ea
 801234a:	f7ff bb2e 	b.w	80119aa <_dtoa_r+0x32>
 801234e:	693a      	ldr	r2, [r7, #16]
 8012350:	3202      	adds	r2, #2
 8012352:	0092      	lsls	r2, r2, #2
 8012354:	f107 010c 	add.w	r1, r7, #12
 8012358:	300c      	adds	r0, #12
 801235a:	f000 f905 	bl	8012568 <memcpy>
 801235e:	2201      	movs	r2, #1
 8012360:	4629      	mov	r1, r5
 8012362:	4620      	mov	r0, r4
 8012364:	f000 fb20 	bl	80129a8 <__lshift>
 8012368:	9b00      	ldr	r3, [sp, #0]
 801236a:	3301      	adds	r3, #1
 801236c:	9301      	str	r3, [sp, #4]
 801236e:	9b00      	ldr	r3, [sp, #0]
 8012370:	444b      	add	r3, r9
 8012372:	9307      	str	r3, [sp, #28]
 8012374:	9b02      	ldr	r3, [sp, #8]
 8012376:	f003 0301 	and.w	r3, r3, #1
 801237a:	46b8      	mov	r8, r7
 801237c:	9306      	str	r3, [sp, #24]
 801237e:	4607      	mov	r7, r0
 8012380:	9b01      	ldr	r3, [sp, #4]
 8012382:	4631      	mov	r1, r6
 8012384:	3b01      	subs	r3, #1
 8012386:	4658      	mov	r0, fp
 8012388:	9302      	str	r3, [sp, #8]
 801238a:	f7ff fa69 	bl	8011860 <quorem>
 801238e:	4603      	mov	r3, r0
 8012390:	3330      	adds	r3, #48	; 0x30
 8012392:	9004      	str	r0, [sp, #16]
 8012394:	4641      	mov	r1, r8
 8012396:	4658      	mov	r0, fp
 8012398:	9308      	str	r3, [sp, #32]
 801239a:	f000 fb71 	bl	8012a80 <__mcmp>
 801239e:	463a      	mov	r2, r7
 80123a0:	4681      	mov	r9, r0
 80123a2:	4631      	mov	r1, r6
 80123a4:	4620      	mov	r0, r4
 80123a6:	f000 fb87 	bl	8012ab8 <__mdiff>
 80123aa:	68c2      	ldr	r2, [r0, #12]
 80123ac:	9b08      	ldr	r3, [sp, #32]
 80123ae:	4605      	mov	r5, r0
 80123b0:	bb02      	cbnz	r2, 80123f4 <_dtoa_r+0xa7c>
 80123b2:	4601      	mov	r1, r0
 80123b4:	4658      	mov	r0, fp
 80123b6:	f000 fb63 	bl	8012a80 <__mcmp>
 80123ba:	9b08      	ldr	r3, [sp, #32]
 80123bc:	4602      	mov	r2, r0
 80123be:	4629      	mov	r1, r5
 80123c0:	4620      	mov	r0, r4
 80123c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80123c6:	f000 f91d 	bl	8012604 <_Bfree>
 80123ca:	9b05      	ldr	r3, [sp, #20]
 80123cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80123ce:	9d01      	ldr	r5, [sp, #4]
 80123d0:	ea43 0102 	orr.w	r1, r3, r2
 80123d4:	9b06      	ldr	r3, [sp, #24]
 80123d6:	430b      	orrs	r3, r1
 80123d8:	9b08      	ldr	r3, [sp, #32]
 80123da:	d10d      	bne.n	80123f8 <_dtoa_r+0xa80>
 80123dc:	2b39      	cmp	r3, #57	; 0x39
 80123de:	d029      	beq.n	8012434 <_dtoa_r+0xabc>
 80123e0:	f1b9 0f00 	cmp.w	r9, #0
 80123e4:	dd01      	ble.n	80123ea <_dtoa_r+0xa72>
 80123e6:	9b04      	ldr	r3, [sp, #16]
 80123e8:	3331      	adds	r3, #49	; 0x31
 80123ea:	9a02      	ldr	r2, [sp, #8]
 80123ec:	7013      	strb	r3, [r2, #0]
 80123ee:	e774      	b.n	80122da <_dtoa_r+0x962>
 80123f0:	4638      	mov	r0, r7
 80123f2:	e7b9      	b.n	8012368 <_dtoa_r+0x9f0>
 80123f4:	2201      	movs	r2, #1
 80123f6:	e7e2      	b.n	80123be <_dtoa_r+0xa46>
 80123f8:	f1b9 0f00 	cmp.w	r9, #0
 80123fc:	db06      	blt.n	801240c <_dtoa_r+0xa94>
 80123fe:	9905      	ldr	r1, [sp, #20]
 8012400:	ea41 0909 	orr.w	r9, r1, r9
 8012404:	9906      	ldr	r1, [sp, #24]
 8012406:	ea59 0101 	orrs.w	r1, r9, r1
 801240a:	d120      	bne.n	801244e <_dtoa_r+0xad6>
 801240c:	2a00      	cmp	r2, #0
 801240e:	ddec      	ble.n	80123ea <_dtoa_r+0xa72>
 8012410:	4659      	mov	r1, fp
 8012412:	2201      	movs	r2, #1
 8012414:	4620      	mov	r0, r4
 8012416:	9301      	str	r3, [sp, #4]
 8012418:	f000 fac6 	bl	80129a8 <__lshift>
 801241c:	4631      	mov	r1, r6
 801241e:	4683      	mov	fp, r0
 8012420:	f000 fb2e 	bl	8012a80 <__mcmp>
 8012424:	2800      	cmp	r0, #0
 8012426:	9b01      	ldr	r3, [sp, #4]
 8012428:	dc02      	bgt.n	8012430 <_dtoa_r+0xab8>
 801242a:	d1de      	bne.n	80123ea <_dtoa_r+0xa72>
 801242c:	07da      	lsls	r2, r3, #31
 801242e:	d5dc      	bpl.n	80123ea <_dtoa_r+0xa72>
 8012430:	2b39      	cmp	r3, #57	; 0x39
 8012432:	d1d8      	bne.n	80123e6 <_dtoa_r+0xa6e>
 8012434:	9a02      	ldr	r2, [sp, #8]
 8012436:	2339      	movs	r3, #57	; 0x39
 8012438:	7013      	strb	r3, [r2, #0]
 801243a:	462b      	mov	r3, r5
 801243c:	461d      	mov	r5, r3
 801243e:	3b01      	subs	r3, #1
 8012440:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012444:	2a39      	cmp	r2, #57	; 0x39
 8012446:	d050      	beq.n	80124ea <_dtoa_r+0xb72>
 8012448:	3201      	adds	r2, #1
 801244a:	701a      	strb	r2, [r3, #0]
 801244c:	e745      	b.n	80122da <_dtoa_r+0x962>
 801244e:	2a00      	cmp	r2, #0
 8012450:	dd03      	ble.n	801245a <_dtoa_r+0xae2>
 8012452:	2b39      	cmp	r3, #57	; 0x39
 8012454:	d0ee      	beq.n	8012434 <_dtoa_r+0xabc>
 8012456:	3301      	adds	r3, #1
 8012458:	e7c7      	b.n	80123ea <_dtoa_r+0xa72>
 801245a:	9a01      	ldr	r2, [sp, #4]
 801245c:	9907      	ldr	r1, [sp, #28]
 801245e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012462:	428a      	cmp	r2, r1
 8012464:	d02a      	beq.n	80124bc <_dtoa_r+0xb44>
 8012466:	4659      	mov	r1, fp
 8012468:	2300      	movs	r3, #0
 801246a:	220a      	movs	r2, #10
 801246c:	4620      	mov	r0, r4
 801246e:	f000 f8eb 	bl	8012648 <__multadd>
 8012472:	45b8      	cmp	r8, r7
 8012474:	4683      	mov	fp, r0
 8012476:	f04f 0300 	mov.w	r3, #0
 801247a:	f04f 020a 	mov.w	r2, #10
 801247e:	4641      	mov	r1, r8
 8012480:	4620      	mov	r0, r4
 8012482:	d107      	bne.n	8012494 <_dtoa_r+0xb1c>
 8012484:	f000 f8e0 	bl	8012648 <__multadd>
 8012488:	4680      	mov	r8, r0
 801248a:	4607      	mov	r7, r0
 801248c:	9b01      	ldr	r3, [sp, #4]
 801248e:	3301      	adds	r3, #1
 8012490:	9301      	str	r3, [sp, #4]
 8012492:	e775      	b.n	8012380 <_dtoa_r+0xa08>
 8012494:	f000 f8d8 	bl	8012648 <__multadd>
 8012498:	4639      	mov	r1, r7
 801249a:	4680      	mov	r8, r0
 801249c:	2300      	movs	r3, #0
 801249e:	220a      	movs	r2, #10
 80124a0:	4620      	mov	r0, r4
 80124a2:	f000 f8d1 	bl	8012648 <__multadd>
 80124a6:	4607      	mov	r7, r0
 80124a8:	e7f0      	b.n	801248c <_dtoa_r+0xb14>
 80124aa:	f1b9 0f00 	cmp.w	r9, #0
 80124ae:	9a00      	ldr	r2, [sp, #0]
 80124b0:	bfcc      	ite	gt
 80124b2:	464d      	movgt	r5, r9
 80124b4:	2501      	movle	r5, #1
 80124b6:	4415      	add	r5, r2
 80124b8:	f04f 0800 	mov.w	r8, #0
 80124bc:	4659      	mov	r1, fp
 80124be:	2201      	movs	r2, #1
 80124c0:	4620      	mov	r0, r4
 80124c2:	9301      	str	r3, [sp, #4]
 80124c4:	f000 fa70 	bl	80129a8 <__lshift>
 80124c8:	4631      	mov	r1, r6
 80124ca:	4683      	mov	fp, r0
 80124cc:	f000 fad8 	bl	8012a80 <__mcmp>
 80124d0:	2800      	cmp	r0, #0
 80124d2:	dcb2      	bgt.n	801243a <_dtoa_r+0xac2>
 80124d4:	d102      	bne.n	80124dc <_dtoa_r+0xb64>
 80124d6:	9b01      	ldr	r3, [sp, #4]
 80124d8:	07db      	lsls	r3, r3, #31
 80124da:	d4ae      	bmi.n	801243a <_dtoa_r+0xac2>
 80124dc:	462b      	mov	r3, r5
 80124de:	461d      	mov	r5, r3
 80124e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80124e4:	2a30      	cmp	r2, #48	; 0x30
 80124e6:	d0fa      	beq.n	80124de <_dtoa_r+0xb66>
 80124e8:	e6f7      	b.n	80122da <_dtoa_r+0x962>
 80124ea:	9a00      	ldr	r2, [sp, #0]
 80124ec:	429a      	cmp	r2, r3
 80124ee:	d1a5      	bne.n	801243c <_dtoa_r+0xac4>
 80124f0:	f10a 0a01 	add.w	sl, sl, #1
 80124f4:	2331      	movs	r3, #49	; 0x31
 80124f6:	e779      	b.n	80123ec <_dtoa_r+0xa74>
 80124f8:	4b13      	ldr	r3, [pc, #76]	; (8012548 <_dtoa_r+0xbd0>)
 80124fa:	f7ff baaf 	b.w	8011a5c <_dtoa_r+0xe4>
 80124fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012500:	2b00      	cmp	r3, #0
 8012502:	f47f aa86 	bne.w	8011a12 <_dtoa_r+0x9a>
 8012506:	4b11      	ldr	r3, [pc, #68]	; (801254c <_dtoa_r+0xbd4>)
 8012508:	f7ff baa8 	b.w	8011a5c <_dtoa_r+0xe4>
 801250c:	f1b9 0f00 	cmp.w	r9, #0
 8012510:	dc03      	bgt.n	801251a <_dtoa_r+0xba2>
 8012512:	9b05      	ldr	r3, [sp, #20]
 8012514:	2b02      	cmp	r3, #2
 8012516:	f73f aec9 	bgt.w	80122ac <_dtoa_r+0x934>
 801251a:	9d00      	ldr	r5, [sp, #0]
 801251c:	4631      	mov	r1, r6
 801251e:	4658      	mov	r0, fp
 8012520:	f7ff f99e 	bl	8011860 <quorem>
 8012524:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012528:	f805 3b01 	strb.w	r3, [r5], #1
 801252c:	9a00      	ldr	r2, [sp, #0]
 801252e:	1aaa      	subs	r2, r5, r2
 8012530:	4591      	cmp	r9, r2
 8012532:	ddba      	ble.n	80124aa <_dtoa_r+0xb32>
 8012534:	4659      	mov	r1, fp
 8012536:	2300      	movs	r3, #0
 8012538:	220a      	movs	r2, #10
 801253a:	4620      	mov	r0, r4
 801253c:	f000 f884 	bl	8012648 <__multadd>
 8012540:	4683      	mov	fp, r0
 8012542:	e7eb      	b.n	801251c <_dtoa_r+0xba4>
 8012544:	08013f7b 	.word	0x08013f7b
 8012548:	08013ed4 	.word	0x08013ed4
 801254c:	08013ef8 	.word	0x08013ef8

08012550 <_localeconv_r>:
 8012550:	4800      	ldr	r0, [pc, #0]	; (8012554 <_localeconv_r+0x4>)
 8012552:	4770      	bx	lr
 8012554:	200002d4 	.word	0x200002d4

08012558 <malloc>:
 8012558:	4b02      	ldr	r3, [pc, #8]	; (8012564 <malloc+0xc>)
 801255a:	4601      	mov	r1, r0
 801255c:	6818      	ldr	r0, [r3, #0]
 801255e:	f000 bbef 	b.w	8012d40 <_malloc_r>
 8012562:	bf00      	nop
 8012564:	20000180 	.word	0x20000180

08012568 <memcpy>:
 8012568:	440a      	add	r2, r1
 801256a:	4291      	cmp	r1, r2
 801256c:	f100 33ff 	add.w	r3, r0, #4294967295
 8012570:	d100      	bne.n	8012574 <memcpy+0xc>
 8012572:	4770      	bx	lr
 8012574:	b510      	push	{r4, lr}
 8012576:	f811 4b01 	ldrb.w	r4, [r1], #1
 801257a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801257e:	4291      	cmp	r1, r2
 8012580:	d1f9      	bne.n	8012576 <memcpy+0xe>
 8012582:	bd10      	pop	{r4, pc}

08012584 <_Balloc>:
 8012584:	b570      	push	{r4, r5, r6, lr}
 8012586:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012588:	4604      	mov	r4, r0
 801258a:	460d      	mov	r5, r1
 801258c:	b976      	cbnz	r6, 80125ac <_Balloc+0x28>
 801258e:	2010      	movs	r0, #16
 8012590:	f7ff ffe2 	bl	8012558 <malloc>
 8012594:	4602      	mov	r2, r0
 8012596:	6260      	str	r0, [r4, #36]	; 0x24
 8012598:	b920      	cbnz	r0, 80125a4 <_Balloc+0x20>
 801259a:	4b18      	ldr	r3, [pc, #96]	; (80125fc <_Balloc+0x78>)
 801259c:	4818      	ldr	r0, [pc, #96]	; (8012600 <_Balloc+0x7c>)
 801259e:	2166      	movs	r1, #102	; 0x66
 80125a0:	f000 fd94 	bl	80130cc <__assert_func>
 80125a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80125a8:	6006      	str	r6, [r0, #0]
 80125aa:	60c6      	str	r6, [r0, #12]
 80125ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80125ae:	68f3      	ldr	r3, [r6, #12]
 80125b0:	b183      	cbz	r3, 80125d4 <_Balloc+0x50>
 80125b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80125b4:	68db      	ldr	r3, [r3, #12]
 80125b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80125ba:	b9b8      	cbnz	r0, 80125ec <_Balloc+0x68>
 80125bc:	2101      	movs	r1, #1
 80125be:	fa01 f605 	lsl.w	r6, r1, r5
 80125c2:	1d72      	adds	r2, r6, #5
 80125c4:	0092      	lsls	r2, r2, #2
 80125c6:	4620      	mov	r0, r4
 80125c8:	f000 fb5a 	bl	8012c80 <_calloc_r>
 80125cc:	b160      	cbz	r0, 80125e8 <_Balloc+0x64>
 80125ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80125d2:	e00e      	b.n	80125f2 <_Balloc+0x6e>
 80125d4:	2221      	movs	r2, #33	; 0x21
 80125d6:	2104      	movs	r1, #4
 80125d8:	4620      	mov	r0, r4
 80125da:	f000 fb51 	bl	8012c80 <_calloc_r>
 80125de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80125e0:	60f0      	str	r0, [r6, #12]
 80125e2:	68db      	ldr	r3, [r3, #12]
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d1e4      	bne.n	80125b2 <_Balloc+0x2e>
 80125e8:	2000      	movs	r0, #0
 80125ea:	bd70      	pop	{r4, r5, r6, pc}
 80125ec:	6802      	ldr	r2, [r0, #0]
 80125ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80125f2:	2300      	movs	r3, #0
 80125f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80125f8:	e7f7      	b.n	80125ea <_Balloc+0x66>
 80125fa:	bf00      	nop
 80125fc:	08013f05 	.word	0x08013f05
 8012600:	08013f8c 	.word	0x08013f8c

08012604 <_Bfree>:
 8012604:	b570      	push	{r4, r5, r6, lr}
 8012606:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012608:	4605      	mov	r5, r0
 801260a:	460c      	mov	r4, r1
 801260c:	b976      	cbnz	r6, 801262c <_Bfree+0x28>
 801260e:	2010      	movs	r0, #16
 8012610:	f7ff ffa2 	bl	8012558 <malloc>
 8012614:	4602      	mov	r2, r0
 8012616:	6268      	str	r0, [r5, #36]	; 0x24
 8012618:	b920      	cbnz	r0, 8012624 <_Bfree+0x20>
 801261a:	4b09      	ldr	r3, [pc, #36]	; (8012640 <_Bfree+0x3c>)
 801261c:	4809      	ldr	r0, [pc, #36]	; (8012644 <_Bfree+0x40>)
 801261e:	218a      	movs	r1, #138	; 0x8a
 8012620:	f000 fd54 	bl	80130cc <__assert_func>
 8012624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012628:	6006      	str	r6, [r0, #0]
 801262a:	60c6      	str	r6, [r0, #12]
 801262c:	b13c      	cbz	r4, 801263e <_Bfree+0x3a>
 801262e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012630:	6862      	ldr	r2, [r4, #4]
 8012632:	68db      	ldr	r3, [r3, #12]
 8012634:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012638:	6021      	str	r1, [r4, #0]
 801263a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801263e:	bd70      	pop	{r4, r5, r6, pc}
 8012640:	08013f05 	.word	0x08013f05
 8012644:	08013f8c 	.word	0x08013f8c

08012648 <__multadd>:
 8012648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801264c:	690e      	ldr	r6, [r1, #16]
 801264e:	4607      	mov	r7, r0
 8012650:	4698      	mov	r8, r3
 8012652:	460c      	mov	r4, r1
 8012654:	f101 0014 	add.w	r0, r1, #20
 8012658:	2300      	movs	r3, #0
 801265a:	6805      	ldr	r5, [r0, #0]
 801265c:	b2a9      	uxth	r1, r5
 801265e:	fb02 8101 	mla	r1, r2, r1, r8
 8012662:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8012666:	0c2d      	lsrs	r5, r5, #16
 8012668:	fb02 c505 	mla	r5, r2, r5, ip
 801266c:	b289      	uxth	r1, r1
 801266e:	3301      	adds	r3, #1
 8012670:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8012674:	429e      	cmp	r6, r3
 8012676:	f840 1b04 	str.w	r1, [r0], #4
 801267a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801267e:	dcec      	bgt.n	801265a <__multadd+0x12>
 8012680:	f1b8 0f00 	cmp.w	r8, #0
 8012684:	d022      	beq.n	80126cc <__multadd+0x84>
 8012686:	68a3      	ldr	r3, [r4, #8]
 8012688:	42b3      	cmp	r3, r6
 801268a:	dc19      	bgt.n	80126c0 <__multadd+0x78>
 801268c:	6861      	ldr	r1, [r4, #4]
 801268e:	4638      	mov	r0, r7
 8012690:	3101      	adds	r1, #1
 8012692:	f7ff ff77 	bl	8012584 <_Balloc>
 8012696:	4605      	mov	r5, r0
 8012698:	b928      	cbnz	r0, 80126a6 <__multadd+0x5e>
 801269a:	4602      	mov	r2, r0
 801269c:	4b0d      	ldr	r3, [pc, #52]	; (80126d4 <__multadd+0x8c>)
 801269e:	480e      	ldr	r0, [pc, #56]	; (80126d8 <__multadd+0x90>)
 80126a0:	21b5      	movs	r1, #181	; 0xb5
 80126a2:	f000 fd13 	bl	80130cc <__assert_func>
 80126a6:	6922      	ldr	r2, [r4, #16]
 80126a8:	3202      	adds	r2, #2
 80126aa:	f104 010c 	add.w	r1, r4, #12
 80126ae:	0092      	lsls	r2, r2, #2
 80126b0:	300c      	adds	r0, #12
 80126b2:	f7ff ff59 	bl	8012568 <memcpy>
 80126b6:	4621      	mov	r1, r4
 80126b8:	4638      	mov	r0, r7
 80126ba:	f7ff ffa3 	bl	8012604 <_Bfree>
 80126be:	462c      	mov	r4, r5
 80126c0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80126c4:	3601      	adds	r6, #1
 80126c6:	f8c3 8014 	str.w	r8, [r3, #20]
 80126ca:	6126      	str	r6, [r4, #16]
 80126cc:	4620      	mov	r0, r4
 80126ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126d2:	bf00      	nop
 80126d4:	08013f7b 	.word	0x08013f7b
 80126d8:	08013f8c 	.word	0x08013f8c

080126dc <__hi0bits>:
 80126dc:	0c03      	lsrs	r3, r0, #16
 80126de:	041b      	lsls	r3, r3, #16
 80126e0:	b9d3      	cbnz	r3, 8012718 <__hi0bits+0x3c>
 80126e2:	0400      	lsls	r0, r0, #16
 80126e4:	2310      	movs	r3, #16
 80126e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80126ea:	bf04      	itt	eq
 80126ec:	0200      	lsleq	r0, r0, #8
 80126ee:	3308      	addeq	r3, #8
 80126f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80126f4:	bf04      	itt	eq
 80126f6:	0100      	lsleq	r0, r0, #4
 80126f8:	3304      	addeq	r3, #4
 80126fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80126fe:	bf04      	itt	eq
 8012700:	0080      	lsleq	r0, r0, #2
 8012702:	3302      	addeq	r3, #2
 8012704:	2800      	cmp	r0, #0
 8012706:	db05      	blt.n	8012714 <__hi0bits+0x38>
 8012708:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801270c:	f103 0301 	add.w	r3, r3, #1
 8012710:	bf08      	it	eq
 8012712:	2320      	moveq	r3, #32
 8012714:	4618      	mov	r0, r3
 8012716:	4770      	bx	lr
 8012718:	2300      	movs	r3, #0
 801271a:	e7e4      	b.n	80126e6 <__hi0bits+0xa>

0801271c <__lo0bits>:
 801271c:	6803      	ldr	r3, [r0, #0]
 801271e:	f013 0207 	ands.w	r2, r3, #7
 8012722:	4601      	mov	r1, r0
 8012724:	d00b      	beq.n	801273e <__lo0bits+0x22>
 8012726:	07da      	lsls	r2, r3, #31
 8012728:	d424      	bmi.n	8012774 <__lo0bits+0x58>
 801272a:	0798      	lsls	r0, r3, #30
 801272c:	bf49      	itett	mi
 801272e:	085b      	lsrmi	r3, r3, #1
 8012730:	089b      	lsrpl	r3, r3, #2
 8012732:	2001      	movmi	r0, #1
 8012734:	600b      	strmi	r3, [r1, #0]
 8012736:	bf5c      	itt	pl
 8012738:	600b      	strpl	r3, [r1, #0]
 801273a:	2002      	movpl	r0, #2
 801273c:	4770      	bx	lr
 801273e:	b298      	uxth	r0, r3
 8012740:	b9b0      	cbnz	r0, 8012770 <__lo0bits+0x54>
 8012742:	0c1b      	lsrs	r3, r3, #16
 8012744:	2010      	movs	r0, #16
 8012746:	f013 0fff 	tst.w	r3, #255	; 0xff
 801274a:	bf04      	itt	eq
 801274c:	0a1b      	lsreq	r3, r3, #8
 801274e:	3008      	addeq	r0, #8
 8012750:	071a      	lsls	r2, r3, #28
 8012752:	bf04      	itt	eq
 8012754:	091b      	lsreq	r3, r3, #4
 8012756:	3004      	addeq	r0, #4
 8012758:	079a      	lsls	r2, r3, #30
 801275a:	bf04      	itt	eq
 801275c:	089b      	lsreq	r3, r3, #2
 801275e:	3002      	addeq	r0, #2
 8012760:	07da      	lsls	r2, r3, #31
 8012762:	d403      	bmi.n	801276c <__lo0bits+0x50>
 8012764:	085b      	lsrs	r3, r3, #1
 8012766:	f100 0001 	add.w	r0, r0, #1
 801276a:	d005      	beq.n	8012778 <__lo0bits+0x5c>
 801276c:	600b      	str	r3, [r1, #0]
 801276e:	4770      	bx	lr
 8012770:	4610      	mov	r0, r2
 8012772:	e7e8      	b.n	8012746 <__lo0bits+0x2a>
 8012774:	2000      	movs	r0, #0
 8012776:	4770      	bx	lr
 8012778:	2020      	movs	r0, #32
 801277a:	4770      	bx	lr

0801277c <__i2b>:
 801277c:	b510      	push	{r4, lr}
 801277e:	460c      	mov	r4, r1
 8012780:	2101      	movs	r1, #1
 8012782:	f7ff feff 	bl	8012584 <_Balloc>
 8012786:	4602      	mov	r2, r0
 8012788:	b928      	cbnz	r0, 8012796 <__i2b+0x1a>
 801278a:	4b05      	ldr	r3, [pc, #20]	; (80127a0 <__i2b+0x24>)
 801278c:	4805      	ldr	r0, [pc, #20]	; (80127a4 <__i2b+0x28>)
 801278e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012792:	f000 fc9b 	bl	80130cc <__assert_func>
 8012796:	2301      	movs	r3, #1
 8012798:	6144      	str	r4, [r0, #20]
 801279a:	6103      	str	r3, [r0, #16]
 801279c:	bd10      	pop	{r4, pc}
 801279e:	bf00      	nop
 80127a0:	08013f7b 	.word	0x08013f7b
 80127a4:	08013f8c 	.word	0x08013f8c

080127a8 <__multiply>:
 80127a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80127ac:	4614      	mov	r4, r2
 80127ae:	690a      	ldr	r2, [r1, #16]
 80127b0:	6923      	ldr	r3, [r4, #16]
 80127b2:	429a      	cmp	r2, r3
 80127b4:	bfb8      	it	lt
 80127b6:	460b      	movlt	r3, r1
 80127b8:	460d      	mov	r5, r1
 80127ba:	bfbc      	itt	lt
 80127bc:	4625      	movlt	r5, r4
 80127be:	461c      	movlt	r4, r3
 80127c0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80127c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80127c8:	68ab      	ldr	r3, [r5, #8]
 80127ca:	6869      	ldr	r1, [r5, #4]
 80127cc:	eb0a 0709 	add.w	r7, sl, r9
 80127d0:	42bb      	cmp	r3, r7
 80127d2:	b085      	sub	sp, #20
 80127d4:	bfb8      	it	lt
 80127d6:	3101      	addlt	r1, #1
 80127d8:	f7ff fed4 	bl	8012584 <_Balloc>
 80127dc:	b930      	cbnz	r0, 80127ec <__multiply+0x44>
 80127de:	4602      	mov	r2, r0
 80127e0:	4b42      	ldr	r3, [pc, #264]	; (80128ec <__multiply+0x144>)
 80127e2:	4843      	ldr	r0, [pc, #268]	; (80128f0 <__multiply+0x148>)
 80127e4:	f240 115d 	movw	r1, #349	; 0x15d
 80127e8:	f000 fc70 	bl	80130cc <__assert_func>
 80127ec:	f100 0614 	add.w	r6, r0, #20
 80127f0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80127f4:	4633      	mov	r3, r6
 80127f6:	2200      	movs	r2, #0
 80127f8:	4543      	cmp	r3, r8
 80127fa:	d31e      	bcc.n	801283a <__multiply+0x92>
 80127fc:	f105 0c14 	add.w	ip, r5, #20
 8012800:	f104 0314 	add.w	r3, r4, #20
 8012804:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8012808:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801280c:	9202      	str	r2, [sp, #8]
 801280e:	ebac 0205 	sub.w	r2, ip, r5
 8012812:	3a15      	subs	r2, #21
 8012814:	f022 0203 	bic.w	r2, r2, #3
 8012818:	3204      	adds	r2, #4
 801281a:	f105 0115 	add.w	r1, r5, #21
 801281e:	458c      	cmp	ip, r1
 8012820:	bf38      	it	cc
 8012822:	2204      	movcc	r2, #4
 8012824:	9201      	str	r2, [sp, #4]
 8012826:	9a02      	ldr	r2, [sp, #8]
 8012828:	9303      	str	r3, [sp, #12]
 801282a:	429a      	cmp	r2, r3
 801282c:	d808      	bhi.n	8012840 <__multiply+0x98>
 801282e:	2f00      	cmp	r7, #0
 8012830:	dc55      	bgt.n	80128de <__multiply+0x136>
 8012832:	6107      	str	r7, [r0, #16]
 8012834:	b005      	add	sp, #20
 8012836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801283a:	f843 2b04 	str.w	r2, [r3], #4
 801283e:	e7db      	b.n	80127f8 <__multiply+0x50>
 8012840:	f8b3 a000 	ldrh.w	sl, [r3]
 8012844:	f1ba 0f00 	cmp.w	sl, #0
 8012848:	d020      	beq.n	801288c <__multiply+0xe4>
 801284a:	f105 0e14 	add.w	lr, r5, #20
 801284e:	46b1      	mov	r9, r6
 8012850:	2200      	movs	r2, #0
 8012852:	f85e 4b04 	ldr.w	r4, [lr], #4
 8012856:	f8d9 b000 	ldr.w	fp, [r9]
 801285a:	b2a1      	uxth	r1, r4
 801285c:	fa1f fb8b 	uxth.w	fp, fp
 8012860:	fb0a b101 	mla	r1, sl, r1, fp
 8012864:	4411      	add	r1, r2
 8012866:	f8d9 2000 	ldr.w	r2, [r9]
 801286a:	0c24      	lsrs	r4, r4, #16
 801286c:	0c12      	lsrs	r2, r2, #16
 801286e:	fb0a 2404 	mla	r4, sl, r4, r2
 8012872:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8012876:	b289      	uxth	r1, r1
 8012878:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801287c:	45f4      	cmp	ip, lr
 801287e:	f849 1b04 	str.w	r1, [r9], #4
 8012882:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8012886:	d8e4      	bhi.n	8012852 <__multiply+0xaa>
 8012888:	9901      	ldr	r1, [sp, #4]
 801288a:	5072      	str	r2, [r6, r1]
 801288c:	9a03      	ldr	r2, [sp, #12]
 801288e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012892:	3304      	adds	r3, #4
 8012894:	f1b9 0f00 	cmp.w	r9, #0
 8012898:	d01f      	beq.n	80128da <__multiply+0x132>
 801289a:	6834      	ldr	r4, [r6, #0]
 801289c:	f105 0114 	add.w	r1, r5, #20
 80128a0:	46b6      	mov	lr, r6
 80128a2:	f04f 0a00 	mov.w	sl, #0
 80128a6:	880a      	ldrh	r2, [r1, #0]
 80128a8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80128ac:	fb09 b202 	mla	r2, r9, r2, fp
 80128b0:	4492      	add	sl, r2
 80128b2:	b2a4      	uxth	r4, r4
 80128b4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80128b8:	f84e 4b04 	str.w	r4, [lr], #4
 80128bc:	f851 4b04 	ldr.w	r4, [r1], #4
 80128c0:	f8be 2000 	ldrh.w	r2, [lr]
 80128c4:	0c24      	lsrs	r4, r4, #16
 80128c6:	fb09 2404 	mla	r4, r9, r4, r2
 80128ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80128ce:	458c      	cmp	ip, r1
 80128d0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80128d4:	d8e7      	bhi.n	80128a6 <__multiply+0xfe>
 80128d6:	9a01      	ldr	r2, [sp, #4]
 80128d8:	50b4      	str	r4, [r6, r2]
 80128da:	3604      	adds	r6, #4
 80128dc:	e7a3      	b.n	8012826 <__multiply+0x7e>
 80128de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d1a5      	bne.n	8012832 <__multiply+0x8a>
 80128e6:	3f01      	subs	r7, #1
 80128e8:	e7a1      	b.n	801282e <__multiply+0x86>
 80128ea:	bf00      	nop
 80128ec:	08013f7b 	.word	0x08013f7b
 80128f0:	08013f8c 	.word	0x08013f8c

080128f4 <__pow5mult>:
 80128f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80128f8:	4615      	mov	r5, r2
 80128fa:	f012 0203 	ands.w	r2, r2, #3
 80128fe:	4606      	mov	r6, r0
 8012900:	460f      	mov	r7, r1
 8012902:	d007      	beq.n	8012914 <__pow5mult+0x20>
 8012904:	4c25      	ldr	r4, [pc, #148]	; (801299c <__pow5mult+0xa8>)
 8012906:	3a01      	subs	r2, #1
 8012908:	2300      	movs	r3, #0
 801290a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801290e:	f7ff fe9b 	bl	8012648 <__multadd>
 8012912:	4607      	mov	r7, r0
 8012914:	10ad      	asrs	r5, r5, #2
 8012916:	d03d      	beq.n	8012994 <__pow5mult+0xa0>
 8012918:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801291a:	b97c      	cbnz	r4, 801293c <__pow5mult+0x48>
 801291c:	2010      	movs	r0, #16
 801291e:	f7ff fe1b 	bl	8012558 <malloc>
 8012922:	4602      	mov	r2, r0
 8012924:	6270      	str	r0, [r6, #36]	; 0x24
 8012926:	b928      	cbnz	r0, 8012934 <__pow5mult+0x40>
 8012928:	4b1d      	ldr	r3, [pc, #116]	; (80129a0 <__pow5mult+0xac>)
 801292a:	481e      	ldr	r0, [pc, #120]	; (80129a4 <__pow5mult+0xb0>)
 801292c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012930:	f000 fbcc 	bl	80130cc <__assert_func>
 8012934:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012938:	6004      	str	r4, [r0, #0]
 801293a:	60c4      	str	r4, [r0, #12]
 801293c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012940:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012944:	b94c      	cbnz	r4, 801295a <__pow5mult+0x66>
 8012946:	f240 2171 	movw	r1, #625	; 0x271
 801294a:	4630      	mov	r0, r6
 801294c:	f7ff ff16 	bl	801277c <__i2b>
 8012950:	2300      	movs	r3, #0
 8012952:	f8c8 0008 	str.w	r0, [r8, #8]
 8012956:	4604      	mov	r4, r0
 8012958:	6003      	str	r3, [r0, #0]
 801295a:	f04f 0900 	mov.w	r9, #0
 801295e:	07eb      	lsls	r3, r5, #31
 8012960:	d50a      	bpl.n	8012978 <__pow5mult+0x84>
 8012962:	4639      	mov	r1, r7
 8012964:	4622      	mov	r2, r4
 8012966:	4630      	mov	r0, r6
 8012968:	f7ff ff1e 	bl	80127a8 <__multiply>
 801296c:	4639      	mov	r1, r7
 801296e:	4680      	mov	r8, r0
 8012970:	4630      	mov	r0, r6
 8012972:	f7ff fe47 	bl	8012604 <_Bfree>
 8012976:	4647      	mov	r7, r8
 8012978:	106d      	asrs	r5, r5, #1
 801297a:	d00b      	beq.n	8012994 <__pow5mult+0xa0>
 801297c:	6820      	ldr	r0, [r4, #0]
 801297e:	b938      	cbnz	r0, 8012990 <__pow5mult+0x9c>
 8012980:	4622      	mov	r2, r4
 8012982:	4621      	mov	r1, r4
 8012984:	4630      	mov	r0, r6
 8012986:	f7ff ff0f 	bl	80127a8 <__multiply>
 801298a:	6020      	str	r0, [r4, #0]
 801298c:	f8c0 9000 	str.w	r9, [r0]
 8012990:	4604      	mov	r4, r0
 8012992:	e7e4      	b.n	801295e <__pow5mult+0x6a>
 8012994:	4638      	mov	r0, r7
 8012996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801299a:	bf00      	nop
 801299c:	080140e0 	.word	0x080140e0
 80129a0:	08013f05 	.word	0x08013f05
 80129a4:	08013f8c 	.word	0x08013f8c

080129a8 <__lshift>:
 80129a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129ac:	460c      	mov	r4, r1
 80129ae:	6849      	ldr	r1, [r1, #4]
 80129b0:	6923      	ldr	r3, [r4, #16]
 80129b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80129b6:	68a3      	ldr	r3, [r4, #8]
 80129b8:	4607      	mov	r7, r0
 80129ba:	4691      	mov	r9, r2
 80129bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80129c0:	f108 0601 	add.w	r6, r8, #1
 80129c4:	42b3      	cmp	r3, r6
 80129c6:	db0b      	blt.n	80129e0 <__lshift+0x38>
 80129c8:	4638      	mov	r0, r7
 80129ca:	f7ff fddb 	bl	8012584 <_Balloc>
 80129ce:	4605      	mov	r5, r0
 80129d0:	b948      	cbnz	r0, 80129e6 <__lshift+0x3e>
 80129d2:	4602      	mov	r2, r0
 80129d4:	4b28      	ldr	r3, [pc, #160]	; (8012a78 <__lshift+0xd0>)
 80129d6:	4829      	ldr	r0, [pc, #164]	; (8012a7c <__lshift+0xd4>)
 80129d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80129dc:	f000 fb76 	bl	80130cc <__assert_func>
 80129e0:	3101      	adds	r1, #1
 80129e2:	005b      	lsls	r3, r3, #1
 80129e4:	e7ee      	b.n	80129c4 <__lshift+0x1c>
 80129e6:	2300      	movs	r3, #0
 80129e8:	f100 0114 	add.w	r1, r0, #20
 80129ec:	f100 0210 	add.w	r2, r0, #16
 80129f0:	4618      	mov	r0, r3
 80129f2:	4553      	cmp	r3, sl
 80129f4:	db33      	blt.n	8012a5e <__lshift+0xb6>
 80129f6:	6920      	ldr	r0, [r4, #16]
 80129f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80129fc:	f104 0314 	add.w	r3, r4, #20
 8012a00:	f019 091f 	ands.w	r9, r9, #31
 8012a04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012a08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012a0c:	d02b      	beq.n	8012a66 <__lshift+0xbe>
 8012a0e:	f1c9 0e20 	rsb	lr, r9, #32
 8012a12:	468a      	mov	sl, r1
 8012a14:	2200      	movs	r2, #0
 8012a16:	6818      	ldr	r0, [r3, #0]
 8012a18:	fa00 f009 	lsl.w	r0, r0, r9
 8012a1c:	4302      	orrs	r2, r0
 8012a1e:	f84a 2b04 	str.w	r2, [sl], #4
 8012a22:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a26:	459c      	cmp	ip, r3
 8012a28:	fa22 f20e 	lsr.w	r2, r2, lr
 8012a2c:	d8f3      	bhi.n	8012a16 <__lshift+0x6e>
 8012a2e:	ebac 0304 	sub.w	r3, ip, r4
 8012a32:	3b15      	subs	r3, #21
 8012a34:	f023 0303 	bic.w	r3, r3, #3
 8012a38:	3304      	adds	r3, #4
 8012a3a:	f104 0015 	add.w	r0, r4, #21
 8012a3e:	4584      	cmp	ip, r0
 8012a40:	bf38      	it	cc
 8012a42:	2304      	movcc	r3, #4
 8012a44:	50ca      	str	r2, [r1, r3]
 8012a46:	b10a      	cbz	r2, 8012a4c <__lshift+0xa4>
 8012a48:	f108 0602 	add.w	r6, r8, #2
 8012a4c:	3e01      	subs	r6, #1
 8012a4e:	4638      	mov	r0, r7
 8012a50:	612e      	str	r6, [r5, #16]
 8012a52:	4621      	mov	r1, r4
 8012a54:	f7ff fdd6 	bl	8012604 <_Bfree>
 8012a58:	4628      	mov	r0, r5
 8012a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8012a62:	3301      	adds	r3, #1
 8012a64:	e7c5      	b.n	80129f2 <__lshift+0x4a>
 8012a66:	3904      	subs	r1, #4
 8012a68:	f853 2b04 	ldr.w	r2, [r3], #4
 8012a6c:	f841 2f04 	str.w	r2, [r1, #4]!
 8012a70:	459c      	cmp	ip, r3
 8012a72:	d8f9      	bhi.n	8012a68 <__lshift+0xc0>
 8012a74:	e7ea      	b.n	8012a4c <__lshift+0xa4>
 8012a76:	bf00      	nop
 8012a78:	08013f7b 	.word	0x08013f7b
 8012a7c:	08013f8c 	.word	0x08013f8c

08012a80 <__mcmp>:
 8012a80:	b530      	push	{r4, r5, lr}
 8012a82:	6902      	ldr	r2, [r0, #16]
 8012a84:	690c      	ldr	r4, [r1, #16]
 8012a86:	1b12      	subs	r2, r2, r4
 8012a88:	d10e      	bne.n	8012aa8 <__mcmp+0x28>
 8012a8a:	f100 0314 	add.w	r3, r0, #20
 8012a8e:	3114      	adds	r1, #20
 8012a90:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012a94:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012a98:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012a9c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012aa0:	42a5      	cmp	r5, r4
 8012aa2:	d003      	beq.n	8012aac <__mcmp+0x2c>
 8012aa4:	d305      	bcc.n	8012ab2 <__mcmp+0x32>
 8012aa6:	2201      	movs	r2, #1
 8012aa8:	4610      	mov	r0, r2
 8012aaa:	bd30      	pop	{r4, r5, pc}
 8012aac:	4283      	cmp	r3, r0
 8012aae:	d3f3      	bcc.n	8012a98 <__mcmp+0x18>
 8012ab0:	e7fa      	b.n	8012aa8 <__mcmp+0x28>
 8012ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8012ab6:	e7f7      	b.n	8012aa8 <__mcmp+0x28>

08012ab8 <__mdiff>:
 8012ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012abc:	460c      	mov	r4, r1
 8012abe:	4606      	mov	r6, r0
 8012ac0:	4611      	mov	r1, r2
 8012ac2:	4620      	mov	r0, r4
 8012ac4:	4617      	mov	r7, r2
 8012ac6:	f7ff ffdb 	bl	8012a80 <__mcmp>
 8012aca:	1e05      	subs	r5, r0, #0
 8012acc:	d110      	bne.n	8012af0 <__mdiff+0x38>
 8012ace:	4629      	mov	r1, r5
 8012ad0:	4630      	mov	r0, r6
 8012ad2:	f7ff fd57 	bl	8012584 <_Balloc>
 8012ad6:	b930      	cbnz	r0, 8012ae6 <__mdiff+0x2e>
 8012ad8:	4b39      	ldr	r3, [pc, #228]	; (8012bc0 <__mdiff+0x108>)
 8012ada:	4602      	mov	r2, r0
 8012adc:	f240 2132 	movw	r1, #562	; 0x232
 8012ae0:	4838      	ldr	r0, [pc, #224]	; (8012bc4 <__mdiff+0x10c>)
 8012ae2:	f000 faf3 	bl	80130cc <__assert_func>
 8012ae6:	2301      	movs	r3, #1
 8012ae8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012aec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012af0:	bfa4      	itt	ge
 8012af2:	463b      	movge	r3, r7
 8012af4:	4627      	movge	r7, r4
 8012af6:	4630      	mov	r0, r6
 8012af8:	6879      	ldr	r1, [r7, #4]
 8012afa:	bfa6      	itte	ge
 8012afc:	461c      	movge	r4, r3
 8012afe:	2500      	movge	r5, #0
 8012b00:	2501      	movlt	r5, #1
 8012b02:	f7ff fd3f 	bl	8012584 <_Balloc>
 8012b06:	b920      	cbnz	r0, 8012b12 <__mdiff+0x5a>
 8012b08:	4b2d      	ldr	r3, [pc, #180]	; (8012bc0 <__mdiff+0x108>)
 8012b0a:	4602      	mov	r2, r0
 8012b0c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012b10:	e7e6      	b.n	8012ae0 <__mdiff+0x28>
 8012b12:	693e      	ldr	r6, [r7, #16]
 8012b14:	60c5      	str	r5, [r0, #12]
 8012b16:	6925      	ldr	r5, [r4, #16]
 8012b18:	f107 0114 	add.w	r1, r7, #20
 8012b1c:	f104 0914 	add.w	r9, r4, #20
 8012b20:	f100 0e14 	add.w	lr, r0, #20
 8012b24:	f107 0210 	add.w	r2, r7, #16
 8012b28:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8012b2c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8012b30:	46f2      	mov	sl, lr
 8012b32:	2700      	movs	r7, #0
 8012b34:	f859 3b04 	ldr.w	r3, [r9], #4
 8012b38:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012b3c:	fa1f f883 	uxth.w	r8, r3
 8012b40:	fa17 f78b 	uxtah	r7, r7, fp
 8012b44:	0c1b      	lsrs	r3, r3, #16
 8012b46:	eba7 0808 	sub.w	r8, r7, r8
 8012b4a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012b4e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012b52:	fa1f f888 	uxth.w	r8, r8
 8012b56:	141f      	asrs	r7, r3, #16
 8012b58:	454d      	cmp	r5, r9
 8012b5a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012b5e:	f84a 3b04 	str.w	r3, [sl], #4
 8012b62:	d8e7      	bhi.n	8012b34 <__mdiff+0x7c>
 8012b64:	1b2b      	subs	r3, r5, r4
 8012b66:	3b15      	subs	r3, #21
 8012b68:	f023 0303 	bic.w	r3, r3, #3
 8012b6c:	3304      	adds	r3, #4
 8012b6e:	3415      	adds	r4, #21
 8012b70:	42a5      	cmp	r5, r4
 8012b72:	bf38      	it	cc
 8012b74:	2304      	movcc	r3, #4
 8012b76:	4419      	add	r1, r3
 8012b78:	4473      	add	r3, lr
 8012b7a:	469e      	mov	lr, r3
 8012b7c:	460d      	mov	r5, r1
 8012b7e:	4565      	cmp	r5, ip
 8012b80:	d30e      	bcc.n	8012ba0 <__mdiff+0xe8>
 8012b82:	f10c 0203 	add.w	r2, ip, #3
 8012b86:	1a52      	subs	r2, r2, r1
 8012b88:	f022 0203 	bic.w	r2, r2, #3
 8012b8c:	3903      	subs	r1, #3
 8012b8e:	458c      	cmp	ip, r1
 8012b90:	bf38      	it	cc
 8012b92:	2200      	movcc	r2, #0
 8012b94:	441a      	add	r2, r3
 8012b96:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012b9a:	b17b      	cbz	r3, 8012bbc <__mdiff+0x104>
 8012b9c:	6106      	str	r6, [r0, #16]
 8012b9e:	e7a5      	b.n	8012aec <__mdiff+0x34>
 8012ba0:	f855 8b04 	ldr.w	r8, [r5], #4
 8012ba4:	fa17 f488 	uxtah	r4, r7, r8
 8012ba8:	1422      	asrs	r2, r4, #16
 8012baa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8012bae:	b2a4      	uxth	r4, r4
 8012bb0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8012bb4:	f84e 4b04 	str.w	r4, [lr], #4
 8012bb8:	1417      	asrs	r7, r2, #16
 8012bba:	e7e0      	b.n	8012b7e <__mdiff+0xc6>
 8012bbc:	3e01      	subs	r6, #1
 8012bbe:	e7ea      	b.n	8012b96 <__mdiff+0xde>
 8012bc0:	08013f7b 	.word	0x08013f7b
 8012bc4:	08013f8c 	.word	0x08013f8c

08012bc8 <__d2b>:
 8012bc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012bcc:	4689      	mov	r9, r1
 8012bce:	2101      	movs	r1, #1
 8012bd0:	ec57 6b10 	vmov	r6, r7, d0
 8012bd4:	4690      	mov	r8, r2
 8012bd6:	f7ff fcd5 	bl	8012584 <_Balloc>
 8012bda:	4604      	mov	r4, r0
 8012bdc:	b930      	cbnz	r0, 8012bec <__d2b+0x24>
 8012bde:	4602      	mov	r2, r0
 8012be0:	4b25      	ldr	r3, [pc, #148]	; (8012c78 <__d2b+0xb0>)
 8012be2:	4826      	ldr	r0, [pc, #152]	; (8012c7c <__d2b+0xb4>)
 8012be4:	f240 310a 	movw	r1, #778	; 0x30a
 8012be8:	f000 fa70 	bl	80130cc <__assert_func>
 8012bec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012bf0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012bf4:	bb35      	cbnz	r5, 8012c44 <__d2b+0x7c>
 8012bf6:	2e00      	cmp	r6, #0
 8012bf8:	9301      	str	r3, [sp, #4]
 8012bfa:	d028      	beq.n	8012c4e <__d2b+0x86>
 8012bfc:	4668      	mov	r0, sp
 8012bfe:	9600      	str	r6, [sp, #0]
 8012c00:	f7ff fd8c 	bl	801271c <__lo0bits>
 8012c04:	9900      	ldr	r1, [sp, #0]
 8012c06:	b300      	cbz	r0, 8012c4a <__d2b+0x82>
 8012c08:	9a01      	ldr	r2, [sp, #4]
 8012c0a:	f1c0 0320 	rsb	r3, r0, #32
 8012c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8012c12:	430b      	orrs	r3, r1
 8012c14:	40c2      	lsrs	r2, r0
 8012c16:	6163      	str	r3, [r4, #20]
 8012c18:	9201      	str	r2, [sp, #4]
 8012c1a:	9b01      	ldr	r3, [sp, #4]
 8012c1c:	61a3      	str	r3, [r4, #24]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	bf14      	ite	ne
 8012c22:	2202      	movne	r2, #2
 8012c24:	2201      	moveq	r2, #1
 8012c26:	6122      	str	r2, [r4, #16]
 8012c28:	b1d5      	cbz	r5, 8012c60 <__d2b+0x98>
 8012c2a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012c2e:	4405      	add	r5, r0
 8012c30:	f8c9 5000 	str.w	r5, [r9]
 8012c34:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012c38:	f8c8 0000 	str.w	r0, [r8]
 8012c3c:	4620      	mov	r0, r4
 8012c3e:	b003      	add	sp, #12
 8012c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012c44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012c48:	e7d5      	b.n	8012bf6 <__d2b+0x2e>
 8012c4a:	6161      	str	r1, [r4, #20]
 8012c4c:	e7e5      	b.n	8012c1a <__d2b+0x52>
 8012c4e:	a801      	add	r0, sp, #4
 8012c50:	f7ff fd64 	bl	801271c <__lo0bits>
 8012c54:	9b01      	ldr	r3, [sp, #4]
 8012c56:	6163      	str	r3, [r4, #20]
 8012c58:	2201      	movs	r2, #1
 8012c5a:	6122      	str	r2, [r4, #16]
 8012c5c:	3020      	adds	r0, #32
 8012c5e:	e7e3      	b.n	8012c28 <__d2b+0x60>
 8012c60:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012c64:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012c68:	f8c9 0000 	str.w	r0, [r9]
 8012c6c:	6918      	ldr	r0, [r3, #16]
 8012c6e:	f7ff fd35 	bl	80126dc <__hi0bits>
 8012c72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012c76:	e7df      	b.n	8012c38 <__d2b+0x70>
 8012c78:	08013f7b 	.word	0x08013f7b
 8012c7c:	08013f8c 	.word	0x08013f8c

08012c80 <_calloc_r>:
 8012c80:	b513      	push	{r0, r1, r4, lr}
 8012c82:	434a      	muls	r2, r1
 8012c84:	4611      	mov	r1, r2
 8012c86:	9201      	str	r2, [sp, #4]
 8012c88:	f000 f85a 	bl	8012d40 <_malloc_r>
 8012c8c:	4604      	mov	r4, r0
 8012c8e:	b118      	cbz	r0, 8012c98 <_calloc_r+0x18>
 8012c90:	9a01      	ldr	r2, [sp, #4]
 8012c92:	2100      	movs	r1, #0
 8012c94:	f7fe f952 	bl	8010f3c <memset>
 8012c98:	4620      	mov	r0, r4
 8012c9a:	b002      	add	sp, #8
 8012c9c:	bd10      	pop	{r4, pc}
	...

08012ca0 <_free_r>:
 8012ca0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012ca2:	2900      	cmp	r1, #0
 8012ca4:	d048      	beq.n	8012d38 <_free_r+0x98>
 8012ca6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012caa:	9001      	str	r0, [sp, #4]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	f1a1 0404 	sub.w	r4, r1, #4
 8012cb2:	bfb8      	it	lt
 8012cb4:	18e4      	addlt	r4, r4, r3
 8012cb6:	f000 fa65 	bl	8013184 <__malloc_lock>
 8012cba:	4a20      	ldr	r2, [pc, #128]	; (8012d3c <_free_r+0x9c>)
 8012cbc:	9801      	ldr	r0, [sp, #4]
 8012cbe:	6813      	ldr	r3, [r2, #0]
 8012cc0:	4615      	mov	r5, r2
 8012cc2:	b933      	cbnz	r3, 8012cd2 <_free_r+0x32>
 8012cc4:	6063      	str	r3, [r4, #4]
 8012cc6:	6014      	str	r4, [r2, #0]
 8012cc8:	b003      	add	sp, #12
 8012cca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012cce:	f000 ba5f 	b.w	8013190 <__malloc_unlock>
 8012cd2:	42a3      	cmp	r3, r4
 8012cd4:	d90b      	bls.n	8012cee <_free_r+0x4e>
 8012cd6:	6821      	ldr	r1, [r4, #0]
 8012cd8:	1862      	adds	r2, r4, r1
 8012cda:	4293      	cmp	r3, r2
 8012cdc:	bf04      	itt	eq
 8012cde:	681a      	ldreq	r2, [r3, #0]
 8012ce0:	685b      	ldreq	r3, [r3, #4]
 8012ce2:	6063      	str	r3, [r4, #4]
 8012ce4:	bf04      	itt	eq
 8012ce6:	1852      	addeq	r2, r2, r1
 8012ce8:	6022      	streq	r2, [r4, #0]
 8012cea:	602c      	str	r4, [r5, #0]
 8012cec:	e7ec      	b.n	8012cc8 <_free_r+0x28>
 8012cee:	461a      	mov	r2, r3
 8012cf0:	685b      	ldr	r3, [r3, #4]
 8012cf2:	b10b      	cbz	r3, 8012cf8 <_free_r+0x58>
 8012cf4:	42a3      	cmp	r3, r4
 8012cf6:	d9fa      	bls.n	8012cee <_free_r+0x4e>
 8012cf8:	6811      	ldr	r1, [r2, #0]
 8012cfa:	1855      	adds	r5, r2, r1
 8012cfc:	42a5      	cmp	r5, r4
 8012cfe:	d10b      	bne.n	8012d18 <_free_r+0x78>
 8012d00:	6824      	ldr	r4, [r4, #0]
 8012d02:	4421      	add	r1, r4
 8012d04:	1854      	adds	r4, r2, r1
 8012d06:	42a3      	cmp	r3, r4
 8012d08:	6011      	str	r1, [r2, #0]
 8012d0a:	d1dd      	bne.n	8012cc8 <_free_r+0x28>
 8012d0c:	681c      	ldr	r4, [r3, #0]
 8012d0e:	685b      	ldr	r3, [r3, #4]
 8012d10:	6053      	str	r3, [r2, #4]
 8012d12:	4421      	add	r1, r4
 8012d14:	6011      	str	r1, [r2, #0]
 8012d16:	e7d7      	b.n	8012cc8 <_free_r+0x28>
 8012d18:	d902      	bls.n	8012d20 <_free_r+0x80>
 8012d1a:	230c      	movs	r3, #12
 8012d1c:	6003      	str	r3, [r0, #0]
 8012d1e:	e7d3      	b.n	8012cc8 <_free_r+0x28>
 8012d20:	6825      	ldr	r5, [r4, #0]
 8012d22:	1961      	adds	r1, r4, r5
 8012d24:	428b      	cmp	r3, r1
 8012d26:	bf04      	itt	eq
 8012d28:	6819      	ldreq	r1, [r3, #0]
 8012d2a:	685b      	ldreq	r3, [r3, #4]
 8012d2c:	6063      	str	r3, [r4, #4]
 8012d2e:	bf04      	itt	eq
 8012d30:	1949      	addeq	r1, r1, r5
 8012d32:	6021      	streq	r1, [r4, #0]
 8012d34:	6054      	str	r4, [r2, #4]
 8012d36:	e7c7      	b.n	8012cc8 <_free_r+0x28>
 8012d38:	b003      	add	sp, #12
 8012d3a:	bd30      	pop	{r4, r5, pc}
 8012d3c:	20000eb8 	.word	0x20000eb8

08012d40 <_malloc_r>:
 8012d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d42:	1ccd      	adds	r5, r1, #3
 8012d44:	f025 0503 	bic.w	r5, r5, #3
 8012d48:	3508      	adds	r5, #8
 8012d4a:	2d0c      	cmp	r5, #12
 8012d4c:	bf38      	it	cc
 8012d4e:	250c      	movcc	r5, #12
 8012d50:	2d00      	cmp	r5, #0
 8012d52:	4606      	mov	r6, r0
 8012d54:	db01      	blt.n	8012d5a <_malloc_r+0x1a>
 8012d56:	42a9      	cmp	r1, r5
 8012d58:	d903      	bls.n	8012d62 <_malloc_r+0x22>
 8012d5a:	230c      	movs	r3, #12
 8012d5c:	6033      	str	r3, [r6, #0]
 8012d5e:	2000      	movs	r0, #0
 8012d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d62:	f000 fa0f 	bl	8013184 <__malloc_lock>
 8012d66:	4921      	ldr	r1, [pc, #132]	; (8012dec <_malloc_r+0xac>)
 8012d68:	680a      	ldr	r2, [r1, #0]
 8012d6a:	4614      	mov	r4, r2
 8012d6c:	b99c      	cbnz	r4, 8012d96 <_malloc_r+0x56>
 8012d6e:	4f20      	ldr	r7, [pc, #128]	; (8012df0 <_malloc_r+0xb0>)
 8012d70:	683b      	ldr	r3, [r7, #0]
 8012d72:	b923      	cbnz	r3, 8012d7e <_malloc_r+0x3e>
 8012d74:	4621      	mov	r1, r4
 8012d76:	4630      	mov	r0, r6
 8012d78:	f000 f998 	bl	80130ac <_sbrk_r>
 8012d7c:	6038      	str	r0, [r7, #0]
 8012d7e:	4629      	mov	r1, r5
 8012d80:	4630      	mov	r0, r6
 8012d82:	f000 f993 	bl	80130ac <_sbrk_r>
 8012d86:	1c43      	adds	r3, r0, #1
 8012d88:	d123      	bne.n	8012dd2 <_malloc_r+0x92>
 8012d8a:	230c      	movs	r3, #12
 8012d8c:	6033      	str	r3, [r6, #0]
 8012d8e:	4630      	mov	r0, r6
 8012d90:	f000 f9fe 	bl	8013190 <__malloc_unlock>
 8012d94:	e7e3      	b.n	8012d5e <_malloc_r+0x1e>
 8012d96:	6823      	ldr	r3, [r4, #0]
 8012d98:	1b5b      	subs	r3, r3, r5
 8012d9a:	d417      	bmi.n	8012dcc <_malloc_r+0x8c>
 8012d9c:	2b0b      	cmp	r3, #11
 8012d9e:	d903      	bls.n	8012da8 <_malloc_r+0x68>
 8012da0:	6023      	str	r3, [r4, #0]
 8012da2:	441c      	add	r4, r3
 8012da4:	6025      	str	r5, [r4, #0]
 8012da6:	e004      	b.n	8012db2 <_malloc_r+0x72>
 8012da8:	6863      	ldr	r3, [r4, #4]
 8012daa:	42a2      	cmp	r2, r4
 8012dac:	bf0c      	ite	eq
 8012dae:	600b      	streq	r3, [r1, #0]
 8012db0:	6053      	strne	r3, [r2, #4]
 8012db2:	4630      	mov	r0, r6
 8012db4:	f000 f9ec 	bl	8013190 <__malloc_unlock>
 8012db8:	f104 000b 	add.w	r0, r4, #11
 8012dbc:	1d23      	adds	r3, r4, #4
 8012dbe:	f020 0007 	bic.w	r0, r0, #7
 8012dc2:	1ac2      	subs	r2, r0, r3
 8012dc4:	d0cc      	beq.n	8012d60 <_malloc_r+0x20>
 8012dc6:	1a1b      	subs	r3, r3, r0
 8012dc8:	50a3      	str	r3, [r4, r2]
 8012dca:	e7c9      	b.n	8012d60 <_malloc_r+0x20>
 8012dcc:	4622      	mov	r2, r4
 8012dce:	6864      	ldr	r4, [r4, #4]
 8012dd0:	e7cc      	b.n	8012d6c <_malloc_r+0x2c>
 8012dd2:	1cc4      	adds	r4, r0, #3
 8012dd4:	f024 0403 	bic.w	r4, r4, #3
 8012dd8:	42a0      	cmp	r0, r4
 8012dda:	d0e3      	beq.n	8012da4 <_malloc_r+0x64>
 8012ddc:	1a21      	subs	r1, r4, r0
 8012dde:	4630      	mov	r0, r6
 8012de0:	f000 f964 	bl	80130ac <_sbrk_r>
 8012de4:	3001      	adds	r0, #1
 8012de6:	d1dd      	bne.n	8012da4 <_malloc_r+0x64>
 8012de8:	e7cf      	b.n	8012d8a <_malloc_r+0x4a>
 8012dea:	bf00      	nop
 8012dec:	20000eb8 	.word	0x20000eb8
 8012df0:	20000ebc 	.word	0x20000ebc

08012df4 <__ssputs_r>:
 8012df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012df8:	688e      	ldr	r6, [r1, #8]
 8012dfa:	429e      	cmp	r6, r3
 8012dfc:	4682      	mov	sl, r0
 8012dfe:	460c      	mov	r4, r1
 8012e00:	4690      	mov	r8, r2
 8012e02:	461f      	mov	r7, r3
 8012e04:	d838      	bhi.n	8012e78 <__ssputs_r+0x84>
 8012e06:	898a      	ldrh	r2, [r1, #12]
 8012e08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012e0c:	d032      	beq.n	8012e74 <__ssputs_r+0x80>
 8012e0e:	6825      	ldr	r5, [r4, #0]
 8012e10:	6909      	ldr	r1, [r1, #16]
 8012e12:	eba5 0901 	sub.w	r9, r5, r1
 8012e16:	6965      	ldr	r5, [r4, #20]
 8012e18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012e1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012e20:	3301      	adds	r3, #1
 8012e22:	444b      	add	r3, r9
 8012e24:	106d      	asrs	r5, r5, #1
 8012e26:	429d      	cmp	r5, r3
 8012e28:	bf38      	it	cc
 8012e2a:	461d      	movcc	r5, r3
 8012e2c:	0553      	lsls	r3, r2, #21
 8012e2e:	d531      	bpl.n	8012e94 <__ssputs_r+0xa0>
 8012e30:	4629      	mov	r1, r5
 8012e32:	f7ff ff85 	bl	8012d40 <_malloc_r>
 8012e36:	4606      	mov	r6, r0
 8012e38:	b950      	cbnz	r0, 8012e50 <__ssputs_r+0x5c>
 8012e3a:	230c      	movs	r3, #12
 8012e3c:	f8ca 3000 	str.w	r3, [sl]
 8012e40:	89a3      	ldrh	r3, [r4, #12]
 8012e42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012e46:	81a3      	strh	r3, [r4, #12]
 8012e48:	f04f 30ff 	mov.w	r0, #4294967295
 8012e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e50:	6921      	ldr	r1, [r4, #16]
 8012e52:	464a      	mov	r2, r9
 8012e54:	f7ff fb88 	bl	8012568 <memcpy>
 8012e58:	89a3      	ldrh	r3, [r4, #12]
 8012e5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012e5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012e62:	81a3      	strh	r3, [r4, #12]
 8012e64:	6126      	str	r6, [r4, #16]
 8012e66:	6165      	str	r5, [r4, #20]
 8012e68:	444e      	add	r6, r9
 8012e6a:	eba5 0509 	sub.w	r5, r5, r9
 8012e6e:	6026      	str	r6, [r4, #0]
 8012e70:	60a5      	str	r5, [r4, #8]
 8012e72:	463e      	mov	r6, r7
 8012e74:	42be      	cmp	r6, r7
 8012e76:	d900      	bls.n	8012e7a <__ssputs_r+0x86>
 8012e78:	463e      	mov	r6, r7
 8012e7a:	4632      	mov	r2, r6
 8012e7c:	6820      	ldr	r0, [r4, #0]
 8012e7e:	4641      	mov	r1, r8
 8012e80:	f000 f966 	bl	8013150 <memmove>
 8012e84:	68a3      	ldr	r3, [r4, #8]
 8012e86:	6822      	ldr	r2, [r4, #0]
 8012e88:	1b9b      	subs	r3, r3, r6
 8012e8a:	4432      	add	r2, r6
 8012e8c:	60a3      	str	r3, [r4, #8]
 8012e8e:	6022      	str	r2, [r4, #0]
 8012e90:	2000      	movs	r0, #0
 8012e92:	e7db      	b.n	8012e4c <__ssputs_r+0x58>
 8012e94:	462a      	mov	r2, r5
 8012e96:	f000 f981 	bl	801319c <_realloc_r>
 8012e9a:	4606      	mov	r6, r0
 8012e9c:	2800      	cmp	r0, #0
 8012e9e:	d1e1      	bne.n	8012e64 <__ssputs_r+0x70>
 8012ea0:	6921      	ldr	r1, [r4, #16]
 8012ea2:	4650      	mov	r0, sl
 8012ea4:	f7ff fefc 	bl	8012ca0 <_free_r>
 8012ea8:	e7c7      	b.n	8012e3a <__ssputs_r+0x46>
	...

08012eac <_svfiprintf_r>:
 8012eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012eb0:	4698      	mov	r8, r3
 8012eb2:	898b      	ldrh	r3, [r1, #12]
 8012eb4:	061b      	lsls	r3, r3, #24
 8012eb6:	b09d      	sub	sp, #116	; 0x74
 8012eb8:	4607      	mov	r7, r0
 8012eba:	460d      	mov	r5, r1
 8012ebc:	4614      	mov	r4, r2
 8012ebe:	d50e      	bpl.n	8012ede <_svfiprintf_r+0x32>
 8012ec0:	690b      	ldr	r3, [r1, #16]
 8012ec2:	b963      	cbnz	r3, 8012ede <_svfiprintf_r+0x32>
 8012ec4:	2140      	movs	r1, #64	; 0x40
 8012ec6:	f7ff ff3b 	bl	8012d40 <_malloc_r>
 8012eca:	6028      	str	r0, [r5, #0]
 8012ecc:	6128      	str	r0, [r5, #16]
 8012ece:	b920      	cbnz	r0, 8012eda <_svfiprintf_r+0x2e>
 8012ed0:	230c      	movs	r3, #12
 8012ed2:	603b      	str	r3, [r7, #0]
 8012ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8012ed8:	e0d1      	b.n	801307e <_svfiprintf_r+0x1d2>
 8012eda:	2340      	movs	r3, #64	; 0x40
 8012edc:	616b      	str	r3, [r5, #20]
 8012ede:	2300      	movs	r3, #0
 8012ee0:	9309      	str	r3, [sp, #36]	; 0x24
 8012ee2:	2320      	movs	r3, #32
 8012ee4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012ee8:	f8cd 800c 	str.w	r8, [sp, #12]
 8012eec:	2330      	movs	r3, #48	; 0x30
 8012eee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013098 <_svfiprintf_r+0x1ec>
 8012ef2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012ef6:	f04f 0901 	mov.w	r9, #1
 8012efa:	4623      	mov	r3, r4
 8012efc:	469a      	mov	sl, r3
 8012efe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f02:	b10a      	cbz	r2, 8012f08 <_svfiprintf_r+0x5c>
 8012f04:	2a25      	cmp	r2, #37	; 0x25
 8012f06:	d1f9      	bne.n	8012efc <_svfiprintf_r+0x50>
 8012f08:	ebba 0b04 	subs.w	fp, sl, r4
 8012f0c:	d00b      	beq.n	8012f26 <_svfiprintf_r+0x7a>
 8012f0e:	465b      	mov	r3, fp
 8012f10:	4622      	mov	r2, r4
 8012f12:	4629      	mov	r1, r5
 8012f14:	4638      	mov	r0, r7
 8012f16:	f7ff ff6d 	bl	8012df4 <__ssputs_r>
 8012f1a:	3001      	adds	r0, #1
 8012f1c:	f000 80aa 	beq.w	8013074 <_svfiprintf_r+0x1c8>
 8012f20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012f22:	445a      	add	r2, fp
 8012f24:	9209      	str	r2, [sp, #36]	; 0x24
 8012f26:	f89a 3000 	ldrb.w	r3, [sl]
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	f000 80a2 	beq.w	8013074 <_svfiprintf_r+0x1c8>
 8012f30:	2300      	movs	r3, #0
 8012f32:	f04f 32ff 	mov.w	r2, #4294967295
 8012f36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012f3a:	f10a 0a01 	add.w	sl, sl, #1
 8012f3e:	9304      	str	r3, [sp, #16]
 8012f40:	9307      	str	r3, [sp, #28]
 8012f42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012f46:	931a      	str	r3, [sp, #104]	; 0x68
 8012f48:	4654      	mov	r4, sl
 8012f4a:	2205      	movs	r2, #5
 8012f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012f50:	4851      	ldr	r0, [pc, #324]	; (8013098 <_svfiprintf_r+0x1ec>)
 8012f52:	f7ed f94d 	bl	80001f0 <memchr>
 8012f56:	9a04      	ldr	r2, [sp, #16]
 8012f58:	b9d8      	cbnz	r0, 8012f92 <_svfiprintf_r+0xe6>
 8012f5a:	06d0      	lsls	r0, r2, #27
 8012f5c:	bf44      	itt	mi
 8012f5e:	2320      	movmi	r3, #32
 8012f60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f64:	0711      	lsls	r1, r2, #28
 8012f66:	bf44      	itt	mi
 8012f68:	232b      	movmi	r3, #43	; 0x2b
 8012f6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012f6e:	f89a 3000 	ldrb.w	r3, [sl]
 8012f72:	2b2a      	cmp	r3, #42	; 0x2a
 8012f74:	d015      	beq.n	8012fa2 <_svfiprintf_r+0xf6>
 8012f76:	9a07      	ldr	r2, [sp, #28]
 8012f78:	4654      	mov	r4, sl
 8012f7a:	2000      	movs	r0, #0
 8012f7c:	f04f 0c0a 	mov.w	ip, #10
 8012f80:	4621      	mov	r1, r4
 8012f82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012f86:	3b30      	subs	r3, #48	; 0x30
 8012f88:	2b09      	cmp	r3, #9
 8012f8a:	d94e      	bls.n	801302a <_svfiprintf_r+0x17e>
 8012f8c:	b1b0      	cbz	r0, 8012fbc <_svfiprintf_r+0x110>
 8012f8e:	9207      	str	r2, [sp, #28]
 8012f90:	e014      	b.n	8012fbc <_svfiprintf_r+0x110>
 8012f92:	eba0 0308 	sub.w	r3, r0, r8
 8012f96:	fa09 f303 	lsl.w	r3, r9, r3
 8012f9a:	4313      	orrs	r3, r2
 8012f9c:	9304      	str	r3, [sp, #16]
 8012f9e:	46a2      	mov	sl, r4
 8012fa0:	e7d2      	b.n	8012f48 <_svfiprintf_r+0x9c>
 8012fa2:	9b03      	ldr	r3, [sp, #12]
 8012fa4:	1d19      	adds	r1, r3, #4
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	9103      	str	r1, [sp, #12]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	bfbb      	ittet	lt
 8012fae:	425b      	neglt	r3, r3
 8012fb0:	f042 0202 	orrlt.w	r2, r2, #2
 8012fb4:	9307      	strge	r3, [sp, #28]
 8012fb6:	9307      	strlt	r3, [sp, #28]
 8012fb8:	bfb8      	it	lt
 8012fba:	9204      	strlt	r2, [sp, #16]
 8012fbc:	7823      	ldrb	r3, [r4, #0]
 8012fbe:	2b2e      	cmp	r3, #46	; 0x2e
 8012fc0:	d10c      	bne.n	8012fdc <_svfiprintf_r+0x130>
 8012fc2:	7863      	ldrb	r3, [r4, #1]
 8012fc4:	2b2a      	cmp	r3, #42	; 0x2a
 8012fc6:	d135      	bne.n	8013034 <_svfiprintf_r+0x188>
 8012fc8:	9b03      	ldr	r3, [sp, #12]
 8012fca:	1d1a      	adds	r2, r3, #4
 8012fcc:	681b      	ldr	r3, [r3, #0]
 8012fce:	9203      	str	r2, [sp, #12]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	bfb8      	it	lt
 8012fd4:	f04f 33ff 	movlt.w	r3, #4294967295
 8012fd8:	3402      	adds	r4, #2
 8012fda:	9305      	str	r3, [sp, #20]
 8012fdc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80130a8 <_svfiprintf_r+0x1fc>
 8012fe0:	7821      	ldrb	r1, [r4, #0]
 8012fe2:	2203      	movs	r2, #3
 8012fe4:	4650      	mov	r0, sl
 8012fe6:	f7ed f903 	bl	80001f0 <memchr>
 8012fea:	b140      	cbz	r0, 8012ffe <_svfiprintf_r+0x152>
 8012fec:	2340      	movs	r3, #64	; 0x40
 8012fee:	eba0 000a 	sub.w	r0, r0, sl
 8012ff2:	fa03 f000 	lsl.w	r0, r3, r0
 8012ff6:	9b04      	ldr	r3, [sp, #16]
 8012ff8:	4303      	orrs	r3, r0
 8012ffa:	3401      	adds	r4, #1
 8012ffc:	9304      	str	r3, [sp, #16]
 8012ffe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013002:	4826      	ldr	r0, [pc, #152]	; (801309c <_svfiprintf_r+0x1f0>)
 8013004:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013008:	2206      	movs	r2, #6
 801300a:	f7ed f8f1 	bl	80001f0 <memchr>
 801300e:	2800      	cmp	r0, #0
 8013010:	d038      	beq.n	8013084 <_svfiprintf_r+0x1d8>
 8013012:	4b23      	ldr	r3, [pc, #140]	; (80130a0 <_svfiprintf_r+0x1f4>)
 8013014:	bb1b      	cbnz	r3, 801305e <_svfiprintf_r+0x1b2>
 8013016:	9b03      	ldr	r3, [sp, #12]
 8013018:	3307      	adds	r3, #7
 801301a:	f023 0307 	bic.w	r3, r3, #7
 801301e:	3308      	adds	r3, #8
 8013020:	9303      	str	r3, [sp, #12]
 8013022:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013024:	4433      	add	r3, r6
 8013026:	9309      	str	r3, [sp, #36]	; 0x24
 8013028:	e767      	b.n	8012efa <_svfiprintf_r+0x4e>
 801302a:	fb0c 3202 	mla	r2, ip, r2, r3
 801302e:	460c      	mov	r4, r1
 8013030:	2001      	movs	r0, #1
 8013032:	e7a5      	b.n	8012f80 <_svfiprintf_r+0xd4>
 8013034:	2300      	movs	r3, #0
 8013036:	3401      	adds	r4, #1
 8013038:	9305      	str	r3, [sp, #20]
 801303a:	4619      	mov	r1, r3
 801303c:	f04f 0c0a 	mov.w	ip, #10
 8013040:	4620      	mov	r0, r4
 8013042:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013046:	3a30      	subs	r2, #48	; 0x30
 8013048:	2a09      	cmp	r2, #9
 801304a:	d903      	bls.n	8013054 <_svfiprintf_r+0x1a8>
 801304c:	2b00      	cmp	r3, #0
 801304e:	d0c5      	beq.n	8012fdc <_svfiprintf_r+0x130>
 8013050:	9105      	str	r1, [sp, #20]
 8013052:	e7c3      	b.n	8012fdc <_svfiprintf_r+0x130>
 8013054:	fb0c 2101 	mla	r1, ip, r1, r2
 8013058:	4604      	mov	r4, r0
 801305a:	2301      	movs	r3, #1
 801305c:	e7f0      	b.n	8013040 <_svfiprintf_r+0x194>
 801305e:	ab03      	add	r3, sp, #12
 8013060:	9300      	str	r3, [sp, #0]
 8013062:	462a      	mov	r2, r5
 8013064:	4b0f      	ldr	r3, [pc, #60]	; (80130a4 <_svfiprintf_r+0x1f8>)
 8013066:	a904      	add	r1, sp, #16
 8013068:	4638      	mov	r0, r7
 801306a:	f7fe f80f 	bl	801108c <_printf_float>
 801306e:	1c42      	adds	r2, r0, #1
 8013070:	4606      	mov	r6, r0
 8013072:	d1d6      	bne.n	8013022 <_svfiprintf_r+0x176>
 8013074:	89ab      	ldrh	r3, [r5, #12]
 8013076:	065b      	lsls	r3, r3, #25
 8013078:	f53f af2c 	bmi.w	8012ed4 <_svfiprintf_r+0x28>
 801307c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801307e:	b01d      	add	sp, #116	; 0x74
 8013080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013084:	ab03      	add	r3, sp, #12
 8013086:	9300      	str	r3, [sp, #0]
 8013088:	462a      	mov	r2, r5
 801308a:	4b06      	ldr	r3, [pc, #24]	; (80130a4 <_svfiprintf_r+0x1f8>)
 801308c:	a904      	add	r1, sp, #16
 801308e:	4638      	mov	r0, r7
 8013090:	f7fe faa0 	bl	80115d4 <_printf_i>
 8013094:	e7eb      	b.n	801306e <_svfiprintf_r+0x1c2>
 8013096:	bf00      	nop
 8013098:	080140ec 	.word	0x080140ec
 801309c:	080140f6 	.word	0x080140f6
 80130a0:	0801108d 	.word	0x0801108d
 80130a4:	08012df5 	.word	0x08012df5
 80130a8:	080140f2 	.word	0x080140f2

080130ac <_sbrk_r>:
 80130ac:	b538      	push	{r3, r4, r5, lr}
 80130ae:	4d06      	ldr	r5, [pc, #24]	; (80130c8 <_sbrk_r+0x1c>)
 80130b0:	2300      	movs	r3, #0
 80130b2:	4604      	mov	r4, r0
 80130b4:	4608      	mov	r0, r1
 80130b6:	602b      	str	r3, [r5, #0]
 80130b8:	f000 fe14 	bl	8013ce4 <_sbrk>
 80130bc:	1c43      	adds	r3, r0, #1
 80130be:	d102      	bne.n	80130c6 <_sbrk_r+0x1a>
 80130c0:	682b      	ldr	r3, [r5, #0]
 80130c2:	b103      	cbz	r3, 80130c6 <_sbrk_r+0x1a>
 80130c4:	6023      	str	r3, [r4, #0]
 80130c6:	bd38      	pop	{r3, r4, r5, pc}
 80130c8:	20002f00 	.word	0x20002f00

080130cc <__assert_func>:
 80130cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80130ce:	4614      	mov	r4, r2
 80130d0:	461a      	mov	r2, r3
 80130d2:	4b09      	ldr	r3, [pc, #36]	; (80130f8 <__assert_func+0x2c>)
 80130d4:	681b      	ldr	r3, [r3, #0]
 80130d6:	4605      	mov	r5, r0
 80130d8:	68d8      	ldr	r0, [r3, #12]
 80130da:	b14c      	cbz	r4, 80130f0 <__assert_func+0x24>
 80130dc:	4b07      	ldr	r3, [pc, #28]	; (80130fc <__assert_func+0x30>)
 80130de:	9100      	str	r1, [sp, #0]
 80130e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80130e4:	4906      	ldr	r1, [pc, #24]	; (8013100 <__assert_func+0x34>)
 80130e6:	462b      	mov	r3, r5
 80130e8:	f000 f80e 	bl	8013108 <fiprintf>
 80130ec:	f000 faa4 	bl	8013638 <abort>
 80130f0:	4b04      	ldr	r3, [pc, #16]	; (8013104 <__assert_func+0x38>)
 80130f2:	461c      	mov	r4, r3
 80130f4:	e7f3      	b.n	80130de <__assert_func+0x12>
 80130f6:	bf00      	nop
 80130f8:	20000180 	.word	0x20000180
 80130fc:	080140fd 	.word	0x080140fd
 8013100:	0801410a 	.word	0x0801410a
 8013104:	08014138 	.word	0x08014138

08013108 <fiprintf>:
 8013108:	b40e      	push	{r1, r2, r3}
 801310a:	b503      	push	{r0, r1, lr}
 801310c:	4601      	mov	r1, r0
 801310e:	ab03      	add	r3, sp, #12
 8013110:	4805      	ldr	r0, [pc, #20]	; (8013128 <fiprintf+0x20>)
 8013112:	f853 2b04 	ldr.w	r2, [r3], #4
 8013116:	6800      	ldr	r0, [r0, #0]
 8013118:	9301      	str	r3, [sp, #4]
 801311a:	f000 f88f 	bl	801323c <_vfiprintf_r>
 801311e:	b002      	add	sp, #8
 8013120:	f85d eb04 	ldr.w	lr, [sp], #4
 8013124:	b003      	add	sp, #12
 8013126:	4770      	bx	lr
 8013128:	20000180 	.word	0x20000180

0801312c <__ascii_mbtowc>:
 801312c:	b082      	sub	sp, #8
 801312e:	b901      	cbnz	r1, 8013132 <__ascii_mbtowc+0x6>
 8013130:	a901      	add	r1, sp, #4
 8013132:	b142      	cbz	r2, 8013146 <__ascii_mbtowc+0x1a>
 8013134:	b14b      	cbz	r3, 801314a <__ascii_mbtowc+0x1e>
 8013136:	7813      	ldrb	r3, [r2, #0]
 8013138:	600b      	str	r3, [r1, #0]
 801313a:	7812      	ldrb	r2, [r2, #0]
 801313c:	1e10      	subs	r0, r2, #0
 801313e:	bf18      	it	ne
 8013140:	2001      	movne	r0, #1
 8013142:	b002      	add	sp, #8
 8013144:	4770      	bx	lr
 8013146:	4610      	mov	r0, r2
 8013148:	e7fb      	b.n	8013142 <__ascii_mbtowc+0x16>
 801314a:	f06f 0001 	mvn.w	r0, #1
 801314e:	e7f8      	b.n	8013142 <__ascii_mbtowc+0x16>

08013150 <memmove>:
 8013150:	4288      	cmp	r0, r1
 8013152:	b510      	push	{r4, lr}
 8013154:	eb01 0402 	add.w	r4, r1, r2
 8013158:	d902      	bls.n	8013160 <memmove+0x10>
 801315a:	4284      	cmp	r4, r0
 801315c:	4623      	mov	r3, r4
 801315e:	d807      	bhi.n	8013170 <memmove+0x20>
 8013160:	1e43      	subs	r3, r0, #1
 8013162:	42a1      	cmp	r1, r4
 8013164:	d008      	beq.n	8013178 <memmove+0x28>
 8013166:	f811 2b01 	ldrb.w	r2, [r1], #1
 801316a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801316e:	e7f8      	b.n	8013162 <memmove+0x12>
 8013170:	4402      	add	r2, r0
 8013172:	4601      	mov	r1, r0
 8013174:	428a      	cmp	r2, r1
 8013176:	d100      	bne.n	801317a <memmove+0x2a>
 8013178:	bd10      	pop	{r4, pc}
 801317a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801317e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013182:	e7f7      	b.n	8013174 <memmove+0x24>

08013184 <__malloc_lock>:
 8013184:	4801      	ldr	r0, [pc, #4]	; (801318c <__malloc_lock+0x8>)
 8013186:	f000 bc17 	b.w	80139b8 <__retarget_lock_acquire_recursive>
 801318a:	bf00      	nop
 801318c:	20002f08 	.word	0x20002f08

08013190 <__malloc_unlock>:
 8013190:	4801      	ldr	r0, [pc, #4]	; (8013198 <__malloc_unlock+0x8>)
 8013192:	f000 bc12 	b.w	80139ba <__retarget_lock_release_recursive>
 8013196:	bf00      	nop
 8013198:	20002f08 	.word	0x20002f08

0801319c <_realloc_r>:
 801319c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801319e:	4607      	mov	r7, r0
 80131a0:	4614      	mov	r4, r2
 80131a2:	460e      	mov	r6, r1
 80131a4:	b921      	cbnz	r1, 80131b0 <_realloc_r+0x14>
 80131a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80131aa:	4611      	mov	r1, r2
 80131ac:	f7ff bdc8 	b.w	8012d40 <_malloc_r>
 80131b0:	b922      	cbnz	r2, 80131bc <_realloc_r+0x20>
 80131b2:	f7ff fd75 	bl	8012ca0 <_free_r>
 80131b6:	4625      	mov	r5, r4
 80131b8:	4628      	mov	r0, r5
 80131ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80131bc:	f000 fc62 	bl	8013a84 <_malloc_usable_size_r>
 80131c0:	42a0      	cmp	r0, r4
 80131c2:	d20f      	bcs.n	80131e4 <_realloc_r+0x48>
 80131c4:	4621      	mov	r1, r4
 80131c6:	4638      	mov	r0, r7
 80131c8:	f7ff fdba 	bl	8012d40 <_malloc_r>
 80131cc:	4605      	mov	r5, r0
 80131ce:	2800      	cmp	r0, #0
 80131d0:	d0f2      	beq.n	80131b8 <_realloc_r+0x1c>
 80131d2:	4631      	mov	r1, r6
 80131d4:	4622      	mov	r2, r4
 80131d6:	f7ff f9c7 	bl	8012568 <memcpy>
 80131da:	4631      	mov	r1, r6
 80131dc:	4638      	mov	r0, r7
 80131de:	f7ff fd5f 	bl	8012ca0 <_free_r>
 80131e2:	e7e9      	b.n	80131b8 <_realloc_r+0x1c>
 80131e4:	4635      	mov	r5, r6
 80131e6:	e7e7      	b.n	80131b8 <_realloc_r+0x1c>

080131e8 <__sfputc_r>:
 80131e8:	6893      	ldr	r3, [r2, #8]
 80131ea:	3b01      	subs	r3, #1
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	b410      	push	{r4}
 80131f0:	6093      	str	r3, [r2, #8]
 80131f2:	da08      	bge.n	8013206 <__sfputc_r+0x1e>
 80131f4:	6994      	ldr	r4, [r2, #24]
 80131f6:	42a3      	cmp	r3, r4
 80131f8:	db01      	blt.n	80131fe <__sfputc_r+0x16>
 80131fa:	290a      	cmp	r1, #10
 80131fc:	d103      	bne.n	8013206 <__sfputc_r+0x1e>
 80131fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013202:	f000 b94b 	b.w	801349c <__swbuf_r>
 8013206:	6813      	ldr	r3, [r2, #0]
 8013208:	1c58      	adds	r0, r3, #1
 801320a:	6010      	str	r0, [r2, #0]
 801320c:	7019      	strb	r1, [r3, #0]
 801320e:	4608      	mov	r0, r1
 8013210:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013214:	4770      	bx	lr

08013216 <__sfputs_r>:
 8013216:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013218:	4606      	mov	r6, r0
 801321a:	460f      	mov	r7, r1
 801321c:	4614      	mov	r4, r2
 801321e:	18d5      	adds	r5, r2, r3
 8013220:	42ac      	cmp	r4, r5
 8013222:	d101      	bne.n	8013228 <__sfputs_r+0x12>
 8013224:	2000      	movs	r0, #0
 8013226:	e007      	b.n	8013238 <__sfputs_r+0x22>
 8013228:	f814 1b01 	ldrb.w	r1, [r4], #1
 801322c:	463a      	mov	r2, r7
 801322e:	4630      	mov	r0, r6
 8013230:	f7ff ffda 	bl	80131e8 <__sfputc_r>
 8013234:	1c43      	adds	r3, r0, #1
 8013236:	d1f3      	bne.n	8013220 <__sfputs_r+0xa>
 8013238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801323c <_vfiprintf_r>:
 801323c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013240:	460d      	mov	r5, r1
 8013242:	b09d      	sub	sp, #116	; 0x74
 8013244:	4614      	mov	r4, r2
 8013246:	4698      	mov	r8, r3
 8013248:	4606      	mov	r6, r0
 801324a:	b118      	cbz	r0, 8013254 <_vfiprintf_r+0x18>
 801324c:	6983      	ldr	r3, [r0, #24]
 801324e:	b90b      	cbnz	r3, 8013254 <_vfiprintf_r+0x18>
 8013250:	f000 fb14 	bl	801387c <__sinit>
 8013254:	4b89      	ldr	r3, [pc, #548]	; (801347c <_vfiprintf_r+0x240>)
 8013256:	429d      	cmp	r5, r3
 8013258:	d11b      	bne.n	8013292 <_vfiprintf_r+0x56>
 801325a:	6875      	ldr	r5, [r6, #4]
 801325c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801325e:	07d9      	lsls	r1, r3, #31
 8013260:	d405      	bmi.n	801326e <_vfiprintf_r+0x32>
 8013262:	89ab      	ldrh	r3, [r5, #12]
 8013264:	059a      	lsls	r2, r3, #22
 8013266:	d402      	bmi.n	801326e <_vfiprintf_r+0x32>
 8013268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801326a:	f000 fba5 	bl	80139b8 <__retarget_lock_acquire_recursive>
 801326e:	89ab      	ldrh	r3, [r5, #12]
 8013270:	071b      	lsls	r3, r3, #28
 8013272:	d501      	bpl.n	8013278 <_vfiprintf_r+0x3c>
 8013274:	692b      	ldr	r3, [r5, #16]
 8013276:	b9eb      	cbnz	r3, 80132b4 <_vfiprintf_r+0x78>
 8013278:	4629      	mov	r1, r5
 801327a:	4630      	mov	r0, r6
 801327c:	f000 f96e 	bl	801355c <__swsetup_r>
 8013280:	b1c0      	cbz	r0, 80132b4 <_vfiprintf_r+0x78>
 8013282:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013284:	07dc      	lsls	r4, r3, #31
 8013286:	d50e      	bpl.n	80132a6 <_vfiprintf_r+0x6a>
 8013288:	f04f 30ff 	mov.w	r0, #4294967295
 801328c:	b01d      	add	sp, #116	; 0x74
 801328e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013292:	4b7b      	ldr	r3, [pc, #492]	; (8013480 <_vfiprintf_r+0x244>)
 8013294:	429d      	cmp	r5, r3
 8013296:	d101      	bne.n	801329c <_vfiprintf_r+0x60>
 8013298:	68b5      	ldr	r5, [r6, #8]
 801329a:	e7df      	b.n	801325c <_vfiprintf_r+0x20>
 801329c:	4b79      	ldr	r3, [pc, #484]	; (8013484 <_vfiprintf_r+0x248>)
 801329e:	429d      	cmp	r5, r3
 80132a0:	bf08      	it	eq
 80132a2:	68f5      	ldreq	r5, [r6, #12]
 80132a4:	e7da      	b.n	801325c <_vfiprintf_r+0x20>
 80132a6:	89ab      	ldrh	r3, [r5, #12]
 80132a8:	0598      	lsls	r0, r3, #22
 80132aa:	d4ed      	bmi.n	8013288 <_vfiprintf_r+0x4c>
 80132ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80132ae:	f000 fb84 	bl	80139ba <__retarget_lock_release_recursive>
 80132b2:	e7e9      	b.n	8013288 <_vfiprintf_r+0x4c>
 80132b4:	2300      	movs	r3, #0
 80132b6:	9309      	str	r3, [sp, #36]	; 0x24
 80132b8:	2320      	movs	r3, #32
 80132ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80132be:	f8cd 800c 	str.w	r8, [sp, #12]
 80132c2:	2330      	movs	r3, #48	; 0x30
 80132c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013488 <_vfiprintf_r+0x24c>
 80132c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80132cc:	f04f 0901 	mov.w	r9, #1
 80132d0:	4623      	mov	r3, r4
 80132d2:	469a      	mov	sl, r3
 80132d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132d8:	b10a      	cbz	r2, 80132de <_vfiprintf_r+0xa2>
 80132da:	2a25      	cmp	r2, #37	; 0x25
 80132dc:	d1f9      	bne.n	80132d2 <_vfiprintf_r+0x96>
 80132de:	ebba 0b04 	subs.w	fp, sl, r4
 80132e2:	d00b      	beq.n	80132fc <_vfiprintf_r+0xc0>
 80132e4:	465b      	mov	r3, fp
 80132e6:	4622      	mov	r2, r4
 80132e8:	4629      	mov	r1, r5
 80132ea:	4630      	mov	r0, r6
 80132ec:	f7ff ff93 	bl	8013216 <__sfputs_r>
 80132f0:	3001      	adds	r0, #1
 80132f2:	f000 80aa 	beq.w	801344a <_vfiprintf_r+0x20e>
 80132f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80132f8:	445a      	add	r2, fp
 80132fa:	9209      	str	r2, [sp, #36]	; 0x24
 80132fc:	f89a 3000 	ldrb.w	r3, [sl]
 8013300:	2b00      	cmp	r3, #0
 8013302:	f000 80a2 	beq.w	801344a <_vfiprintf_r+0x20e>
 8013306:	2300      	movs	r3, #0
 8013308:	f04f 32ff 	mov.w	r2, #4294967295
 801330c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013310:	f10a 0a01 	add.w	sl, sl, #1
 8013314:	9304      	str	r3, [sp, #16]
 8013316:	9307      	str	r3, [sp, #28]
 8013318:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801331c:	931a      	str	r3, [sp, #104]	; 0x68
 801331e:	4654      	mov	r4, sl
 8013320:	2205      	movs	r2, #5
 8013322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013326:	4858      	ldr	r0, [pc, #352]	; (8013488 <_vfiprintf_r+0x24c>)
 8013328:	f7ec ff62 	bl	80001f0 <memchr>
 801332c:	9a04      	ldr	r2, [sp, #16]
 801332e:	b9d8      	cbnz	r0, 8013368 <_vfiprintf_r+0x12c>
 8013330:	06d1      	lsls	r1, r2, #27
 8013332:	bf44      	itt	mi
 8013334:	2320      	movmi	r3, #32
 8013336:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801333a:	0713      	lsls	r3, r2, #28
 801333c:	bf44      	itt	mi
 801333e:	232b      	movmi	r3, #43	; 0x2b
 8013340:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013344:	f89a 3000 	ldrb.w	r3, [sl]
 8013348:	2b2a      	cmp	r3, #42	; 0x2a
 801334a:	d015      	beq.n	8013378 <_vfiprintf_r+0x13c>
 801334c:	9a07      	ldr	r2, [sp, #28]
 801334e:	4654      	mov	r4, sl
 8013350:	2000      	movs	r0, #0
 8013352:	f04f 0c0a 	mov.w	ip, #10
 8013356:	4621      	mov	r1, r4
 8013358:	f811 3b01 	ldrb.w	r3, [r1], #1
 801335c:	3b30      	subs	r3, #48	; 0x30
 801335e:	2b09      	cmp	r3, #9
 8013360:	d94e      	bls.n	8013400 <_vfiprintf_r+0x1c4>
 8013362:	b1b0      	cbz	r0, 8013392 <_vfiprintf_r+0x156>
 8013364:	9207      	str	r2, [sp, #28]
 8013366:	e014      	b.n	8013392 <_vfiprintf_r+0x156>
 8013368:	eba0 0308 	sub.w	r3, r0, r8
 801336c:	fa09 f303 	lsl.w	r3, r9, r3
 8013370:	4313      	orrs	r3, r2
 8013372:	9304      	str	r3, [sp, #16]
 8013374:	46a2      	mov	sl, r4
 8013376:	e7d2      	b.n	801331e <_vfiprintf_r+0xe2>
 8013378:	9b03      	ldr	r3, [sp, #12]
 801337a:	1d19      	adds	r1, r3, #4
 801337c:	681b      	ldr	r3, [r3, #0]
 801337e:	9103      	str	r1, [sp, #12]
 8013380:	2b00      	cmp	r3, #0
 8013382:	bfbb      	ittet	lt
 8013384:	425b      	neglt	r3, r3
 8013386:	f042 0202 	orrlt.w	r2, r2, #2
 801338a:	9307      	strge	r3, [sp, #28]
 801338c:	9307      	strlt	r3, [sp, #28]
 801338e:	bfb8      	it	lt
 8013390:	9204      	strlt	r2, [sp, #16]
 8013392:	7823      	ldrb	r3, [r4, #0]
 8013394:	2b2e      	cmp	r3, #46	; 0x2e
 8013396:	d10c      	bne.n	80133b2 <_vfiprintf_r+0x176>
 8013398:	7863      	ldrb	r3, [r4, #1]
 801339a:	2b2a      	cmp	r3, #42	; 0x2a
 801339c:	d135      	bne.n	801340a <_vfiprintf_r+0x1ce>
 801339e:	9b03      	ldr	r3, [sp, #12]
 80133a0:	1d1a      	adds	r2, r3, #4
 80133a2:	681b      	ldr	r3, [r3, #0]
 80133a4:	9203      	str	r2, [sp, #12]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	bfb8      	it	lt
 80133aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80133ae:	3402      	adds	r4, #2
 80133b0:	9305      	str	r3, [sp, #20]
 80133b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013498 <_vfiprintf_r+0x25c>
 80133b6:	7821      	ldrb	r1, [r4, #0]
 80133b8:	2203      	movs	r2, #3
 80133ba:	4650      	mov	r0, sl
 80133bc:	f7ec ff18 	bl	80001f0 <memchr>
 80133c0:	b140      	cbz	r0, 80133d4 <_vfiprintf_r+0x198>
 80133c2:	2340      	movs	r3, #64	; 0x40
 80133c4:	eba0 000a 	sub.w	r0, r0, sl
 80133c8:	fa03 f000 	lsl.w	r0, r3, r0
 80133cc:	9b04      	ldr	r3, [sp, #16]
 80133ce:	4303      	orrs	r3, r0
 80133d0:	3401      	adds	r4, #1
 80133d2:	9304      	str	r3, [sp, #16]
 80133d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80133d8:	482c      	ldr	r0, [pc, #176]	; (801348c <_vfiprintf_r+0x250>)
 80133da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80133de:	2206      	movs	r2, #6
 80133e0:	f7ec ff06 	bl	80001f0 <memchr>
 80133e4:	2800      	cmp	r0, #0
 80133e6:	d03f      	beq.n	8013468 <_vfiprintf_r+0x22c>
 80133e8:	4b29      	ldr	r3, [pc, #164]	; (8013490 <_vfiprintf_r+0x254>)
 80133ea:	bb1b      	cbnz	r3, 8013434 <_vfiprintf_r+0x1f8>
 80133ec:	9b03      	ldr	r3, [sp, #12]
 80133ee:	3307      	adds	r3, #7
 80133f0:	f023 0307 	bic.w	r3, r3, #7
 80133f4:	3308      	adds	r3, #8
 80133f6:	9303      	str	r3, [sp, #12]
 80133f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80133fa:	443b      	add	r3, r7
 80133fc:	9309      	str	r3, [sp, #36]	; 0x24
 80133fe:	e767      	b.n	80132d0 <_vfiprintf_r+0x94>
 8013400:	fb0c 3202 	mla	r2, ip, r2, r3
 8013404:	460c      	mov	r4, r1
 8013406:	2001      	movs	r0, #1
 8013408:	e7a5      	b.n	8013356 <_vfiprintf_r+0x11a>
 801340a:	2300      	movs	r3, #0
 801340c:	3401      	adds	r4, #1
 801340e:	9305      	str	r3, [sp, #20]
 8013410:	4619      	mov	r1, r3
 8013412:	f04f 0c0a 	mov.w	ip, #10
 8013416:	4620      	mov	r0, r4
 8013418:	f810 2b01 	ldrb.w	r2, [r0], #1
 801341c:	3a30      	subs	r2, #48	; 0x30
 801341e:	2a09      	cmp	r2, #9
 8013420:	d903      	bls.n	801342a <_vfiprintf_r+0x1ee>
 8013422:	2b00      	cmp	r3, #0
 8013424:	d0c5      	beq.n	80133b2 <_vfiprintf_r+0x176>
 8013426:	9105      	str	r1, [sp, #20]
 8013428:	e7c3      	b.n	80133b2 <_vfiprintf_r+0x176>
 801342a:	fb0c 2101 	mla	r1, ip, r1, r2
 801342e:	4604      	mov	r4, r0
 8013430:	2301      	movs	r3, #1
 8013432:	e7f0      	b.n	8013416 <_vfiprintf_r+0x1da>
 8013434:	ab03      	add	r3, sp, #12
 8013436:	9300      	str	r3, [sp, #0]
 8013438:	462a      	mov	r2, r5
 801343a:	4b16      	ldr	r3, [pc, #88]	; (8013494 <_vfiprintf_r+0x258>)
 801343c:	a904      	add	r1, sp, #16
 801343e:	4630      	mov	r0, r6
 8013440:	f7fd fe24 	bl	801108c <_printf_float>
 8013444:	4607      	mov	r7, r0
 8013446:	1c78      	adds	r0, r7, #1
 8013448:	d1d6      	bne.n	80133f8 <_vfiprintf_r+0x1bc>
 801344a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801344c:	07d9      	lsls	r1, r3, #31
 801344e:	d405      	bmi.n	801345c <_vfiprintf_r+0x220>
 8013450:	89ab      	ldrh	r3, [r5, #12]
 8013452:	059a      	lsls	r2, r3, #22
 8013454:	d402      	bmi.n	801345c <_vfiprintf_r+0x220>
 8013456:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013458:	f000 faaf 	bl	80139ba <__retarget_lock_release_recursive>
 801345c:	89ab      	ldrh	r3, [r5, #12]
 801345e:	065b      	lsls	r3, r3, #25
 8013460:	f53f af12 	bmi.w	8013288 <_vfiprintf_r+0x4c>
 8013464:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013466:	e711      	b.n	801328c <_vfiprintf_r+0x50>
 8013468:	ab03      	add	r3, sp, #12
 801346a:	9300      	str	r3, [sp, #0]
 801346c:	462a      	mov	r2, r5
 801346e:	4b09      	ldr	r3, [pc, #36]	; (8013494 <_vfiprintf_r+0x258>)
 8013470:	a904      	add	r1, sp, #16
 8013472:	4630      	mov	r0, r6
 8013474:	f7fe f8ae 	bl	80115d4 <_printf_i>
 8013478:	e7e4      	b.n	8013444 <_vfiprintf_r+0x208>
 801347a:	bf00      	nop
 801347c:	08014264 	.word	0x08014264
 8013480:	08014284 	.word	0x08014284
 8013484:	08014244 	.word	0x08014244
 8013488:	080140ec 	.word	0x080140ec
 801348c:	080140f6 	.word	0x080140f6
 8013490:	0801108d 	.word	0x0801108d
 8013494:	08013217 	.word	0x08013217
 8013498:	080140f2 	.word	0x080140f2

0801349c <__swbuf_r>:
 801349c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801349e:	460e      	mov	r6, r1
 80134a0:	4614      	mov	r4, r2
 80134a2:	4605      	mov	r5, r0
 80134a4:	b118      	cbz	r0, 80134ae <__swbuf_r+0x12>
 80134a6:	6983      	ldr	r3, [r0, #24]
 80134a8:	b90b      	cbnz	r3, 80134ae <__swbuf_r+0x12>
 80134aa:	f000 f9e7 	bl	801387c <__sinit>
 80134ae:	4b21      	ldr	r3, [pc, #132]	; (8013534 <__swbuf_r+0x98>)
 80134b0:	429c      	cmp	r4, r3
 80134b2:	d12b      	bne.n	801350c <__swbuf_r+0x70>
 80134b4:	686c      	ldr	r4, [r5, #4]
 80134b6:	69a3      	ldr	r3, [r4, #24]
 80134b8:	60a3      	str	r3, [r4, #8]
 80134ba:	89a3      	ldrh	r3, [r4, #12]
 80134bc:	071a      	lsls	r2, r3, #28
 80134be:	d52f      	bpl.n	8013520 <__swbuf_r+0x84>
 80134c0:	6923      	ldr	r3, [r4, #16]
 80134c2:	b36b      	cbz	r3, 8013520 <__swbuf_r+0x84>
 80134c4:	6923      	ldr	r3, [r4, #16]
 80134c6:	6820      	ldr	r0, [r4, #0]
 80134c8:	1ac0      	subs	r0, r0, r3
 80134ca:	6963      	ldr	r3, [r4, #20]
 80134cc:	b2f6      	uxtb	r6, r6
 80134ce:	4283      	cmp	r3, r0
 80134d0:	4637      	mov	r7, r6
 80134d2:	dc04      	bgt.n	80134de <__swbuf_r+0x42>
 80134d4:	4621      	mov	r1, r4
 80134d6:	4628      	mov	r0, r5
 80134d8:	f000 f93c 	bl	8013754 <_fflush_r>
 80134dc:	bb30      	cbnz	r0, 801352c <__swbuf_r+0x90>
 80134de:	68a3      	ldr	r3, [r4, #8]
 80134e0:	3b01      	subs	r3, #1
 80134e2:	60a3      	str	r3, [r4, #8]
 80134e4:	6823      	ldr	r3, [r4, #0]
 80134e6:	1c5a      	adds	r2, r3, #1
 80134e8:	6022      	str	r2, [r4, #0]
 80134ea:	701e      	strb	r6, [r3, #0]
 80134ec:	6963      	ldr	r3, [r4, #20]
 80134ee:	3001      	adds	r0, #1
 80134f0:	4283      	cmp	r3, r0
 80134f2:	d004      	beq.n	80134fe <__swbuf_r+0x62>
 80134f4:	89a3      	ldrh	r3, [r4, #12]
 80134f6:	07db      	lsls	r3, r3, #31
 80134f8:	d506      	bpl.n	8013508 <__swbuf_r+0x6c>
 80134fa:	2e0a      	cmp	r6, #10
 80134fc:	d104      	bne.n	8013508 <__swbuf_r+0x6c>
 80134fe:	4621      	mov	r1, r4
 8013500:	4628      	mov	r0, r5
 8013502:	f000 f927 	bl	8013754 <_fflush_r>
 8013506:	b988      	cbnz	r0, 801352c <__swbuf_r+0x90>
 8013508:	4638      	mov	r0, r7
 801350a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801350c:	4b0a      	ldr	r3, [pc, #40]	; (8013538 <__swbuf_r+0x9c>)
 801350e:	429c      	cmp	r4, r3
 8013510:	d101      	bne.n	8013516 <__swbuf_r+0x7a>
 8013512:	68ac      	ldr	r4, [r5, #8]
 8013514:	e7cf      	b.n	80134b6 <__swbuf_r+0x1a>
 8013516:	4b09      	ldr	r3, [pc, #36]	; (801353c <__swbuf_r+0xa0>)
 8013518:	429c      	cmp	r4, r3
 801351a:	bf08      	it	eq
 801351c:	68ec      	ldreq	r4, [r5, #12]
 801351e:	e7ca      	b.n	80134b6 <__swbuf_r+0x1a>
 8013520:	4621      	mov	r1, r4
 8013522:	4628      	mov	r0, r5
 8013524:	f000 f81a 	bl	801355c <__swsetup_r>
 8013528:	2800      	cmp	r0, #0
 801352a:	d0cb      	beq.n	80134c4 <__swbuf_r+0x28>
 801352c:	f04f 37ff 	mov.w	r7, #4294967295
 8013530:	e7ea      	b.n	8013508 <__swbuf_r+0x6c>
 8013532:	bf00      	nop
 8013534:	08014264 	.word	0x08014264
 8013538:	08014284 	.word	0x08014284
 801353c:	08014244 	.word	0x08014244

08013540 <__ascii_wctomb>:
 8013540:	b149      	cbz	r1, 8013556 <__ascii_wctomb+0x16>
 8013542:	2aff      	cmp	r2, #255	; 0xff
 8013544:	bf85      	ittet	hi
 8013546:	238a      	movhi	r3, #138	; 0x8a
 8013548:	6003      	strhi	r3, [r0, #0]
 801354a:	700a      	strbls	r2, [r1, #0]
 801354c:	f04f 30ff 	movhi.w	r0, #4294967295
 8013550:	bf98      	it	ls
 8013552:	2001      	movls	r0, #1
 8013554:	4770      	bx	lr
 8013556:	4608      	mov	r0, r1
 8013558:	4770      	bx	lr
	...

0801355c <__swsetup_r>:
 801355c:	4b32      	ldr	r3, [pc, #200]	; (8013628 <__swsetup_r+0xcc>)
 801355e:	b570      	push	{r4, r5, r6, lr}
 8013560:	681d      	ldr	r5, [r3, #0]
 8013562:	4606      	mov	r6, r0
 8013564:	460c      	mov	r4, r1
 8013566:	b125      	cbz	r5, 8013572 <__swsetup_r+0x16>
 8013568:	69ab      	ldr	r3, [r5, #24]
 801356a:	b913      	cbnz	r3, 8013572 <__swsetup_r+0x16>
 801356c:	4628      	mov	r0, r5
 801356e:	f000 f985 	bl	801387c <__sinit>
 8013572:	4b2e      	ldr	r3, [pc, #184]	; (801362c <__swsetup_r+0xd0>)
 8013574:	429c      	cmp	r4, r3
 8013576:	d10f      	bne.n	8013598 <__swsetup_r+0x3c>
 8013578:	686c      	ldr	r4, [r5, #4]
 801357a:	89a3      	ldrh	r3, [r4, #12]
 801357c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013580:	0719      	lsls	r1, r3, #28
 8013582:	d42c      	bmi.n	80135de <__swsetup_r+0x82>
 8013584:	06dd      	lsls	r5, r3, #27
 8013586:	d411      	bmi.n	80135ac <__swsetup_r+0x50>
 8013588:	2309      	movs	r3, #9
 801358a:	6033      	str	r3, [r6, #0]
 801358c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013590:	81a3      	strh	r3, [r4, #12]
 8013592:	f04f 30ff 	mov.w	r0, #4294967295
 8013596:	e03e      	b.n	8013616 <__swsetup_r+0xba>
 8013598:	4b25      	ldr	r3, [pc, #148]	; (8013630 <__swsetup_r+0xd4>)
 801359a:	429c      	cmp	r4, r3
 801359c:	d101      	bne.n	80135a2 <__swsetup_r+0x46>
 801359e:	68ac      	ldr	r4, [r5, #8]
 80135a0:	e7eb      	b.n	801357a <__swsetup_r+0x1e>
 80135a2:	4b24      	ldr	r3, [pc, #144]	; (8013634 <__swsetup_r+0xd8>)
 80135a4:	429c      	cmp	r4, r3
 80135a6:	bf08      	it	eq
 80135a8:	68ec      	ldreq	r4, [r5, #12]
 80135aa:	e7e6      	b.n	801357a <__swsetup_r+0x1e>
 80135ac:	0758      	lsls	r0, r3, #29
 80135ae:	d512      	bpl.n	80135d6 <__swsetup_r+0x7a>
 80135b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80135b2:	b141      	cbz	r1, 80135c6 <__swsetup_r+0x6a>
 80135b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80135b8:	4299      	cmp	r1, r3
 80135ba:	d002      	beq.n	80135c2 <__swsetup_r+0x66>
 80135bc:	4630      	mov	r0, r6
 80135be:	f7ff fb6f 	bl	8012ca0 <_free_r>
 80135c2:	2300      	movs	r3, #0
 80135c4:	6363      	str	r3, [r4, #52]	; 0x34
 80135c6:	89a3      	ldrh	r3, [r4, #12]
 80135c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80135cc:	81a3      	strh	r3, [r4, #12]
 80135ce:	2300      	movs	r3, #0
 80135d0:	6063      	str	r3, [r4, #4]
 80135d2:	6923      	ldr	r3, [r4, #16]
 80135d4:	6023      	str	r3, [r4, #0]
 80135d6:	89a3      	ldrh	r3, [r4, #12]
 80135d8:	f043 0308 	orr.w	r3, r3, #8
 80135dc:	81a3      	strh	r3, [r4, #12]
 80135de:	6923      	ldr	r3, [r4, #16]
 80135e0:	b94b      	cbnz	r3, 80135f6 <__swsetup_r+0x9a>
 80135e2:	89a3      	ldrh	r3, [r4, #12]
 80135e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80135e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80135ec:	d003      	beq.n	80135f6 <__swsetup_r+0x9a>
 80135ee:	4621      	mov	r1, r4
 80135f0:	4630      	mov	r0, r6
 80135f2:	f000 fa07 	bl	8013a04 <__smakebuf_r>
 80135f6:	89a0      	ldrh	r0, [r4, #12]
 80135f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80135fc:	f010 0301 	ands.w	r3, r0, #1
 8013600:	d00a      	beq.n	8013618 <__swsetup_r+0xbc>
 8013602:	2300      	movs	r3, #0
 8013604:	60a3      	str	r3, [r4, #8]
 8013606:	6963      	ldr	r3, [r4, #20]
 8013608:	425b      	negs	r3, r3
 801360a:	61a3      	str	r3, [r4, #24]
 801360c:	6923      	ldr	r3, [r4, #16]
 801360e:	b943      	cbnz	r3, 8013622 <__swsetup_r+0xc6>
 8013610:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013614:	d1ba      	bne.n	801358c <__swsetup_r+0x30>
 8013616:	bd70      	pop	{r4, r5, r6, pc}
 8013618:	0781      	lsls	r1, r0, #30
 801361a:	bf58      	it	pl
 801361c:	6963      	ldrpl	r3, [r4, #20]
 801361e:	60a3      	str	r3, [r4, #8]
 8013620:	e7f4      	b.n	801360c <__swsetup_r+0xb0>
 8013622:	2000      	movs	r0, #0
 8013624:	e7f7      	b.n	8013616 <__swsetup_r+0xba>
 8013626:	bf00      	nop
 8013628:	20000180 	.word	0x20000180
 801362c:	08014264 	.word	0x08014264
 8013630:	08014284 	.word	0x08014284
 8013634:	08014244 	.word	0x08014244

08013638 <abort>:
 8013638:	b508      	push	{r3, lr}
 801363a:	2006      	movs	r0, #6
 801363c:	f000 fa52 	bl	8013ae4 <raise>
 8013640:	2001      	movs	r0, #1
 8013642:	f000 fb65 	bl	8013d10 <_exit>
	...

08013648 <__sflush_r>:
 8013648:	898a      	ldrh	r2, [r1, #12]
 801364a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801364e:	4605      	mov	r5, r0
 8013650:	0710      	lsls	r0, r2, #28
 8013652:	460c      	mov	r4, r1
 8013654:	d458      	bmi.n	8013708 <__sflush_r+0xc0>
 8013656:	684b      	ldr	r3, [r1, #4]
 8013658:	2b00      	cmp	r3, #0
 801365a:	dc05      	bgt.n	8013668 <__sflush_r+0x20>
 801365c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801365e:	2b00      	cmp	r3, #0
 8013660:	dc02      	bgt.n	8013668 <__sflush_r+0x20>
 8013662:	2000      	movs	r0, #0
 8013664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013668:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801366a:	2e00      	cmp	r6, #0
 801366c:	d0f9      	beq.n	8013662 <__sflush_r+0x1a>
 801366e:	2300      	movs	r3, #0
 8013670:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013674:	682f      	ldr	r7, [r5, #0]
 8013676:	602b      	str	r3, [r5, #0]
 8013678:	d032      	beq.n	80136e0 <__sflush_r+0x98>
 801367a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801367c:	89a3      	ldrh	r3, [r4, #12]
 801367e:	075a      	lsls	r2, r3, #29
 8013680:	d505      	bpl.n	801368e <__sflush_r+0x46>
 8013682:	6863      	ldr	r3, [r4, #4]
 8013684:	1ac0      	subs	r0, r0, r3
 8013686:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013688:	b10b      	cbz	r3, 801368e <__sflush_r+0x46>
 801368a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801368c:	1ac0      	subs	r0, r0, r3
 801368e:	2300      	movs	r3, #0
 8013690:	4602      	mov	r2, r0
 8013692:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013694:	6a21      	ldr	r1, [r4, #32]
 8013696:	4628      	mov	r0, r5
 8013698:	47b0      	blx	r6
 801369a:	1c43      	adds	r3, r0, #1
 801369c:	89a3      	ldrh	r3, [r4, #12]
 801369e:	d106      	bne.n	80136ae <__sflush_r+0x66>
 80136a0:	6829      	ldr	r1, [r5, #0]
 80136a2:	291d      	cmp	r1, #29
 80136a4:	d82c      	bhi.n	8013700 <__sflush_r+0xb8>
 80136a6:	4a2a      	ldr	r2, [pc, #168]	; (8013750 <__sflush_r+0x108>)
 80136a8:	40ca      	lsrs	r2, r1
 80136aa:	07d6      	lsls	r6, r2, #31
 80136ac:	d528      	bpl.n	8013700 <__sflush_r+0xb8>
 80136ae:	2200      	movs	r2, #0
 80136b0:	6062      	str	r2, [r4, #4]
 80136b2:	04d9      	lsls	r1, r3, #19
 80136b4:	6922      	ldr	r2, [r4, #16]
 80136b6:	6022      	str	r2, [r4, #0]
 80136b8:	d504      	bpl.n	80136c4 <__sflush_r+0x7c>
 80136ba:	1c42      	adds	r2, r0, #1
 80136bc:	d101      	bne.n	80136c2 <__sflush_r+0x7a>
 80136be:	682b      	ldr	r3, [r5, #0]
 80136c0:	b903      	cbnz	r3, 80136c4 <__sflush_r+0x7c>
 80136c2:	6560      	str	r0, [r4, #84]	; 0x54
 80136c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80136c6:	602f      	str	r7, [r5, #0]
 80136c8:	2900      	cmp	r1, #0
 80136ca:	d0ca      	beq.n	8013662 <__sflush_r+0x1a>
 80136cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80136d0:	4299      	cmp	r1, r3
 80136d2:	d002      	beq.n	80136da <__sflush_r+0x92>
 80136d4:	4628      	mov	r0, r5
 80136d6:	f7ff fae3 	bl	8012ca0 <_free_r>
 80136da:	2000      	movs	r0, #0
 80136dc:	6360      	str	r0, [r4, #52]	; 0x34
 80136de:	e7c1      	b.n	8013664 <__sflush_r+0x1c>
 80136e0:	6a21      	ldr	r1, [r4, #32]
 80136e2:	2301      	movs	r3, #1
 80136e4:	4628      	mov	r0, r5
 80136e6:	47b0      	blx	r6
 80136e8:	1c41      	adds	r1, r0, #1
 80136ea:	d1c7      	bne.n	801367c <__sflush_r+0x34>
 80136ec:	682b      	ldr	r3, [r5, #0]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d0c4      	beq.n	801367c <__sflush_r+0x34>
 80136f2:	2b1d      	cmp	r3, #29
 80136f4:	d001      	beq.n	80136fa <__sflush_r+0xb2>
 80136f6:	2b16      	cmp	r3, #22
 80136f8:	d101      	bne.n	80136fe <__sflush_r+0xb6>
 80136fa:	602f      	str	r7, [r5, #0]
 80136fc:	e7b1      	b.n	8013662 <__sflush_r+0x1a>
 80136fe:	89a3      	ldrh	r3, [r4, #12]
 8013700:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013704:	81a3      	strh	r3, [r4, #12]
 8013706:	e7ad      	b.n	8013664 <__sflush_r+0x1c>
 8013708:	690f      	ldr	r7, [r1, #16]
 801370a:	2f00      	cmp	r7, #0
 801370c:	d0a9      	beq.n	8013662 <__sflush_r+0x1a>
 801370e:	0793      	lsls	r3, r2, #30
 8013710:	680e      	ldr	r6, [r1, #0]
 8013712:	bf08      	it	eq
 8013714:	694b      	ldreq	r3, [r1, #20]
 8013716:	600f      	str	r7, [r1, #0]
 8013718:	bf18      	it	ne
 801371a:	2300      	movne	r3, #0
 801371c:	eba6 0807 	sub.w	r8, r6, r7
 8013720:	608b      	str	r3, [r1, #8]
 8013722:	f1b8 0f00 	cmp.w	r8, #0
 8013726:	dd9c      	ble.n	8013662 <__sflush_r+0x1a>
 8013728:	6a21      	ldr	r1, [r4, #32]
 801372a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801372c:	4643      	mov	r3, r8
 801372e:	463a      	mov	r2, r7
 8013730:	4628      	mov	r0, r5
 8013732:	47b0      	blx	r6
 8013734:	2800      	cmp	r0, #0
 8013736:	dc06      	bgt.n	8013746 <__sflush_r+0xfe>
 8013738:	89a3      	ldrh	r3, [r4, #12]
 801373a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801373e:	81a3      	strh	r3, [r4, #12]
 8013740:	f04f 30ff 	mov.w	r0, #4294967295
 8013744:	e78e      	b.n	8013664 <__sflush_r+0x1c>
 8013746:	4407      	add	r7, r0
 8013748:	eba8 0800 	sub.w	r8, r8, r0
 801374c:	e7e9      	b.n	8013722 <__sflush_r+0xda>
 801374e:	bf00      	nop
 8013750:	20400001 	.word	0x20400001

08013754 <_fflush_r>:
 8013754:	b538      	push	{r3, r4, r5, lr}
 8013756:	690b      	ldr	r3, [r1, #16]
 8013758:	4605      	mov	r5, r0
 801375a:	460c      	mov	r4, r1
 801375c:	b913      	cbnz	r3, 8013764 <_fflush_r+0x10>
 801375e:	2500      	movs	r5, #0
 8013760:	4628      	mov	r0, r5
 8013762:	bd38      	pop	{r3, r4, r5, pc}
 8013764:	b118      	cbz	r0, 801376e <_fflush_r+0x1a>
 8013766:	6983      	ldr	r3, [r0, #24]
 8013768:	b90b      	cbnz	r3, 801376e <_fflush_r+0x1a>
 801376a:	f000 f887 	bl	801387c <__sinit>
 801376e:	4b14      	ldr	r3, [pc, #80]	; (80137c0 <_fflush_r+0x6c>)
 8013770:	429c      	cmp	r4, r3
 8013772:	d11b      	bne.n	80137ac <_fflush_r+0x58>
 8013774:	686c      	ldr	r4, [r5, #4]
 8013776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801377a:	2b00      	cmp	r3, #0
 801377c:	d0ef      	beq.n	801375e <_fflush_r+0xa>
 801377e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013780:	07d0      	lsls	r0, r2, #31
 8013782:	d404      	bmi.n	801378e <_fflush_r+0x3a>
 8013784:	0599      	lsls	r1, r3, #22
 8013786:	d402      	bmi.n	801378e <_fflush_r+0x3a>
 8013788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801378a:	f000 f915 	bl	80139b8 <__retarget_lock_acquire_recursive>
 801378e:	4628      	mov	r0, r5
 8013790:	4621      	mov	r1, r4
 8013792:	f7ff ff59 	bl	8013648 <__sflush_r>
 8013796:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013798:	07da      	lsls	r2, r3, #31
 801379a:	4605      	mov	r5, r0
 801379c:	d4e0      	bmi.n	8013760 <_fflush_r+0xc>
 801379e:	89a3      	ldrh	r3, [r4, #12]
 80137a0:	059b      	lsls	r3, r3, #22
 80137a2:	d4dd      	bmi.n	8013760 <_fflush_r+0xc>
 80137a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80137a6:	f000 f908 	bl	80139ba <__retarget_lock_release_recursive>
 80137aa:	e7d9      	b.n	8013760 <_fflush_r+0xc>
 80137ac:	4b05      	ldr	r3, [pc, #20]	; (80137c4 <_fflush_r+0x70>)
 80137ae:	429c      	cmp	r4, r3
 80137b0:	d101      	bne.n	80137b6 <_fflush_r+0x62>
 80137b2:	68ac      	ldr	r4, [r5, #8]
 80137b4:	e7df      	b.n	8013776 <_fflush_r+0x22>
 80137b6:	4b04      	ldr	r3, [pc, #16]	; (80137c8 <_fflush_r+0x74>)
 80137b8:	429c      	cmp	r4, r3
 80137ba:	bf08      	it	eq
 80137bc:	68ec      	ldreq	r4, [r5, #12]
 80137be:	e7da      	b.n	8013776 <_fflush_r+0x22>
 80137c0:	08014264 	.word	0x08014264
 80137c4:	08014284 	.word	0x08014284
 80137c8:	08014244 	.word	0x08014244

080137cc <std>:
 80137cc:	2300      	movs	r3, #0
 80137ce:	b510      	push	{r4, lr}
 80137d0:	4604      	mov	r4, r0
 80137d2:	e9c0 3300 	strd	r3, r3, [r0]
 80137d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80137da:	6083      	str	r3, [r0, #8]
 80137dc:	8181      	strh	r1, [r0, #12]
 80137de:	6643      	str	r3, [r0, #100]	; 0x64
 80137e0:	81c2      	strh	r2, [r0, #14]
 80137e2:	6183      	str	r3, [r0, #24]
 80137e4:	4619      	mov	r1, r3
 80137e6:	2208      	movs	r2, #8
 80137e8:	305c      	adds	r0, #92	; 0x5c
 80137ea:	f7fd fba7 	bl	8010f3c <memset>
 80137ee:	4b05      	ldr	r3, [pc, #20]	; (8013804 <std+0x38>)
 80137f0:	6263      	str	r3, [r4, #36]	; 0x24
 80137f2:	4b05      	ldr	r3, [pc, #20]	; (8013808 <std+0x3c>)
 80137f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80137f6:	4b05      	ldr	r3, [pc, #20]	; (801380c <std+0x40>)
 80137f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80137fa:	4b05      	ldr	r3, [pc, #20]	; (8013810 <std+0x44>)
 80137fc:	6224      	str	r4, [r4, #32]
 80137fe:	6323      	str	r3, [r4, #48]	; 0x30
 8013800:	bd10      	pop	{r4, pc}
 8013802:	bf00      	nop
 8013804:	08013b1d 	.word	0x08013b1d
 8013808:	08013b3f 	.word	0x08013b3f
 801380c:	08013b77 	.word	0x08013b77
 8013810:	08013b9b 	.word	0x08013b9b

08013814 <_cleanup_r>:
 8013814:	4901      	ldr	r1, [pc, #4]	; (801381c <_cleanup_r+0x8>)
 8013816:	f000 b8af 	b.w	8013978 <_fwalk_reent>
 801381a:	bf00      	nop
 801381c:	08013755 	.word	0x08013755

08013820 <__sfmoreglue>:
 8013820:	b570      	push	{r4, r5, r6, lr}
 8013822:	1e4a      	subs	r2, r1, #1
 8013824:	2568      	movs	r5, #104	; 0x68
 8013826:	4355      	muls	r5, r2
 8013828:	460e      	mov	r6, r1
 801382a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801382e:	f7ff fa87 	bl	8012d40 <_malloc_r>
 8013832:	4604      	mov	r4, r0
 8013834:	b140      	cbz	r0, 8013848 <__sfmoreglue+0x28>
 8013836:	2100      	movs	r1, #0
 8013838:	e9c0 1600 	strd	r1, r6, [r0]
 801383c:	300c      	adds	r0, #12
 801383e:	60a0      	str	r0, [r4, #8]
 8013840:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013844:	f7fd fb7a 	bl	8010f3c <memset>
 8013848:	4620      	mov	r0, r4
 801384a:	bd70      	pop	{r4, r5, r6, pc}

0801384c <__sfp_lock_acquire>:
 801384c:	4801      	ldr	r0, [pc, #4]	; (8013854 <__sfp_lock_acquire+0x8>)
 801384e:	f000 b8b3 	b.w	80139b8 <__retarget_lock_acquire_recursive>
 8013852:	bf00      	nop
 8013854:	20002f0c 	.word	0x20002f0c

08013858 <__sfp_lock_release>:
 8013858:	4801      	ldr	r0, [pc, #4]	; (8013860 <__sfp_lock_release+0x8>)
 801385a:	f000 b8ae 	b.w	80139ba <__retarget_lock_release_recursive>
 801385e:	bf00      	nop
 8013860:	20002f0c 	.word	0x20002f0c

08013864 <__sinit_lock_acquire>:
 8013864:	4801      	ldr	r0, [pc, #4]	; (801386c <__sinit_lock_acquire+0x8>)
 8013866:	f000 b8a7 	b.w	80139b8 <__retarget_lock_acquire_recursive>
 801386a:	bf00      	nop
 801386c:	20002f07 	.word	0x20002f07

08013870 <__sinit_lock_release>:
 8013870:	4801      	ldr	r0, [pc, #4]	; (8013878 <__sinit_lock_release+0x8>)
 8013872:	f000 b8a2 	b.w	80139ba <__retarget_lock_release_recursive>
 8013876:	bf00      	nop
 8013878:	20002f07 	.word	0x20002f07

0801387c <__sinit>:
 801387c:	b510      	push	{r4, lr}
 801387e:	4604      	mov	r4, r0
 8013880:	f7ff fff0 	bl	8013864 <__sinit_lock_acquire>
 8013884:	69a3      	ldr	r3, [r4, #24]
 8013886:	b11b      	cbz	r3, 8013890 <__sinit+0x14>
 8013888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801388c:	f7ff bff0 	b.w	8013870 <__sinit_lock_release>
 8013890:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013894:	6523      	str	r3, [r4, #80]	; 0x50
 8013896:	4b13      	ldr	r3, [pc, #76]	; (80138e4 <__sinit+0x68>)
 8013898:	4a13      	ldr	r2, [pc, #76]	; (80138e8 <__sinit+0x6c>)
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	62a2      	str	r2, [r4, #40]	; 0x28
 801389e:	42a3      	cmp	r3, r4
 80138a0:	bf04      	itt	eq
 80138a2:	2301      	moveq	r3, #1
 80138a4:	61a3      	streq	r3, [r4, #24]
 80138a6:	4620      	mov	r0, r4
 80138a8:	f000 f820 	bl	80138ec <__sfp>
 80138ac:	6060      	str	r0, [r4, #4]
 80138ae:	4620      	mov	r0, r4
 80138b0:	f000 f81c 	bl	80138ec <__sfp>
 80138b4:	60a0      	str	r0, [r4, #8]
 80138b6:	4620      	mov	r0, r4
 80138b8:	f000 f818 	bl	80138ec <__sfp>
 80138bc:	2200      	movs	r2, #0
 80138be:	60e0      	str	r0, [r4, #12]
 80138c0:	2104      	movs	r1, #4
 80138c2:	6860      	ldr	r0, [r4, #4]
 80138c4:	f7ff ff82 	bl	80137cc <std>
 80138c8:	68a0      	ldr	r0, [r4, #8]
 80138ca:	2201      	movs	r2, #1
 80138cc:	2109      	movs	r1, #9
 80138ce:	f7ff ff7d 	bl	80137cc <std>
 80138d2:	68e0      	ldr	r0, [r4, #12]
 80138d4:	2202      	movs	r2, #2
 80138d6:	2112      	movs	r1, #18
 80138d8:	f7ff ff78 	bl	80137cc <std>
 80138dc:	2301      	movs	r3, #1
 80138de:	61a3      	str	r3, [r4, #24]
 80138e0:	e7d2      	b.n	8013888 <__sinit+0xc>
 80138e2:	bf00      	nop
 80138e4:	08013ec0 	.word	0x08013ec0
 80138e8:	08013815 	.word	0x08013815

080138ec <__sfp>:
 80138ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138ee:	4607      	mov	r7, r0
 80138f0:	f7ff ffac 	bl	801384c <__sfp_lock_acquire>
 80138f4:	4b1e      	ldr	r3, [pc, #120]	; (8013970 <__sfp+0x84>)
 80138f6:	681e      	ldr	r6, [r3, #0]
 80138f8:	69b3      	ldr	r3, [r6, #24]
 80138fa:	b913      	cbnz	r3, 8013902 <__sfp+0x16>
 80138fc:	4630      	mov	r0, r6
 80138fe:	f7ff ffbd 	bl	801387c <__sinit>
 8013902:	3648      	adds	r6, #72	; 0x48
 8013904:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013908:	3b01      	subs	r3, #1
 801390a:	d503      	bpl.n	8013914 <__sfp+0x28>
 801390c:	6833      	ldr	r3, [r6, #0]
 801390e:	b30b      	cbz	r3, 8013954 <__sfp+0x68>
 8013910:	6836      	ldr	r6, [r6, #0]
 8013912:	e7f7      	b.n	8013904 <__sfp+0x18>
 8013914:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013918:	b9d5      	cbnz	r5, 8013950 <__sfp+0x64>
 801391a:	4b16      	ldr	r3, [pc, #88]	; (8013974 <__sfp+0x88>)
 801391c:	60e3      	str	r3, [r4, #12]
 801391e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013922:	6665      	str	r5, [r4, #100]	; 0x64
 8013924:	f000 f847 	bl	80139b6 <__retarget_lock_init_recursive>
 8013928:	f7ff ff96 	bl	8013858 <__sfp_lock_release>
 801392c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013930:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013934:	6025      	str	r5, [r4, #0]
 8013936:	61a5      	str	r5, [r4, #24]
 8013938:	2208      	movs	r2, #8
 801393a:	4629      	mov	r1, r5
 801393c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013940:	f7fd fafc 	bl	8010f3c <memset>
 8013944:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013948:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801394c:	4620      	mov	r0, r4
 801394e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013950:	3468      	adds	r4, #104	; 0x68
 8013952:	e7d9      	b.n	8013908 <__sfp+0x1c>
 8013954:	2104      	movs	r1, #4
 8013956:	4638      	mov	r0, r7
 8013958:	f7ff ff62 	bl	8013820 <__sfmoreglue>
 801395c:	4604      	mov	r4, r0
 801395e:	6030      	str	r0, [r6, #0]
 8013960:	2800      	cmp	r0, #0
 8013962:	d1d5      	bne.n	8013910 <__sfp+0x24>
 8013964:	f7ff ff78 	bl	8013858 <__sfp_lock_release>
 8013968:	230c      	movs	r3, #12
 801396a:	603b      	str	r3, [r7, #0]
 801396c:	e7ee      	b.n	801394c <__sfp+0x60>
 801396e:	bf00      	nop
 8013970:	08013ec0 	.word	0x08013ec0
 8013974:	ffff0001 	.word	0xffff0001

08013978 <_fwalk_reent>:
 8013978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801397c:	4606      	mov	r6, r0
 801397e:	4688      	mov	r8, r1
 8013980:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013984:	2700      	movs	r7, #0
 8013986:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801398a:	f1b9 0901 	subs.w	r9, r9, #1
 801398e:	d505      	bpl.n	801399c <_fwalk_reent+0x24>
 8013990:	6824      	ldr	r4, [r4, #0]
 8013992:	2c00      	cmp	r4, #0
 8013994:	d1f7      	bne.n	8013986 <_fwalk_reent+0xe>
 8013996:	4638      	mov	r0, r7
 8013998:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801399c:	89ab      	ldrh	r3, [r5, #12]
 801399e:	2b01      	cmp	r3, #1
 80139a0:	d907      	bls.n	80139b2 <_fwalk_reent+0x3a>
 80139a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80139a6:	3301      	adds	r3, #1
 80139a8:	d003      	beq.n	80139b2 <_fwalk_reent+0x3a>
 80139aa:	4629      	mov	r1, r5
 80139ac:	4630      	mov	r0, r6
 80139ae:	47c0      	blx	r8
 80139b0:	4307      	orrs	r7, r0
 80139b2:	3568      	adds	r5, #104	; 0x68
 80139b4:	e7e9      	b.n	801398a <_fwalk_reent+0x12>

080139b6 <__retarget_lock_init_recursive>:
 80139b6:	4770      	bx	lr

080139b8 <__retarget_lock_acquire_recursive>:
 80139b8:	4770      	bx	lr

080139ba <__retarget_lock_release_recursive>:
 80139ba:	4770      	bx	lr

080139bc <__swhatbuf_r>:
 80139bc:	b570      	push	{r4, r5, r6, lr}
 80139be:	460e      	mov	r6, r1
 80139c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80139c4:	2900      	cmp	r1, #0
 80139c6:	b096      	sub	sp, #88	; 0x58
 80139c8:	4614      	mov	r4, r2
 80139ca:	461d      	mov	r5, r3
 80139cc:	da07      	bge.n	80139de <__swhatbuf_r+0x22>
 80139ce:	2300      	movs	r3, #0
 80139d0:	602b      	str	r3, [r5, #0]
 80139d2:	89b3      	ldrh	r3, [r6, #12]
 80139d4:	061a      	lsls	r2, r3, #24
 80139d6:	d410      	bmi.n	80139fa <__swhatbuf_r+0x3e>
 80139d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80139dc:	e00e      	b.n	80139fc <__swhatbuf_r+0x40>
 80139de:	466a      	mov	r2, sp
 80139e0:	f000 f902 	bl	8013be8 <_fstat_r>
 80139e4:	2800      	cmp	r0, #0
 80139e6:	dbf2      	blt.n	80139ce <__swhatbuf_r+0x12>
 80139e8:	9a01      	ldr	r2, [sp, #4]
 80139ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80139ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80139f2:	425a      	negs	r2, r3
 80139f4:	415a      	adcs	r2, r3
 80139f6:	602a      	str	r2, [r5, #0]
 80139f8:	e7ee      	b.n	80139d8 <__swhatbuf_r+0x1c>
 80139fa:	2340      	movs	r3, #64	; 0x40
 80139fc:	2000      	movs	r0, #0
 80139fe:	6023      	str	r3, [r4, #0]
 8013a00:	b016      	add	sp, #88	; 0x58
 8013a02:	bd70      	pop	{r4, r5, r6, pc}

08013a04 <__smakebuf_r>:
 8013a04:	898b      	ldrh	r3, [r1, #12]
 8013a06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013a08:	079d      	lsls	r5, r3, #30
 8013a0a:	4606      	mov	r6, r0
 8013a0c:	460c      	mov	r4, r1
 8013a0e:	d507      	bpl.n	8013a20 <__smakebuf_r+0x1c>
 8013a10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013a14:	6023      	str	r3, [r4, #0]
 8013a16:	6123      	str	r3, [r4, #16]
 8013a18:	2301      	movs	r3, #1
 8013a1a:	6163      	str	r3, [r4, #20]
 8013a1c:	b002      	add	sp, #8
 8013a1e:	bd70      	pop	{r4, r5, r6, pc}
 8013a20:	ab01      	add	r3, sp, #4
 8013a22:	466a      	mov	r2, sp
 8013a24:	f7ff ffca 	bl	80139bc <__swhatbuf_r>
 8013a28:	9900      	ldr	r1, [sp, #0]
 8013a2a:	4605      	mov	r5, r0
 8013a2c:	4630      	mov	r0, r6
 8013a2e:	f7ff f987 	bl	8012d40 <_malloc_r>
 8013a32:	b948      	cbnz	r0, 8013a48 <__smakebuf_r+0x44>
 8013a34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a38:	059a      	lsls	r2, r3, #22
 8013a3a:	d4ef      	bmi.n	8013a1c <__smakebuf_r+0x18>
 8013a3c:	f023 0303 	bic.w	r3, r3, #3
 8013a40:	f043 0302 	orr.w	r3, r3, #2
 8013a44:	81a3      	strh	r3, [r4, #12]
 8013a46:	e7e3      	b.n	8013a10 <__smakebuf_r+0xc>
 8013a48:	4b0d      	ldr	r3, [pc, #52]	; (8013a80 <__smakebuf_r+0x7c>)
 8013a4a:	62b3      	str	r3, [r6, #40]	; 0x28
 8013a4c:	89a3      	ldrh	r3, [r4, #12]
 8013a4e:	6020      	str	r0, [r4, #0]
 8013a50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013a54:	81a3      	strh	r3, [r4, #12]
 8013a56:	9b00      	ldr	r3, [sp, #0]
 8013a58:	6163      	str	r3, [r4, #20]
 8013a5a:	9b01      	ldr	r3, [sp, #4]
 8013a5c:	6120      	str	r0, [r4, #16]
 8013a5e:	b15b      	cbz	r3, 8013a78 <__smakebuf_r+0x74>
 8013a60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013a64:	4630      	mov	r0, r6
 8013a66:	f000 f8d1 	bl	8013c0c <_isatty_r>
 8013a6a:	b128      	cbz	r0, 8013a78 <__smakebuf_r+0x74>
 8013a6c:	89a3      	ldrh	r3, [r4, #12]
 8013a6e:	f023 0303 	bic.w	r3, r3, #3
 8013a72:	f043 0301 	orr.w	r3, r3, #1
 8013a76:	81a3      	strh	r3, [r4, #12]
 8013a78:	89a0      	ldrh	r0, [r4, #12]
 8013a7a:	4305      	orrs	r5, r0
 8013a7c:	81a5      	strh	r5, [r4, #12]
 8013a7e:	e7cd      	b.n	8013a1c <__smakebuf_r+0x18>
 8013a80:	08013815 	.word	0x08013815

08013a84 <_malloc_usable_size_r>:
 8013a84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a88:	1f18      	subs	r0, r3, #4
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	bfbc      	itt	lt
 8013a8e:	580b      	ldrlt	r3, [r1, r0]
 8013a90:	18c0      	addlt	r0, r0, r3
 8013a92:	4770      	bx	lr

08013a94 <_raise_r>:
 8013a94:	291f      	cmp	r1, #31
 8013a96:	b538      	push	{r3, r4, r5, lr}
 8013a98:	4604      	mov	r4, r0
 8013a9a:	460d      	mov	r5, r1
 8013a9c:	d904      	bls.n	8013aa8 <_raise_r+0x14>
 8013a9e:	2316      	movs	r3, #22
 8013aa0:	6003      	str	r3, [r0, #0]
 8013aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8013aa6:	bd38      	pop	{r3, r4, r5, pc}
 8013aa8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013aaa:	b112      	cbz	r2, 8013ab2 <_raise_r+0x1e>
 8013aac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013ab0:	b94b      	cbnz	r3, 8013ac6 <_raise_r+0x32>
 8013ab2:	4620      	mov	r0, r4
 8013ab4:	f000 f830 	bl	8013b18 <_getpid_r>
 8013ab8:	462a      	mov	r2, r5
 8013aba:	4601      	mov	r1, r0
 8013abc:	4620      	mov	r0, r4
 8013abe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ac2:	f000 b817 	b.w	8013af4 <_kill_r>
 8013ac6:	2b01      	cmp	r3, #1
 8013ac8:	d00a      	beq.n	8013ae0 <_raise_r+0x4c>
 8013aca:	1c59      	adds	r1, r3, #1
 8013acc:	d103      	bne.n	8013ad6 <_raise_r+0x42>
 8013ace:	2316      	movs	r3, #22
 8013ad0:	6003      	str	r3, [r0, #0]
 8013ad2:	2001      	movs	r0, #1
 8013ad4:	e7e7      	b.n	8013aa6 <_raise_r+0x12>
 8013ad6:	2400      	movs	r4, #0
 8013ad8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013adc:	4628      	mov	r0, r5
 8013ade:	4798      	blx	r3
 8013ae0:	2000      	movs	r0, #0
 8013ae2:	e7e0      	b.n	8013aa6 <_raise_r+0x12>

08013ae4 <raise>:
 8013ae4:	4b02      	ldr	r3, [pc, #8]	; (8013af0 <raise+0xc>)
 8013ae6:	4601      	mov	r1, r0
 8013ae8:	6818      	ldr	r0, [r3, #0]
 8013aea:	f7ff bfd3 	b.w	8013a94 <_raise_r>
 8013aee:	bf00      	nop
 8013af0:	20000180 	.word	0x20000180

08013af4 <_kill_r>:
 8013af4:	b538      	push	{r3, r4, r5, lr}
 8013af6:	4d07      	ldr	r5, [pc, #28]	; (8013b14 <_kill_r+0x20>)
 8013af8:	2300      	movs	r3, #0
 8013afa:	4604      	mov	r4, r0
 8013afc:	4608      	mov	r0, r1
 8013afe:	4611      	mov	r1, r2
 8013b00:	602b      	str	r3, [r5, #0]
 8013b02:	f000 f8d7 	bl	8013cb4 <_kill>
 8013b06:	1c43      	adds	r3, r0, #1
 8013b08:	d102      	bne.n	8013b10 <_kill_r+0x1c>
 8013b0a:	682b      	ldr	r3, [r5, #0]
 8013b0c:	b103      	cbz	r3, 8013b10 <_kill_r+0x1c>
 8013b0e:	6023      	str	r3, [r4, #0]
 8013b10:	bd38      	pop	{r3, r4, r5, pc}
 8013b12:	bf00      	nop
 8013b14:	20002f00 	.word	0x20002f00

08013b18 <_getpid_r>:
 8013b18:	f000 b8bc 	b.w	8013c94 <_getpid>

08013b1c <__sread>:
 8013b1c:	b510      	push	{r4, lr}
 8013b1e:	460c      	mov	r4, r1
 8013b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b24:	f000 f894 	bl	8013c50 <_read_r>
 8013b28:	2800      	cmp	r0, #0
 8013b2a:	bfab      	itete	ge
 8013b2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013b2e:	89a3      	ldrhlt	r3, [r4, #12]
 8013b30:	181b      	addge	r3, r3, r0
 8013b32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013b36:	bfac      	ite	ge
 8013b38:	6563      	strge	r3, [r4, #84]	; 0x54
 8013b3a:	81a3      	strhlt	r3, [r4, #12]
 8013b3c:	bd10      	pop	{r4, pc}

08013b3e <__swrite>:
 8013b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b42:	461f      	mov	r7, r3
 8013b44:	898b      	ldrh	r3, [r1, #12]
 8013b46:	05db      	lsls	r3, r3, #23
 8013b48:	4605      	mov	r5, r0
 8013b4a:	460c      	mov	r4, r1
 8013b4c:	4616      	mov	r6, r2
 8013b4e:	d505      	bpl.n	8013b5c <__swrite+0x1e>
 8013b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b54:	2302      	movs	r3, #2
 8013b56:	2200      	movs	r2, #0
 8013b58:	f000 f868 	bl	8013c2c <_lseek_r>
 8013b5c:	89a3      	ldrh	r3, [r4, #12]
 8013b5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013b62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013b66:	81a3      	strh	r3, [r4, #12]
 8013b68:	4632      	mov	r2, r6
 8013b6a:	463b      	mov	r3, r7
 8013b6c:	4628      	mov	r0, r5
 8013b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b72:	f000 b817 	b.w	8013ba4 <_write_r>

08013b76 <__sseek>:
 8013b76:	b510      	push	{r4, lr}
 8013b78:	460c      	mov	r4, r1
 8013b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b7e:	f000 f855 	bl	8013c2c <_lseek_r>
 8013b82:	1c43      	adds	r3, r0, #1
 8013b84:	89a3      	ldrh	r3, [r4, #12]
 8013b86:	bf15      	itete	ne
 8013b88:	6560      	strne	r0, [r4, #84]	; 0x54
 8013b8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013b8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013b92:	81a3      	strheq	r3, [r4, #12]
 8013b94:	bf18      	it	ne
 8013b96:	81a3      	strhne	r3, [r4, #12]
 8013b98:	bd10      	pop	{r4, pc}

08013b9a <__sclose>:
 8013b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b9e:	f000 b813 	b.w	8013bc8 <_close_r>
	...

08013ba4 <_write_r>:
 8013ba4:	b538      	push	{r3, r4, r5, lr}
 8013ba6:	4d07      	ldr	r5, [pc, #28]	; (8013bc4 <_write_r+0x20>)
 8013ba8:	4604      	mov	r4, r0
 8013baa:	4608      	mov	r0, r1
 8013bac:	4611      	mov	r1, r2
 8013bae:	2200      	movs	r2, #0
 8013bb0:	602a      	str	r2, [r5, #0]
 8013bb2:	461a      	mov	r2, r3
 8013bb4:	f000 f8a4 	bl	8013d00 <_write>
 8013bb8:	1c43      	adds	r3, r0, #1
 8013bba:	d102      	bne.n	8013bc2 <_write_r+0x1e>
 8013bbc:	682b      	ldr	r3, [r5, #0]
 8013bbe:	b103      	cbz	r3, 8013bc2 <_write_r+0x1e>
 8013bc0:	6023      	str	r3, [r4, #0]
 8013bc2:	bd38      	pop	{r3, r4, r5, pc}
 8013bc4:	20002f00 	.word	0x20002f00

08013bc8 <_close_r>:
 8013bc8:	b538      	push	{r3, r4, r5, lr}
 8013bca:	4d06      	ldr	r5, [pc, #24]	; (8013be4 <_close_r+0x1c>)
 8013bcc:	2300      	movs	r3, #0
 8013bce:	4604      	mov	r4, r0
 8013bd0:	4608      	mov	r0, r1
 8013bd2:	602b      	str	r3, [r5, #0]
 8013bd4:	f000 f84e 	bl	8013c74 <_close>
 8013bd8:	1c43      	adds	r3, r0, #1
 8013bda:	d102      	bne.n	8013be2 <_close_r+0x1a>
 8013bdc:	682b      	ldr	r3, [r5, #0]
 8013bde:	b103      	cbz	r3, 8013be2 <_close_r+0x1a>
 8013be0:	6023      	str	r3, [r4, #0]
 8013be2:	bd38      	pop	{r3, r4, r5, pc}
 8013be4:	20002f00 	.word	0x20002f00

08013be8 <_fstat_r>:
 8013be8:	b538      	push	{r3, r4, r5, lr}
 8013bea:	4d07      	ldr	r5, [pc, #28]	; (8013c08 <_fstat_r+0x20>)
 8013bec:	2300      	movs	r3, #0
 8013bee:	4604      	mov	r4, r0
 8013bf0:	4608      	mov	r0, r1
 8013bf2:	4611      	mov	r1, r2
 8013bf4:	602b      	str	r3, [r5, #0]
 8013bf6:	f000 f845 	bl	8013c84 <_fstat>
 8013bfa:	1c43      	adds	r3, r0, #1
 8013bfc:	d102      	bne.n	8013c04 <_fstat_r+0x1c>
 8013bfe:	682b      	ldr	r3, [r5, #0]
 8013c00:	b103      	cbz	r3, 8013c04 <_fstat_r+0x1c>
 8013c02:	6023      	str	r3, [r4, #0]
 8013c04:	bd38      	pop	{r3, r4, r5, pc}
 8013c06:	bf00      	nop
 8013c08:	20002f00 	.word	0x20002f00

08013c0c <_isatty_r>:
 8013c0c:	b538      	push	{r3, r4, r5, lr}
 8013c0e:	4d06      	ldr	r5, [pc, #24]	; (8013c28 <_isatty_r+0x1c>)
 8013c10:	2300      	movs	r3, #0
 8013c12:	4604      	mov	r4, r0
 8013c14:	4608      	mov	r0, r1
 8013c16:	602b      	str	r3, [r5, #0]
 8013c18:	f000 f844 	bl	8013ca4 <_isatty>
 8013c1c:	1c43      	adds	r3, r0, #1
 8013c1e:	d102      	bne.n	8013c26 <_isatty_r+0x1a>
 8013c20:	682b      	ldr	r3, [r5, #0]
 8013c22:	b103      	cbz	r3, 8013c26 <_isatty_r+0x1a>
 8013c24:	6023      	str	r3, [r4, #0]
 8013c26:	bd38      	pop	{r3, r4, r5, pc}
 8013c28:	20002f00 	.word	0x20002f00

08013c2c <_lseek_r>:
 8013c2c:	b538      	push	{r3, r4, r5, lr}
 8013c2e:	4d07      	ldr	r5, [pc, #28]	; (8013c4c <_lseek_r+0x20>)
 8013c30:	4604      	mov	r4, r0
 8013c32:	4608      	mov	r0, r1
 8013c34:	4611      	mov	r1, r2
 8013c36:	2200      	movs	r2, #0
 8013c38:	602a      	str	r2, [r5, #0]
 8013c3a:	461a      	mov	r2, r3
 8013c3c:	f000 f842 	bl	8013cc4 <_lseek>
 8013c40:	1c43      	adds	r3, r0, #1
 8013c42:	d102      	bne.n	8013c4a <_lseek_r+0x1e>
 8013c44:	682b      	ldr	r3, [r5, #0]
 8013c46:	b103      	cbz	r3, 8013c4a <_lseek_r+0x1e>
 8013c48:	6023      	str	r3, [r4, #0]
 8013c4a:	bd38      	pop	{r3, r4, r5, pc}
 8013c4c:	20002f00 	.word	0x20002f00

08013c50 <_read_r>:
 8013c50:	b538      	push	{r3, r4, r5, lr}
 8013c52:	4d07      	ldr	r5, [pc, #28]	; (8013c70 <_read_r+0x20>)
 8013c54:	4604      	mov	r4, r0
 8013c56:	4608      	mov	r0, r1
 8013c58:	4611      	mov	r1, r2
 8013c5a:	2200      	movs	r2, #0
 8013c5c:	602a      	str	r2, [r5, #0]
 8013c5e:	461a      	mov	r2, r3
 8013c60:	f000 f838 	bl	8013cd4 <_read>
 8013c64:	1c43      	adds	r3, r0, #1
 8013c66:	d102      	bne.n	8013c6e <_read_r+0x1e>
 8013c68:	682b      	ldr	r3, [r5, #0]
 8013c6a:	b103      	cbz	r3, 8013c6e <_read_r+0x1e>
 8013c6c:	6023      	str	r3, [r4, #0]
 8013c6e:	bd38      	pop	{r3, r4, r5, pc}
 8013c70:	20002f00 	.word	0x20002f00

08013c74 <_close>:
 8013c74:	4b02      	ldr	r3, [pc, #8]	; (8013c80 <_close+0xc>)
 8013c76:	2258      	movs	r2, #88	; 0x58
 8013c78:	601a      	str	r2, [r3, #0]
 8013c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8013c7e:	4770      	bx	lr
 8013c80:	20002f00 	.word	0x20002f00

08013c84 <_fstat>:
 8013c84:	4b02      	ldr	r3, [pc, #8]	; (8013c90 <_fstat+0xc>)
 8013c86:	2258      	movs	r2, #88	; 0x58
 8013c88:	601a      	str	r2, [r3, #0]
 8013c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8013c8e:	4770      	bx	lr
 8013c90:	20002f00 	.word	0x20002f00

08013c94 <_getpid>:
 8013c94:	4b02      	ldr	r3, [pc, #8]	; (8013ca0 <_getpid+0xc>)
 8013c96:	2258      	movs	r2, #88	; 0x58
 8013c98:	601a      	str	r2, [r3, #0]
 8013c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8013c9e:	4770      	bx	lr
 8013ca0:	20002f00 	.word	0x20002f00

08013ca4 <_isatty>:
 8013ca4:	4b02      	ldr	r3, [pc, #8]	; (8013cb0 <_isatty+0xc>)
 8013ca6:	2258      	movs	r2, #88	; 0x58
 8013ca8:	601a      	str	r2, [r3, #0]
 8013caa:	2000      	movs	r0, #0
 8013cac:	4770      	bx	lr
 8013cae:	bf00      	nop
 8013cb0:	20002f00 	.word	0x20002f00

08013cb4 <_kill>:
 8013cb4:	4b02      	ldr	r3, [pc, #8]	; (8013cc0 <_kill+0xc>)
 8013cb6:	2258      	movs	r2, #88	; 0x58
 8013cb8:	601a      	str	r2, [r3, #0]
 8013cba:	f04f 30ff 	mov.w	r0, #4294967295
 8013cbe:	4770      	bx	lr
 8013cc0:	20002f00 	.word	0x20002f00

08013cc4 <_lseek>:
 8013cc4:	4b02      	ldr	r3, [pc, #8]	; (8013cd0 <_lseek+0xc>)
 8013cc6:	2258      	movs	r2, #88	; 0x58
 8013cc8:	601a      	str	r2, [r3, #0]
 8013cca:	f04f 30ff 	mov.w	r0, #4294967295
 8013cce:	4770      	bx	lr
 8013cd0:	20002f00 	.word	0x20002f00

08013cd4 <_read>:
 8013cd4:	4b02      	ldr	r3, [pc, #8]	; (8013ce0 <_read+0xc>)
 8013cd6:	2258      	movs	r2, #88	; 0x58
 8013cd8:	601a      	str	r2, [r3, #0]
 8013cda:	f04f 30ff 	mov.w	r0, #4294967295
 8013cde:	4770      	bx	lr
 8013ce0:	20002f00 	.word	0x20002f00

08013ce4 <_sbrk>:
 8013ce4:	4b04      	ldr	r3, [pc, #16]	; (8013cf8 <_sbrk+0x14>)
 8013ce6:	6819      	ldr	r1, [r3, #0]
 8013ce8:	4602      	mov	r2, r0
 8013cea:	b909      	cbnz	r1, 8013cf0 <_sbrk+0xc>
 8013cec:	4903      	ldr	r1, [pc, #12]	; (8013cfc <_sbrk+0x18>)
 8013cee:	6019      	str	r1, [r3, #0]
 8013cf0:	6818      	ldr	r0, [r3, #0]
 8013cf2:	4402      	add	r2, r0
 8013cf4:	601a      	str	r2, [r3, #0]
 8013cf6:	4770      	bx	lr
 8013cf8:	20000ec0 	.word	0x20000ec0
 8013cfc:	20002f10 	.word	0x20002f10

08013d00 <_write>:
 8013d00:	4b02      	ldr	r3, [pc, #8]	; (8013d0c <_write+0xc>)
 8013d02:	2258      	movs	r2, #88	; 0x58
 8013d04:	601a      	str	r2, [r3, #0]
 8013d06:	f04f 30ff 	mov.w	r0, #4294967295
 8013d0a:	4770      	bx	lr
 8013d0c:	20002f00 	.word	0x20002f00

08013d10 <_exit>:
 8013d10:	e7fe      	b.n	8013d10 <_exit>
	...

08013d14 <_init>:
 8013d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d16:	bf00      	nop
 8013d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d1a:	bc08      	pop	{r3}
 8013d1c:	469e      	mov	lr, r3
 8013d1e:	4770      	bx	lr

08013d20 <_fini>:
 8013d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d22:	bf00      	nop
 8013d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013d26:	bc08      	pop	{r3}
 8013d28:	469e      	mov	lr, r3
 8013d2a:	4770      	bx	lr
