# Design-and-Performance-Analysis-of-Single-Stage-Op-Amps-in-180nm-CMOS-Using-gm-ID-Methodology
ğŸ“ Project Title: CMOS Op-Amp Design Using gm/ID in 180nm Technology
ğŸ§° Tools: Cadence Virtuoso, Spectre Simulator
ğŸ“ Design Node: 180nm CMOS

ğŸ“ Overview:
âŠ¸ This project presents the design and simulation of a single-stage operational amplifier using the gm/ID-based analog design methodology, which offers precise and efficient transistor sizing over traditional approaches. The amplifier is designed using Cadence Virtuoso, with DC sweeps generating lookup tables for gm/ID vs Vov across NMOS and PMOS devices.

âœ… Key Features:

â‰½ Used gm/ID methodology for sizing accuracy, reducing reliance on square-law assumptions.

â‰½ Enhanced analog figures of merit including CMRR, gain, and bandwidth.

â‰½ AC simulation verified performance improvement and bias stability.

â‰½ Suitable for low-power analog applications like sensor interfaces and biomedical circuits.

ğŸ“ˆ Results:

âŠ› Area reduced via short-channel sizing (~270â€“360nm).

âŠ› CMRR and gain performance improved compared to traditional sizing.

âŠ› Simulation verified correct operation under realistic 180nm PDK constraints.
