# Reading D:/bin/electrtools/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/bin/electrtools/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:08 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 06:27:08 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/SEXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/SEXT.sv 
# -- Compiling module SEXT
# 
# Top level modules:
# 	SEXT
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/Mux.sv 
# -- Compiling module Mux2
# -- Compiling module Mux4
# -- Compiling module Mux_Bus
# 
# Top level modules:
# 	Mux2
# 	Mux4
# 	Mux_Bus
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 06:27:09 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:09 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 06:27:10 on Nov 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:10 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 06:27:10 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:10 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 06:27:10 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2 {D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:27:10 on Nov 05,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2" D:/home/Documents/University/Lessons/ECE_385/LAB/Lab6/lab6_model_2/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 06:27:10 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 06:27:10 on Nov 05,2021
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.register
# Loading work.SEXT
# Loading work.Mux_Bus
# Loading work.Mux4
# Loading work.Mux2
# Loading work.ALU
# Loading work.reg_file
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# End time: 06:58:45 on Nov 05,2021, Elapsed time: 0:31:35
# Errors: 0, Warnings: 0
