0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_Learning_Journey/Pro/ETH_IP_checksum/project/project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_Learning_Journey/Pro/ETH_IP_checksum/src/checksum.v,1676972895,verilog,,D:/FPGA_Learning_Journey/Pro/ETH_IP_checksum/src/checksum_tb.v,,checksum,,,,,,,,
D:/FPGA_Learning_Journey/Pro/ETH_IP_checksum/src/checksum_tb.v,1583816155,verilog,,,,checksum_tb,,,,,,,,
