synthesis:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Thu Oct 31 22:49:54 2024


Command Line:  synthesis -f P3050_impl1_lattice.synproj -gui -msgset C:/Kevan/A3050/P3050/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = main.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Kevan/A3050/P3050/impl1 (searchpath added)
-p C:/Kevan/A3050/P3050 (searchpath added)
VHDL library = work
VHDL design file = C:/Kevan/A3050/P3050/DAQ_RAM.vhd
VHDL design file = C:/Kevan/A3050/P3050/DAQ_RAM.vhd
VHDL design file = C:/Kevan/A3050/P3050/Main.vhd
NGD file = P3050_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Kevan/A3050/P3050/impl1". VHDL-1504
Analyzing VHDL file c:/kevan/a3050/p3050/daq_ram.vhd. VHDL-1481
INFO - synthesis: c:/kevan/a3050/p3050/daq_ram.vhd(14): analyzing entity daq_ram. VHDL-1012
INFO - synthesis: c:/kevan/a3050/p3050/daq_ram.vhd(28): analyzing architecture structure. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/kevan/a3050/p3050/daq_ram.vhd. VHDL-1481
INFO - synthesis: c:/kevan/a3050/p3050/daq_ram.vhd(14): analyzing entity daq_ram. VHDL-1012
INFO - synthesis: c:/kevan/a3050/p3050/daq_ram.vhd(28): analyzing architecture structure. VHDL-1010
unit main is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/kevan/a3050/p3050/main.vhd. VHDL-1481
INFO - synthesis: c:/kevan/a3050/p3050/main.vhd(17): analyzing entity main. VHDL-1012
INFO - synthesis: c:/kevan/a3050/p3050/main.vhd(102): analyzing architecture behavior. VHDL-1010
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(266): actual for formal port wrclock is neither a static name nor a globally static expression. VHDL-1443
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(279): actual for formal port wrclock is neither a static name nor a globally static expression. VHDL-1443
unit main is not yet analyzed. VHDL-1485
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(173): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(181): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(185): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
unit main is not yet analyzed. VHDL-1485
c:/kevan/a3050/p3050/main.vhd(17): executing main(behavior)

WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(173): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(181): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(185): case statement does not cover all choices. 'others' clause is needed. VHDL-1037
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(235): ram1wr should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(235): reset should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(245): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(251): ram2wr should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(251): reset should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(261): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(294): ram1wr should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(294): reset should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(304): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(310): ram1wr should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(310): reset should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(320): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(357): spc1 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(362): spc2 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(368): nconfig should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(369): cds_in should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(370): eth should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(371): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(376): spc1 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(379): rama_out should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(381): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(386): spc2 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(389): ramb_out should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(391): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/kevan/a3050/p3050/main.vhd(99): replacing existing netlist main(behavior). VHDL-1205
Top module name (VHDL): main
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = main.
WARNING - synthesis: net _Z does not have a driver. VDB-1002
######## Missing driver on net _Z. Patching with GND.



WARNING - synthesis: Bit 7 of Register cont_data is stuck at Zero
GSR instance connected to net n2203.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file P3050_impl1.ngd.

################### Begin Area Report (main)######################
Number of register bits => 261 of 7209 (3 % )
BB => 9
CCU2D => 71
DP8KC => 16
FD1P3AX => 48
FD1P3IX => 116
FD1S3AX => 2
FD1S3AY => 2
FD1S3DX => 88
FD1S3IX => 5
GSR => 1
IB => 12
INV => 1
LUT4 => 322
OB => 48
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : CK_c, loads : 226
  Net : SCK1, loads : 27
  Net : SCK2, loads : 27
  Net : CK_N_72, loads : 16
Clock Enable Nets
Number of Clock Enables: 22
Top 10 highest fanout Clock Enables:
  Net : SCK2_enable_13, loads : 27
  Net : CK_c_enable_8, loads : 9
  Net : CK_c_enable_23, loads : 8
  Net : CK_c_enable_53, loads : 8
  Net : CK_c_enable_82, loads : 8
  Net : CK_c_enable_61, loads : 8
  Net : CK_c_enable_31, loads : 8
  Net : CK_c_enable_90, loads : 8
  Net : CK_c_enable_45, loads : 8
  Net : CK_c_enable_98, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n8030, loads : 108
  Net : n8042, loads : 57
  Net : data_addr_5, loads : 51
  Net : data_addr_4, loads : 51
  Net : data_addr_1, loads : 46
  Net : data_addr_0, loads : 43
  Net : data_addr_2, loads : 42
  Net : data_addr_3, loads : 36
  Net : n8046, loads : 33
  Net : n61, loads : 32
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets CK_N_72]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets SCK2]                    |  200.000 MHz|  142.025 MHz|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets CK_c]                    |  200.000 MHz|   92.106 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets SCK1]                    |  200.000 MHz|  142.025 MHz|    10 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 90.188  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.246  secs
--------------------------------------------------------------
