--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
sys_stub.twr -v 30 -l 30 sys_stub_routed.ncd sys_stub.pcf

Design file:              sys_stub_routed.ncd
Physical constraint file: sys_stub.pcf
Device,package,speed:     xc7z010,clg400,C,-1 (PRODUCTION 1.07 2013-06-08)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8995 paths analyzed, 2994 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.577ns.
--------------------------------------------------------------------------------
Slack:                  1.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.531ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.AQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.A1       net (fanout=98)       1.247   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.AMUX     Tilo                  0.354   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (2.183ns logic, 6.348ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.301ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.BQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.A4       net (fanout=98)       1.019   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.AMUX     Tilo                  0.352   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.301ns (2.181ns logic, 6.120ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  1.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.181ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X7Y42.A1       net (fanout=8)        1.164   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.181ns (1.717ns logic, 6.464ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.155ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X7Y42.A2       net (fanout=8)        1.138   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.155ns (1.717ns logic, 6.438ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  1.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.080ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.AQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.A1       net (fanout=98)       1.247   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.AMUX     Tilo                  0.354   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      8.080ns (2.111ns logic, 5.969ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  2.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.961ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CMUX     Tshcko                0.650   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[2]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X9Y28.A5       net (fanout=3)        0.579   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X9Y28.AMUX     Tilo                  0.320   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.961ns (2.281ns logic, 5.680ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.881ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.456   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X7Y42.A4       net (fanout=11)       0.926   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.881ns (1.655ns logic, 6.226ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  2.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.825 - 0.828)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.456   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X9Y28.A3       net (fanout=98)       0.662   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X9Y28.AMUX     Tilo                  0.352   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (2.119ns logic, 5.763ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  2.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.850ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.BQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.A4       net (fanout=98)       1.019   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.AMUX     Tilo                  0.352   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.850ns (2.109ns logic, 5.741ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  2.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.785ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.456   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X7Y42.A3       net (fanout=3)        0.830   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.785ns (1.655ns logic, 6.130ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  2.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.AQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.A1       net (fanout=98)       1.247   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.AMUX     Tilo                  0.354   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X2Y35.B4       net (fanout=6)        0.615   sys_i/axi_interconnect_1/N22
    SLICE_X2Y35.B        Tilo                  0.124   sys_i/axi_interconnect_1/N45
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0
    SLICE_X5Y35.D4       net (fanout=1)        0.565   sys_i/axi_interconnect_1/N45
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (2.183ns logic, 5.592ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  2.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.CQ       Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X7Y42.A6       net (fanout=8)        0.718   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (1.717ns logic, 6.018ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  2.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X7Y42.A1       net (fanout=8)        1.164   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (1.645ns logic, 6.085ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  2.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X7Y42.A2       net (fanout=8)        1.138   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (1.645ns logic, 6.059ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  2.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.AQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.A1       net (fanout=98)       1.247   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.AMUX     Tilo                  0.354   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.B1       net (fanout=3)        1.093   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.B        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X3Y36.D6       net (fanout=2)        0.166   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X3Y36.CMUX     Topdc                 0.536   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW2_F
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW2
    SLICE_X4Y36.A4       net (fanout=1)        0.918   sys_i/axi_interconnect_1/N43
    SLICE_X4Y36.CLK      Tas                   0.047   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (2.478ns logic, 5.119ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  2.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.556ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.AQ       Tcko                  0.456   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X7Y42.A5       net (fanout=8)        0.601   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.556ns (1.655ns logic, 5.901ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  2.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.868 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X10Y32.AQ        Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                         sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.A1         net (fanout=98)       1.247   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.AMUX       Tilo                  0.354   sys_i/axi_interconnect_1_M_RVALID[0]
                                                         sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3         net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX       Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                         sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2         net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX       Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                         sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X1Y36.A2         net (fanout=3)        1.081   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X1Y36.A          Tilo                  0.124   sys_i/axi_interconnect_1_S_WREADY
                                                         sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.797   sys_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         sys_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.598ns (2.778ns logic, 4.820ns route)
                                                         (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  2.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.545ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.BQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.A4       net (fanout=98)       1.019   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.AMUX     Tilo                  0.352   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X2Y35.B4       net (fanout=6)        0.615   sys_i/axi_interconnect_1/N22
    SLICE_X2Y35.B        Tilo                  0.124   sys_i/axi_interconnect_1/N45
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0
    SLICE_X5Y35.D4       net (fanout=1)        0.565   sys_i/axi_interconnect_1/N45
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.545ns (2.181ns logic, 5.364ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.CMUX     Tshcko                0.650   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[2]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X9Y28.A5       net (fanout=3)        0.579   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X9Y28.AMUX     Tilo                  0.320   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (2.209ns logic, 5.301ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  2.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.165 - 0.196)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.BMUX     Tshcko                0.591   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc[2]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0
    SLICE_X7Y34.B1       net (fanout=39)       1.589   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc[0]
    SLICE_X7Y34.B        Tilo                  0.124   sys_i/axi_interconnect_1/N14
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.l_SW0
    SLICE_X7Y34.D1       net (fanout=1)        1.025   sys_i/axi_interconnect_1/N14
    SLICE_X7Y34.CMUX     Topdc                 0.536   sys_i/axi_interconnect_1/N14
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.l
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X2Y35.A2       net (fanout=3)        1.191   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst/o_i
    SLICE_X2Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/N45
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux1
    SLICE_X3Y35.A3       net (fanout=4)        0.514   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/b_complete_mux
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (1.663ns logic, 5.796ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  2.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y44.CQ       Tcko                  0.456   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X7Y42.A4       net (fanout=11)       0.926   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (1.583ns logic, 5.847ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X7Y42.A1       net (fanout=8)        1.164   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X2Y35.B4       net (fanout=6)        0.615   sys_i/axi_interconnect_1/N22
    SLICE_X2Y35.B        Tilo                  0.124   sys_i/axi_interconnect_1/N45
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0
    SLICE_X5Y35.D4       net (fanout=1)        0.565   sys_i/axi_interconnect_1/N45
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (1.717ns logic, 5.708ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  2.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.825 - 0.828)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.456   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X9Y28.A3       net (fanout=98)       0.662   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X9Y28.AMUX     Tilo                  0.352   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.047ns logic, 5.384ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  2.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.399ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X7Y42.A2       net (fanout=8)        1.138   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X2Y35.B4       net (fanout=6)        0.615   sys_i/axi_interconnect_1/N22
    SLICE_X2Y35.B        Tilo                  0.124   sys_i/axi_interconnect_1/N45
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0
    SLICE_X5Y35.D4       net (fanout=1)        0.565   sys_i/axi_interconnect_1/N45
    SLICE_X5Y35.D        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.DX       net (fanout=1)        0.379   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X5Y35.CLK      Tdick                 0.040   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (1.717ns logic, 5.682ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  2.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.BQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.A4       net (fanout=98)       1.019   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.AMUX     Tilo                  0.352   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.B1       net (fanout=3)        1.093   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.B        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X3Y36.D6       net (fanout=2)        0.166   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X3Y36.CMUX     Topdc                 0.536   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW2_F
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW2
    SLICE_X4Y36.A4       net (fanout=1)        0.918   sys_i/axi_interconnect_1/N43
    SLICE_X4Y36.CLK      Tas                   0.047   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (2.476ns logic, 4.891ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.334ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.456   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X7Y42.A3       net (fanout=3)        0.830   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.334ns (1.583ns logic, 5.751ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.368ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.868 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to sys_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X10Y32.BQ        Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                         sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.A4         net (fanout=98)       1.019   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X9Y28.AMUX       Tilo                  0.352   sys_i/axi_interconnect_1_M_RVALID[0]
                                                         sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3         net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX       Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                         sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2         net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX       Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                         sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X1Y36.A2         net (fanout=3)        1.081   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X1Y36.A          Tilo                  0.124   sys_i/axi_interconnect_1_S_WREADY
                                                         sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.797   sys_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                         sys_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        7.368ns (2.776ns logic, 4.592ns route)
                                                         (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  2.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.324ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.AQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.A1       net (fanout=98)       1.247   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.AMUX     Tilo                  0.354   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X2Y35.B4       net (fanout=6)        0.615   sys_i/axi_interconnect_1/N22
    SLICE_X2Y35.B        Tilo                  0.124   sys_i/axi_interconnect_1/N45
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0
    SLICE_X5Y35.D4       net (fanout=1)        0.565   sys_i/axi_interconnect_1/N45
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (2.111ns logic, 5.213ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  2.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.324ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.825 - 0.836)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.AQ      Tcko                  0.518   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.A1       net (fanout=98)       1.247   sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X9Y28.AMUX     Tilo                  0.354   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/counters_1/counters_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y28.B3       net (fanout=5)        0.677   sys_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X9Y28.BMUX     Tilo                  0.360   sys_i/axi_interconnect_1_M_RVALID[0]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X8Y36.D2       net (fanout=1)        1.018   sys_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.B1       net (fanout=3)        1.093   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.B        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X4Y36.C2       net (fanout=2)        0.798   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X4Y36.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1
    SLICE_X4Y36.A5       net (fanout=1)        0.425   sys_i/axi_interconnect_1/N42
    SLICE_X4Y36.CLK      Tas                   0.047   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (2.066ns logic, 5.258ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  2.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.825 - 0.845)
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.CQ       Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X7Y42.A6       net (fanout=8)        0.718   sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X7Y42.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X9Y42.C2       net (fanout=9)        0.850   sys_i/axi_interconnect_1_M_AWREADY[2]
    SLICE_X9Y42.C        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.D1       net (fanout=1)        1.044   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1
    SLICE_X8Y36.CMUX     Topdc                 0.539   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X3Y36.A1       net (fanout=3)        1.091   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X3Y36.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0
    SLICE_X3Y35.A2       net (fanout=6)        0.838   sys_i/axi_interconnect_1/N22
    SLICE_X3Y35.A        Tilo                  0.124   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X5Y35.D2       net (fanout=1)        1.098   sys_i/axi_interconnect_1/N47
    SLICE_X5Y35.CLK      Tas                   0.092   sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (1.645ns logic, 5.639ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_0/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_0/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_0/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_1/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_1/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_1/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_2/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_2/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_2/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_3/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_3/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[3]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_3/CK
  Location pin: SLICE_X30Y64.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_4/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_4/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_4/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_5/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_5/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_5/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_6/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_6/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_6/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_7/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_7/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[7]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_7/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_8/CK
  Location pin: SLICE_X30Y66.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_8/CK
  Location pin: SLICE_X30Y66.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_8/CK
  Location pin: SLICE_X30Y66.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_9/CK
  Location pin: SLICE_X30Y66.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_9/CK
  Location pin: SLICE_X30Y66.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/slv_reg0_9/CK
  Location pin: SLICE_X30Y66.CLK
  Clock network: sys_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.104ns (data path - clock path skew + uncertainty)
  Source:               sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.069ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y54.DQ      Tcko                  0.456   sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X14Y54.C3      net (fanout=1)        0.505   sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X14Y54.CLK     Tas                   0.108   sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]_rt
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.564ns logic, 0.505ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Delay:                  1.075ns (data path - clock path skew + uncertainty)
  Source:               sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.040ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    sys_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y54.BQ      Tcko                  0.456   sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X14Y54.DX      net (fanout=1)        0.526   sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X14Y54.CLK     Tdick                 0.058   sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
                                                       sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (0.514ns logic, 0.526ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock125fpga_grp = PERIOD TIMEGRP "clock125fpga_grp" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2328 paths analyzed, 770 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack:                  4.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.694ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.CQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5
    RAMB36_X0Y9.ADDRARDADDRL5 net (fanout=15)       2.610   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d7
    RAMB36_X0Y9.CLKARDCLKL    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.694ns (1.084ns logic, 2.610ns route)
                                                            (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  4.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.CQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5
    RAMB36_X0Y9.ADDRARDADDRU5 net (fanout=15)       2.608   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d7
    RAMB36_X0Y9.CLKARDCLKU    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.692ns (1.084ns logic, 2.608ns route)
                                                            (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.AQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9
    RAMB36_X0Y9.ADDRARDADDRL1 net (fanout=15)       2.305   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d3
    RAMB36_X0Y9.CLKARDCLKL    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.389ns (1.084ns logic, 2.305ns route)
                                                            (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  4.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.387ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.AQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9
    RAMB36_X0Y9.ADDRARDADDRU1 net (fanout=15)       2.303   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d3
    RAMB36_X0Y9.CLKARDCLKU    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.387ns (1.084ns logic, 2.303ns route)
                                                            (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  4.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bd (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bd to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X32Y55.DMUX          Tshcko                0.652   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000de
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bd
    RAMB36_X0Y9.ADDRARDADDRU13 net (fanout=15)       2.121   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000df
    RAMB36_X0Y9.CLKARDCLKU     Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    -------------------------------------------------------  ---------------------------
    Total                                            3.339ns (1.218ns logic, 2.121ns route)
                                                             (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  4.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bd (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bd to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X32Y55.DMUX          Tshcko                0.652   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000de
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bd
    RAMB36_X0Y9.ADDRARDADDRL13 net (fanout=15)       2.121   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000df
    RAMB36_X0Y9.CLKARDCLKL     Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    -------------------------------------------------------  ---------------------------
    Total                                            3.339ns (1.218ns logic, 2.121ns route)
                                                             (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  4.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c2 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c2 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.DMUX         Tshcko                0.652   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c2
    RAMB36_X0Y9.ADDRARDADDRL8 net (fanout=15)       2.111   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000da
    RAMB36_X0Y9.CLKARDCLKL    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.329ns (1.218ns logic, 2.111ns route)
                                                            (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  4.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c2 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c2 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.DMUX         Tshcko                0.652   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c2
    RAMB36_X0Y9.ADDRARDADDRU8 net (fanout=15)       2.110   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000da
    RAMB36_X0Y9.CLKARDCLKU    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.328ns (1.218ns logic, 2.110ns route)
                                                            (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  4.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bf (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bf to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X32Y53.AMUX          Tshcko                0.649   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bf
    RAMB36_X0Y9.ADDRARDADDRU11 net (fanout=15)       2.105   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000dd
    RAMB36_X0Y9.CLKARDCLKU     Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    -------------------------------------------------------  ---------------------------
    Total                                            3.320ns (1.215ns logic, 2.105ns route)
                                                             (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  4.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bf (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bf to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X32Y53.AMUX          Tshcko                0.649   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000bf
    RAMB36_X0Y9.ADDRARDADDRL11 net (fanout=15)       2.105   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000dd
    RAMB36_X0Y9.CLKARDCLKL     Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    -------------------------------------------------------  ---------------------------
    Total                                            3.320ns (1.215ns logic, 2.105ns route)
                                                             (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c4 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c4 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.CMUX         Tshcko                0.650   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c4
    RAMB36_X0Y9.ADDRARDADDRU6 net (fanout=15)       2.089   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d8
    RAMB36_X0Y9.CLKARDCLKU    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.305ns (1.216ns logic, 2.089ns route)
                                                            (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  4.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c4 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c4 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.CMUX         Tshcko                0.650   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c4
    RAMB36_X0Y9.ADDRARDADDRL6 net (fanout=15)       2.089   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d8
    RAMB36_X0Y9.CLKARDCLKL    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.305ns (1.216ns logic, 2.089ns route)
                                                            (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  4.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.397 - 1.508)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.CQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c5
    RAMB18_X0Y20.ADDRARDADDR4 net (fanout=15)       2.194   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d7
    RAMB18_X0Y20.RDCLK        Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173
    ------------------------------------------------------  ---------------------------
    Total                                           3.278ns (1.084ns logic, 2.194ns route)
                                                            (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  4.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c3 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.236ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c3 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.DQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c3
    RAMB36_X0Y9.ADDRARDADDRL7 net (fanout=15)       2.152   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
    RAMB36_X0Y9.CLKARDCLKL    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.236ns (1.084ns logic, 2.152ns route)
                                                            (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  4.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c3 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.234ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c3 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.DQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c3
    RAMB36_X0Y9.ADDRARDADDRU7 net (fanout=15)       2.150   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
    RAMB36_X0Y9.CLKARDCLKU    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.234ns (1.084ns logic, 2.150ns route)
                                                            (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  4.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c0 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c0 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X32Y54.CMUX          Tshcko                0.650   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000e0
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c0
    RAMB36_X0Y9.ADDRARDADDRU10 net (fanout=15)       2.014   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000dc
    RAMB36_X0Y9.CLKARDCLKU     Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    -------------------------------------------------------  ---------------------------
    Total                                            3.230ns (1.216ns logic, 2.014ns route)
                                                             (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  4.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c0 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c0 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X32Y54.CMUX          Tshcko                0.650   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000e0
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c0
    RAMB36_X0Y9.ADDRARDADDRL10 net (fanout=15)       2.014   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000dc
    RAMB36_X0Y9.CLKARDCLKL     Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                             sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    -------------------------------------------------------  ---------------------------
    Total                                            3.230ns (1.216ns logic, 2.014ns route)
                                                             (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  4.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000025 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.109ns (Levels of Logic = 7)
  Clock Path Skew:      -0.184ns (1.489 - 1.673)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DQ      Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e
    SLICE_X33Y50.B1      net (fanout=1)        1.186   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
    SLICE_X33Y50.COUT    Topcyb                0.674   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000004d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000053
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000005a
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ae
    SLICE_X33Y51.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000051
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000066
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001b6
    SLICE_X33Y52.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000055
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000072
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001be
    SLICE_X33Y53.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000059
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000007e
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001c6
    SLICE_X33Y54.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000005d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000008a
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ce
    SLICE_X33Y55.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000061
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000096
    SLICE_X33Y56.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001d6
    SLICE_X33Y56.CLK     Tcinck                0.161   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000062
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000009a
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (1.923ns logic, 1.186ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack:                  4.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c7 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.177ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c7 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.BQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c7
    RAMB36_X0Y9.ADDRARDADDRL3 net (fanout=15)       2.093   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d5
    RAMB36_X0Y9.CLKARDCLKL    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.177ns (1.084ns logic, 2.093ns route)
                                                            (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  4.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000028 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (1.489 - 1.673)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000028
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DQ      Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e
    SLICE_X33Y50.B1      net (fanout=1)        1.186   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
    SLICE_X33Y50.COUT    Topcyb                0.674   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000004d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000053
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000005a
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ae
    SLICE_X33Y51.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000051
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000066
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001b6
    SLICE_X33Y52.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000055
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000072
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001be
    SLICE_X33Y53.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000059
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000007e
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001c6
    SLICE_X33Y54.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000005d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000008a
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ce
    SLICE_X33Y55.CLK     Tcinck                0.272   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000061
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000096
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000028
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (1.920ns logic, 1.186ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  4.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c7 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c7 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.BQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c7
    RAMB36_X0Y9.ADDRARDADDRU3 net (fanout=15)       2.091   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d5
    RAMB36_X0Y9.CLKARDCLKU    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.175ns (1.084ns logic, 2.091ns route)
                                                            (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  4.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000026 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (1.489 - 1.673)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000026
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DQ      Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e
    SLICE_X33Y50.B1      net (fanout=1)        1.186   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
    SLICE_X33Y50.COUT    Topcyb                0.674   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000004d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000053
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000005a
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ae
    SLICE_X33Y51.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000051
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000066
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001b6
    SLICE_X33Y52.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000055
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000072
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001be
    SLICE_X33Y53.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000059
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000007e
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001c6
    SLICE_X33Y54.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000005d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000008a
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ce
    SLICE_X33Y55.CLK     Tcinck                0.249   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000061
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000096
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000026
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (1.897ns logic, 1.186ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  4.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c8 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c8 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y54.DMUX         Tshcko                0.652   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000e0
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c8
    RAMB36_X0Y9.ADDRARDADDRL2 net (fanout=15)       1.872   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d4
    RAMB36_X0Y9.CLKARDCLKL    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.090ns (1.218ns logic, 1.872ns route)
                                                            (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  4.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c8 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.549 - 1.662)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c8 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y54.DMUX         Tshcko                0.652   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000e0
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c8
    RAMB36_X0Y9.ADDRARDADDRU2 net (fanout=15)       1.871   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d4
    RAMB36_X0Y9.CLKARDCLKU    Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176
    ------------------------------------------------------  ---------------------------
    Total                                           3.089ns (1.218ns logic, 1.871ns route)
                                                            (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  4.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000027 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.011ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (1.489 - 1.673)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000027
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DQ      Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e
    SLICE_X33Y50.B1      net (fanout=1)        1.186   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
    SLICE_X33Y50.COUT    Topcyb                0.674   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000004d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000053
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000005a
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ae
    SLICE_X33Y51.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000051
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000066
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001b6
    SLICE_X33Y52.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000055
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000072
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001be
    SLICE_X33Y53.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000059
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000007e
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001c6
    SLICE_X33Y54.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000005d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000008a
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ce
    SLICE_X33Y55.CLK     Tcinck                0.177   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000061
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000096
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000027
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (1.825ns logic, 1.186ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  4.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000029 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.995ns (Levels of Logic = 6)
  Clock Path Skew:      -0.184ns (1.489 - 1.673)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000029
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DQ      Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e
    SLICE_X33Y50.B1      net (fanout=1)        1.186   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
    SLICE_X33Y50.COUT    Topcyb                0.674   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000004d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000053
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000005a
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ae
    SLICE_X33Y51.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000051
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000066
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001b6
    SLICE_X33Y52.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000055
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000072
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001be
    SLICE_X33Y53.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000059
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000007e
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001c6
    SLICE_X33Y54.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000005d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000008a
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ce
    SLICE_X33Y55.CLK     Tcinck                0.161   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000061
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000096
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000029
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (1.809ns logic, 1.186ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  4.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000002c (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 5)
  Clock Path Skew:      -0.184ns (1.489 - 1.673)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000002c
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DQ      Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e
    SLICE_X33Y50.B1      net (fanout=1)        1.186   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
    SLICE_X33Y50.COUT    Topcyb                0.674   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000004d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000053
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000005a
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ae
    SLICE_X33Y51.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000051
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000066
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001b6
    SLICE_X33Y52.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000055
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000072
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001be
    SLICE_X33Y53.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000059
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000007e
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001c6
    SLICE_X33Y54.CLK     Tcinck                0.272   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000005d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000008a
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000002c
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (1.806ns logic, 1.186ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  4.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173 (RAM)
  Requirement:          8.000ns
  Data Path Delay:      3.051ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.397 - 1.508)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X32Y53.AQ           Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d9
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000c9
    RAMB18_X0Y20.ADDRARDADDR0 net (fanout=15)       1.967   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig000000d3
    RAMB18_X0Y20.RDCLK        Trcck_ADDRA           0.566   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173
                                                            sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173
    ------------------------------------------------------  ---------------------------
    Total                                           3.051ns (1.084ns logic, 1.967ns route)
                                                            (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000021 (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000025 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 8)
  Clock Path Skew:      -0.183ns (1.489 - 1.672)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000021 to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000025
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y41.AQ      Tcko                  0.456   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000024
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000021
    SLICE_X33Y49.C1      net (fanout=1)        1.146   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000022
    SLICE_X33Y49.COUT    Topcyc                0.522   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000049
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000004a
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000004e
    SLICE_X33Y50.CIN     net (fanout=1)        0.001   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001a6
    SLICE_X33Y50.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000004d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000005a
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ae
    SLICE_X33Y51.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000051
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000066
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001b6
    SLICE_X33Y52.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000055
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000072
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001be
    SLICE_X33Y53.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000059
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000007e
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001c6
    SLICE_X33Y54.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000005d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000008a
    SLICE_X33Y55.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ce
    SLICE_X33Y55.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000061
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000096
    SLICE_X33Y56.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001d6
    SLICE_X33Y56.CLK     Tcinck                0.161   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000062
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000009a
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000025
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (1.823ns logic, 1.147ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack:                  4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e (FF)
  Destination:          sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000002a (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.969ns (Levels of Logic = 5)
  Clock Path Skew:      -0.184ns (1.489 - 1.673)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/counter_extdiff_0_Clk125_0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e to sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000002a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y44.DQ      Tcko                  0.518   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000001e
    SLICE_X33Y50.B1      net (fanout=1)        1.186   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000001f
    SLICE_X33Y50.COUT    Topcyb                0.674   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000004d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000053
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000005a
    SLICE_X33Y51.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001ae
    SLICE_X33Y51.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000051
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000066
    SLICE_X33Y52.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001b6
    SLICE_X33Y52.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000055
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk00000072
    SLICE_X33Y53.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001be
    SLICE_X33Y53.COUT    Tbyp                  0.114   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig00000059
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000007e
    SLICE_X33Y54.CIN     net (fanout=1)        0.000   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/sig000001c6
    SLICE_X33Y54.CLK     Tcinck                0.249   sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/sig0000005d
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000042/blk0000008a
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk0000002a
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (1.783ns logic, 1.186ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock125fpga_grp = PERIOD TIMEGRP "clock125fpga_grp" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst/CLKOUT1
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst/CLKOUT1
  Location pin: MMCME2_ADV_X0Y0.CLKOUT1
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90toBUFG
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst/CLKOUT2
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst/CLKOUT2
  Location pin: MMCME2_ADV_X0Y0.CLKOUT2
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst/CLKIN1
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst/CLKIN1
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000171/CLKARDCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000171/CLKARDCLKL
  Location pin: RAMB36_X2Y12.CLKARDCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000171/CLKARDCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000171/CLKARDCLKU
  Location pin: RAMB36_X2Y12.CLKARDCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000171/CLKBWRCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000171/CLKBWRCLKL
  Location pin: RAMB36_X2Y12.CLKBWRCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000171/CLKBWRCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000171/CLKBWRCLKU
  Location pin: RAMB36_X2Y12.CLKBWRCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000172/CLKARDCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000172/CLKARDCLKL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000172/CLKARDCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000172/CLKARDCLKU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000172/CLKBWRCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000172/CLKBWRCLKL
  Location pin: RAMB36_X1Y10.CLKBWRCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000172/CLKBWRCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000172/CLKBWRCLKU
  Location pin: RAMB36_X1Y10.CLKBWRCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173/CLKARDCLK
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173/CLKARDCLK
  Location pin: RAMB18_X0Y20.RDCLK
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173/CLKBWRCLK
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000173/CLKBWRCLK
  Location pin: RAMB18_X0Y20.WRCLK
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000174/CLKARDCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000174/CLKARDCLKL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000174/CLKARDCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000174/CLKARDCLKU
  Location pin: RAMB36_X2Y11.CLKARDCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000174/CLKBWRCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000174/CLKBWRCLKL
  Location pin: RAMB36_X2Y11.CLKBWRCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000174/CLKBWRCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000174/CLKBWRCLKU
  Location pin: RAMB36_X2Y11.CLKBWRCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000175/CLKARDCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000175/CLKARDCLKL
  Location pin: RAMB36_X1Y9.CLKARDCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000175/CLKARDCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000175/CLKARDCLKU
  Location pin: RAMB36_X1Y9.CLKARDCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000175/CLKBWRCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000175/CLKBWRCLKL
  Location pin: RAMB36_X1Y9.CLKBWRCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000175/CLKBWRCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000175/CLKBWRCLKU
  Location pin: RAMB36_X1Y9.CLKBWRCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176/CLKARDCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176/CLKARDCLKL
  Location pin: RAMB36_X0Y9.CLKARDCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176/CLKARDCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176/CLKARDCLKU
  Location pin: RAMB36_X0Y9.CLKARDCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176/CLKBWRCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176/CLKBWRCLKL
  Location pin: RAMB36_X0Y9.CLKBWRCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176/CLKBWRCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000176/CLKBWRCLKU
  Location pin: RAMB36_X0Y9.CLKBWRCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000177/CLKARDCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000177/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000177/CLKARDCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000177/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000177/CLKBWRCLKL
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000177/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------
Slack: 5.424ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000177/CLKBWRCLKU
  Logical resource: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000177/CLKBWRCLKU
  Location pin: RAMB36_X2Y9.CLKBWRCLKU
  Clock network: sys_i/counter_extdiff_0_Clk125_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_sys_i_dac3283ddrout_0_dac3283ddrout_0_USER_LOGIC_I_Clk250ph90toBUFG =        
 PERIOD TIMEGRP         
"sys_i_dac3283ddrout_0_dac3283ddrout_0_USER_LOGIC_I_Clk250ph90toBUFG"         
TS_clock125fpga_grp / 2 PHASE 1 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_i_dac3283ddrout_0_dac3283ddrout_0_USER_LOGIC_I_Clk250ph90toBUFG =
        PERIOD TIMEGRP
        "sys_i_dac3283ddrout_0_dac3283ddrout_0_USER_LOGIC_I_Clk250ph90toBUFG"
        TS_clock125fpga_grp / 2 PHASE 1 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.845ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90/I0
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90toBUFG
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk/CK
  Location pin: OLOGIC_X0Y54.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk/SR
  Location pin: OLOGIC_X0Y54.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_sys_i_dac3283ddrout_0_dac3283ddrout_0_USER_LOGIC_I_Clk250toBUFG = PERIOD     
    TIMEGRP         
"sys_i_dac3283ddrout_0_dac3283ddrout_0_USER_LOGIC_I_Clk250toBUFG"         
TS_clock125fpga_grp / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 88 paths analyzed, 88 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.769ns.
--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fb (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (1.576 - 1.752)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fb to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.CMUX    Tshcko                0.592   sys_i/dds_14m9_0_dds_sine[7]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fb
    SLICE_X40Y43.C3      net (fanout=2)        2.763   sys_i/dds_14m9_0_dds_sine[6]
    SLICE_X40Y43.CLK     Tas                   0.078   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[3]
                                                       sys_i/dds_14m9_0_dds_sine[6]_rt
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_6
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (0.670ns logic, 2.763ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fd (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 0)
  Clock Path Skew:      -0.176ns (1.576 - 1.752)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fd to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.AMUX    Tshcko                0.594   sys_i/dds_14m9_0_dds_sine[7]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fd
    SLICE_X40Y44.AX      net (fanout=2)        2.504   sys_i/dds_14m9_0_dds_sine[4]
    SLICE_X40Y44.CLK     Tdick                 0.067   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[7]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_4
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.661ns logic, 2.504ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000106 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.127ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000106 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.BQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000106
    SLICE_X42Y44.DX      net (fanout=1)        2.635   sys_i/dds_14m9_0_dds_sine[11]
    SLICE_X42Y44.CLK     Tdick                 0.036   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[11]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_11
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.492ns logic, 2.635ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000106 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_11 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.104ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000106 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.BQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000106
    SLICE_X42Y44.DX      net (fanout=1)        2.635   sys_i/dds_14m9_0_dds_sine[11]
    SLICE_X42Y44.CLK     Tdick                 0.013   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[11]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_11
    -------------------------------------------------  ---------------------------
    Total                                      3.104ns (0.469ns logic, 2.635ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  0.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000ff (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.020ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (1.576 - 1.751)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000ff to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.CQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[3]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000ff
    SLICE_X40Y43.CX      net (fanout=2)        2.503   sys_i/dds_14m9_0_dds_sine[2]
    SLICE_X40Y43.CLK     Tdick                 0.061   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[3]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_2
    -------------------------------------------------  ---------------------------
    Total                                      3.020ns (0.517ns logic, 2.503ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000109 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000109 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.AQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000109
    SLICE_X42Y44.AX      net (fanout=1)        2.326   sys_i/dds_14m9_0_dds_sine[8]
    SLICE_X42Y44.CLK     Tdick                 0.039   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[11]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_8
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.495ns logic, 2.326ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000109 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.798ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000109 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.AQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000109
    SLICE_X42Y44.AX      net (fanout=1)        2.326   sys_i/dds_14m9_0_dds_sine[8]
    SLICE_X42Y44.CLK     Tdick                 0.016   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[11]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_8
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.472ns logic, 2.326ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000101 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (1.576 - 1.751)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000101 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.AQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[3]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000101
    SLICE_X40Y43.AX      net (fanout=2)        2.262   sys_i/dds_14m9_0_dds_sine[0]
    SLICE_X40Y43.CLK     Tdick                 0.067   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[3]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_0
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.523ns logic, 2.262ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000ff (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.693ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (1.576 - 1.751)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000ff to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.CQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[3]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000ff
    SLICE_X41Y43.CX      net (fanout=2)        2.176   sys_i/dds_14m9_0_dds_sine[2]
    SLICE_X41Y43.CLK     Tdick                 0.061   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_2
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (0.517ns logic, 2.176ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fa (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.610ns (Levels of Logic = 0)
  Clock Path Skew:      -0.176ns (1.576 - 1.752)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fa to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.DMUX    Tshcko                0.594   sys_i/dds_14m9_0_dds_sine[7]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fa
    SLICE_X40Y44.DX      net (fanout=2)        1.958   sys_i/dds_14m9_0_dds_sine[7]
    SLICE_X40Y44.CLK     Tdick                 0.058   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[7]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_7
    -------------------------------------------------  ---------------------------
    Total                                      2.610ns (0.652ns logic, 1.958ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  1.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fe (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (1.576 - 1.751)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fe to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.DQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[3]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fe
    SLICE_X40Y43.DX      net (fanout=2)        2.092   sys_i/dds_14m9_0_dds_sine[3]
    SLICE_X40Y43.CLK     Tdick                 0.058   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[3]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_3
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (0.514ns logic, 2.092ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  1.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000107 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.560ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000107 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.BMUX    Tshcko                0.591   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000107
    SLICE_X42Y44.CX      net (fanout=1)        1.933   sys_i/dds_14m9_0_dds_sine[10]
    SLICE_X42Y44.CLK     Tdick                 0.036   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[11]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_10
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.627ns logic, 1.933ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  1.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fd (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (1.576 - 1.752)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fd to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.AMUX    Tshcko                0.594   sys_i/dds_14m9_0_dds_sine[7]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fd
    SLICE_X40Y43.A4      net (fanout=2)        1.877   sys_i/dds_14m9_0_dds_sine[4]
    SLICE_X40Y43.CLK     Tas                   0.075   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[3]
                                                       sys_i/dds_14m9_0_dds_sine[4]_rt
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_4
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.669ns logic, 1.877ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000107 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.537ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000107 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.BMUX    Tshcko                0.591   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000107
    SLICE_X42Y44.CX      net (fanout=1)        1.933   sys_i/dds_14m9_0_dds_sine[10]
    SLICE_X42Y44.CLK     Tdick                 0.013   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[11]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_10
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (0.604ns logic, 1.933ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  1.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_7 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.582ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.542 - 1.753)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_7 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.DMUX    Tshcko                0.652   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA[6]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_7
    OLOGIC_X0Y62.D1      net (fanout=1)        1.096   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA[7]
    OLOGIC_X0Y62.CLK     Todck                 0.834   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (1.486ns logic, 1.096ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_7 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.542 - 1.753)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_7 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y44.DMUX    Tshcko                0.594   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB[6]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_7
    OLOGIC_X0Y62.D2      net (fanout=1)        1.095   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB[7]
    OLOGIC_X0Y62.CLK     Todck                 0.834   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.428ns logic, 1.095ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack:                  1.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000101 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (1.576 - 1.751)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000101 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.AQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[3]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000101
    SLICE_X41Y43.AX      net (fanout=2)        1.930   sys_i/dds_14m9_0_dds_sine[0]
    SLICE_X41Y43.CLK     Tdick                 0.067   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_0
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (0.523ns logic, 1.930ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fc (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.420ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (1.576 - 1.752)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fc to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.BMUX    Tshcko                0.591   sys_i/dds_14m9_0_dds_sine[7]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fc
    SLICE_X40Y43.B5      net (fanout=2)        1.785   sys_i/dds_14m9_0_dds_sine[5]
    SLICE_X40Y43.CLK     Tas                   0.044   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[3]
                                                       sys_i/dds_14m9_0_dds_sine[5]_rt
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_5
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.635ns logic, 1.785ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  1.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000105 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_12 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.398ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000105 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.CQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000105
    SLICE_X42Y45.AX      net (fanout=2)        1.911   sys_i/dds_14m9_0_dds_sine[12]
    SLICE_X42Y45.CLK     Tdick                 0.031   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[15]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_12
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (0.487ns logic, 1.911ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  1.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_5 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.439ns (Levels of Logic = 0)
  Clock Path Skew:      -0.210ns (1.543 - 1.753)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_5 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.CMUX    Tshcko                0.650   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA[6]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_5
    OLOGIC_X0Y58.D1      net (fanout=1)        0.955   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA[5]
    OLOGIC_X0Y58.CLK     Todck                 0.834   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (1.484ns logic, 0.955ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack:                  1.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fa (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.369ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (1.576 - 1.752)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fa to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.DMUX    Tshcko                0.594   sys_i/dds_14m9_0_dds_sine[7]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fa
    SLICE_X40Y43.D5      net (fanout=2)        1.733   sys_i/dds_14m9_0_dds_sine[7]
    SLICE_X40Y43.CLK     Tas                   0.042   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[3]
                                                       sys_i/dds_14m9_0_dds_sine[7]_rt
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_7
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (0.636ns logic, 1.733ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  1.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fb (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 0)
  Clock Path Skew:      -0.176ns (1.576 - 1.752)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fb to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.CMUX    Tshcko                0.592   sys_i/dds_14m9_0_dds_sine[7]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk000000fb
    SLICE_X40Y44.CX      net (fanout=2)        1.697   sys_i/dds_14m9_0_dds_sine[6]
    SLICE_X40Y44.CLK     Tdick                 0.061   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[7]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_6
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.653ns logic, 1.697ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  1.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000102 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_15 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000102 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y46.CQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[15]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000102
    SLICE_X43Y45.DX      net (fanout=2)        1.795   sys_i/dds_14m9_0_dds_sine[15]
    SLICE_X43Y45.CLK     Tdick                 0.058   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[15]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_15
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.514ns logic, 1.795ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  1.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000104 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_13 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.297ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000104 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.DQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000104
    SLICE_X42Y45.BX      net (fanout=2)        1.796   sys_i/dds_14m9_0_dds_sine[13]
    SLICE_X42Y45.CLK     Tdick                 0.045   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[15]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_13
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (0.501ns logic, 1.796ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  1.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000105 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_12 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 0)
  Clock Path Skew:      -0.178ns (1.576 - 1.754)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000105 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y46.CQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[13]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000105
    SLICE_X43Y45.AX      net (fanout=2)        1.768   sys_i/dds_14m9_0_dds_sine[12]
    SLICE_X43Y45.CLK     Tdick                 0.067   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[15]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_12
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (0.523ns logic, 1.768ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_5 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 0)
  Clock Path Skew:      -0.210ns (1.543 - 1.753)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_5 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y44.CMUX    Tshcko                0.592   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB[6]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_5
    OLOGIC_X0Y58.D2      net (fanout=1)        0.910   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB[5]
    OLOGIC_X0Y58.CLK     Todck                 0.834   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (1.426ns logic, 0.910ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack:                  1.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_6 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 0)
  Clock Path Skew:      -0.210ns (1.543 - 1.753)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_6 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.DQ      Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA[6]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_6
    OLOGIC_X0Y56.D1      net (fanout=1)        0.956   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA[6]
    OLOGIC_X0Y56.CLK     Todck                 0.834   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (1.352ns logic, 0.956ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  1.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000100 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 0)
  Clock Path Skew:      -0.175ns (1.576 - 1.751)
  Source Clock:         sys_i/counter_extdiff_0_Clk125_0 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Data Path at Slow Process Corner: sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000100 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.BQ      Tcko                  0.456   sys_i/dds_14m9_0_dds_sine[3]
                                                       sys_i/dds_14m9_0/dds_14m9_0/USER_LOGIC_I/my_xdds/blk00000100
    SLICE_X40Y43.BX      net (fanout=2)        1.653   sys_i/dds_14m9_0_dds_sine[1]
    SLICE_X40Y43.CLK     Tdick                 0.081   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA[3]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufA_1
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.537ns logic, 1.653ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_6 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 0)
  Clock Path Skew:      -0.210ns (1.543 - 1.753)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_6 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y44.DQ      Tcko                  0.456   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB[6]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB_6
    OLOGIC_X0Y56.D2      net (fanout=1)        0.918   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufB[6]
    OLOGIC_X0Y56.CLK     Todck                 0.834   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (1.290ns logic, 0.918ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  1.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_4 (FF)
  Destination:          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.201ns (Levels of Logic = 0)
  Clock Path Skew:      -0.208ns (1.545 - 1.753)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Destination Clock:    sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_4 to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.CQ      Tcko                  0.518   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA[6]
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA_4
    OLOGIC_X0Y52.D1      net (fanout=1)        0.849   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/pipebufA[4]
    OLOGIC_X0Y52.CLK     Todck                 0.834   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (1.352ns logic, 0.849ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_i_dac3283ddrout_0_dac3283ddrout_0_USER_LOGIC_I_Clk250toBUFG = PERIOD
        TIMEGRP
        "sys_i_dac3283ddrout_0_dac3283ddrout_0_USER_LOGIC_I_Clk250toBUFG"
        TS_clock125fpga_grp / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.845ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250/I0
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P/CK
  Location pin: OLOGIC_X0Y48.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P/SR
  Location pin: OLOGIC_X0Y48.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P/CK
  Location pin: OLOGIC_X0Y42.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P/SR
  Location pin: OLOGIC_X0Y42.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P/CK
  Location pin: OLOGIC_X0Y56.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P/SR
  Location pin: OLOGIC_X0Y56.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P/CK
  Location pin: OLOGIC_X0Y52.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P/SR
  Location pin: OLOGIC_X0Y52.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P/CK
  Location pin: OLOGIC_X0Y62.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P/SR
  Location pin: OLOGIC_X0Y62.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P/CK
  Location pin: OLOGIC_X0Y44.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P/SR
  Location pin: OLOGIC_X0Y44.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P/SR
  Location pin: OLOGIC_X0Y58.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P/CK
  Location pin: OLOGIC_X0Y40.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P/SR
  Location pin: OLOGIC_X0Y40.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 2.526ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P/CK
  Location pin: OLOGIC_X0Y46.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 2.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr/SR
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P/SR
  Location pin: OLOGIC_X0Y46.SR
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/slv_reg0[0]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_0/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_0/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_0/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_1/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_1/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_1/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_2/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_2/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_2/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_3/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB[3]/CLK
  Logical resource: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/inbufB_3/CK
  Location pin: SLICE_X41Y43.CLK
  Clock network: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "dac_ddr_out_pads" OFFSET = OUT AFTER COMP         
"counter_extdiff_0_ExtClk125_P_pin" "RISING";

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.372ns.
--------------------------------------------------------------------------------
Offset:                 7.372ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P (FF)
  Destination:          dac3283ddrout_0_dac_frame_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 2)
  Clock Path Delay:     4.917ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y48.CLK        net (fanout=18)       1.777   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.917ns (-2.373ns logic, 7.290ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P to dac3283ddrout_0_dac_frame_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y48.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P
    T11.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr
    T11.DIFFO_OUT        Tioop                 1.825   dac3283ddrout_0_dac_frame_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_frame/OBUFDS
    T10.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_frame/SLAVEBUF.DIFFOUT
    T10.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_frame_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_frame/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_frame_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (2.300ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.367ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P (FF)
  Destination:          dac3283ddrout_0_dac_frame_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 1)
  Clock Path Delay:     4.917ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y48.CLK        net (fanout=18)       1.777   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.917ns (-2.373ns logic, 7.290ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P to dac3283ddrout_0_dac_frame_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y48.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P
    T11.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr
    T11.PAD              Tioop                 1.823   dac3283ddrout_0_dac_frame_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_frame/OBUFDS
                                                       dac3283ddrout_0_dac_frame_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (2.295ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.348ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P (FF)
  Destination:          dac3283ddrout_0_dac_bit3_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 2)
  Clock Path Delay:     4.916ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y46.CLK        net (fanout=18)       1.776   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.916ns (-2.373ns logic, 7.289ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P to dac3283ddrout_0_dac_bit3_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y46.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P
    T12.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr
    T12.DIFFO_OUT        Tioop                 1.802   dac3283ddrout_0_dac_bit3_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit3/OBUFDS
    U12.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit3/SLAVEBUF.DIFFOUT
    U12.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit3_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit3/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit3_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (2.277ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.343ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P (FF)
  Destination:          dac3283ddrout_0_dac_bit3_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Clock Path Delay:     4.916ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y46.CLK        net (fanout=18)       1.776   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.916ns (-2.373ns logic, 7.289ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P to dac3283ddrout_0_dac_bit3_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y46.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P
    T12.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr
    T12.PAD              Tioop                 1.800   dac3283ddrout_0_dac_bit3_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit3/OBUFDS
                                                       dac3283ddrout_0_dac_bit3_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (2.272ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.336ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P (FF)
  Destination:          dac3283ddrout_0_dac_bit1_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.268ns (Levels of Logic = 2)
  Clock Path Delay:     4.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y42.CLK        net (fanout=18)       1.774   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.914ns (-2.373ns logic, 7.287ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P to dac3283ddrout_0_dac_bit1_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y42.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P
    V12.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr
    V12.DIFFO_OUT        Tioop                 1.792   dac3283ddrout_0_dac_bit1_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit1/OBUFDS
    W13.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit1/SLAVEBUF.DIFFOUT
    W13.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit1_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit1/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit1_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (2.267ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.331ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P (FF)
  Destination:          dac3283ddrout_0_dac_bit1_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Clock Path Delay:     4.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y42.CLK        net (fanout=18)       1.774   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.914ns (-2.373ns logic, 7.287ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P to dac3283ddrout_0_dac_bit1_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y42.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P
    V12.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr
    V12.PAD              Tioop                 1.790   dac3283ddrout_0_dac_bit1_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit1/OBUFDS
                                                       dac3283ddrout_0_dac_bit1_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (2.262ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.323ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P (FF)
  Destination:          dac3283ddrout_0_dac_bit2_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.255ns (Levels of Logic = 2)
  Clock Path Delay:     4.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y44.CLK        net (fanout=18)       1.774   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.914ns (-2.373ns logic, 7.287ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P to dac3283ddrout_0_dac_bit2_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y44.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P
    U13.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr
    U13.DIFFO_OUT        Tioop                 1.779   dac3283ddrout_0_dac_bit2_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit2/OBUFDS
    V13.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit2/SLAVEBUF.DIFFOUT
    V13.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit2_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit2/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit2_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (2.254ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.318ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P (FF)
  Destination:          dac3283ddrout_0_dac_bit2_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 1)
  Clock Path Delay:     4.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y44.CLK        net (fanout=18)       1.774   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.914ns (-2.373ns logic, 7.287ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P to dac3283ddrout_0_dac_bit2_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y44.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P
    U13.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr
    U13.PAD              Tioop                 1.777   dac3283ddrout_0_dac_bit2_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit2/OBUFDS
                                                       dac3283ddrout_0_dac_bit2_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (2.249ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.311ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P (FF)
  Destination:          dac3283ddrout_0_dac_bit0_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y40.CLK        net (fanout=18)       1.773   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.913ns (-2.373ns logic, 7.286ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P to dac3283ddrout_0_dac_bit0_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y40.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P
    T14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr
    T14.DIFFO_OUT        Tioop                 1.768   dac3283ddrout_0_dac_bit0_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit0/OBUFDS
    T15.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit0/SLAVEBUF.DIFFOUT
    T15.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit0_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit0/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit0_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (2.243ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.306ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P (FF)
  Destination:          dac3283ddrout_0_dac_bit0_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 1)
  Clock Path Delay:     4.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y40.CLK        net (fanout=18)       1.773   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.913ns (-2.373ns logic, 7.286ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P to dac3283ddrout_0_dac_bit0_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y40.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P
    T14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr
    T14.PAD              Tioop                 1.766   dac3283ddrout_0_dac_bit0_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit0/OBUFDS
                                                       dac3283ddrout_0_dac_bit0_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (2.238ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.285ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P (FF)
  Destination:          dac3283ddrout_0_dac_bit6_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.228ns (Levels of Logic = 2)
  Clock Path Delay:     4.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y56.CLK        net (fanout=18)       1.763   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.903ns (-2.373ns logic, 7.276ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P to dac3283ddrout_0_dac_bit6_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y56.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    L14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
    L14.DIFFO_OUT        Tioop                 1.752   dac3283ddrout_0_dac_bit6_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit6/OBUFDS
    L15.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit6/SLAVEBUF.DIFFOUT
    L15.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit6_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit6/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit6_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (2.227ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.280ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P (FF)
  Destination:          dac3283ddrout_0_dac_bit6_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Delay:     4.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y56.CLK        net (fanout=18)       1.763   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.903ns (-2.373ns logic, 7.276ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P to dac3283ddrout_0_dac_bit6_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y56.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    L14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
    L14.PAD              Tioop                 1.750   dac3283ddrout_0_dac_bit6_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit6/OBUFDS
                                                       dac3283ddrout_0_dac_bit6_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (2.222ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.270ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P (FF)
  Destination:          dac3283ddrout_0_dac_bit5_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y58.CLK        net (fanout=18)       1.763   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.903ns (-2.373ns logic, 7.276ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P to dac3283ddrout_0_dac_bit5_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y58.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    N15.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
    N15.DIFFO_OUT        Tioop                 1.737   dac3283ddrout_0_dac_bit5_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit5/OBUFDS
    N16.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit5/SLAVEBUF.DIFFOUT
    N16.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit5_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit5/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit5_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (2.212ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.265ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P (FF)
  Destination:          dac3283ddrout_0_dac_bit5_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 1)
  Clock Path Delay:     4.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y58.CLK        net (fanout=18)       1.763   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.903ns (-2.373ns logic, 7.276ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P to dac3283ddrout_0_dac_bit5_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y58.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    N15.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
    N15.PAD              Tioop                 1.735   dac3283ddrout_0_dac_bit5_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit5/OBUFDS
                                                       dac3283ddrout_0_dac_bit5_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (2.207ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.254ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P (FF)
  Destination:          dac3283ddrout_0_dac_bit4_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.194ns (Levels of Logic = 2)
  Clock Path Delay:     4.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y52.CLK        net (fanout=18)       1.766   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.906ns (-2.373ns logic, 7.279ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P to dac3283ddrout_0_dac_bit4_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y52.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    K16.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
    K16.DIFFO_OUT        Tioop                 1.718   dac3283ddrout_0_dac_bit4_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit4/OBUFDS
    J16.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit4/SLAVEBUF.DIFFOUT
    J16.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit4_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit4/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit4_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (2.193ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.253ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P (FF)
  Destination:          dac3283ddrout_0_dac_bit7_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 2)
  Clock Path Delay:     4.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y62.CLK        net (fanout=18)       1.762   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.902ns (-2.373ns logic, 7.275ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P to dac3283ddrout_0_dac_bit7_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y62.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    H15.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
    H15.DIFFO_OUT        Tioop                 1.721   dac3283ddrout_0_dac_bit7_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit7/OBUFDS
    G15.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit7/SLAVEBUF.DIFFOUT
    G15.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit7_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit7/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit7_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (2.196ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.249ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P (FF)
  Destination:          dac3283ddrout_0_dac_bit4_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Clock Path Delay:     4.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y52.CLK        net (fanout=18)       1.766   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.906ns (-2.373ns logic, 7.279ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P to dac3283ddrout_0_dac_bit4_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y52.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    K16.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
    K16.PAD              Tioop                 1.716   dac3283ddrout_0_dac_bit4_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit4/OBUFDS
                                                       dac3283ddrout_0_dac_bit4_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (2.188ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.248ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P (FF)
  Destination:          dac3283ddrout_0_dac_bit7_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 rising at 0.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 1)
  Clock Path Delay:     4.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y62.CLK        net (fanout=18)       1.762   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.902ns (-2.373ns logic, 7.275ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P to dac3283ddrout_0_dac_bit7_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y62.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    H15.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
    H15.PAD              Tioop                 1.719   dac3283ddrout_0_dac_bit7_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit7/OBUFDS
                                                       dac3283ddrout_0_dac_bit7_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (2.191ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "dac_ddr_out_pads" OFFSET = OUT AFTER COMP         
"counter_extdiff_0_ExtClk125_P_pin" "FALLING";

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   7.372ns.
--------------------------------------------------------------------------------
Offset:                 7.372ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P (FF)
  Destination:          dac3283ddrout_0_dac_frame_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 2)
  Clock Path Delay:     4.917ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y48.CLK        net (fanout=18)       1.777   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.917ns (-2.373ns logic, 7.290ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P to dac3283ddrout_0_dac_frame_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y48.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P
    T11.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr
    T11.DIFFO_OUT        Tioop                 1.825   dac3283ddrout_0_dac_frame_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_frame/OBUFDS
    T10.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_frame/SLAVEBUF.DIFFOUT
    T10.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_frame_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_frame/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_frame_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (2.300ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.367ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P (FF)
  Destination:          dac3283ddrout_0_dac_frame_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 1)
  Clock Path Delay:     4.917ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y48.CLK        net (fanout=18)       1.777   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.917ns (-2.373ns logic, 7.290ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P to dac3283ddrout_0_dac_frame_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y48.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_frame_P
    T11.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_frame_ddr
    T11.PAD              Tioop                 1.823   dac3283ddrout_0_dac_frame_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_frame/OBUFDS
                                                       dac3283ddrout_0_dac_frame_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (2.295ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.348ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P (FF)
  Destination:          dac3283ddrout_0_dac_bit3_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.278ns (Levels of Logic = 2)
  Clock Path Delay:     4.916ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y46.CLK        net (fanout=18)       1.776   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.916ns (-2.373ns logic, 7.289ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P to dac3283ddrout_0_dac_bit3_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y46.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P
    T12.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr
    T12.DIFFO_OUT        Tioop                 1.802   dac3283ddrout_0_dac_bit3_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit3/OBUFDS
    U12.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit3/SLAVEBUF.DIFFOUT
    U12.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit3_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit3/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit3_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (2.277ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.343ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P (FF)
  Destination:          dac3283ddrout_0_dac_bit3_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Clock Path Delay:     4.916ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y46.CLK        net (fanout=18)       1.776   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.916ns (-2.373ns logic, 7.289ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P to dac3283ddrout_0_dac_bit3_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y46.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit3_P
    T12.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit3_ddr
    T12.PAD              Tioop                 1.800   dac3283ddrout_0_dac_bit3_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit3/OBUFDS
                                                       dac3283ddrout_0_dac_bit3_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (2.272ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.336ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P (FF)
  Destination:          dac3283ddrout_0_dac_bit1_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.268ns (Levels of Logic = 2)
  Clock Path Delay:     4.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y42.CLK        net (fanout=18)       1.774   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.914ns (-2.373ns logic, 7.287ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P to dac3283ddrout_0_dac_bit1_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y42.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P
    V12.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr
    V12.DIFFO_OUT        Tioop                 1.792   dac3283ddrout_0_dac_bit1_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit1/OBUFDS
    W13.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit1/SLAVEBUF.DIFFOUT
    W13.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit1_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit1/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit1_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (2.267ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.331ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P (FF)
  Destination:          dac3283ddrout_0_dac_bit1_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Clock Path Delay:     4.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y42.CLK        net (fanout=18)       1.774   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.914ns (-2.373ns logic, 7.287ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P to dac3283ddrout_0_dac_bit1_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y42.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit1_P
    V12.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit1_ddr
    V12.PAD              Tioop                 1.790   dac3283ddrout_0_dac_bit1_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit1/OBUFDS
                                                       dac3283ddrout_0_dac_bit1_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (2.262ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.323ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P (FF)
  Destination:          dac3283ddrout_0_dac_bit2_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.255ns (Levels of Logic = 2)
  Clock Path Delay:     4.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y44.CLK        net (fanout=18)       1.774   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.914ns (-2.373ns logic, 7.287ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P to dac3283ddrout_0_dac_bit2_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y44.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P
    U13.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr
    U13.DIFFO_OUT        Tioop                 1.779   dac3283ddrout_0_dac_bit2_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit2/OBUFDS
    V13.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit2/SLAVEBUF.DIFFOUT
    V13.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit2_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit2/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit2_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.255ns (2.254ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.318ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P (FF)
  Destination:          dac3283ddrout_0_dac_bit2_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 1)
  Clock Path Delay:     4.914ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y44.CLK        net (fanout=18)       1.774   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.914ns (-2.373ns logic, 7.287ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P to dac3283ddrout_0_dac_bit2_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y44.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit2_P
    U13.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit2_ddr
    U13.PAD              Tioop                 1.777   dac3283ddrout_0_dac_bit2_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit2/OBUFDS
                                                       dac3283ddrout_0_dac_bit2_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (2.249ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.311ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P (FF)
  Destination:          dac3283ddrout_0_dac_bit0_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.244ns (Levels of Logic = 2)
  Clock Path Delay:     4.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y40.CLK        net (fanout=18)       1.773   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.913ns (-2.373ns logic, 7.286ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P to dac3283ddrout_0_dac_bit0_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y40.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P
    T14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr
    T14.DIFFO_OUT        Tioop                 1.768   dac3283ddrout_0_dac_bit0_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit0/OBUFDS
    T15.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit0/SLAVEBUF.DIFFOUT
    T15.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit0_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit0/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit0_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (2.243ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.306ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P (FF)
  Destination:          dac3283ddrout_0_dac_bit0_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 1)
  Clock Path Delay:     4.913ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y40.CLK        net (fanout=18)       1.773   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.913ns (-2.373ns logic, 7.286ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P to dac3283ddrout_0_dac_bit0_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y40.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit0_P
    T14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit0_ddr
    T14.PAD              Tioop                 1.766   dac3283ddrout_0_dac_bit0_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit0/OBUFDS
                                                       dac3283ddrout_0_dac_bit0_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (2.238ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.285ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P (FF)
  Destination:          dac3283ddrout_0_dac_bit6_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.228ns (Levels of Logic = 2)
  Clock Path Delay:     4.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y56.CLK        net (fanout=18)       1.763   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.903ns (-2.373ns logic, 7.276ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P to dac3283ddrout_0_dac_bit6_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y56.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    L14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
    L14.DIFFO_OUT        Tioop                 1.752   dac3283ddrout_0_dac_bit6_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit6/OBUFDS
    L15.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit6/SLAVEBUF.DIFFOUT
    L15.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit6_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit6/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit6_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (2.227ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.280ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P (FF)
  Destination:          dac3283ddrout_0_dac_bit6_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Delay:     4.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y56.CLK        net (fanout=18)       1.763   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.903ns (-2.373ns logic, 7.276ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P to dac3283ddrout_0_dac_bit6_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y56.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit6_P
    L14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit6_ddr
    L14.PAD              Tioop                 1.750   dac3283ddrout_0_dac_bit6_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit6/OBUFDS
                                                       dac3283ddrout_0_dac_bit6_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (2.222ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.270ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P (FF)
  Destination:          dac3283ddrout_0_dac_bit5_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 2)
  Clock Path Delay:     4.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y58.CLK        net (fanout=18)       1.763   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.903ns (-2.373ns logic, 7.276ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P to dac3283ddrout_0_dac_bit5_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y58.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    N15.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
    N15.DIFFO_OUT        Tioop                 1.737   dac3283ddrout_0_dac_bit5_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit5/OBUFDS
    N16.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit5/SLAVEBUF.DIFFOUT
    N16.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit5_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit5/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit5_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (2.212ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.265ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P (FF)
  Destination:          dac3283ddrout_0_dac_bit5_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 1)
  Clock Path Delay:     4.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y58.CLK        net (fanout=18)       1.763   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.903ns (-2.373ns logic, 7.276ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P to dac3283ddrout_0_dac_bit5_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y58.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit5_P
    N15.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit5_ddr
    N15.PAD              Tioop                 1.735   dac3283ddrout_0_dac_bit5_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit5/OBUFDS
                                                       dac3283ddrout_0_dac_bit5_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (2.207ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.254ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P (FF)
  Destination:          dac3283ddrout_0_dac_bit4_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.194ns (Levels of Logic = 2)
  Clock Path Delay:     4.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y52.CLK        net (fanout=18)       1.766   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.906ns (-2.373ns logic, 7.279ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P to dac3283ddrout_0_dac_bit4_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y52.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    K16.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
    K16.DIFFO_OUT        Tioop                 1.718   dac3283ddrout_0_dac_bit4_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit4/OBUFDS
    J16.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit4/SLAVEBUF.DIFFOUT
    J16.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit4_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit4/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit4_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (2.193ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.253ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P (FF)
  Destination:          dac3283ddrout_0_dac_bit7_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 2)
  Clock Path Delay:     4.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y62.CLK        net (fanout=18)       1.762   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.902ns (-2.373ns logic, 7.275ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P to dac3283ddrout_0_dac_bit7_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y62.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    H15.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
    H15.DIFFO_OUT        Tioop                 1.721   dac3283ddrout_0_dac_bit7_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit7/OBUFDS
    G15.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit7/SLAVEBUF.DIFFOUT
    G15.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_bit7_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit7/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_bit7_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (2.196ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.249ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P (FF)
  Destination:          dac3283ddrout_0_dac_bit4_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.189ns (Levels of Logic = 1)
  Clock Path Delay:     4.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y52.CLK        net (fanout=18)       1.766   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.906ns (-2.373ns logic, 7.279ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P to dac3283ddrout_0_dac_bit4_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y52.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit4_P
    K16.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit4_ddr
    K16.PAD              Tioop                 1.716   dac3283ddrout_0_dac_bit4_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit4/OBUFDS
                                                       dac3283ddrout_0_dac_bit4_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.189ns (2.188ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 7.248ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P (FF)
  Destination:          dac3283ddrout_0_dac_bit7_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250 falling at 0.000ns
  Data Path Delay:      2.192ns (Levels of Logic = 1)
  Clock Path Delay:     4.902ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT2 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y4.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250toBUFG
    BUFGCTRL_X0Y4.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250
    OLOGIC_X0Y62.CLK        net (fanout=18)       1.762   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250
    ----------------------------------------------------  ---------------------------
    Total                                         4.902ns (-2.373ns logic, 7.275ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P to dac3283ddrout_0_dac_bit7_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y62.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_bit7_P
    H15.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_bit7_ddr
    H15.PAD              Tioop                 1.719   dac3283ddrout_0_dac_bit7_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_bit7/OBUFDS
                                                       dac3283ddrout_0_dac_bit7_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (2.191ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "dac_ddr_out_pads90" OFFSET = OUT AFTER COMP         
"counter_extdiff_0_ExtClk125_P_pin" "RISING";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   8.271ns.
--------------------------------------------------------------------------------
Offset:                 8.271ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk (FF)
  Destination:          dac3283ddrout_0_dac_dataclk_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90 rising at 1.000ns
  Data Path Delay:      2.212ns (Levels of Logic = 2)
  Clock Path Delay:     4.905ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT1 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y2.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90toBUFG
    BUFGCTRL_X0Y2.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90
    OLOGIC_X0Y54.CLK        net (fanout=1)        1.765   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90
    ----------------------------------------------------  ---------------------------
    Total                                         4.905ns (-2.373ns logic, 7.278ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk to dac3283ddrout_0_dac_dataclk_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y54.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk
    M14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr
    M14.DIFFO_OUT        Tioop                 1.736   dac3283ddrout_0_dac_dataclk_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_dataclk/OBUFDS
    M15.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_dataclk/SLAVEBUF.DIFFOUT
    M15.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_dataclk_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_dataclk/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_dataclk_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (2.211ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 8.266ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk (FF)
  Destination:          dac3283ddrout_0_dac_dataclk_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90 rising at 1.000ns
  Data Path Delay:      2.207ns (Levels of Logic = 1)
  Clock Path Delay:     4.905ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT1 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y2.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90toBUFG
    BUFGCTRL_X0Y2.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90
    OLOGIC_X0Y54.CLK        net (fanout=1)        1.765   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90
    ----------------------------------------------------  ---------------------------
    Total                                         4.905ns (-2.373ns logic, 7.278ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk to dac3283ddrout_0_dac_dataclk_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y54.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk
    M14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr
    M14.PAD              Tioop                 1.734   dac3283ddrout_0_dac_dataclk_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_dataclk/OBUFDS
                                                       dac3283ddrout_0_dac_dataclk_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (2.206ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "dac_ddr_out_pads90" OFFSET = OUT AFTER COMP         
"counter_extdiff_0_ExtClk125_P_pin" "FALLING";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   8.271ns.
--------------------------------------------------------------------------------
Offset:                 8.271ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk (FF)
  Destination:          dac3283ddrout_0_dac_dataclk_N_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90 falling at 1.000ns
  Data Path Delay:      2.212ns (Levels of Logic = 2)
  Clock Path Delay:     4.905ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT1 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y2.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90toBUFG
    BUFGCTRL_X0Y2.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90
    OLOGIC_X0Y54.CLK        net (fanout=1)        1.765   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90
    ----------------------------------------------------  ---------------------------
    Total                                         4.905ns (-2.373ns logic, 7.278ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk to dac3283ddrout_0_dac_dataclk_N_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y54.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk
    M14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr
    M14.DIFFO_OUT        Tioop                 1.736   dac3283ddrout_0_dac_dataclk_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_dataclk/OBUFDS
    M15.DIFFO_IN         net (fanout=1)        0.000   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_dataclk/SLAVEBUF.DIFFOUT
    M15.PAD              Tiodp                 0.003   dac3283ddrout_0_dac_dataclk_N_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_dataclk/SLAVEBUF.DIFFOUT
                                                       dac3283ddrout_0_dac_dataclk_N_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (2.211ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Offset:                 8.266ns (clock path + data path + uncertainty)
  Source:               sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk (FF)
  Destination:          dac3283ddrout_0_dac_dataclk_P_pin (PAD)
  Source Clock:         sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90 falling at 1.000ns
  Data Path Delay:      2.207ns (Levels of Logic = 1)
  Clock Path Delay:     4.905ns (Levels of Logic = 4)
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.096ns

  Maximum Clock Path at Slow Process Corner: counter_extdiff_0_ExtClk125_P_pin to sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    N20.I                   Tiopi                 0.963   counter_extdiff_0_ExtClk125_P_pin
                                                          counter_extdiff_0_ExtClk125_P_pin
                                                          sys_i/counter_extdiff_0/counter_extdiff_0/USER_LOGIC_I/IBUFGDS_clk125/IBUFDS
    BUFGCTRL_X0Y1.I0        net (fanout=1)        2.076   sys_i/counter_extdiff_0/Clk125
    BUFGCTRL_X0Y1.O         Tbccko_O              0.101   sys_i/counter_extdiff_0/Clk125_BUFG
                                                          sys_i/counter_extdiff_0/Clk125_BUFG
    MMCME2_ADV_X0Y0.CLKIN1  net (fanout=130)      1.677   sys_i/counter_extdiff_0_Clk125_0
    MMCME2_ADV_X0Y0.CLKOUT1 Tmmcmcko_CLKOUT      -3.538   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/MMCME2_BASE_inst
    BUFGCTRL_X0Y2.I0        net (fanout=1)        1.760   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90toBUFG
    BUFGCTRL_X0Y2.O         Tbccko_O              0.101   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90
                                                          sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/BUFG_Clk250ph90
    OLOGIC_X0Y54.CLK        net (fanout=1)        1.765   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90
    ----------------------------------------------------  ---------------------------
    Total                                         4.905ns (-2.373ns logic, 7.278ns route)

  Maximum Data Path at Slow Process Corner: sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk to dac3283ddrout_0_dac_dataclk_P_pin
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y54.OQ      Tockq                 0.472   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/ODDR_dac_dataclk
    M14.O                net (fanout=1)        0.001   sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/dac_dataclk_ddr
    M14.PAD              Tioop                 1.734   dac3283ddrout_0_dac_dataclk_P_pin
                                                       sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/OBUFDS_dataclk/OBUFDS
                                                       dac3283ddrout_0_dac_dataclk_P_pin
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (2.206ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clock125fpga_grp
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clock125fpga_grp            |      8.000ns|      4.000ns|      7.538ns|            0|            0|         2328|           88|
| TS_sys_i_dac3283ddrout_0_dac32|      4.000ns|      2.155ns|          N/A|            0|            0|            0|            0|
| 83ddrout_0_USER_LOGIC_I_Clk250|             |             |             |             |             |             |             |
| ph90toBUFG                    |             |             |             |             |             |             |             |
| TS_sys_i_dac3283ddrout_0_dac32|      4.000ns|      3.769ns|          N/A|            0|            0|           88|            0|
| 83ddrout_0_USER_LOGIC_I_Clk250|             |             |             |             |             |             |             |
| toBUFG                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock counter_extdiff_0_ExtClk125_P_pin to Pad
---------------------------------+-----------------+------------+-----------------+------------+-------------------------------------------------------------+--------+
                                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                             | Clock  |
Destination                      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                            | Phase  |
---------------------------------+-----------------+------------+-----------------+------------+-------------------------------------------------------------+--------+
dac3283ddrout_0_dac_bit0_N_pin   |         7.311(R)|      SLOW  |         2.403(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.311(F)|      SLOW  |         2.403(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit0_P_pin   |         7.306(R)|      SLOW  |         2.398(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.306(F)|      SLOW  |         2.398(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit1_N_pin   |         7.336(R)|      SLOW  |         2.427(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.336(F)|      SLOW  |         2.427(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit1_P_pin   |         7.331(R)|      SLOW  |         2.422(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.331(F)|      SLOW  |         2.422(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit2_N_pin   |         7.323(R)|      SLOW  |         2.414(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.323(F)|      SLOW  |         2.414(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit2_P_pin   |         7.318(R)|      SLOW  |         2.409(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.318(F)|      SLOW  |         2.409(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit3_N_pin   |         7.348(R)|      SLOW  |         2.437(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.348(F)|      SLOW  |         2.437(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit3_P_pin   |         7.343(R)|      SLOW  |         2.432(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.343(F)|      SLOW  |         2.432(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit4_N_pin   |         7.254(R)|      SLOW  |         2.353(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.254(F)|      SLOW  |         2.353(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit4_P_pin   |         7.249(R)|      SLOW  |         2.348(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.249(F)|      SLOW  |         2.348(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit5_N_pin   |         7.270(R)|      SLOW  |         2.369(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.270(F)|      SLOW  |         2.369(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit5_P_pin   |         7.265(R)|      SLOW  |         2.364(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.265(F)|      SLOW  |         2.364(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit6_N_pin   |         7.285(R)|      SLOW  |         2.384(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.285(F)|      SLOW  |         2.384(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit6_P_pin   |         7.280(R)|      SLOW  |         2.379(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.280(F)|      SLOW  |         2.379(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit7_N_pin   |         7.253(R)|      SLOW  |         2.354(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.253(F)|      SLOW  |         2.354(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_bit7_P_pin   |         7.248(R)|      SLOW  |         2.349(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.248(F)|      SLOW  |         2.349(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_dataclk_N_pin|         8.271(R)|      SLOW  |         3.370(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90|   1.000|
                                 |         8.271(F)|      SLOW  |         3.370(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90|   1.000|
dac3283ddrout_0_dac_dataclk_P_pin|         8.266(R)|      SLOW  |         3.365(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90|   1.000|
                                 |         8.266(F)|      SLOW  |         3.365(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250ph90|   1.000|
dac3283ddrout_0_dac_frame_N_pin  |         7.372(R)|      SLOW  |         2.461(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.372(F)|      SLOW  |         2.461(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
dac3283ddrout_0_dac_frame_P_pin  |         7.367(R)|      SLOW  |         2.456(R)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
                                 |         7.367(F)|      SLOW  |         2.456(F)|      FAST  |sys_i/dac3283ddrout_0/dac3283ddrout_0/USER_LOGIC_I/Clk250    |   0.000|
---------------------------------+-----------------+------------+-----------------+------------+-------------------------------------------------------------+--------+

Clock to Setup on destination clock counter_extdiff_0_ExtClk125_N_pin
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
counter_extdiff_0_ExtClk125_N_pin|    3.842|         |         |         |
counter_extdiff_0_ExtClk125_P_pin|    3.842|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock counter_extdiff_0_ExtClk125_P_pin
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
counter_extdiff_0_ExtClk125_N_pin|    3.842|         |         |         |
counter_extdiff_0_ExtClk125_P_pin|    3.842|         |         |         |
---------------------------------+---------+---------+---------+---------+

TIMEGRP "dac_ddr_out_pads" OFFSET = OUT AFTER COMP         "counter_extdiff_0_ExtClk125_P_pin" "RISING";
Bus Skew: 0.124 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dac3283ddrout_0_dac_bit0_N_pin                 |        7.311|      SLOW  |        2.403|      FAST  |         0.063|
dac3283ddrout_0_dac_bit0_P_pin                 |        7.306|      SLOW  |        2.398|      FAST  |         0.058|
dac3283ddrout_0_dac_bit1_N_pin                 |        7.336|      SLOW  |        2.427|      FAST  |         0.088|
dac3283ddrout_0_dac_bit1_P_pin                 |        7.331|      SLOW  |        2.422|      FAST  |         0.083|
dac3283ddrout_0_dac_bit2_N_pin                 |        7.323|      SLOW  |        2.414|      FAST  |         0.075|
dac3283ddrout_0_dac_bit2_P_pin                 |        7.318|      SLOW  |        2.409|      FAST  |         0.070|
dac3283ddrout_0_dac_bit3_N_pin                 |        7.348|      SLOW  |        2.437|      FAST  |         0.100|
dac3283ddrout_0_dac_bit3_P_pin                 |        7.343|      SLOW  |        2.432|      FAST  |         0.095|
dac3283ddrout_0_dac_bit4_N_pin                 |        7.254|      SLOW  |        2.353|      FAST  |         0.006|
dac3283ddrout_0_dac_bit4_P_pin                 |        7.249|      SLOW  |        2.348|      FAST  |         0.001|
dac3283ddrout_0_dac_bit5_N_pin                 |        7.270|      SLOW  |        2.369|      FAST  |         0.022|
dac3283ddrout_0_dac_bit5_P_pin                 |        7.265|      SLOW  |        2.364|      FAST  |         0.017|
dac3283ddrout_0_dac_bit6_N_pin                 |        7.285|      SLOW  |        2.384|      FAST  |         0.037|
dac3283ddrout_0_dac_bit6_P_pin                 |        7.280|      SLOW  |        2.379|      FAST  |         0.032|
dac3283ddrout_0_dac_bit7_N_pin                 |        7.253|      SLOW  |        2.354|      FAST  |         0.005|
dac3283ddrout_0_dac_bit7_P_pin                 |        7.248|      SLOW  |        2.349|      FAST  |         0.000|
dac3283ddrout_0_dac_frame_N_pin                |        7.372|      SLOW  |        2.461|      FAST  |         0.124|
dac3283ddrout_0_dac_frame_P_pin                |        7.367|      SLOW  |        2.456|      FAST  |         0.119|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "dac_ddr_out_pads" OFFSET = OUT AFTER COMP         "counter_extdiff_0_ExtClk125_P_pin" "FALLING";
Bus Skew: 0.124 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dac3283ddrout_0_dac_bit0_N_pin                 |        7.311|      SLOW  |        2.403|      FAST  |         0.063|
dac3283ddrout_0_dac_bit0_P_pin                 |        7.306|      SLOW  |        2.398|      FAST  |         0.058|
dac3283ddrout_0_dac_bit1_N_pin                 |        7.336|      SLOW  |        2.427|      FAST  |         0.088|
dac3283ddrout_0_dac_bit1_P_pin                 |        7.331|      SLOW  |        2.422|      FAST  |         0.083|
dac3283ddrout_0_dac_bit2_N_pin                 |        7.323|      SLOW  |        2.414|      FAST  |         0.075|
dac3283ddrout_0_dac_bit2_P_pin                 |        7.318|      SLOW  |        2.409|      FAST  |         0.070|
dac3283ddrout_0_dac_bit3_N_pin                 |        7.348|      SLOW  |        2.437|      FAST  |         0.100|
dac3283ddrout_0_dac_bit3_P_pin                 |        7.343|      SLOW  |        2.432|      FAST  |         0.095|
dac3283ddrout_0_dac_bit4_N_pin                 |        7.254|      SLOW  |        2.353|      FAST  |         0.006|
dac3283ddrout_0_dac_bit4_P_pin                 |        7.249|      SLOW  |        2.348|      FAST  |         0.001|
dac3283ddrout_0_dac_bit5_N_pin                 |        7.270|      SLOW  |        2.369|      FAST  |         0.022|
dac3283ddrout_0_dac_bit5_P_pin                 |        7.265|      SLOW  |        2.364|      FAST  |         0.017|
dac3283ddrout_0_dac_bit6_N_pin                 |        7.285|      SLOW  |        2.384|      FAST  |         0.037|
dac3283ddrout_0_dac_bit6_P_pin                 |        7.280|      SLOW  |        2.379|      FAST  |         0.032|
dac3283ddrout_0_dac_bit7_N_pin                 |        7.253|      SLOW  |        2.354|      FAST  |         0.005|
dac3283ddrout_0_dac_bit7_P_pin                 |        7.248|      SLOW  |        2.349|      FAST  |         0.000|
dac3283ddrout_0_dac_frame_N_pin                |        7.372|      SLOW  |        2.461|      FAST  |         0.124|
dac3283ddrout_0_dac_frame_P_pin                |        7.367|      SLOW  |        2.456|      FAST  |         0.119|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "dac_ddr_out_pads90" OFFSET = OUT AFTER COMP         "counter_extdiff_0_ExtClk125_P_pin" "RISING";
Bus Skew: 0.005 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dac3283ddrout_0_dac_dataclk_N_pin              |        8.271|      SLOW  |        3.370|      FAST  |         0.005|
dac3283ddrout_0_dac_dataclk_P_pin              |        8.266|      SLOW  |        3.365|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "dac_ddr_out_pads90" OFFSET = OUT AFTER COMP         "counter_extdiff_0_ExtClk125_P_pin" "FALLING";
Bus Skew: 0.005 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
dac3283ddrout_0_dac_dataclk_N_pin              |        8.271|      SLOW  |        3.370|      FAST  |         0.005|
dac3283ddrout_0_dac_dataclk_P_pin              |        8.266|      SLOW  |        3.365|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11453 paths, 0 nets, and 4515 connections

Design statistics:
   Minimum period:   8.577ns{1}   (Maximum frequency: 116.591MHz)
   Maximum output delay after clock:   8.271ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 20 19:17:45 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 718 MB



