ISim log file
Running: C:\Users\Computer\Desktop\verlilog\5-2\controller-final\VTFlatest_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Computer/Desktop/verlilog/5-2/controller-final/VTFlatest_isim_beh.wdb 
ISim P.58f (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING:  For instance firststage/IRAM/, width 1 of formal port enable is not equal to width 32 of actual constant.
WARNING:  For instance firststage/IRAM/, width 1 of formal port clear is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 72.  For instance firststage/IRAM/, width 16 of formal port datain is not equal to width 1 of actual signal datain.
WARNING:  For instance firststage/IRAM/, width 1 of formal port read_en is not equal to width 32 of actual constant.
WARNING:  For instance firststage/IRAM/, width 1 of formal port write_en is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 76.  For instance firststage/PCtrInMUX/, width 8 of formal port in_3 is not equal to width 1 of actual signal PCtrInMUXin_3.
WARNING: For instance firststage/StageRegInstr/, width 8 of formal port d is not equal to width 5 of actual.
WARNING: File "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 38.  For instance firststage/StageRegInstr/, width 8 of formal port q is not equal to width 5 of actual signal StageRegInstr_out.
WARNING: For instance firststage/StageRegAddrMode/, width 8 of formal port d is not equal to width 3 of actual.
WARNING: File "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 39.  For instance firststage/StageRegAddrMode/, width 8 of formal port q is not equal to width 3 of actual signal StageRegAddrMode_out.
WARNING: File "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU2.v" Line 141.  For instance secondstage/DRAMaddrMux/, width 8 of formal port in_2 is not equal to width 1 of actual signal DRAMaddrMuxin_2.
WARNING: File "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU2.v" Line 141.  For instance secondstage/DRAMaddrMux/, width 8 of formal port in_3 is not equal to width 1 of actual signal DRAMaddrMuxin_3.
WARNING: File "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU2.v" Line 156.  For instance secondstage/ALUinMux/, width 8 of formal port in_3 is not equal to width 1 of actual signal ALUinMuxin_3.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 12.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 12.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
