

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Tue Nov 27 16:15:49 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  452864553|  452864553|  452864553|  452864553|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_getVal_fu_484  |getVal  |    8|    8|    8|    8|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |                         |        Latency        | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name        |    min    |    max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+
        |- ZerosFirstRow          |       1920|       1920|         1|          -|          -|     1920|    no    |
        |- ZerosLastRow           |       1920|       1920|         1|          -|          -|     1920|    no    |
        |- ZerosFirstLine         |       8640|       8640|         8|          -|          -|     1080|    no    |
        |- ZerosLastLine          |       8640|       8640|         8|          -|          -|     1080|    no    |
        |- OperatorLines          |  440401808|  440401808|    408536|          -|          -|     1078|    no    |
        | + OperatorRows          |     408534|     408534|       213|          -|          -|     1918|    no    |
        |  ++ OperatorRows.1      |        204|        204|        68|          -|          -|        3|    no    |
        |   +++ OperatorRows.1.1  |         66|         66|        22|          -|          -|        3|    no    |
        |- IMG                    |   12441600|   12441600|         6|          -|          -|  2073600|    no    |
        | + OneTo4                |          4|          4|         1|          -|          -|        4|    no    |
        +-------------------------+-----------+-----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
	3  / (!tmp)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (exitcond4)
	8  / (!exitcond4)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (tmp_5)
	21  / (!tmp_5)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	13  / true
21 --> 
	22  / (tmp_8)
	29  / (!tmp_8)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	21  / true
29 --> 
	45  / (exitcond3)
	30  / (!exitcond3)
30 --> 
	31  / (!exitcond2)
	29  / (exitcond2)
31 --> 
	38  / (exitcond1_i)
	32  / (!exitcond1_i)
32 --> 
	33  / (!exitcond_i)
	31  / (exitcond_i)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	32  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	30  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	53  / (exitcond1)
	52  / (!exitcond1)
52 --> 
	52  / (!exitcond)
	51  / (exitcond)
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%out_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pix)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%inter_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inter_pix)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out_pix3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_pix_read, i32 2, i32 31)"

 <State 2> : 8.75ns
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = zext i30 %out_pix3 to i64"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i30 %out_pix3 to i33"
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_25_cast1 = zext i30 %out_pix3 to i31"
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32* %gmem1, i64 %tmp_s"
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !22"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem0), !map !28"
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem0, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str4, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [SobelLab4/Sobel.cpp:82]
ST_2 : Operation 72 [1/1] (8.75ns)   --->   "%gmem1_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr, i32 1920)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "br label %1" [SobelLab4/Sobel.cpp:87]

 <State 3> : 8.75ns
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %0 ], [ %i_1, %2 ]"
ST_3 : Operation 75 [1/1] (1.88ns)   --->   "%tmp = icmp eq i11 %i, -128" [SobelLab4/Sobel.cpp:87]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_3 : Operation 77 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i, 1" [SobelLab4/Sobel.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader8.preheader, label %2" [SobelLab4/Sobel.cpp:87]
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [SobelLab4/Sobel.cpp:88]
ST_3 : Operation 80 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr, i32 0, i4 -1)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [SobelLab4/Sobel.cpp:87]
ST_3 : Operation 82 [5/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 83 [4/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 84 [3/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 85 [2/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [1/1] (2.49ns)   --->   "%out_pix4_sum6 = add i31 %tmp_25_cast1, 2071680"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 8.75ns
ST_7 : Operation 87 [1/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [SobelLab4/Sobel.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%out_pix4_sum6_cast = zext i31 %out_pix4_sum6 to i64"
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i32* %gmem1, i64 %out_pix4_sum6_cast"
ST_7 : Operation 90 [1/1] (8.75ns)   --->   "%gmem1_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1920)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader8" [SobelLab4/Sobel.cpp:89]

 <State 8> : 8.75ns
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%i1 = phi i16 [ %i_2, %3 ], [ -25472, %.preheader8.preheader ]"
ST_8 : Operation 93 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %i1, -23552" [SobelLab4/Sobel.cpp:89]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader7.preheader, label %3" [SobelLab4/Sobel.cpp:89]
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [SobelLab4/Sobel.cpp:90]
ST_8 : Operation 97 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_1, i32 0, i4 -1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 98 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i1, 1" [SobelLab4/Sobel.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader8" [SobelLab4/Sobel.cpp:89]
ST_8 : Operation 100 [5/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 8.75ns
ST_9 : Operation 101 [4/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 8.75ns
ST_10 : Operation 102 [3/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 8.75ns
ST_11 : Operation 103 [2/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 8.75ns
ST_12 : Operation 104 [1/5] (8.75ns)   --->   "%gmem1_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [SobelLab4/Sobel.cpp:90]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 105 [1/1] (1.76ns)   --->   "br label %.preheader7" [SobelLab4/Sobel.cpp:91]

 <State 13> : 2.49ns
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%i2 = phi i21 [ %i_3, %4 ], [ 0, %.preheader7.preheader ]"
ST_13 : Operation 107 [1/1] (2.44ns)   --->   "%tmp_5 = icmp ult i21 %i2, -23552" [SobelLab4/Sobel.cpp:91]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind"
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %.preheader6.preheader" [SobelLab4/Sobel.cpp:91]
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i21 %i2 to i31" [SobelLab4/Sobel.cpp:91]
ST_13 : Operation 111 [1/1] (2.49ns)   --->   "%out_pix4_sum1 = add i31 %tmp_6_cast, %tmp_25_cast1" [SobelLab4/Sobel.cpp:91]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.22ns)   --->   "%i_3 = add i21 %i2, 1920" [SobelLab4/Sobel.cpp:91]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (1.76ns)   --->   "br label %.preheader6" [SobelLab4/Sobel.cpp:93]

 <State 14> : 8.75ns
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%out_pix4_sum1_cast = zext i31 %out_pix4_sum1 to i64" [SobelLab4/Sobel.cpp:91]
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%gmem1_addr_2 = getelementptr i32* %gmem1, i64 %out_pix4_sum1_cast" [SobelLab4/Sobel.cpp:91]
ST_14 : Operation 116 [1/1] (8.75ns)   --->   "%gmem1_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_2, i32 1)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 8.75ns
ST_15 : Operation 117 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_2, i32 0, i4 -1)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 8.75ns
ST_16 : Operation 118 [5/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 8.75ns
ST_17 : Operation 119 [4/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 8.75ns
ST_18 : Operation 120 [3/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 8.75ns
ST_19 : Operation 121 [2/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 8.75ns
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str8) nounwind" [SobelLab4/Sobel.cpp:92]
ST_20 : Operation 123 [1/5] (8.75ns)   --->   "%gmem1_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_2)" [SobelLab4/Sobel.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader7" [SobelLab4/Sobel.cpp:91]

 <State 21> : 2.49ns
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%i3 = phi i21 [ %i_4, %5 ], [ 1919, %.preheader6.preheader ]"
ST_21 : Operation 126 [1/1] (2.44ns)   --->   "%tmp_8 = icmp ult i21 %i3, -23552" [SobelLab4/Sobel.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind"
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %5, label %.preheader5.preheader" [SobelLab4/Sobel.cpp:93]
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i21 %i3 to i31" [SobelLab4/Sobel.cpp:93]
ST_21 : Operation 130 [1/1] (2.49ns)   --->   "%out_pix4_sum2 = add i31 %tmp_9_cast, %tmp_25_cast1" [SobelLab4/Sobel.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (2.22ns)   --->   "%i_4 = add i21 %i3, 1920" [SobelLab4/Sobel.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (1.76ns)   --->   "br label %.preheader5" [SobelLab4/Sobel.cpp:97]

 <State 22> : 8.75ns
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%out_pix4_sum2_cast = zext i31 %out_pix4_sum2 to i64" [SobelLab4/Sobel.cpp:93]
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%gmem1_addr_3 = getelementptr i32* %gmem1, i64 %out_pix4_sum2_cast" [SobelLab4/Sobel.cpp:93]
ST_22 : Operation 135 [1/1] (8.75ns)   --->   "%gmem1_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_3, i32 1)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 8.75ns
ST_23 : Operation 136 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_3, i32 0, i4 -1)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 8.75ns
ST_24 : Operation 137 [5/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 8.75ns
ST_25 : Operation 138 [4/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 8.75ns
ST_26 : Operation 139 [3/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 8.75ns
ST_27 : Operation 140 [2/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 8.75ns
ST_28 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [SobelLab4/Sobel.cpp:94]
ST_28 : Operation 142 [1/5] (8.75ns)   --->   "%gmem1_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_3)" [SobelLab4/Sobel.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader6" [SobelLab4/Sobel.cpp:93]

 <State 29> : 8.75ns
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%i4 = phi i11 [ %i_5, %10 ], [ 1, %.preheader5.preheader ]"
ST_29 : Operation 145 [1/1] (1.88ns)   --->   "%exitcond3 = icmp eq i11 %i4, -969" [SobelLab4/Sobel.cpp:97]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 146 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078) nounwind"
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %6" [SobelLab4/Sobel.cpp:97]
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [SobelLab4/Sobel.cpp:97]
ST_29 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10) nounwind" [SobelLab4/Sobel.cpp:97]
ST_29 : Operation 150 [1/1] (0.00ns)   --->   "%p_shl = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i4, i11 0)" [SobelLab4/Sobel.cpp:99]
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i22 %p_shl to i23" [SobelLab4/Sobel.cpp:99]
ST_29 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl1 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i4, i7 0)" [SobelLab4/Sobel.cpp:99]
ST_29 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i18 %p_shl1 to i23" [SobelLab4/Sobel.cpp:99]
ST_29 : Operation 154 [1/1] (2.25ns)   --->   "%tmp_2 = sub i23 %p_shl_cast, %p_shl1_cast" [SobelLab4/Sobel.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 155 [1/1] (1.76ns)   --->   "br label %7" [SobelLab4/Sobel.cpp:98]
ST_29 : Operation 156 [1/1] (0.00ns)   --->   "%fourWide = alloca i32"
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1 = zext i30 %out_pix3 to i64"
ST_29 : Operation 158 [1/1] (0.00ns)   --->   "%gmem1_addr_4 = getelementptr i32* %gmem1, i64 %tmp_1"
ST_29 : Operation 159 [7/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 2.28ns
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%j = phi i11 [ 1, %6 ], [ %j_2, %_ifconv ]"
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%j_cast5 = zext i11 %j to i23" [SobelLab4/Sobel.cpp:98]
ST_30 : Operation 162 [1/1] (1.88ns)   --->   "%exitcond2 = icmp eq i11 %j, -129" [SobelLab4/Sobel.cpp:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1918, i64 1918, i64 1918) nounwind"
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %10, label %8" [SobelLab4/Sobel.cpp:98]
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str11) nounwind" [SobelLab4/Sobel.cpp:98]
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11) nounwind" [SobelLab4/Sobel.cpp:98]
ST_30 : Operation 167 [1/1] (2.28ns)   --->   "%fullIndex = add i23 %j_cast5, %tmp_2" [SobelLab4/Sobel.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%fullIndex_cast = sext i23 %fullIndex to i32" [SobelLab4/Sobel.cpp:99]
ST_30 : Operation 169 [1/1] (1.76ns)   --->   "br label %.loopexit" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]
ST_30 : Operation 170 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_3) nounwind" [SobelLab4/Sobel.cpp:102]
ST_30 : Operation 171 [1/1] (1.63ns)   --->   "%i_5 = add i11 %i4, 1" [SobelLab4/Sobel.cpp:97]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader5" [SobelLab4/Sobel.cpp:97]

 <State 31> : 2.55ns
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%y_weight_0_i = phi i32 [ 0, %8 ], [ %y_weight_1_i, %.loopexit.loopexit ]" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "%x_weight_0_i = phi i32 [ 0, %8 ], [ %x_weight_1_i, %.loopexit.loopexit ]" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ 0, %8 ], [ %i_7, %.loopexit.loopexit ]"
ST_31 : Operation 176 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %i_0_i, -1" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_31 : Operation 178 [1/1] (1.56ns)   --->   "%i_7 = add i2 %i_0_i, 1" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %_ifconv, label %.preheader.preheader.i" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 180 [1/1] (1.56ns)   --->   "%tmp_18 = add i2 %i_0_i, -1" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i2 %i_0_i to i5" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)" [SobelLab4/Sobel.cpp:47->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %tmp_34 to i5" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 184 [1/1] (1.73ns)   --->   "%tmp_35 = sub i5 %p_shl5_cast, %tmp_19_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (1.76ns)   --->   "br label %.preheader.i" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i32 %fullIndex_cast to i33" [SobelLab4/Sobel.cpp:99]
ST_31 : Operation 187 [1/1] (2.55ns)   --->   "%out_pix4_sum8 = add i33 %tmp_22_cast, %tmp_25_cast" [SobelLab4/Sobel.cpp:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (0.00ns)   --->   "%out_pix4_sum8_cast = zext i33 %out_pix4_sum8 to i64" [SobelLab4/Sobel.cpp:99]
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%gmem1_addr_5 = getelementptr i32* %gmem1, i64 %out_pix4_sum8_cast" [SobelLab4/Sobel.cpp:99]
ST_31 : Operation 190 [1/1] (1.63ns)   --->   "%j_2 = add i11 1, %j" [SobelLab4/Sobel.cpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 1.78ns
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%y_weight_1_i = phi i32 [ %y_weight, %9 ], [ %y_weight_0_i, %.preheader.preheader.i ]"
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%x_weight_1_i = phi i32 [ %x_weight, %9 ], [ %x_weight_0_i, %.preheader.preheader.i ]"
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j_3, %9 ], [ 0, %.preheader.preheader.i ]"
ST_32 : Operation 194 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %j_0_i, -1" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_32 : Operation 196 [1/1] (1.56ns)   --->   "%j_3 = add i2 %j_0_i, 1" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.loopexit.loopexit, label %9" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]
ST_32 : Operation 198 [1/1] (1.56ns)   --->   "%tmp_23 = add i2 %j_0_i, -1" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i2 %j_0_i to i5" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_32 : Operation 200 [1/1] (1.78ns)   --->   "%tmp_37 = add i5 %tmp_35, %tmp_26_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 201 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 33> : 8.75ns
ST_33 : Operation 202 [2/2] (8.75ns)   --->   "%tmp_36 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 %tmp_18, i2 %tmp_23, i8* %gmem0, i32 %inter_pix_read)" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i5 %tmp_37 to i64" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_33 : Operation 204 [1/1] (0.00ns)   --->   "%x_op_addr = getelementptr [9 x i3]* @x_op, i64 0, i64 %tmp_37_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_33 : Operation 205 [1/1] (0.00ns)   --->   "%y_op_addr = getelementptr [9 x i3]* @y_op, i64 0, i64 %tmp_37_cast" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_33 : Operation 206 [2/2] (3.25ns)   --->   "%x_op_load = load i3* %x_op_addr, align 1" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_33 : Operation 207 [2/2] (3.25ns)   --->   "%y_op_load = load i3* %y_op_addr, align 1" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>

 <State 34> : 8.75ns
ST_34 : Operation 208 [1/2] (8.75ns)   --->   "%tmp_36 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 %tmp_18, i2 %tmp_23, i8* %gmem0, i32 %inter_pix_read)" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 209 [1/2] (3.25ns)   --->   "%x_op_load = load i3* %x_op_addr, align 1" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_34 : Operation 210 [1/2] (3.25ns)   --->   "%y_op_load = load i3* %y_op_addr, align 1" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>

 <State 35> : 8.75ns
ST_35 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_25_cast_cast = zext i8 %tmp_36 to i12" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_35 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_27_cast_cast = sext i3 %x_op_load to i12" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_35 : Operation 213 [1/1] (3.36ns)   --->   "%tmp_28 = mul i12 %tmp_27_cast_cast, %tmp_25_cast_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i12 %tmp_28 to i32" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]
ST_35 : Operation 215 [1/1] (3.02ns)   --->   "%x_weight = add nsw i32 %x_weight_1_i, %tmp_28_cast" [SobelLab4/Sobel.cpp:50->SobelLab4/Sobel.cpp:100]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 216 [2/2] (8.75ns)   --->   "%tmp_38 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 %tmp_18, i2 %tmp_23, i8* %gmem0, i32 %inter_pix_read)" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 36> : 8.75ns
ST_36 : Operation 217 [1/2] (8.75ns)   --->   "%tmp_38 = call fastcc zeroext i8 @getVal(i23 %fullIndex, i2 %tmp_18, i2 %tmp_23, i8* %gmem0, i32 %inter_pix_read)" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 37> : 6.38ns
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_30_cast_cast = zext i8 %tmp_38 to i12" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_31_cast_cast = sext i3 %y_op_load to i12" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_37 : Operation 220 [1/1] (3.36ns)   --->   "%tmp_32 = mul i12 %tmp_31_cast_cast, %tmp_30_cast_cast" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i12 %tmp_32 to i32" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]
ST_37 : Operation 222 [1/1] (3.02ns)   --->   "%y_weight = add nsw i32 %y_weight_1_i, %tmp_32_cast" [SobelLab4/Sobel.cpp:53->SobelLab4/Sobel.cpp:100]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader.i" [SobelLab4/Sobel.cpp:48->SobelLab4/Sobel.cpp:100]

 <State 38> : 8.75ns
ST_38 : Operation 224 [1/1] (2.47ns)   --->   "%tmp_10 = icmp sgt i32 %x_weight_0_i, 0" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i32 %x_weight_0_i to i8" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]
ST_38 : Operation 226 [1/1] (1.91ns)   --->   "%tmp_24 = sub i8 0, %tmp_50" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_27 = select i1 %tmp_10, i8 %tmp_50, i8 %tmp_24" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 228 [1/1] (2.47ns)   --->   "%tmp_13 = icmp sgt i32 %y_weight_0_i, 0" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i32 %y_weight_0_i to i8" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]
ST_38 : Operation 230 [1/1] (1.91ns)   --->   "%tmp_30 = sub i8 0, %tmp_51" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_16)   --->   "%tmp_31 = select i1 %tmp_13, i8 %tmp_51, i8 %tmp_30" [SobelLab4/Sobel.cpp:57->SobelLab4/Sobel.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 232 [1/1] (1.91ns) (out node of the LUT)   --->   "%tmp_16 = add i8 %tmp_27, %tmp_31" [SobelLab4/Sobel.cpp:59->SobelLab4/Sobel.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node edge_val_1_i)   --->   "%edge_val = xor i8 %tmp_16, -1" [SobelLab4/Sobel.cpp:59->SobelLab4/Sobel.cpp:100]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 234 [1/1] (1.55ns)   --->   "%tmp_17 = icmp ult i8 %tmp_16, 55" [SobelLab4/Sobel.cpp:62->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 235 [1/1] (1.55ns)   --->   "%tmp_20 = icmp ugt i8 %tmp_16, -101" [SobelLab4/Sobel.cpp:64->SobelLab4/Sobel.cpp:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node edge_val_1_i)   --->   "%p_i = select i1 %tmp_17, i8 -1, i8 0" [SobelLab4/Sobel.cpp:62->SobelLab4/Sobel.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node edge_val_1_i)   --->   "%tmp_33 = or i1 %tmp_17, %tmp_20" [SobelLab4/Sobel.cpp:62->SobelLab4/Sobel.cpp:100]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 238 [1/1] (1.24ns) (out node of the LUT)   --->   "%edge_val_1_i = select i1 %tmp_33, i8 %p_i, i8 %edge_val" [SobelLab4/Sobel.cpp:62->SobelLab4/Sobel.cpp:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 239 [1/1] (8.75ns)   --->   "%gmem1_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_5, i32 1)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 8.75ns
ST_39 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_21 = zext i8 %edge_val_1_i to i32" [SobelLab4/Sobel.cpp:100]
ST_39 : Operation 241 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_5, i32 %tmp_21, i4 -1)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 8.75ns
ST_40 : Operation 242 [5/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 41> : 8.75ns
ST_41 : Operation 243 [4/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 8.75ns
ST_42 : Operation 244 [3/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 8.75ns
ST_43 : Operation 245 [2/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 8.75ns
ST_44 : Operation 246 [1/5] (8.75ns)   --->   "%gmem1_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_5)" [SobelLab4/Sobel.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 247 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_6) nounwind" [SobelLab4/Sobel.cpp:101]
ST_44 : Operation 248 [1/1] (0.00ns)   --->   "br label %7" [SobelLab4/Sobel.cpp:98]

 <State 45> : 8.75ns
ST_45 : Operation 249 [6/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 8.75ns
ST_46 : Operation 250 [5/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 8.75ns
ST_47 : Operation 251 [4/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 8.75ns
ST_48 : Operation 252 [3/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 8.75ns
ST_49 : Operation 253 [2/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 50> : 8.75ns
ST_50 : Operation 254 [1/7] (8.75ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 255 [1/1] (8.75ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_4, i32 2073600)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 256 [1/1] (1.76ns)   --->   "br label %.preheader" [SobelLab4/Sobel.cpp:104]

 <State 51> : 8.75ns
ST_51 : Operation 257 [1/1] (0.00ns)   --->   "%i5 = phi i21 [ 0, %.preheader.preheader ], [ %i_6, %14 ]"
ST_51 : Operation 258 [1/1] (2.44ns)   --->   "%exitcond1 = icmp eq i21 %i5, -23552" [SobelLab4/Sobel.cpp:104]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 259 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2073600, i64 2073600, i64 2073600) nounwind"
ST_51 : Operation 260 [1/1] (2.22ns)   --->   "%i_6 = add i21 %i5, 1" [SobelLab4/Sobel.cpp:104]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %15, label %11" [SobelLab4/Sobel.cpp:104]
ST_51 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str12) nounwind" [SobelLab4/Sobel.cpp:104]
ST_51 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str12) nounwind" [SobelLab4/Sobel.cpp:104]
ST_51 : Operation 264 [1/1] (8.75ns)   --->   "%gmem1_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:105]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 265 [1/1] (0.00ns)   --->   "%val = trunc i32 %gmem1_addr_4_read to i8" [SobelLab4/Sobel.cpp:105]
ST_51 : Operation 266 [1/1] (1.76ns)   --->   "br label %12" [SobelLab4/Sobel.cpp:107]
ST_51 : Operation 267 [5/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 8.75ns
ST_52 : Operation 268 [1/1] (0.00ns)   --->   "%j6 = phi i3 [ 0, %11 ], [ %j_1, %13 ]"
ST_52 : Operation 269 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j6, -4" [SobelLab4/Sobel.cpp:107]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 270 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"
ST_52 : Operation 271 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j6, 1" [SobelLab4/Sobel.cpp:107]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %14, label %13" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 273 [1/1] (0.00ns)   --->   "%fourWide_load_1 = load i32* %fourWide"
ST_52 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [SobelLab4/Sobel.cpp:108]
ST_52 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i3 %j6 to i2" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 276 [1/1] (0.00ns)   --->   "%start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_7, i3 0)" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 277 [1/1] (0.00ns)   --->   "%end_pos = or i5 %start_pos, 7" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 278 [1/1] (1.36ns)   --->   "%tmp_9 = icmp ugt i5 %start_pos, %end_pos" [SobelLab4/Sobel.cpp:107]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_11 = zext i5 %start_pos to i6" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_12 = zext i5 %end_pos to i6" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_14 = zext i8 %val to i32" [SobelLab4/Sobel.cpp:105]
ST_52 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_15 = xor i6 %tmp_11, 31" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_19 = select i1 %tmp_9, i6 %tmp_11, i6 %tmp_12" [SobelLab4/Sobel.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_22 = select i1 %tmp_9, i6 %tmp_12, i6 %tmp_11" [SobelLab4/Sobel.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_25 = select i1 %tmp_9, i6 %tmp_15, i6 %tmp_11" [SobelLab4/Sobel.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_26 = xor i6 %tmp_19, 31" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_29 = zext i6 %tmp_25 to i32" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_39 = zext i6 %tmp_22 to i32" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_40 = zext i6 %tmp_26 to i32" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 290 [1/1] (3.14ns) (out node of the LUT)   --->   "%tmp_41 = shl i32 %tmp_14, %tmp_29" [SobelLab4/Sobel.cpp:105]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_42 = call i32 @llvm.part.select.i32(i32 %tmp_41, i32 31, i32 0)" [SobelLab4/Sobel.cpp:105]
ST_52 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_43 = select i1 %tmp_9, i32 %tmp_42, i32 %tmp_41" [SobelLab4/Sobel.cpp:107]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_44 = shl i32 -1, %tmp_39" [SobelLab4/Sobel.cpp:107]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_45 = lshr i32 -1, %tmp_40" [SobelLab4/Sobel.cpp:107]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 295 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_demorgan = and i32 %tmp_44, %tmp_45" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_46 = xor i32 %p_demorgan, -1" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_47 = and i32 %fourWide_load_1, %tmp_46" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node fourWide_1)   --->   "%tmp_48 = and i32 %tmp_43, %p_demorgan" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 299 [1/1] (0.99ns) (out node of the LUT)   --->   "%fourWide_1 = or i32 %tmp_47, %tmp_48" [SobelLab4/Sobel.cpp:107]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 300 [1/1] (0.00ns)   --->   "store i32 %fourWide_1, i32* %fourWide" [SobelLab4/Sobel.cpp:106]
ST_52 : Operation 301 [1/1] (0.00ns)   --->   "br label %12" [SobelLab4/Sobel.cpp:107]
ST_52 : Operation 302 [1/1] (0.00ns)   --->   "%fourWide_load = load i32* %fourWide" [SobelLab4/Sobel.cpp:109]
ST_52 : Operation 303 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_4, i32 %fourWide_load, i4 -1)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 304 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str12, i32 %tmp_4) nounwind" [SobelLab4/Sobel.cpp:110]
ST_52 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader" [SobelLab4/Sobel.cpp:104]

 <State 53> : 8.75ns
ST_53 : Operation 306 [4/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 8.75ns
ST_54 : Operation 307 [3/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 8.75ns
ST_55 : Operation 308 [2/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 8.75ns
ST_56 : Operation 309 [1/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_4)" [SobelLab4/Sobel.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 310 [1/1] (0.00ns)   --->   "ret void" [SobelLab4/Sobel.cpp:111]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inter_pix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_pix]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_op]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ y_op]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_pix_read         (read             ) [ 000000000000000000000000000000000000000000000000000000000]
inter_pix_read       (read             ) [ 001111111111111111111111111111111111111111111000000000000]
out_pix3             (partselect       ) [ 001111111111111111111111111111111111111111111000000000000]
tmp_s                (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_25_cast          (zext             ) [ 000111111111111111111111111111111111111111111000000000000]
tmp_25_cast1         (zext             ) [ 000111111111111111111111111110000000000000000000000000000]
gmem1_addr           (getelementptr    ) [ 000111110000000000000000000000000000000000000000000000000]
StgValue_64          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_65          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_66          (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_67          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_68          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_69          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_70          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_71          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_wr_req    (writereq         ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_73          (br               ) [ 001100000000000000000000000000000000000000000000000000000]
i                    (phi              ) [ 000100000000000000000000000000000000000000000000000000000]
tmp                  (icmp             ) [ 000100000000000000000000000000000000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
i_1                  (add              ) [ 001100000000000000000000000000000000000000000000000000000]
StgValue_78          (br               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_79          (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_80          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_81          (br               ) [ 001100000000000000000000000000000000000000000000000000000]
out_pix4_sum6        (add              ) [ 000000010000000000000000000000000000000000000000000000000]
gmem1_addr_wr_resp   (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000]
out_pix4_sum6_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_1         (getelementptr    ) [ 000000001111100000000000000000000000000000000000000000000]
gmem1_addr_1_wr_req  (writereq         ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_91          (br               ) [ 000000011000000000000000000000000000000000000000000000000]
i1                   (phi              ) [ 000000001000000000000000000000000000000000000000000000000]
exitcond4            (icmp             ) [ 000000001000000000000000000000000000000000000000000000000]
empty_5              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_95          (br               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_96          (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_97          (write            ) [ 000000000000000000000000000000000000000000000000000000000]
i_2                  (add              ) [ 000000011000000000000000000000000000000000000000000000000]
StgValue_99          (br               ) [ 000000011000000000000000000000000000000000000000000000000]
gmem1_addr_1_wr_resp (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_105         (br               ) [ 000000000000111111111000000000000000000000000000000000000]
i2                   (phi              ) [ 000000000000010000000000000000000000000000000000000000000]
tmp_5                (icmp             ) [ 000000000000011111111000000000000000000000000000000000000]
empty_6              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_109         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_6_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
out_pix4_sum1        (add              ) [ 000000000000001000000000000000000000000000000000000000000]
i_3                  (add              ) [ 000000000000111111111000000000000000000000000000000000000]
StgValue_113         (br               ) [ 000000000000011111111111111110000000000000000000000000000]
out_pix4_sum1_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_2         (getelementptr    ) [ 000000000000000111111000000000000000000000000000000000000]
gmem1_addr_4_req     (writereq         ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_117         (write            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_122         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_4_resp    (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_124         (br               ) [ 000000000000111111111000000000000000000000000000000000000]
i3                   (phi              ) [ 000000000000000000000100000000000000000000000000000000000]
tmp_8                (icmp             ) [ 000000000000000000000111111110000000000000000000000000000]
empty_7              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_128         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_9_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
out_pix4_sum2        (add              ) [ 000000000000000000000010000000000000000000000000000000000]
i_4                  (add              ) [ 000000000000010000000111111110000000000000000000000000000]
StgValue_132         (br               ) [ 000000000000000000000111111111111111111111111000000000000]
out_pix4_sum2_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_3         (getelementptr    ) [ 000000000000000000000001111110000000000000000000000000000]
gmem1_addr_5_req     (writereq         ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_136         (write            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_141         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_5_resp    (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_143         (br               ) [ 000000000000010000000111111110000000000000000000000000000]
i4                   (phi              ) [ 000000000000000000000000000001111111111111111000000000000]
exitcond3            (icmp             ) [ 000000000000000000000000000001111111111111111000000000000]
empty_8              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_147         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_148         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_3                (specregionbegin  ) [ 000000000000000000000000000000111111111111111000000000000]
p_shl                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl1               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl1_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_2                (sub              ) [ 000000000000000000000000000000111111111111111000000000000]
StgValue_155         (br               ) [ 000000000000000000000000000001111111111111111000000000000]
fourWide             (alloca           ) [ 000000000000000000000000000000000000000000000111111110000]
tmp_1                (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_4         (getelementptr    ) [ 000000000000000000000000000000000000000000000111111111111]
j                    (phi              ) [ 000000000000000000000000000000111111110000000000000000000]
j_cast5              (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
exitcond2            (icmp             ) [ 000000000000000000000000000001111111111111111000000000000]
empty_9              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_164         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_165         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_6                (specregionbegin  ) [ 000000000000000000000000000000011111111111111000000000000]
fullIndex            (add              ) [ 000000000000000000000000000000011111110000000000000000000]
fullIndex_cast       (sext             ) [ 000000000000000000000000000000011111110000000000000000000]
StgValue_169         (br               ) [ 000000000000000000000000000001111111111111111000000000000]
empty_13             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
i_5                  (add              ) [ 000000000000000000000100000001111111111111111000000000000]
StgValue_172         (br               ) [ 000000000000000000000100000001111111111111111000000000000]
y_weight_0_i         (phi              ) [ 000000000000000000000000000000011111111000000000000000000]
x_weight_0_i         (phi              ) [ 000000000000000000000000000000011111111000000000000000000]
i_0_i                (phi              ) [ 000000000000000000000000000000010000000000000000000000000]
exitcond1_i          (icmp             ) [ 000000000000000000000000000001111111111111111000000000000]
empty_10             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
i_7                  (add              ) [ 000000000000000000000000000001111111111111111000000000000]
StgValue_179         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_18               (add              ) [ 000000000000000000000000000000001111110000000000000000000]
tmp_19_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_34               (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
p_shl5_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_35               (sub              ) [ 000000000000000000000000000000001111110000000000000000000]
StgValue_185         (br               ) [ 000000000000000000000000000001111111111111111000000000000]
tmp_22_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
out_pix4_sum8        (add              ) [ 000000000000000000000000000000000000000000000000000000000]
out_pix4_sum8_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_5         (getelementptr    ) [ 000000000000000000000000000000000000001111111000000000000]
j_2                  (add              ) [ 000000000000000000000000000001100000001111111000000000000]
y_weight_1_i         (phi              ) [ 000000000000000000000000000001111111111111111000000000000]
x_weight_1_i         (phi              ) [ 000000000000000000000000000001111111001111111000000000000]
j_0_i                (phi              ) [ 000000000000000000000000000000001000000000000000000000000]
exitcond_i           (icmp             ) [ 000000000000000000000000000001111111111111111000000000000]
empty_11             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
j_3                  (add              ) [ 000000000000000000000000000001111111111111111000000000000]
StgValue_197         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_23               (add              ) [ 000000000000000000000000000000000111100000000000000000000]
tmp_26_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_37               (add              ) [ 000000000000000000000000000000000100000000000000000000000]
StgValue_201         (br               ) [ 000000000000000000000000000001111111111111111000000000000]
tmp_37_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
x_op_addr            (getelementptr    ) [ 000000000000000000000000000000000010000000000000000000000]
y_op_addr            (getelementptr    ) [ 000000000000000000000000000000000010000000000000000000000]
tmp_36               (call             ) [ 000000000000000000000000000000000001000000000000000000000]
x_op_load            (load             ) [ 000000000000000000000000000000000001000000000000000000000]
y_op_load            (load             ) [ 000000000000000000000000000000000001110000000000000000000]
tmp_25_cast_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_27_cast_cast     (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_28               (mul              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_28_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
x_weight             (add              ) [ 000000000000000000000000000001111000111111111000000000000]
tmp_38               (call             ) [ 000000000000000000000000000000000000010000000000000000000]
tmp_30_cast_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_31_cast_cast     (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_32               (mul              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_32_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000000]
y_weight             (add              ) [ 000000000000000000000000000001111111111111111000000000000]
StgValue_223         (br               ) [ 000000000000000000000000000001111111111111111000000000000]
tmp_10               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_50               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_24               (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_27               (select           ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_13               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_51               (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_30               (sub              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_31               (select           ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_16               (add              ) [ 000000000000000000000000000000000000000000000000000000000]
edge_val             (xor              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_17               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_20               (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
p_i                  (select           ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_33               (or               ) [ 000000000000000000000000000000000000000000000000000000000]
edge_val_1_i         (select           ) [ 000000000000000000000000000000000000000100000000000000000]
gmem1_addr_7_req     (writereq         ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_21               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_241         (write            ) [ 000000000000000000000000000000000000000000000000000000000]
gmem1_addr_7_resp    (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000]
empty_12             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_248         (br               ) [ 000000000000000000000000000001111111111111111000000000000]
p_rd_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000000000]
p_wr_req             (writereq         ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_256         (br               ) [ 000000000000000000000000000000000000000000000000001110000]
i5                   (phi              ) [ 000000000000000000000000000000000000000000000000000100000]
exitcond1            (icmp             ) [ 000000000000000000000000000000000000000000000000000110000]
empty_14             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
i_6                  (add              ) [ 000000000000000000000000000000000000000000000000001110000]
StgValue_261         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_262         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_4                (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000010000]
gmem1_addr_4_read    (read             ) [ 000000000000000000000000000000000000000000000000000000000]
val                  (trunc            ) [ 000000000000000000000000000000000000000000000000000010000]
StgValue_266         (br               ) [ 000000000000000000000000000000000000000000000000000110000]
j6                   (phi              ) [ 000000000000000000000000000000000000000000000000000010000]
exitcond             (icmp             ) [ 000000000000000000000000000000000000000000000000000110000]
empty_15             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000]
j_1                  (add              ) [ 000000000000000000000000000000000000000000000000000110000]
StgValue_272         (br               ) [ 000000000000000000000000000000000000000000000000000000000]
fourWide_load_1      (load             ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_274         (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_7                (trunc            ) [ 000000000000000000000000000000000000000000000000000000000]
start_pos            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000]
end_pos              (or               ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_9                (icmp             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_11               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_12               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_14               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_15               (xor              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_19               (select           ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_22               (select           ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_25               (select           ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_26               (xor              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_29               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_39               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_40               (zext             ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_41               (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_42               (partselect       ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_43               (select           ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_44               (shl              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_45               (lshr             ) [ 000000000000000000000000000000000000000000000000000000000]
p_demorgan           (and              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_46               (xor              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_47               (and              ) [ 000000000000000000000000000000000000000000000000000000000]
tmp_48               (and              ) [ 000000000000000000000000000000000000000000000000000000000]
fourWide_1           (or               ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_300         (store            ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_301         (br               ) [ 000000000000000000000000000000000000000000000000000110000]
fourWide_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_303         (write            ) [ 000000000000000000000000000000000000000000000000000000000]
empty_16             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_305         (br               ) [ 000000000000000000000000000000000000000000000000001110000]
p_wr_resp            (writeresp        ) [ 000000000000000000000000000000000000000000000000000000000]
StgValue_310         (ret              ) [ 000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter_pix">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_pix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_op">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_op"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_op">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_op"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i11.i7"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getVal"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="fourWide_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fourWide/29 "/>
</bind>
</comp>

<comp id="182" class="1004" name="out_pix_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_pix_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="inter_pix_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inter_pix_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_writeresp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem1_addr_wr_req/2 gmem1_addr_wr_resp/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="StgValue_80_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="0" index="3" bw="1" slack="0"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_80/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_writeresp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="12" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem1_addr_1_wr_req/7 gmem1_addr_1_wr_resp/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="StgValue_97_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="0" index="3" bw="1" slack="0"/>
<pin id="223" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_97/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_writeresp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem1_addr_4_req/14 gmem1_addr_4_resp/16 "/>
</bind>
</comp>

<comp id="235" class="1004" name="StgValue_117_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="0" index="3" bw="1" slack="0"/>
<pin id="240" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_117/15 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_writeresp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem1_addr_5_req/22 gmem1_addr_5_resp/24 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_136_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="1" slack="0"/>
<pin id="257" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_136/23 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_writeresp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="22" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/29 p_wr_req/50 p_wr_resp/51 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_writeresp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem1_addr_7_req/38 gmem1_addr_7_resp/40 "/>
</bind>
</comp>

<comp id="276" class="1004" name="StgValue_241_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="0" index="3" bw="1" slack="0"/>
<pin id="281" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_241/39 "/>
</bind>
</comp>

<comp id="286" class="1004" name="gmem1_addr_4_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="7"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_4_read/51 "/>
</bind>
</comp>

<comp id="292" class="1004" name="StgValue_303_write_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="8"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="0" index="3" bw="1" slack="0"/>
<pin id="297" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_303/52 "/>
</bind>
</comp>

<comp id="300" class="1004" name="x_op_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_op_addr/33 "/>
</bind>
</comp>

<comp id="307" class="1004" name="y_op_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_op_addr/33 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="317" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_op_load/33 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="322" dir="1" index="2" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_op_load/33 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="1"/>
<pin id="326" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="11" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="1"/>
<pin id="337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="i1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="16" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/8 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i2_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="21" slack="1"/>
<pin id="348" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="i2_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="21" slack="0"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="1" slack="1"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/13 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i3_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="21" slack="1"/>
<pin id="359" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="i3_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="21" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="12" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/21 "/>
</bind>
</comp>

<comp id="368" class="1005" name="i4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="1"/>
<pin id="370" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i4 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="i4_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="1" slack="1"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4/29 "/>
</bind>
</comp>

<comp id="380" class="1005" name="j_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="1"/>
<pin id="382" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="j_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="11" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/30 "/>
</bind>
</comp>

<comp id="392" class="1005" name="y_weight_0_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_0_i (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="y_weight_0_i_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_weight_0_i/31 "/>
</bind>
</comp>

<comp id="404" class="1005" name="x_weight_0_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_0_i (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="x_weight_0_i_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="32" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_weight_0_i/31 "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_0_i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="1"/>
<pin id="418" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_0_i_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="2" slack="0"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/31 "/>
</bind>
</comp>

<comp id="427" class="1005" name="y_weight_1_i_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_weight_1_i (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="y_weight_1_i_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="32" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_weight_1_i/32 "/>
</bind>
</comp>

<comp id="439" class="1005" name="x_weight_1_i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_weight_1_i (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="x_weight_1_i_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="32" slack="1"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_weight_1_i/32 "/>
</bind>
</comp>

<comp id="451" class="1005" name="j_0_i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="1"/>
<pin id="453" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="j_0_i_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="1" slack="1"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/32 "/>
</bind>
</comp>

<comp id="462" class="1005" name="i5_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="21" slack="1"/>
<pin id="464" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="i5_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="21" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/51 "/>
</bind>
</comp>

<comp id="473" class="1005" name="j6_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="1"/>
<pin id="475" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="477" class="1004" name="j6_phi_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="3" slack="0"/>
<pin id="481" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="482" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/52 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_getVal_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="23" slack="3"/>
<pin id="487" dir="0" index="2" bw="2" slack="2"/>
<pin id="488" dir="0" index="3" bw="2" slack="1"/>
<pin id="489" dir="0" index="4" bw="8" slack="0"/>
<pin id="490" dir="0" index="5" bw="32" slack="18"/>
<pin id="491" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_36/33 tmp_38/35 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="8"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fourWide_load_1/52 fourWide_load/52 "/>
</bind>
</comp>

<comp id="498" class="1005" name="reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="1"/>
<pin id="500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 tmp_38 "/>
</bind>
</comp>

<comp id="502" class="1004" name="out_pix3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="30" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="0" index="2" bw="3" slack="0"/>
<pin id="506" dir="0" index="3" bw="6" slack="0"/>
<pin id="507" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_pix3/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_s_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="30" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_25_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="30" slack="1"/>
<pin id="517" dir="1" index="1" bw="33" slack="15"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_25_cast1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="30" slack="1"/>
<pin id="520" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast1/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="gmem1_addr_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="30" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="i_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="out_pix4_sum6_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="30" slack="4"/>
<pin id="542" dir="0" index="1" bw="22" slack="0"/>
<pin id="543" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum6/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="out_pix4_sum6_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_pix4_sum6_cast/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="gmem1_addr_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="31" slack="0"/>
<pin id="551" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_1/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="exitcond4_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="i_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="21" slack="0"/>
<pin id="569" dir="0" index="1" bw="16" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_6_cast_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="21" slack="0"/>
<pin id="575" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/13 "/>
</bind>
</comp>

<comp id="577" class="1004" name="out_pix4_sum1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="21" slack="0"/>
<pin id="579" dir="0" index="1" bw="30" slack="11"/>
<pin id="580" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum1/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="i_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="21" slack="0"/>
<pin id="584" dir="0" index="1" bw="12" slack="0"/>
<pin id="585" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/13 "/>
</bind>
</comp>

<comp id="588" class="1004" name="out_pix4_sum1_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="31" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_pix4_sum1_cast/14 "/>
</bind>
</comp>

<comp id="591" class="1004" name="gmem1_addr_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="31" slack="0"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_2/14 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_8_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="21" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/21 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_9_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="21" slack="0"/>
<pin id="606" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/21 "/>
</bind>
</comp>

<comp id="608" class="1004" name="out_pix4_sum2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="21" slack="0"/>
<pin id="610" dir="0" index="1" bw="30" slack="12"/>
<pin id="611" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum2/21 "/>
</bind>
</comp>

<comp id="613" class="1004" name="i_4_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="21" slack="0"/>
<pin id="615" dir="0" index="1" bw="12" slack="0"/>
<pin id="616" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/21 "/>
</bind>
</comp>

<comp id="619" class="1004" name="out_pix4_sum2_cast_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="31" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_pix4_sum2_cast/22 "/>
</bind>
</comp>

<comp id="622" class="1004" name="gmem1_addr_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="31" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_3/22 "/>
</bind>
</comp>

<comp id="629" class="1004" name="exitcond3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="0"/>
<pin id="631" dir="0" index="1" bw="11" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/29 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_shl_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="22" slack="0"/>
<pin id="637" dir="0" index="1" bw="11" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/29 "/>
</bind>
</comp>

<comp id="643" class="1004" name="p_shl_cast_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="22" slack="0"/>
<pin id="645" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/29 "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_shl1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="18" slack="0"/>
<pin id="649" dir="0" index="1" bw="11" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/29 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_shl1_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="18" slack="0"/>
<pin id="657" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/29 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="22" slack="0"/>
<pin id="661" dir="0" index="1" bw="18" slack="0"/>
<pin id="662" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/29 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="30" slack="14"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/29 "/>
</bind>
</comp>

<comp id="668" class="1004" name="gmem1_addr_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="30" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_4/29 "/>
</bind>
</comp>

<comp id="675" class="1004" name="j_cast5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="0"/>
<pin id="677" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5/30 "/>
</bind>
</comp>

<comp id="679" class="1004" name="exitcond2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="0"/>
<pin id="681" dir="0" index="1" bw="9" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/30 "/>
</bind>
</comp>

<comp id="685" class="1004" name="fullIndex_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="0" index="1" bw="23" slack="1"/>
<pin id="688" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fullIndex/30 "/>
</bind>
</comp>

<comp id="690" class="1004" name="fullIndex_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="23" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="fullIndex_cast/30 "/>
</bind>
</comp>

<comp id="694" class="1004" name="i_5_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="11" slack="1"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/30 "/>
</bind>
</comp>

<comp id="700" class="1004" name="exitcond1_i_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/31 "/>
</bind>
</comp>

<comp id="706" class="1004" name="i_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/31 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_18_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/31 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_19_cast_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/31 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_34_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="0" index="1" bw="2" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/31 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_shl5_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/31 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_35_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="4" slack="0"/>
<pin id="736" dir="0" index="1" bw="2" slack="0"/>
<pin id="737" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/31 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_22_cast_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="23" slack="1"/>
<pin id="742" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/31 "/>
</bind>
</comp>

<comp id="743" class="1004" name="out_pix4_sum8_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="30" slack="15"/>
<pin id="746" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_pix4_sum8/31 "/>
</bind>
</comp>

<comp id="748" class="1004" name="out_pix4_sum8_cast_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="33" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_pix4_sum8_cast/31 "/>
</bind>
</comp>

<comp id="752" class="1004" name="gmem1_addr_5_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="33" slack="0"/>
<pin id="755" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_5/31 "/>
</bind>
</comp>

<comp id="758" class="1004" name="j_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="0" index="1" bw="11" slack="1"/>
<pin id="761" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/31 "/>
</bind>
</comp>

<comp id="764" class="1004" name="exitcond_i_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="2" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/32 "/>
</bind>
</comp>

<comp id="770" class="1004" name="j_3_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="2" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/32 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_23_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/32 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_26_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/32 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_37_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="5" slack="1"/>
<pin id="788" dir="0" index="1" bw="2" slack="0"/>
<pin id="789" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/32 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_37_cast_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="1"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_cast/33 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_25_cast_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast_cast/35 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_27_cast_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="3" slack="1"/>
<pin id="802" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast_cast/35 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_30_cast_cast_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="1"/>
<pin id="805" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast_cast/37 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_31_cast_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="3"/>
<pin id="809" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast_cast/37 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_10_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="1"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/38 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_50_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/38 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_24_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="0"/>
<pin id="823" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/38 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_27_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="0"/>
<pin id="829" dir="0" index="2" bw="8" slack="0"/>
<pin id="830" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27/38 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_13_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/38 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_51_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/38 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_30_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="8" slack="0"/>
<pin id="847" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/38 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_31_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="8" slack="0"/>
<pin id="853" dir="0" index="2" bw="8" slack="0"/>
<pin id="854" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/38 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_16_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="0"/>
<pin id="861" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/38 "/>
</bind>
</comp>

<comp id="864" class="1004" name="edge_val_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="edge_val/38 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_17_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="0" index="1" bw="7" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/38 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_20_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/38 "/>
</bind>
</comp>

<comp id="882" class="1004" name="p_i_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/38 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_33_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_33/38 "/>
</bind>
</comp>

<comp id="896" class="1004" name="edge_val_1_i_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="0" index="2" bw="8" slack="0"/>
<pin id="900" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="edge_val_1_i/38 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_21_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/39 "/>
</bind>
</comp>

<comp id="908" class="1004" name="exitcond1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="21" slack="0"/>
<pin id="910" dir="0" index="1" bw="16" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/51 "/>
</bind>
</comp>

<comp id="914" class="1004" name="i_6_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="21" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/51 "/>
</bind>
</comp>

<comp id="920" class="1004" name="val_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="val/51 "/>
</bind>
</comp>

<comp id="924" class="1004" name="exitcond_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="3" slack="0"/>
<pin id="926" dir="0" index="1" bw="3" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/52 "/>
</bind>
</comp>

<comp id="930" class="1004" name="j_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="3" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/52 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_7_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="3" slack="0"/>
<pin id="938" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/52 "/>
</bind>
</comp>

<comp id="940" class="1004" name="start_pos_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="5" slack="0"/>
<pin id="942" dir="0" index="1" bw="2" slack="0"/>
<pin id="943" dir="0" index="2" bw="1" slack="0"/>
<pin id="944" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/52 "/>
</bind>
</comp>

<comp id="948" class="1004" name="end_pos_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="5" slack="0"/>
<pin id="950" dir="0" index="1" bw="4" slack="0"/>
<pin id="951" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/52 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_9_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="5" slack="0"/>
<pin id="956" dir="0" index="1" bw="5" slack="0"/>
<pin id="957" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/52 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_11_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="0"/>
<pin id="962" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/52 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_12_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="5" slack="0"/>
<pin id="966" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/52 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_14_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/52 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_15_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="0"/>
<pin id="973" dir="0" index="1" bw="6" slack="0"/>
<pin id="974" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_15/52 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_19_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="5" slack="0"/>
<pin id="980" dir="0" index="2" bw="5" slack="0"/>
<pin id="981" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/52 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_22_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="5" slack="0"/>
<pin id="988" dir="0" index="2" bw="5" slack="0"/>
<pin id="989" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/52 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_25_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="6" slack="0"/>
<pin id="996" dir="0" index="2" bw="5" slack="0"/>
<pin id="997" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/52 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_26_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="0"/>
<pin id="1003" dir="0" index="1" bw="6" slack="0"/>
<pin id="1004" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/52 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_29_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="6" slack="0"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/52 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_39_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="0"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/52 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_40_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="6" slack="0"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/52 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_41_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="0"/>
<pin id="1021" dir="0" index="1" bw="6" slack="0"/>
<pin id="1022" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_41/52 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_42_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="32" slack="0"/>
<pin id="1028" dir="0" index="2" bw="6" slack="0"/>
<pin id="1029" dir="0" index="3" bw="1" slack="0"/>
<pin id="1030" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/52 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_43_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="32" slack="0"/>
<pin id="1038" dir="0" index="2" bw="32" slack="0"/>
<pin id="1039" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/52 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="tmp_44_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="5" slack="0"/>
<pin id="1046" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_44/52 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_45_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="6" slack="0"/>
<pin id="1052" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_45/52 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="p_demorgan_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="0"/>
<pin id="1057" dir="0" index="1" bw="32" slack="0"/>
<pin id="1058" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/52 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_46_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_46/52 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_47_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="0"/>
<pin id="1069" dir="0" index="1" bw="32" slack="0"/>
<pin id="1070" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/52 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_48_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="0"/>
<pin id="1075" dir="0" index="1" bw="32" slack="0"/>
<pin id="1076" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_48/52 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="fourWide_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="0"/>
<pin id="1081" dir="0" index="1" bw="32" slack="0"/>
<pin id="1082" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="fourWide_1/52 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="StgValue_300_store_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="0" index="1" bw="32" slack="8"/>
<pin id="1088" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_300/52 "/>
</bind>
</comp>

<comp id="1090" class="1007" name="grp_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="0"/>
<pin id="1092" dir="0" index="1" bw="8" slack="0"/>
<pin id="1093" dir="0" index="2" bw="32" slack="3"/>
<pin id="1094" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_28/35 tmp_28_cast/35 x_weight/35 "/>
</bind>
</comp>

<comp id="1098" class="1007" name="grp_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="3" slack="0"/>
<pin id="1100" dir="0" index="1" bw="8" slack="0"/>
<pin id="1101" dir="0" index="2" bw="32" slack="5"/>
<pin id="1102" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_32/37 tmp_32_cast/37 y_weight/37 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="inter_pix_read_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="18"/>
<pin id="1108" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="inter_pix_read "/>
</bind>
</comp>

<comp id="1111" class="1005" name="out_pix3_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="30" slack="1"/>
<pin id="1113" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="out_pix3 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="tmp_25_cast_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="33" slack="15"/>
<pin id="1121" dir="1" index="1" bw="33" slack="15"/>
</pin_list>
<bind>
<opset="tmp_25_cast "/>
</bind>
</comp>

<comp id="1124" class="1005" name="tmp_25_cast1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="31" slack="4"/>
<pin id="1126" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="tmp_25_cast1 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="gmem1_addr_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="1"/>
<pin id="1133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="1140" class="1005" name="i_1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="11" slack="0"/>
<pin id="1142" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="out_pix4_sum6_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="31" slack="1"/>
<pin id="1147" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out_pix4_sum6 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="gmem1_addr_1_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="i_2_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="0"/>
<pin id="1161" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="out_pix4_sum1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="31" slack="1"/>
<pin id="1169" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out_pix4_sum1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="i_3_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="21" slack="0"/>
<pin id="1174" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="gmem1_addr_2_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="1"/>
<pin id="1179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_2 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="out_pix4_sum2_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="31" slack="1"/>
<pin id="1188" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="out_pix4_sum2 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="i_4_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="21" slack="0"/>
<pin id="1193" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="gmem1_addr_3_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="1"/>
<pin id="1198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_3 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_2_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="23" slack="1"/>
<pin id="1207" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="fourWide_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="8"/>
<pin id="1212" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="fourWide "/>
</bind>
</comp>

<comp id="1216" class="1005" name="gmem1_addr_4_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="1"/>
<pin id="1218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_4 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="fullIndex_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="23" slack="3"/>
<pin id="1228" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="fullIndex "/>
</bind>
</comp>

<comp id="1231" class="1005" name="fullIndex_cast_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fullIndex_cast "/>
</bind>
</comp>

<comp id="1236" class="1005" name="i_5_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="11" slack="1"/>
<pin id="1238" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="i_7_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="2" slack="0"/>
<pin id="1246" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="tmp_18_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="2" slack="2"/>
<pin id="1251" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_35_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="5" slack="1"/>
<pin id="1256" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="gmem1_addr_5_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_5 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="j_2_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="11" slack="1"/>
<pin id="1267" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="j_3_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="2" slack="0"/>
<pin id="1275" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="tmp_23_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="2" slack="1"/>
<pin id="1280" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_37_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="5" slack="1"/>
<pin id="1285" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="x_op_addr_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="4" slack="1"/>
<pin id="1290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_op_addr "/>
</bind>
</comp>

<comp id="1293" class="1005" name="y_op_addr_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="4" slack="1"/>
<pin id="1295" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_op_addr "/>
</bind>
</comp>

<comp id="1298" class="1005" name="x_op_load_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="3" slack="1"/>
<pin id="1300" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_op_load "/>
</bind>
</comp>

<comp id="1303" class="1005" name="y_op_load_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="3" slack="3"/>
<pin id="1305" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="y_op_load "/>
</bind>
</comp>

<comp id="1308" class="1005" name="x_weight_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_weight "/>
</bind>
</comp>

<comp id="1313" class="1005" name="y_weight_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="1"/>
<pin id="1315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_weight "/>
</bind>
</comp>

<comp id="1318" class="1005" name="edge_val_1_i_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="1"/>
<pin id="1320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="edge_val_1_i "/>
</bind>
</comp>

<comp id="1326" class="1005" name="i_6_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="21" slack="0"/>
<pin id="1328" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="val_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="8" slack="1"/>
<pin id="1333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1339" class="1005" name="j_1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="3" slack="0"/>
<pin id="1341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="94" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="70" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="94" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="72" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="244"><net_src comp="74" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="94" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="260"><net_src comp="72" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="261"><net_src comp="74" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="267"><net_src comp="116" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="118" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="94" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="70" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="72" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="284"><net_src comp="74" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="290"><net_src comp="156" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="74" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="72" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="140" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="10" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="140" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="300" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="307" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="78" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="86" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="360"><net_src comp="98" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="379"><net_src comp="372" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="384" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="396" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="407"><net_src comp="30" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="408" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="419"><net_src comp="128" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="427" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="437"><net_src comp="392" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="438"><net_src comp="431" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="449"><net_src comp="404" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="450"><net_src comp="443" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="454"><net_src comp="128" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="86" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="158" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="492"><net_src comp="138" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="484" pin=4"/></net>

<net id="497"><net_src comp="494" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="501"><net_src comp="484" pin="6"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="14" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="182" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="16" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="18" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="525"><net_src comp="2" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="512" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="521" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="532"><net_src comp="328" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="58" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="328" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="64" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="76" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="552"><net_src comp="2" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="548" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="559"><net_src comp="339" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="80" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="339" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="84" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="350" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="88" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="350" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="350" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="92" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="595"><net_src comp="2" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="591" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="602"><net_src comp="361" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="88" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="361" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="361" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="92" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="626"><net_src comp="2" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="628"><net_src comp="622" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="633"><net_src comp="372" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="102" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="110" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="372" pin="4"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="56" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="112" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="372" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="114" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="643" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="672"><net_src comp="2" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="674"><net_src comp="668" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="678"><net_src comp="384" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="384" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="120" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="675" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="368" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="420" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="130" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="420" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="134" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="420" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="130" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="420" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="136" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="420" pin="4"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="128" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="733"><net_src comp="722" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="718" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="2" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="64" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="380" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="455" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="130" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="455" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="134" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="455" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="130" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="455" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="782" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="799"><net_src comp="498" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="806"><net_src comp="498" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="814"><net_src comp="404" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="30" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="404" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="142" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="810" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="832"><net_src comp="816" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="833"><net_src comp="820" pin="2"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="392" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="30" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="392" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="142" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="840" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="834" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="840" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="844" pin="2"/><net_sink comp="850" pin=2"/></net>

<net id="862"><net_src comp="826" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="850" pin="3"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="144" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="858" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="146" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="858" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="148" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="870" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="144" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="142" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="870" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="876" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="882" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="864" pin="2"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="904" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="912"><net_src comp="466" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="88" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="466" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="152" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="286" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="477" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="160" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="477" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="164" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="477" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="168" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="158" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="952"><net_src comp="940" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="170" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="940" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="948" pin="2"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="940" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="948" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="975"><net_src comp="960" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="172" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="982"><net_src comp="954" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="960" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="964" pin="1"/><net_sink comp="977" pin=2"/></net>

<net id="990"><net_src comp="954" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="964" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="960" pin="1"/><net_sink comp="985" pin=2"/></net>

<net id="998"><net_src comp="954" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="971" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="960" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="1005"><net_src comp="977" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="172" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1010"><net_src comp="993" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="985" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="1001" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="968" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1007" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1031"><net_src comp="174" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1033"><net_src comp="18" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1034"><net_src comp="30" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1040"><net_src comp="954" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1025" pin="4"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="1019" pin="2"/><net_sink comp="1035" pin=2"/></net>

<net id="1047"><net_src comp="176" pin="0"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1011" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1053"><net_src comp="176" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="1015" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="1043" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="1055" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="176" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="494" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="1035" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1055" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="1067" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1089"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1095"><net_src comp="800" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="796" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1097"><net_src comp="439" pin="1"/><net_sink comp="1090" pin=2"/></net>

<net id="1103"><net_src comp="807" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1104"><net_src comp="803" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1105"><net_src comp="427" pin="1"/><net_sink comp="1098" pin=2"/></net>

<net id="1109"><net_src comp="188" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="484" pin=5"/></net>

<net id="1114"><net_src comp="502" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1117"><net_src comp="1111" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1118"><net_src comp="1111" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1122"><net_src comp="515" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1127"><net_src comp="518" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1130"><net_src comp="1124" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1134"><net_src comp="521" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="1143"><net_src comp="534" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1148"><net_src comp="540" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1153"><net_src comp="548" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1162"><net_src comp="561" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1170"><net_src comp="577" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1175"><net_src comp="582" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1180"><net_src comp="591" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1189"><net_src comp="608" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1194"><net_src comp="613" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1199"><net_src comp="622" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1208"><net_src comp="659" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1213"><net_src comp="178" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1219"><net_src comp="668" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1222"><net_src comp="1216" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1229"><net_src comp="685" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1234"><net_src comp="690" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1239"><net_src comp="694" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1247"><net_src comp="706" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1252"><net_src comp="712" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="1257"><net_src comp="734" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1262"><net_src comp="752" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1268"><net_src comp="758" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1276"><net_src comp="770" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1281"><net_src comp="776" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="484" pin=3"/></net>

<net id="1286"><net_src comp="786" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1291"><net_src comp="300" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1296"><net_src comp="307" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1301"><net_src comp="314" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1306"><net_src comp="319" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1311"><net_src comp="1090" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="1316"><net_src comp="1098" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1321"><net_src comp="896" pin="3"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1329"><net_src comp="914" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1334"><net_src comp="920" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1342"><net_src comp="930" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="477" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {2 3 4 5 6 7 8 9 10 11 12 14 15 16 17 18 19 20 22 23 24 25 26 27 28 38 39 40 41 42 43 44 50 51 52 53 54 55 56 }
 - Input state : 
	Port: sobel_filter : gmem0 | {33 34 35 36 }
	Port: sobel_filter : gmem1 | {29 45 46 47 48 49 50 51 }
	Port: sobel_filter : inter_pix | {1 }
	Port: sobel_filter : out_pix | {1 }
	Port: sobel_filter : x_op | {33 34 }
	Port: sobel_filter : y_op | {33 34 }
  - Chain level:
	State 1
	State 2
		gmem1_addr : 1
		gmem1_addr_wr_req : 2
	State 3
		tmp : 1
		i_1 : 1
		StgValue_78 : 2
	State 4
	State 5
	State 6
	State 7
		gmem1_addr_1 : 1
		gmem1_addr_1_wr_req : 2
	State 8
		exitcond4 : 1
		StgValue_95 : 2
		i_2 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_5 : 1
		StgValue_109 : 2
		tmp_6_cast : 1
		out_pix4_sum1 : 2
		i_3 : 1
	State 14
		gmem1_addr_2 : 1
		gmem1_addr_4_req : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_8 : 1
		StgValue_128 : 2
		tmp_9_cast : 1
		out_pix4_sum2 : 2
		i_4 : 1
	State 22
		gmem1_addr_3 : 1
		gmem1_addr_5_req : 2
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		exitcond3 : 1
		StgValue_147 : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp_2 : 3
		gmem1_addr_4 : 1
		p_rd_req : 2
	State 30
		j_cast5 : 1
		exitcond2 : 1
		StgValue_164 : 2
		fullIndex : 2
		fullIndex_cast : 3
	State 31
		exitcond1_i : 1
		i_7 : 1
		StgValue_179 : 2
		tmp_18 : 1
		tmp_19_cast : 1
		tmp_34 : 1
		p_shl5_cast : 2
		tmp_35 : 3
		out_pix4_sum8 : 1
		out_pix4_sum8_cast : 2
		gmem1_addr_5 : 3
	State 32
		exitcond_i : 1
		j_3 : 1
		StgValue_197 : 2
		tmp_23 : 1
		tmp_26_cast : 1
		tmp_37 : 2
	State 33
		x_op_addr : 1
		y_op_addr : 1
		x_op_load : 2
		y_op_load : 2
	State 34
	State 35
		tmp_28 : 1
		tmp_28_cast : 2
		x_weight : 3
	State 36
	State 37
		tmp_32 : 1
		tmp_32_cast : 2
		y_weight : 3
	State 38
		tmp_24 : 1
		tmp_27 : 2
		tmp_30 : 1
		tmp_31 : 2
		tmp_16 : 3
		edge_val : 4
		tmp_17 : 4
		tmp_20 : 4
		p_i : 5
		tmp_33 : 5
		edge_val_1_i : 5
	State 39
		StgValue_241 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		exitcond1 : 1
		i_6 : 1
		StgValue_261 : 2
	State 52
		exitcond : 1
		j_1 : 1
		StgValue_272 : 2
		tmp_7 : 1
		start_pos : 2
		end_pos : 3
		tmp_9 : 3
		tmp_11 : 3
		tmp_12 : 3
		tmp_15 : 4
		tmp_19 : 4
		tmp_22 : 4
		tmp_25 : 4
		tmp_26 : 5
		tmp_29 : 5
		tmp_39 : 5
		tmp_40 : 5
		tmp_41 : 6
		tmp_42 : 7
		tmp_43 : 8
		tmp_44 : 6
		tmp_45 : 6
		p_demorgan : 7
		tmp_46 : 7
		tmp_47 : 7
		tmp_48 : 9
		fourWide_1 : 7
		StgValue_300 : 7
		StgValue_303 : 1
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           i_1_fu_534          |    0    |    0    |    13   |
|          |      out_pix4_sum6_fu_540     |    0    |    0    |    37   |
|          |           i_2_fu_561          |    0    |    0    |    23   |
|          |      out_pix4_sum1_fu_577     |    0    |    0    |    37   |
|          |           i_3_fu_582          |    0    |    0    |    28   |
|          |      out_pix4_sum2_fu_608     |    0    |    0    |    37   |
|          |           i_4_fu_613          |    0    |    0    |    28   |
|          |        fullIndex_fu_685       |    0    |    0    |    30   |
|          |           i_5_fu_694          |    0    |    0    |    13   |
|    add   |           i_7_fu_706          |    0    |    0    |    10   |
|          |         tmp_18_fu_712         |    0    |    0    |    10   |
|          |      out_pix4_sum8_fu_743     |    0    |    0    |    39   |
|          |           j_2_fu_758          |    0    |    0    |    13   |
|          |           j_3_fu_770          |    0    |    0    |    10   |
|          |         tmp_23_fu_776         |    0    |    0    |    10   |
|          |         tmp_37_fu_786         |    0    |    0    |    15   |
|          |         tmp_16_fu_858         |    0    |    0    |    15   |
|          |           i_6_fu_914          |    0    |    0    |    28   |
|          |           j_1_fu_930          |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |           tmp_fu_528          |    0    |    0    |    13   |
|          |        exitcond4_fu_555       |    0    |    0    |    13   |
|          |          tmp_5_fu_567         |    0    |    0    |    18   |
|          |          tmp_8_fu_598         |    0    |    0    |    18   |
|          |        exitcond3_fu_629       |    0    |    0    |    13   |
|          |        exitcond2_fu_679       |    0    |    0    |    13   |
|          |       exitcond1_i_fu_700      |    0    |    0    |    8    |
|   icmp   |       exitcond_i_fu_764       |    0    |    0    |    8    |
|          |         tmp_10_fu_810         |    0    |    0    |    18   |
|          |         tmp_13_fu_834         |    0    |    0    |    18   |
|          |         tmp_17_fu_870         |    0    |    0    |    11   |
|          |         tmp_20_fu_876         |    0    |    0    |    11   |
|          |        exitcond1_fu_908       |    0    |    0    |    18   |
|          |        exitcond_fu_924        |    0    |    0    |    9    |
|          |          tmp_9_fu_954         |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|   call   |       grp_getVal_fu_484       |    0    |    8    |    95   |
|----------|-------------------------------|---------|---------|---------|
|          |       p_demorgan_fu_1055      |    0    |    0    |    32   |
|    and   |         tmp_47_fu_1067        |    0    |    0    |    32   |
|          |         tmp_48_fu_1073        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_27_fu_826         |    0    |    0    |    8    |
|          |         tmp_31_fu_850         |    0    |    0    |    8    |
|          |           p_i_fu_882          |    0    |    0    |    2    |
|  select  |      edge_val_1_i_fu_896      |    0    |    0    |    8    |
|          |         tmp_19_fu_977         |    0    |    0    |    5    |
|          |         tmp_22_fu_985         |    0    |    0    |    5    |
|          |         tmp_25_fu_993         |    0    |    0    |    6    |
|          |         tmp_43_fu_1035        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_659         |    0    |    0    |    29   |
|    sub   |         tmp_35_fu_734         |    0    |    0    |    13   |
|          |         tmp_24_fu_820         |    0    |    0    |    15   |
|          |         tmp_30_fu_844         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |        edge_val_fu_864        |    0    |    0    |    8    |
|    xor   |         tmp_15_fu_971         |    0    |    0    |    6    |
|          |         tmp_26_fu_1001        |    0    |    0    |    6    |
|          |         tmp_46_fu_1061        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_33_fu_890         |    0    |    0    |    2    |
|    or    |         end_pos_fu_948        |    0    |    0    |    0    |
|          |       fourWide_1_fu_1079      |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|    shl   |         tmp_41_fu_1019        |    0    |    0    |    19   |
|          |         tmp_44_fu_1043        |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|   lshr   |         tmp_45_fu_1049        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1090          |    1    |    0    |    0    |
|          |          grp_fu_1098          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    out_pix_read_read_fu_182   |    0    |    0    |    0    |
|   read   |   inter_pix_read_read_fu_188  |    0    |    0    |    0    |
|          | gmem1_addr_4_read_read_fu_286 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      grp_writeresp_fu_194     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_211     |    0    |    0    |    0    |
| writeresp|      grp_writeresp_fu_228     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_245     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_262     |    0    |    0    |    0    |
|          |      grp_writeresp_fu_269     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    StgValue_80_write_fu_201   |    0    |    0    |    0    |
|          |    StgValue_97_write_fu_218   |    0    |    0    |    0    |
|   write  |   StgValue_117_write_fu_235   |    0    |    0    |    0    |
|          |   StgValue_136_write_fu_252   |    0    |    0    |    0    |
|          |   StgValue_241_write_fu_276   |    0    |    0    |    0    |
|          |   StgValue_303_write_fu_292   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        out_pix3_fu_502        |    0    |    0    |    0    |
|          |         tmp_42_fu_1025        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_512         |    0    |    0    |    0    |
|          |       tmp_25_cast_fu_515      |    0    |    0    |    0    |
|          |      tmp_25_cast1_fu_518      |    0    |    0    |    0    |
|          |   out_pix4_sum6_cast_fu_545   |    0    |    0    |    0    |
|          |       tmp_6_cast_fu_573       |    0    |    0    |    0    |
|          |   out_pix4_sum1_cast_fu_588   |    0    |    0    |    0    |
|          |       tmp_9_cast_fu_604       |    0    |    0    |    0    |
|          |   out_pix4_sum2_cast_fu_619   |    0    |    0    |    0    |
|          |       p_shl_cast_fu_643       |    0    |    0    |    0    |
|          |       p_shl1_cast_fu_655      |    0    |    0    |    0    |
|          |          tmp_1_fu_665         |    0    |    0    |    0    |
|          |         j_cast5_fu_675        |    0    |    0    |    0    |
|   zext   |       tmp_19_cast_fu_718      |    0    |    0    |    0    |
|          |       p_shl5_cast_fu_730      |    0    |    0    |    0    |
|          |       tmp_22_cast_fu_740      |    0    |    0    |    0    |
|          |   out_pix4_sum8_cast_fu_748   |    0    |    0    |    0    |
|          |       tmp_26_cast_fu_782      |    0    |    0    |    0    |
|          |    tmp_25_cast_cast_fu_796    |    0    |    0    |    0    |
|          |    tmp_30_cast_cast_fu_803    |    0    |    0    |    0    |
|          |         tmp_21_fu_904         |    0    |    0    |    0    |
|          |         tmp_11_fu_960         |    0    |    0    |    0    |
|          |         tmp_12_fu_964         |    0    |    0    |    0    |
|          |         tmp_14_fu_968         |    0    |    0    |    0    |
|          |         tmp_29_fu_1007        |    0    |    0    |    0    |
|          |         tmp_39_fu_1011        |    0    |    0    |    0    |
|          |         tmp_40_fu_1015        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          p_shl_fu_635         |    0    |    0    |    0    |
|bitconcatenate|         p_shl1_fu_647         |    0    |    0    |    0    |
|          |         tmp_34_fu_722         |    0    |    0    |    0    |
|          |        start_pos_fu_940       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     fullIndex_cast_fu_690     |    0    |    0    |    0    |
|   sext   |       tmp_37_cast_fu_791      |    0    |    0    |    0    |
|          |    tmp_27_cast_cast_fu_800    |    0    |    0    |    0    |
|          |    tmp_31_cast_cast_fu_807    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_50_fu_816         |    0    |    0    |    0    |
|   trunc  |         tmp_51_fu_840         |    0    |    0    |    0    |
|          |           val_fu_920          |    0    |    0    |    0    |
|          |          tmp_7_fu_936         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    2    |    8    |   1075  |
|----------|-------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|x_op|    0   |    3   |    1   |
|y_op|    0   |    3   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    2   |
+----+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| edge_val_1_i_reg_1318 |    8   |
|   fourWide_reg_1210   |   32   |
|fullIndex_cast_reg_1231|   32   |
|   fullIndex_reg_1226  |   23   |
| gmem1_addr_1_reg_1150 |   32   |
| gmem1_addr_2_reg_1177 |   32   |
| gmem1_addr_3_reg_1196 |   32   |
| gmem1_addr_4_reg_1216 |   32   |
| gmem1_addr_5_reg_1259 |   32   |
|  gmem1_addr_reg_1131  |   32   |
|       i1_reg_335      |   16   |
|       i2_reg_346      |   21   |
|       i3_reg_357      |   21   |
|       i4_reg_368      |   11   |
|       i5_reg_462      |   21   |
|     i_0_i_reg_416     |    2   |
|      i_1_reg_1140     |   11   |
|      i_2_reg_1159     |   16   |
|      i_3_reg_1172     |   21   |
|      i_4_reg_1191     |   21   |
|      i_5_reg_1236     |   11   |
|      i_6_reg_1326     |   21   |
|      i_7_reg_1244     |    2   |
|       i_reg_324       |   11   |
|inter_pix_read_reg_1106|   32   |
|       j6_reg_473      |    3   |
|     j_0_i_reg_451     |    2   |
|      j_1_reg_1339     |    3   |
|      j_2_reg_1265     |   11   |
|      j_3_reg_1273     |    2   |
|       j_reg_380       |   11   |
|   out_pix3_reg_1111   |   30   |
| out_pix4_sum1_reg_1167|   31   |
| out_pix4_sum2_reg_1186|   31   |
| out_pix4_sum6_reg_1145|   31   |
|        reg_498        |    8   |
|    tmp_18_reg_1249    |    2   |
|    tmp_23_reg_1278    |    2   |
| tmp_25_cast1_reg_1124 |   31   |
|  tmp_25_cast_reg_1119 |   33   |
|     tmp_2_reg_1205    |   23   |
|    tmp_35_reg_1254    |    5   |
|    tmp_37_reg_1283    |    5   |
|      val_reg_1331     |    8   |
|   x_op_addr_reg_1288  |    4   |
|   x_op_load_reg_1298  |    3   |
|  x_weight_0_i_reg_404 |   32   |
|  x_weight_1_i_reg_439 |   32   |
|   x_weight_reg_1308   |   32   |
|   y_op_addr_reg_1293  |    4   |
|   y_op_load_reg_1303  |    3   |
|  y_weight_0_i_reg_392 |   32   |
|  y_weight_1_i_reg_427 |   32   |
|   y_weight_reg_1313   |   32   |
+-----------------------+--------+
|         Total         |  1003  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_194 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_194 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_211 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_211 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_228 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_228 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_245 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_245 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_262 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_262 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_269 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_314  |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_319  |  p0  |   2  |   4  |    8   ||    9    |
|      i4_reg_368      |  p0  |   2  |  11  |   22   ||    9    |
|       j_reg_380      |  p0  |   2  |  11  |   22   ||    9    |
| y_weight_0_i_reg_392 |  p0  |   2  |  32  |   64   ||    9    |
| x_weight_0_i_reg_404 |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   521  || 30.1187 ||    99   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    8   |  1075  |
|   Memory  |    0   |    -   |    -   |    6   |    2   |
|Multiplexer|    -   |    -   |   30   |    -   |   99   |
|  Register |    -   |    -   |    -   |  1003  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   30   |  1017  |  1176  |
+-----------+--------+--------+--------+--------+--------+
