Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 12 14:37:19 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/U0/internal_clock_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.969        0.000                      0                  574        0.160        0.000                      0                  574        4.500        0.000                       0                   316  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.969        0.000                      0                  574        0.160        0.000                      0                  574        4.500        0.000                       0                   316  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.797ns  (logic 2.157ns (24.519%)  route 6.640ns (75.481%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.464    12.704    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I4_O)        0.326    13.030 r  design_1_i/bubbleSort_0/U0/aux[79]_i_1/O
                         net (fo=16, routed)          1.063    14.093    design_1_i/bubbleSort_0/U0/aux[79]_i_1_n_0
    SLICE_X80Y110        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.585    15.007    design_1_i/bubbleSort_0/U0/clk
    SLICE_X80Y110        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[72]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X80Y110        FDRE (Setup_fdre_C_CE)      -0.169    15.062    design_1_i/bubbleSort_0/U0/aux_reg[72]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 2.157ns (24.673%)  route 6.585ns (75.327%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.464    12.704    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I4_O)        0.326    13.030 r  design_1_i/bubbleSort_0/U0/aux[79]_i_1/O
                         net (fo=16, routed)          1.008    14.038    design_1_i/bubbleSort_0/U0/aux[79]_i_1_n_0
    SLICE_X81Y113        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.582    15.004    design_1_i/bubbleSort_0/U0/clk
    SLICE_X81Y113        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[69]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X81Y113        FDRE (Setup_fdre_C_CE)      -0.205    15.023    design_1_i/bubbleSort_0/U0/aux_reg[69]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[73]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 2.157ns (24.673%)  route 6.585ns (75.327%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.464    12.704    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I4_O)        0.326    13.030 r  design_1_i/bubbleSort_0/U0/aux[79]_i_1/O
                         net (fo=16, routed)          1.008    14.038    design_1_i/bubbleSort_0/U0/aux[79]_i_1_n_0
    SLICE_X81Y113        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.582    15.004    design_1_i/bubbleSort_0/U0/clk
    SLICE_X81Y113        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[73]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X81Y113        FDRE (Setup_fdre_C_CE)      -0.205    15.023    design_1_i/bubbleSort_0/U0/aux_reg[73]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 2.157ns (24.902%)  route 6.505ns (75.098%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.464    12.704    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I4_O)        0.326    13.030 r  design_1_i/bubbleSort_0/U0/aux[79]_i_1/O
                         net (fo=16, routed)          0.927    13.957    design_1_i/bubbleSort_0/U0/aux[79]_i_1_n_0
    SLICE_X78Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.580    15.002    design_1_i/bubbleSort_0/U0/clk
    SLICE_X78Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[78]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X78Y112        FDRE (Setup_fdre_C_CE)      -0.169    15.074    design_1_i/bubbleSort_0/U0/aux_reg[78]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -13.957    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[79]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 2.157ns (24.902%)  route 6.505ns (75.098%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.464    12.704    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I4_O)        0.326    13.030 r  design_1_i/bubbleSort_0/U0/aux[79]_i_1/O
                         net (fo=16, routed)          0.927    13.957    design_1_i/bubbleSort_0/U0/aux[79]_i_1_n_0
    SLICE_X78Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[79]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.580    15.002    design_1_i/bubbleSort_0/U0/clk
    SLICE_X78Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[79]/C
                         clock pessimism              0.276    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X78Y112        FDRE (Setup_fdre_C_CE)      -0.169    15.074    design_1_i/bubbleSort_0/U0/aux_reg[79]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -13.957    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.562ns  (logic 2.157ns (25.192%)  route 6.405ns (74.808%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.464    12.704    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I4_O)        0.326    13.030 r  design_1_i/bubbleSort_0/U0/aux[79]_i_1/O
                         net (fo=16, routed)          0.828    13.857    design_1_i/bubbleSort_0/U0/aux[79]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.592    15.014    design_1_i/bubbleSort_0/U0/clk
    SLICE_X83Y110        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[70]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X83Y110        FDRE (Setup_fdre_C_CE)      -0.205    15.033    design_1_i/bubbleSort_0/U0/aux_reg[70]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.562ns  (logic 2.157ns (25.192%)  route 6.405ns (74.808%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.464    12.704    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y117        LUT5 (Prop_lut5_I4_O)        0.326    13.030 r  design_1_i/bubbleSort_0/U0/aux[79]_i_1/O
                         net (fo=16, routed)          0.828    13.857    design_1_i/bubbleSort_0/U0/aux[79]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.592    15.014    design_1_i/bubbleSort_0/U0/clk
    SLICE_X83Y110        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[71]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X83Y110        FDRE (Setup_fdre_C_CE)      -0.205    15.033    design_1_i/bubbleSort_0/U0/aux_reg[71]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 2.157ns (25.253%)  route 6.385ns (74.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.452    12.692    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y118        LUT5 (Prop_lut5_I4_O)        0.326    13.018 r  design_1_i/bubbleSort_0/U0/aux[47]_i_1/O
                         net (fo=16, routed)          0.819    13.837    design_1_i/bubbleSort_0/U0/aux[47]_i_1_n_0
    SLICE_X86Y113        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.591    15.013    design_1_i/bubbleSort_0/U0/clk
    SLICE_X86Y113        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[47]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y113        FDRE (Setup_fdre_C_CE)      -0.205    15.032    design_1_i/bubbleSort_0/U0/aux_reg[47]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 2.157ns (25.253%)  route 6.385ns (74.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.452    12.692    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y118        LUT5 (Prop_lut5_I4_O)        0.326    13.018 r  design_1_i/bubbleSort_0/U0/aux[47]_i_1/O
                         net (fo=16, routed)          0.819    13.837    design_1_i/bubbleSort_0/U0/aux[47]_i_1_n_0
    SLICE_X86Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.592    15.014    design_1_i/bubbleSort_0/U0/clk
    SLICE_X86Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[36]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X86Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.033    design_1_i/bubbleSort_0/U0/aux_reg[36]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 design_1_i/bubbleSort_0/U0/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/aux_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 2.157ns (25.253%)  route 6.385ns (74.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.693     5.295    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.456     5.751 f  design_1_i/bubbleSort_0/U0/index_reg[0]/Q
                         net (fo=42, routed)          1.180     6.931    design_1_i/bubbleSort_0/U0/index[0]
    SLICE_X86Y118        LUT3 (Prop_lut3_I1_O)        0.152     7.083 r  design_1_i/bubbleSort_0/U0/aux[15]_i_3/O
                         net (fo=17, routed)          0.753     7.836    design_1_i/bubbleSort_0/U0/aux[15]_i_3_n_0
    SLICE_X86Y111        LUT6 (Prop_lut6_I0_O)        0.326     8.162 r  design_1_i/bubbleSort_0/U0/aux[127]_i_163/O
                         net (fo=1, routed)           0.558     8.720    design_1_i/bubbleSort_0/U0/aux[127]_i_163_n_0
    SLICE_X82Y111        LUT5 (Prop_lut5_I3_O)        0.124     8.844 r  design_1_i/bubbleSort_0/U0/aux[127]_i_73/O
                         net (fo=1, routed)           0.493     9.337    design_1_i/bubbleSort_0/U0/aux[127]_i_73_n_0
    SLICE_X82Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.461 r  design_1_i/bubbleSort_0/U0/aux[127]_i_16/O
                         net (fo=1, routed)           0.810    10.271    design_1_i/bubbleSort_0/U0/aux[127]_i_16_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.656 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.656    design_1_i/bubbleSort_0/U0/aux_reg[127]_i_7_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.770 r  design_1_i/bubbleSort_0/U0/aux_reg[127]_i_4/CO[3]
                         net (fo=111, routed)         1.320    12.090    design_1_i/bubbleSort_0/U0/next_aux1
    SLICE_X83Y118        LUT3 (Prop_lut3_I1_O)        0.150    12.240 r  design_1_i/bubbleSort_0/U0/aux[79]_i_3/O
                         net (fo=2, routed)           0.452    12.692    design_1_i/bubbleSort_0/U0/aux[79]_i_3_n_0
    SLICE_X83Y118        LUT5 (Prop_lut5_I4_O)        0.326    13.018 r  design_1_i/bubbleSort_0/U0/aux[47]_i_1/O
                         net (fo=16, routed)          0.819    13.837    design_1_i/bubbleSort_0/U0/aux[47]_i_1_n_0
    SLICE_X86Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         1.592    15.014    design_1_i/bubbleSort_0/U0/clk
    SLICE_X86Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[37]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X86Y112        FDRE (Setup_fdre_C_CE)      -0.205    15.033    design_1_i/bubbleSort_0/U0/aux_reg[37]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.837    
  -------------------------------------------------------------------
                         slack                                  1.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.586     1.505    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    SLICE_X72Y112        FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y112        FDCE (Prop_fdce_C_Q)         0.141     1.646 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=2, routed)           0.175     1.821    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_2
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.901     2.066    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.565    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.661    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.586     1.505    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    SLICE_X72Y112        FDCE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y112        FDCE (Prop_fdce_C_Q)         0.141     1.646 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=2, routed)           0.175     1.821    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_sig_2
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.898     2.063    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.562    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.658    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/bubbleSort_0/U0/aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.064%)  route 0.141ns (49.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.599     1.518    design_1_i/bubbleSort_0/U0/clk
    SLICE_X86Y110        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_1_i/bubbleSort_0/U0/aux_reg[4]/Q
                         net (fo=5, routed)           0.141     1.800    design_1_i/bubbleSort_0/U0/aux_reg_n_0_[4]
    SLICE_X85Y109        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.871     2.036    design_1_i/bubbleSort_0/U0/clk
    SLICE_X85Y109        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[4]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X85Y109        FDRE (Hold_fdre_C_D)         0.072     1.628    design_1_i/bubbleSort_0/U0/res_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/bubbleSort_0/U0/aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.365%)  route 0.151ns (51.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.597     1.516    design_1_i/bubbleSort_0/U0/clk
    SLICE_X87Y115        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  design_1_i/bubbleSort_0/U0/aux_reg[2]/Q
                         net (fo=5, routed)           0.151     1.808    design_1_i/bubbleSort_0/U0/aux_reg_n_0_[2]
    SLICE_X85Y116        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.865     2.030    design_1_i/bubbleSort_0/U0/clk
    SLICE_X85Y116        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[2]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.070     1.620    design_1_i/bubbleSort_0/U0/res_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/bubbleSort_0/U0/aux_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/res_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.844%)  route 0.160ns (53.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.590     1.509    design_1_i/bubbleSort_0/U0/clk
    SLICE_X79Y114        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  design_1_i/bubbleSort_0/U0/aux_reg[92]/Q
                         net (fo=8, routed)           0.160     1.810    design_1_i/bubbleSort_0/U0/data4[12]
    SLICE_X81Y114        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.862     2.028    design_1_i/bubbleSort_0/U0/clk
    SLICE_X81Y114        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[92]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X81Y114        FDRE (Hold_fdre_C_D)         0.072     1.620    design_1_i/bubbleSort_0/U0/res_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/bubbleSort_0/U0/aux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.615%)  route 0.149ns (51.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.594     1.513    design_1_i/bubbleSort_0/U0/clk
    SLICE_X87Y118        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  design_1_i/bubbleSort_0/U0/aux_reg[10]/Q
                         net (fo=5, routed)           0.149     1.803    design_1_i/bubbleSort_0/U0/aux_reg_n_0_[10]
    SLICE_X84Y117        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.863     2.029    design_1_i/bubbleSort_0/U0/clk
    SLICE_X84Y117        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[10]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.059     1.608    design_1_i/bubbleSort_0/U0/res_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/bubbleSort_0/U0/aux_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/res_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.165%)  route 0.152ns (51.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.596     1.515    design_1_i/bubbleSort_0/U0/clk
    SLICE_X89Y116        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/bubbleSort_0/U0/aux_reg[44]/Q
                         net (fo=8, routed)           0.152     1.808    design_1_i/bubbleSort_0/U0/data1[12]
    SLICE_X89Y114        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.867     2.033    design_1_i/bubbleSort_0/U0/clk
    SLICE_X89Y114        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[44]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X89Y114        FDRE (Hold_fdre_C_D)         0.075     1.606    design_1_i/bubbleSort_0/U0/res_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/bubbleSort_0/U0/aux_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/res_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.135%)  route 0.135ns (48.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.595     1.514    design_1_i/bubbleSort_0/U0/clk
    SLICE_X87Y117        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  design_1_i/bubbleSort_0/U0/aux_reg[43]/Q
                         net (fo=9, routed)           0.135     1.790    design_1_i/bubbleSort_0/U0/data1[11]
    SLICE_X88Y118        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.863     2.029    design_1_i/bubbleSort_0/U0/clk
    SLICE_X88Y118        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[43]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X88Y118        FDRE (Hold_fdre_C_D)         0.060     1.587    design_1_i/bubbleSort_0/U0/res_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/bubbleSort_0/U0/aux_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/res_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.679%)  route 0.137ns (49.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.592     1.511    design_1_i/bubbleSort_0/U0/clk
    SLICE_X86Y120        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  design_1_i/bubbleSort_0/U0/aux_reg[17]/Q
                         net (fo=9, routed)           0.137     1.790    design_1_i/bubbleSort_0/U0/data0[1]
    SLICE_X88Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.862     2.028    design_1_i/bubbleSort_0/U0/clk
    SLICE_X88Y119        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[17]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X88Y119        FDRE (Hold_fdre_C_D)         0.059     1.585    design_1_i/bubbleSort_0/U0/res_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/bubbleSort_0/U0/aux_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/bubbleSort_0/U0/res_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.599     1.518    design_1_i/bubbleSort_0/U0/clk
    SLICE_X87Y111        FDRE                                         r  design_1_i/bubbleSort_0/U0/aux_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y111        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  design_1_i/bubbleSort_0/U0/aux_reg[23]/Q
                         net (fo=9, routed)           0.155     1.814    design_1_i/bubbleSort_0/U0/data0[7]
    SLICE_X88Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=315, routed)         0.868     2.034    design_1_i/bubbleSort_0/U0/clk
    SLICE_X88Y112        FDRE                                         r  design_1_i/bubbleSort_0/U0/res_reg[23]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y112        FDRE (Hold_fdre_C_D)         0.076     1.608    design_1_i/bubbleSort_0/U0/res_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y22    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y22    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y90    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y92    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y92    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y93    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y93    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y118   design_1_i/bubbleSort_0/U0/aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y113   design_1_i/bubbleSort_0/U0/res_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y118   design_1_i/bubbleSort_0/U0/res_reg[105]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y114   design_1_i/bubbleSort_0/U0/res_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y114   design_1_i/bubbleSort_0/U0/res_reg[109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y113   design_1_i/bubbleSort_0/U0/res_reg[111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y118   design_1_i/bubbleSort_0/U0/res_reg[74]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y118   design_1_i/bubbleSort_0/U0/res_reg[75]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y118   design_1_i/bubbleSort_0/U0/res_reg[80]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y118   design_1_i/bubbleSort_0/U0/res_reg[81]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X81Y112   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y112   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_cooolgate_en_gate_4_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y111   design_1_i/bubbleSort_0/U0/aux_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y111   design_1_i/bubbleSort_0/U0/aux_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119   design_1_i/bubbleSort_0/U0/index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119   design_1_i/bubbleSort_0/U0/index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y118   design_1_i/bubbleSort_0/U0/index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119   design_1_i/bubbleSort_0/U0/index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y118   design_1_i/bubbleSort_0/U0/index_reg[3]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y112   design_1_i/bubbleSort_0/U0/res_reg[100]/C



