// Non-combinational ('asynchronous') memory module

package dinocpu.memory

import chisel3._
import chisel3.util._
import dinocpu.memory.MemoryOperation._

/**
 * The modified asynchronous form of the dual ported memory module.
 * When io.imem.request.valid or io.imem.request.valid is true and the memory is ready for an operation,
 * this memory module simulates the latency of real DRAM by pushing memory accesses into pipes that delay
 * the request for a configurable latency.
 *
 * As with the synced memory module, this memory should only be instantiated in the Top file,
 * and never within the actual CPU.
 *
 * The I/O for this module is defined in [[MemPortBusIO]].
 */
class DualPortedNonCombinMemory(size: Int, memfile: String, latency: Int) extends BaseDualPortedMemory(size, memfile) {
  def wireMemPipe(portio: MemPortBusIO, pipe: Pipe[Request]): Unit = {
    pipe.io.enq.bits      <> DontCare
    pipe.io.enq.valid     := false.B
    portio.response.valid := false.B

    // Memory is technically always ready, but we want to use the
    // ready/valid interface so that if needed we can restrict
    // executing memory operations
    portio.request.ready := true.B
  }
  assert(latency > 0) // Check for attempt to make combinational memory

  // Instruction port
  val imemPipe = Module(new Pipe(new Request, latency))

  wireMemPipe(io.imem, imemPipe)

  when (io.imem.request.valid) {
    // Put the Request into the instruction pipe and signal that instruction memory is busy
    val inRequest = io.imem.request.bits
    imemPipe.io.enq.bits  := inRequest
    imemPipe.io.enq.valid := true.B
  } .otherwise {
    imemPipe.io.enq.valid := false.B
  }

  when (imemPipe.io.deq.valid) {
    // We should only be expecting a read from instruction memory
    assert(imemPipe.io.deq.bits.operation === Read)
    val outRequest = imemPipe.io.deq.bits
    // Check that address is pointing to a valid location in memory
    assert (outRequest.address < size.U)
    io.imem.response.valid        := true.B
    io.imem.response.bits.data := Cat(Fill(32, 0.U(1.W)), memory(outRequest.address >> 2)(31, 0))
  } .otherwise {
    // The memory's response can't possibly be valid if the imem pipe isn't outputting a valid request
    io.imem.response.valid := false.B
  }

  // Data port

  val dmemPipe     = Module(new Pipe(new Request, latency))

  wireMemPipe(io.dmem, dmemPipe)

  when (io.dmem.request.valid) {
    // Put the Request into the data pipe and signal that data memory is busy
    val inRequest = io.dmem.request.bits
    dmemPipe.io.enq.bits  := inRequest
    dmemPipe.io.enq.valid := true.B
  } .otherwise {
    dmemPipe.io.enq.valid := false.B
  }

  when (dmemPipe.io.deq.valid) {
    assert (dmemPipe.io.deq.bits.operation =/= ReadWrite)
    // Dequeue request and execute
    val outRequest = dmemPipe.io.deq.bits
    val address = outRequest.address >> 2
    // Check that address is pointing to a valid location in memory
    assert (outRequest.address < size.U)

    when (outRequest.operation === Read) {
      io.dmem.response.valid        := true.B
      io.dmem.response.bits.data    := Cat(memory(address + 1.U), memory(address))
    } .elsewhen (outRequest.operation === Write) {
      io.dmem.response.valid        := false.B
      memory(address) := outRequest.writedata(31, 0)
      memory(address + 1.U) := outRequest.writedata(63, 32)
    }
  } .otherwise {
    // The memory's response can't possibly be valid if the dmem pipe isn't outputting a valid request
    io.dmem.response.valid := false.B
  }
}
