Vivado Simulator 2017.4
Time resolution is 1 ps
$finish called at time : 80 ns : File "C:/Users/asus2/Desktop/FPGA/xilinx 2017.4 programs/ReLU Module/ReLU Module.srcs/sources_1/new/ReLU_tb.v" Line 41
