;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 0, -2
	MOV -1, @-720
	SUB 12, -2
	MOV -1, @-720
	SUB @0, @2
	SUB @121, 106
	SUB -207, <-120
	SLT -12, @10
	SUB @121, 106
	SPL 0, <12
	SUB @121, 106
	SLT 721, 0
	SUB @-127, 100
	CMP -207, <-120
	SUB @0, @2
	ADD #270, 0
	SPL @1, @-1
	SUB @121, 106
	SUB #72, @200
	SUB @121, 106
	SUB @121, 103
	SUB 12, @10
	SUB 12, @10
	SPL 21
	SPL 21
	SLT 721, 10
	MOV 7, <20
	ADD 270, 60
	SUB @-127, 100
	CMP @121, 106
	SUB @121, 103
	SUB -1, <-20
	SUB -1, <-20
	SUB @121, 103
	SPL 0, -2
	SUB #72, @202
	SPL 0, <708
	SPL 0, <708
	SPL 0, <708
	CMP -207, <-120
	SUB @24, 6
	SPL 0, <708
	SPL 0, <708
	CMP -207, <-120
	DJN -1, @-20
	MOV -1, <-20
	CMP -207, <-120
