vendor_name = ModelSim
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/Test/define.v
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/Completed/Check uart 512 working/pll.v
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/adr_maker.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/FPGA/FPGA_shared/Verilog_Design/Test/ADR_maker/db/pll_altpll.v
design_name = ADR_maker
instance = comp, \dout[0]~output , dout[0]~output, ADR_maker, 1
instance = comp, \dout[1]~output , dout[1]~output, ADR_maker, 1
instance = comp, \dout[2]~output , dout[2]~output, ADR_maker, 1
instance = comp, \dout[3]~output , dout[3]~output, ADR_maker, 1
instance = comp, \dout[4]~output , dout[4]~output, ADR_maker, 1
instance = comp, \dout[5]~output , dout[5]~output, ADR_maker, 1
instance = comp, \dout[6]~output , dout[6]~output, ADR_maker, 1
instance = comp, \dout[7]~output , dout[7]~output, ADR_maker, 1
instance = comp, \dout[8]~output , dout[8]~output, ADR_maker, 1
instance = comp, \dout[9]~output , dout[9]~output, ADR_maker, 1
instance = comp, \dout[10]~output , dout[10]~output, ADR_maker, 1
instance = comp, \dout[11]~output , dout[11]~output, ADR_maker, 1
instance = comp, \dout[12]~output , dout[12]~output, ADR_maker, 1
instance = comp, \dout[13]~output , dout[13]~output, ADR_maker, 1
instance = comp, \dout[14]~output , dout[14]~output, ADR_maker, 1
instance = comp, \dout[15]~output , dout[15]~output, ADR_maker, 1
instance = comp, \dout[16]~output , dout[16]~output, ADR_maker, 1
instance = comp, \dout[17]~output , dout[17]~output, ADR_maker, 1
instance = comp, \QUAD_out[0]~output , QUAD_out[0]~output, ADR_maker, 1
instance = comp, \QUAD_out[1]~output , QUAD_out[1]~output, ADR_maker, 1
instance = comp, \QUAD_Z~output , QUAD_Z~output, ADR_maker, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, ADR_maker, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, ADR_maker, 1
instance = comp, \in_Clock~input , in_Clock~input, ADR_maker, 1
instance = comp, \mypll|altpll_component|auto_generated|pll1 , mypll|altpll_component|auto_generated|pll1, ADR_maker, 1
instance = comp, \mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , mypll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, ADR_maker, 1
instance = comp, \SEL[0]~input , SEL[0]~input, ADR_maker, 1
instance = comp, \SEL[2]~input , SEL[2]~input, ADR_maker, 1
instance = comp, \SEL[1]~input , SEL[1]~input, ADR_maker, 1
instance = comp, \QUAD_out~0 , QUAD_out~0, ADR_maker, 1
instance = comp, \QUAD_inc~input , QUAD_inc~input, ADR_maker, 1
instance = comp, \QUAD_out[0]~1 , QUAD_out[0]~1, ADR_maker, 1
instance = comp, \QUAD_out[0]~reg0 , QUAD_out[0]~reg0, ADR_maker, 1
instance = comp, \QUAD_out~2 , QUAD_out~2, ADR_maker, 1
instance = comp, \QUAD_out~3 , QUAD_out~3, ADR_maker, 1
instance = comp, \QUAD_out[1]~reg0 , QUAD_out[1]~reg0, ADR_maker, 1
instance = comp, \A[0]~input , A[0]~input, ADR_maker, 1
instance = comp, \A[1]~input , A[1]~input, ADR_maker, 1
instance = comp, \A[2]~input , A[2]~input, ADR_maker, 1
instance = comp, \A[3]~input , A[3]~input, ADR_maker, 1
instance = comp, \A[4]~input , A[4]~input, ADR_maker, 1
instance = comp, \A[5]~input , A[5]~input, ADR_maker, 1
instance = comp, \A[6]~input , A[6]~input, ADR_maker, 1
instance = comp, \A[7]~input , A[7]~input, ADR_maker, 1
instance = comp, \ART[0]~input , ART[0]~input, ADR_maker, 1
instance = comp, \ART[1]~input , ART[1]~input, ADR_maker, 1
instance = comp, \ART[2]~input , ART[2]~input, ADR_maker, 1
instance = comp, \ART[3]~input , ART[3]~input, ADR_maker, 1
instance = comp, \ART[4]~input , ART[4]~input, ADR_maker, 1
instance = comp, \ART[5]~input , ART[5]~input, ADR_maker, 1
instance = comp, \ART[6]~input , ART[6]~input, ADR_maker, 1
instance = comp, \ART[7]~input , ART[7]~input, ADR_maker, 1
instance = comp, \ARG[0]~input , ARG[0]~input, ADR_maker, 1
instance = comp, \ARG[1]~input , ARG[1]~input, ADR_maker, 1
instance = comp, \ARG[2]~input , ARG[2]~input, ADR_maker, 1
instance = comp, \ARG[3]~input , ARG[3]~input, ADR_maker, 1
instance = comp, \ARG[4]~input , ARG[4]~input, ADR_maker, 1
instance = comp, \ARG[5]~input , ARG[5]~input, ADR_maker, 1
instance = comp, \ARG[6]~input , ARG[6]~input, ADR_maker, 1
instance = comp, \ARG[7]~input , ARG[7]~input, ADR_maker, 1
instance = comp, \AWT[0]~input , AWT[0]~input, ADR_maker, 1
instance = comp, \AWT[1]~input , AWT[1]~input, ADR_maker, 1
instance = comp, \AWT[2]~input , AWT[2]~input, ADR_maker, 1
instance = comp, \AWT[3]~input , AWT[3]~input, ADR_maker, 1
instance = comp, \AWT[4]~input , AWT[4]~input, ADR_maker, 1
instance = comp, \AWT[5]~input , AWT[5]~input, ADR_maker, 1
instance = comp, \AWT[6]~input , AWT[6]~input, ADR_maker, 1
instance = comp, \AWT[7]~input , AWT[7]~input, ADR_maker, 1
instance = comp, \AWG[0]~input , AWG[0]~input, ADR_maker, 1
instance = comp, \AWG[1]~input , AWG[1]~input, ADR_maker, 1
instance = comp, \AWG[2]~input , AWG[2]~input, ADR_maker, 1
instance = comp, \AWG[3]~input , AWG[3]~input, ADR_maker, 1
instance = comp, \AWG[4]~input , AWG[4]~input, ADR_maker, 1
instance = comp, \AWG[5]~input , AWG[5]~input, ADR_maker, 1
instance = comp, \AWG[6]~input , AWG[6]~input, ADR_maker, 1
instance = comp, \AWG[7]~input , AWG[7]~input, ADR_maker, 1
instance = comp, \TOG_inc~input , TOG_inc~input, ADR_maker, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, ADR_maker, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, ADR_maker, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, ADR_maker, 1
