
*** Running vivado
    with args -log example_ibert.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_ibert.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source example_ibert.tcl -notrace
Command: synth_design -top example_ibert -part xazu5ev-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13360
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1528.336 ; gain = 234.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'example_ibert' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/imports/example_ibert.v:21]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33169]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (1#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33169]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1259]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (2#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6157] synthesizing module 'ibert' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.runs/synth_1/.Xil/Vivado-12256-DESKTOP-0FF260C/realtime/ibert_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ibert' (3#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.runs/synth_1/.Xil/Vivado-12256-DESKTOP-0FF260C/realtime/ibert_stub.v:6]
WARNING: [Synth 8-7071] port 'rxoutclk_o' of module 'ibert' is unconnected for instance 'u_ibert_gth_core' [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/imports/example_ibert.v:124]
WARNING: [Synth 8-7023] instance 'u_ibert_gth_core' of module 'ibert' has 24 connections declared, but only 23 given [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/imports/example_ibert.v:124]
INFO: [Synth 8-6155] done synthesizing module 'example_ibert' (4#1) [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/imports/example_ibert.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.355 ; gain = 285.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1597.223 ; gain = 303.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1597.223 ; gain = 303.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc] for cell 'u_ibert_gth_core'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc] for cell 'u_ibert_gth_core'
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/imports/example_ibert.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/imports/example_ibert.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/imports/example_ibert.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_ibert_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/constrs_1/new/sfp.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/constrs_1/new/sfp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/constrs_1/new/sfp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_ibert_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1648.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1648.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1648.117 ; gain = 354.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1648.117 ; gain = 354.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxn_i[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxn_i[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for gth_rxp_i[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_rxp_i[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txn_o[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txn_o[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[0]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[1]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[2]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for gth_txp_o[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gth_txp_o[3]. (constraint file  e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.srcs/sources_1/ip/ibert/ibert/ibert_in_context.xdc, line 32).
Applied set_property DONT_TOUCH = true for u_ibert_gth_core. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1648.117 ; gain = 354.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1648.117 ; gain = 354.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1648.117 ; gain = 354.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2094.543 ; gain = 800.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2094.543 ; gain = 800.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2113.598 ; gain = 819.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.387 ; gain = 825.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.387 ; gain = 825.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.387 ; gain = 825.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.387 ; gain = 825.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.387 ; gain = 825.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.387 ; gain = 825.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ibert         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ibert       |     1|
|2     |BUFG_GT     |     1|
|3     |IBUFDS_GTE4 |     2|
|4     |OBUF        |     1|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.387 ; gain = 825.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2119.387 ; gain = 774.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.387 ; gain = 825.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC BUFG_GT_SYNC for BUFG_GT u_gth_sysclk_internal
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2154.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 2154.816 ; gain = 1076.141
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert_ex/ibert_ex.runs/synth_1/example_ibert.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file example_ibert_utilization_synth.rpt -pb example_ibert_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 17 14:10:51 2020...
