Item(by='mhh__', descendants=None, kids=None, score=None, time=1610325015, title=None, item_type='comment', url=None, parent=25720531, text='FPGA Thread: Bluespec SystemVerilog is now completely open source, very nice HDL although quite opinionated.<p><a href="https:&#x2F;&#x2F;github.com&#x2F;B-Lang-org&#x2F;bsc" rel="nofollow">https:&#x2F;&#x2F;github.com&#x2F;B-Lang-org&#x2F;bsc</a><p><i>it&#x27;s Haskell underneath</i> (<a href="https:&#x2F;&#x2F;xkcd.com&#x2F;356&#x2F;" rel="nofollow">https:&#x2F;&#x2F;xkcd.com&#x2F;356&#x2F;</a>)')