-- TestBench Template 

  LIBRARY ieee;
  USE ieee.std_logic_1164.ALL;
  USE ieee.numeric_std.ALL;

  ENTITY code_tb3 IS
  END  code_tb3;

  ARCHITECTURE behavior OF  code_tb3 IS 

  -- Component Declaration
          COMPONENT  code
          PORT(
                  input1 : IN std_logic_vector(7 downto 0);
                  input2 : IN std_logic_vector(7 downto 0);       
                  o1     : OUT std_logic_vector(7 downto 0);
						o2		 : OUT std_logic
                  );
          END COMPONENT;

          SIGNAL input1 :  std_logic_vector(7 downto 0) := "01101110";
          SIGNAL input2 :  std_logic_vector(7 downto 0) := "01001000";
          SIGNAL o1     :  std_logic_vector(7 downto 0);
			 SIGNAL o2	  :   std_logic;

  BEGIN

  -- Component Instantiation
          uut: code PORT MAP(
                  input1 => input1,
                  input2 => input2,
						o1 => o1,
						o2 => o2
          );


  --  Test Bench Statements
     stim_proc : PROCESS
     BEGIN
			
        wait for 100 ns; -- wait until global set/reset completes
		  input1 <= "01101110";
		  input2 <= "01001000";
        -- Add user defined stimulus here

        wait; -- will wait forever
     END PROCESS ;
  --  End Test Bench 

  END;

