Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Block
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : False
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "source/TDC/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/ipcore_dir/mac_fifo_axi4.v" into library work
Parsing module <mac_fifo_axi4>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/ipcore_dir/PLL.v" into library work
Parsing module <PLL>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/source/TDC/ipcore_dir/hitFIFO.v" into library work
Parsing module <hitFIFO>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/timegen.v" into library work
Parsing module <timegen>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/serialInterface.v" into library work
Parsing verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/timescale.v" included at line 55.
Parsing verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/i2cSlave_define.v" included at line 56.
Parsing module <serialInterface>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/rammgmt.v" into library work
Parsing module <rammgmt>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" into library work
Parsing verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/i2cSlave_define.v" included at line 47.
Parsing module <registerInterface>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/i2cSlave.v" into library work
Parsing verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/i2cSlave_define.v" included at line 45.
Parsing module <i2cSlave>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/dataChannel.v" into library work
Parsing module <dataChannel>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/TDCslave.v" into library work
Parsing module <TDCslave>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" into library work
Parsing module <SerialConfig>.
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 51: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 52: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 53: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 54: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 55: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 56: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 57: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 58: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 59: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 60: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 61: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 62: Block identifier is required on this block
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/i2cSlaveTop.v" into library work
Parsing verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/i2cSlave_define.v" included at line 45.
Parsing module <CommunicationController>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/ipcore_dir/tri_mode_eth_mac_v5_4.v" into library work
Parsing module <tri_mode_eth_mac_v5_4>.
Analyzing Verilog file "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/I2CTest_top.v" into library work
Parsing module <programmer>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd" into library work
Parsing package <ipbus_trans_decl>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd" into library work
Parsing package <ipbus>.
Parsing VHDL file "/home/jeffrey/projects/work_freqmode/source/ipbus_addr_decode.vhd" into library work
Parsing package <ipbus_addr_decode>.
Parsing package body <ipbus_addr_decode>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd" into library work
Parsing entity <udp_tx_mux>.
Parsing architecture <rtl> of entity <udp_tx_mux>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library work
Parsing entity <udp_txtransactor_if>.
Parsing architecture <simple> of entity <udp_txtransactor_if>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd" into library work
Parsing entity <udp_status_buffer>.
Parsing architecture <rtl> of entity <udp_status_buffer>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library work
Parsing entity <udp_rxtransactor_if>.
Parsing architecture <simple> of entity <udp_rxtransactor_if>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd" into library work
Parsing entity <udp_rxram_shim>.
Parsing architecture <simple> of entity <udp_rxram_shim>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd" into library work
Parsing entity <udp_rxram_mux>.
Parsing architecture <rtl> of entity <udp_rxram_mux>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd" into library work
Parsing entity <udp_rarp_block>.
Parsing architecture <rtl> of entity <udp_rarp_block>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd" into library work
Parsing entity <udp_packet_parser>.
Parsing architecture <v3> of entity <udp_packet_parser>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd" into library work
Parsing entity <udp_ipaddr_block>.
Parsing architecture <rtl> of entity <udp_ipaddr_block>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd" into library work
Parsing entity <udp_DualPortRAM_tx>.
Parsing architecture <v3> of entity <udp_dualportram_tx>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd" into library work
Parsing entity <udp_DualPortRAM_rx>.
Parsing architecture <striped> of entity <udp_dualportram_rx>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd" into library work
Parsing entity <udp_DualPortRAM>.
Parsing architecture <initial> of entity <udp_dualportram>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd" into library work
Parsing entity <udp_do_rx_reset>.
Parsing architecture <rtl> of entity <udp_do_rx_reset>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library work
Parsing entity <udp_clock_crossing_if>.
Parsing architecture <rtl> of entity <udp_clock_crossing_if>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd" into library work
Parsing entity <udp_byte_sum>.
Parsing architecture <rtl> of entity <udp_byte_sum>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd" into library work
Parsing entity <udp_build_status>.
Parsing architecture <rtl> of entity <udp_build_status>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd" into library work
Parsing entity <udp_build_resend>.
Parsing architecture <rtl> of entity <udp_build_resend>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd" into library work
Parsing entity <udp_build_ping>.
Parsing architecture <rtl> of entity <udp_build_ping>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd" into library work
Parsing entity <udp_build_payload>.
Parsing architecture <rtl> of entity <udp_build_payload>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd" into library work
Parsing entity <udp_build_arp>.
Parsing architecture <rtl> of entity <udp_build_arp>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd" into library work
Parsing entity <udp_buffer_selector>.
Parsing architecture <simple> of entity <udp_buffer_selector>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd" into library work
Parsing entity <transactor_sm>.
Parsing architecture <rtl> of entity <transactor_sm>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd" into library work
Parsing entity <transactor_if>.
Parsing architecture <rtl> of entity <transactor_if>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd" into library work
Parsing entity <transactor_cfg>.
Parsing architecture <rtl> of entity <transactor_cfg>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/clock_div.vhd" into library work
Parsing entity <clock_div>.
Parsing architecture <rtl> of entity <clock_div>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/slaves/hdl/ipbus_dpram.vhd" into library work
Parsing entity <ipbus_dpram>.
Parsing architecture <rtl> of entity <ipbus_dpram>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd" into library work
Parsing entity <ipbus_ctrlreg>.
Parsing architecture <rtl> of entity <ipbus_ctrlreg>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" into library work
Parsing entity <UDP_if>.
Parsing architecture <flat> of entity <udp_if>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/trans_arb.vhd" into library work
Parsing entity <trans_arb>.
Parsing architecture <rtl> of entity <trans_arb>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/transactor.vhd" into library work
Parsing entity <transactor>.
Parsing architecture <rtl> of entity <transactor>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/stretcher.vhd" into library work
Parsing entity <stretcher>.
Parsing architecture <rtl> of entity <stretcher>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd" into library work
Parsing entity <ipbus_fabric>.
Parsing architecture <rtl> of entity <ipbus_fabric>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/emac_hostbus_decl.vhd" into library work
Parsing package <emac_hostbus_decl>.
Parsing VHDL file "/home/jeffrey/projects/work_freqmode/source/slaves_custom.vhd" into library work
Parsing entity <slaves>.
Parsing architecture <rtl> of entity <slaves>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" into library work
Parsing entity <ipbus_ctrl>.
Parsing architecture <rtl> of entity <ipbus_ctrl>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/clocks_s6_extphy_100MHz.vhd" into library work
Parsing entity <clocks_s6_extphy_100MHz>.
Parsing architecture <rtl> of entity <clocks_s6_extphy_100mhz>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" into library work
Parsing entity <eth_s6_gmii>.
Parsing architecture <rtl> of entity <eth_s6_gmii>.
Parsing VHDL file "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/demo_atlys/top_atlys.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.

Elaborating entity <clocks_s6_extphy_100MHz> (architecture <rtl>) from library <work>.

Elaborating entity <clock_div> (architecture <rtl>) from library <work>.

Elaborating entity <eth_s6_gmii> (architecture <rtl>) from library <work>.
Going to verilog side to elaborate module tri_mode_eth_mac_v5_4

Elaborating module <tri_mode_eth_mac_v5_4>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mac_fifo_axi4

Elaborating module <mac_fifo_axi4>.
WARNING:HDLCompiler:1499 - "/home/jeffrey/projects/work_freqmode/ipcore_dir/mac_fifo_axi4.v" Line 39: Empty module <mac_fifo_axi4> remains a black box.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:746 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" Line 60: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" Line 61: Range is empty (null range)

Elaborating entity <ipbus_ctrl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <UDP_if> (architecture <flat>) with generics from library <work>.

Elaborating entity <udp_ipaddr_block> (architecture <rtl>) from library <work>.

Elaborating entity <udp_rarp_block> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_arp> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_payload> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_ping> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_resend> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_status> (architecture <rtl>) from library <work>.

Elaborating entity <udp_status_buffer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <udp_byte_sum> (architecture <rtl>) from library <work>.

Elaborating entity <udp_do_rx_reset> (architecture <rtl>) from library <work>.

Elaborating entity <udp_packet_parser> (architecture <v3>) with generics from library <work>.

Elaborating entity <udp_rxram_mux> (architecture <rtl>) from library <work>.

Elaborating entity <udp_DualPortRAM> (architecture <initial>) with generics from library <work>.

Elaborating entity <udp_buffer_selector> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_rxram_shim> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_DualPortRAM_rx> (architecture <striped>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd" Line 45. Case statement is complete. others clause is never selected

Elaborating entity <udp_buffer_selector> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_DualPortRAM_tx> (architecture <v3>) with generics from library <work>.

Elaborating entity <udp_rxtransactor_if> (architecture <simple>) from library <work>.

Elaborating entity <udp_tx_mux> (architecture <rtl>) from library <work>.

Elaborating entity <udp_txtransactor_if> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_clock_crossing_if> (architecture <rtl>) with generics from library <work>.

Elaborating entity <transactor> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_if> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_sm> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_cfg> (architecture <rtl>) from library <work>.

Elaborating entity <stretcher> (architecture <rtl>) from library <work>.

Elaborating entity <slaves> (architecture <rtl>) from library <work>.

Elaborating entity <ipbus_fabric> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_ctrlreg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_dpram> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module \TDCslave\
WARNING:HDLCompiler:1016 - "/home/jeffrey/projects/work_freqmode/TDCslave.v" Line 52: Port LOCKED is not connected to this instance

Elaborating module <TDCslave>.

Elaborating module <PLL>.

Elaborating module <PLL_BASE(BANDWIDTH="LOW",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=24,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=3,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=3,CLKOUT1_PHASE=45.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=3,CLKOUT2_PHASE=90.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=3,CLKOUT3_PHASE=135.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT4_DIVIDE=5,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT5_DIVIDE=24,CLKOUT5_PHASE=0.0,CLKOUT5_DUTY_CYCLE=0.5,CLKIN_PERIOD=25.0,REF_JITTER=0.004)>.

Elaborating module <BUFG>.

Elaborating module <dataChannel>.
WARNING:HDLCompiler:1016 - "/home/jeffrey/projects/work_freqmode/timegen.v" Line 86: Port full is not connected to this instance

Elaborating module <timegen>.

Elaborating module <hitFIFO>.
WARNING:HDLCompiler:1499 - "/home/jeffrey/projects/work_freqmode/source/TDC/ipcore_dir/hitFIFO.v" Line 39: Empty module <hitFIFO> remains a black box.

Elaborating module <rammgmt>.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/rammgmt.v" Line 51: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/rammgmt.v" Line 52: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/rammgmt.v" Line 112: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/rammgmt.v" Line 122: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/dataChannel.v" Line 107: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module programmer

Elaborating module <programmer>.

Elaborating module <CommunicationController>.

Elaborating module <i2cSlave>.

Elaborating module <serialInterface>.

Elaborating module <registerInterface>.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 99: Signal <myReg1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 100: Signal <myReg2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 101: Signal <myReg3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 102: Signal <myReg4> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 103: Signal <myReg5> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 104: Signal <myReg6> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 105: Signal <myReg7> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 106: Signal <myReg8> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 107: Signal <myReg9> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 108: Signal <myReg10> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 109: Signal <myReg11> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 110: Signal <myReg12> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v" Line 111: Signal <myReg13> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:604 - "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/I2CTest_top.v" Line 82: Module instantiation should have an instance name

Elaborating module <SerialConfig>.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 81: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 82: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 89: Signal <myReg2_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 106: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 194: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 210: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v" Line 211: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/I2CTest_top.v" Line 111: Result of 24-bit expression is truncated to fit in 23-bit target.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/demo_atlys/top_atlys.vhd".
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/demo_atlys/top_atlys.vhd" line 87: Output port <hostbus_out_hostrddata> of the instance <eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/demo_atlys/top_atlys.vhd" line 87: Output port <hostbus_out_hostmiimrdy> of the instance <eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/demo_atlys/top_atlys.vhd" line 113: Output port <ipb_req> of the instance <ipbus> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/demo_atlys/top_atlys.vhd" line 146: Output port <eth_err_ctrl> of the instance <slaves> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clocks_s6_extphy_100MHz>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/clocks_s6_extphy_100MHz.vhd".
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/clocks_s6_extphy_100MHz.vhd" line 75: Output port <d25> of the instance <clkdiv> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <nuke_d>.
    Found 1-bit register for signal <nuke_d2>.
    Found 1-bit register for signal <rst_ipb>.
    Found 1-bit register for signal <nuke_i>.
    Found 1-bit register for signal <rst_125>.
    Found 1-bit register for signal <d17_d>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <clocks_s6_extphy_100MHz> synthesized.

Synthesizing Unit <clock_div>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/example_designs/hdl/clock_div.vhd".
    Found 28-bit register for signal <cnt>.
    Found 1-bit register for signal <d28>.
    Found 1-bit register for signal <d25>.
    Found 1-bit register for signal <d17>.
    Found 28-bit adder for signal <cnt[27]_GND_14_o_add_0_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <clock_div> synthesized.

Synthesizing Unit <eth_s6_gmii>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd".
WARNING:Xst:647 - Input <hostbus_in_hostopcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostwrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostmiimsel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostreq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostemac1sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <rx_statistics_vector> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <tx_statistics_vector> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <rx_reset_out> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <rx_statistics_valid> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <tx_reset_out> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <tx_statistics_valid> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <speed_is_100> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 221: Output port <speed_is_10_100> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd" line 267: Output port <s_axis_tready> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_dv_r>.
    Found 1-bit register for signal <rx_er_r>.
    Found 8-bit register for signal <gmii_txd>.
    Found 1-bit register for signal <gmii_tx_en>.
    Found 1-bit register for signal <gmii_tx_er>.
    Found 1-bit register for signal <rx_rst>.
    Found 8-bit register for signal <rxd_r>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <eth_s6_gmii> synthesized.

Synthesizing Unit <ipbus_ctrl>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd".
        MAC_CFG = external
        IP_CFG = external
        BUFWIDTH = 4
        INTERNALWIDTH = 1
        ADDRWIDTH = 11
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
        N_OOB = 0
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" line 81: Output port <rxpacket_ignored> of the instance <udp_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" line 81: Output port <rxpacket_dropped> of the instance <udp_if> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ipbus_ctrl> synthesized.

Synthesizing Unit <UDP_if>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd".
        BUFWIDTH = 4
        INTERNALWIDTH = 1
        ADDRWIDTH = 11
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
WARNING:Xst:647 - Input <raddr<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <waddr<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" line 460: Output port <clean_buf> of the instance <internal_ram_selector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" line 509: Output port <clean_buf> of the instance <rx_ram_selector> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <last_rx_last>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UDP_if> synthesized.

Synthesizing Unit <udp_ipaddr_block>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd".
    Register <IP_addr_rx> equivalent to <IP_addr_rx_block.IP_addr_rx_int> has been removed
    Found 42-bit register for signal <IP_addr_rx_block.pkt_mask>.
    Found 32-bit register for signal <IP_addr_rx_block.IP_addr_rx_int>.
    Found 1-bit register for signal <My_IP_addr_block.Got_IP_addr_rx>.
    Found 32-bit register for signal <My_IP_addr_block.My_IP_addr_int>.
    Found 32-bit register for signal <My_IP_addr>.
    Found 1-bit register for signal <rarp_mode>.
    Found 1-bit register for signal <IP_addr_rx_vld>.
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <udp_ipaddr_block> synthesized.

Synthesizing Unit <udp_rarp_block>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd".
    Found 13-bit register for signal <rarp_end_addr>.
    Found 1-bit register for signal <rarp_send>.
    Found 42-bit register for signal <data_block.we_buffer>.
    Found 336-bit register for signal <data_block.data_buffer>.
    Found 8-bit register for signal <rarp_data>.
    Found 1-bit register for signal <rarp_we_sig>.
    Found 6-bit register for signal <addr_block.next_addr>.
    Found 1-bit register for signal <addr_block.counting>.
    Found 6-bit register for signal <address>.
    Found 24-bit register for signal <tick_counter.counter_int>.
    Found 1-bit register for signal <tick>.
    Found 16-bit register for signal <random.x>.
    Found 16-bit register for signal <random.y>.
    Found 5-bit register for signal <rndm>.
    Found 6-bit register for signal <rarp_req_block.req_count>.
    Found 6-bit register for signal <rarp_req_block.req_end>.
    Found 1-bit register for signal <rarp_req>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 6-bit adder for signal <addr_block.next_addr[5]_GND_336_o_add_13_OUT> created at line 1241.
    Found 24-bit adder for signal <tick_counter.counter_int[23]_GND_336_o_add_18_OUT> created at line 1241.
    Found 6-bit adder for signal <rarp_req_block.req_count[5]_GND_336_o_add_34_OUT> created at line 1241.
    Found 6-bit comparator equal for signal <rarp_req_block.req_count[5]_rarp_req_block.req_end[5]_equal_34_o> created at line 190
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 490 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <udp_rarp_block> synthesized.

Synthesizing Unit <udp_build_arp>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <arp_we_sig> equivalent to <build_packet.arp_we_i> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Found 13-bit register for signal <arp_end_addr>.
    Found 1-bit register for signal <arp_send>.
    Found 1-bit register for signal <set_addr>.
    Found 6-bit register for signal <addr_to_set>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 48-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.arp_we_i>.
    Found 6-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 6-bit register for signal <next_addr.addr_int>.
    Found 6-bit register for signal <next_addr.next_addr>.
    Found 48-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <arp_data>.
    Found 1-bit register for signal <send_packet.send_pending>.
    Found 6-bit adder for signal <next_addr.addr_int[5]_GND_337_o_add_32_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <udp_build_arp> synthesized.

Synthesizing Unit <udp_build_payload>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd".
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Register <payload_we_sig> equivalent to <build_packet.payload_we_i> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <byteswap> equivalent to <byteswap_block.byteswap_int> has been removed
    Register <address> equivalent to <address_block.addr_int> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <do_sum_payload> equivalent to <do_cksum.do_sum_int> has been removed
    Register <low_addr> equivalent to <address_block.low_addr_i> has been removed
    Register <int_data_payload> equivalent to <do_cksum.int_data_int> has been removed
    Register <int_valid_payload> equivalent to <do_cksum.int_valid_int> has been removed
    Register <next_addr> equivalent to <next_addr_block.next_addr_int> has been removed
    Register <send_pending> equivalent to <send_packet.send_pending_i> has been removed
    Register <clr_sum_payload> equivalent to <do_cksum.clr_sum_int> has been removed
    Register <cksum> equivalent to <do_cksum.cksum_int> has been removed
    Register <ipbus_in_hdr> equivalent to <do_ipbus_hdr.ipbus_hdr_int> has been removed
    Found 1-bit register for signal <send_packet.send_pending_i>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 1-bit register for signal <payload_send>.
    Found 1-bit register for signal <set_address_block.cksum_pending>.
    Found 1-bit register for signal <set_addr>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 1-bit register for signal <build_packet.cksum_pending>.
    Found 16-bit register for signal <build_packet.payload_len>.
    Found 16-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.payload_we_i>.
    Found 1-bit register for signal <do_cksum.do_sum_int>.
    Found 1-bit register for signal <do_cksum.clr_sum_int>.
    Found 1-bit register for signal <do_cksum.int_valid_int>.
    Found 1-bit register for signal <do_cksum.cksum_int>.
    Found 8-bit register for signal <do_cksum.int_data_int>.
    Found 16-bit register for signal <do_cksum.payload_len>.
    Found 13-bit register for signal <next_addr_block.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr_block.set_addr_buf>.
    Found 13-bit register for signal <next_addr_block.addr_int>.
    Found 13-bit register for signal <next_addr_block.next_addr_int>.
    Found 1-bit register for signal <next_low>.
    Found 13-bit register for signal <address_block.addr_to_set_buf>.
    Found 1-bit register for signal <address_block.set_addr_buf>.
    Found 13-bit register for signal <address_block.addr_int>.
    Found 1-bit register for signal <address_block.low_addr_i>.
    Found 1-bit register for signal <byteswap_block.set_addr_buf>.
    Found 1-bit register for signal <byteswap_block.byteswap_int>.
    Found 16-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <payload_data_sig>.
    Found 32-bit register for signal <do_ipbus_hdr.ipbus_hdr_int>.
    Found 1-bit register for signal <send_packet.next_state>.
    Found 6-bit register for signal <addr_to_set>.
    Found 13-bit adder for signal <next_addr_block.addr_int[12]_GND_338_o_add_61_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <addr_to_set<12:6>> (without init value) have a constant value of 0 in block <udp_build_payload>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 203 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <udp_build_payload> synthesized.

Synthesizing Unit <udp_build_ping>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <ping_end_addr> equivalent to <send_packet.end_addr_i> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <send_pending> equivalent to <send_packet.send_pending_i> has been removed
    Register <low_addr> equivalent to <next_addr.low_addr_i> has been removed
    Register <ping_send> equivalent to <send_packet.send_i> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Register <do_sum_ping> equivalent to <do_cksum.do_sum_int> has been removed
    Found 1-bit register for signal <send_packet.send_i>.
    Found 13-bit register for signal <send_packet.end_addr_i>.
    Found 1-bit register for signal <send_packet.send_pending_i>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 1-bit register for signal <set_addr>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 16-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.cksum_pending>.
    Found 1-bit register for signal <ping_we_sig>.
    Found 1-bit register for signal <do_cksum.do_sum_int>.
    Found 1-bit register for signal <clr_sum_ping>.
    Found 8-bit register for signal <int_data_ping>.
    Found 1-bit register for signal <int_valid_ping>.
    Found 13-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 13-bit register for signal <next_addr.addr_int>.
    Found 1-bit register for signal <next_addr.low_addr_i>.
    Found 13-bit register for signal <next_addr.next_addr>.
    Found 1-bit register for signal <next_addr.next_low>.
    Found 16-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <ping_data>.
    Found 2-bit register for signal <send_packet.next_state>.
    Found 6-bit register for signal <addr_to_set>.
    Found 13-bit adder for signal <next_addr.addr_int[12]_GND_339_o_add_55_OUT> created at line 1241.
    Found 2-bit 3-to-1 multiplexer for signal <send_packet.next_state[1]_X_23_o_wide_mux_7_OUT> created at line 53.
    WARNING:Xst:2404 -  FFs/Latches <addr_to_set<12:6>> (without init value) have a constant value of 0 in block <udp_build_ping>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <udp_build_ping> synthesized.

Synthesizing Unit <udp_build_resend>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd".
    Register <resend_pkt_id> equivalent to <resend_pkt_id_block.resend_pkt_id_int> has been removed
    Found 45-bit register for signal <resend_pkt_id_block.pkt_mask>.
    Found 16-bit register for signal <resend_pkt_id_block.resend_pkt_id_int>.
    Found 1-bit register for signal <pkt_resend>.
    Summary:
	inferred  62 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <udp_build_resend> synthesized.

Synthesizing Unit <udp_build_status>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <load_buf> equivalent to <load_data.load_buf_int> has been removed
    Register <send_buf> equivalent to <load_data.send_buf_int> has been removed
    Found 1-bit register for signal <status_send>.
    Found 1-bit register for signal <send_pending>.
    Found 1-bit register for signal <status_we>.
    Found 1-bit register for signal <set_addr>.
    Found 7-bit register for signal <addr_to_set>.
    Found 7-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 7-bit register for signal <next_addr.addr_int>.
    Found 7-bit register for signal <next_addr.next_addr>.
    Found 1-bit register for signal <load_data.send_buf_int>.
    Found 1-bit register for signal <load_data.next_load>.
    Found 1-bit register for signal <load_data.load_buf_int>.
    Found 1-bit register for signal <status_request>.
    Found 128-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <status_data>.
    Found 13-bit register for signal <status_end_addr>.
    Found 7-bit adder for signal <next_addr.addr_int[6]_GND_341_o_add_20_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 186 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <udp_build_status> synthesized.

Synthesizing Unit <udp_status_buffer>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
    Register <next_pkt_id> equivalent to <header_block.next_pkt_id_int> has been removed
    Found 16-bit register for signal <header_block.next_pkt_id_int>.
    Found 128-bit register for signal <header>.
    Found 1-bit register for signal <history_block.event_pending>.
    Found 1-bit register for signal <history_block.async_pending>.
    Found 128-bit register for signal <history>.
    Found 8-bit register for signal <history_block.event_data>.
    Found 5-bit register for signal <history_block.async_payload>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <history_block.last_rst_ipb>.
    Found 1-bit register for signal <async_history_block.send>.
    Found 1-bit register for signal <async_history_block.sent>.
    Found 1-bit register for signal <async_history_block.written>.
    Found 1-bit register for signal <async_history_block.tx_send>.
    Found 1-bit register for signal <async_history_block.tx_sent>.
    Found 1-bit register for signal <async_history_block.tx_error>.
    Found 1-bit register for signal <async_history_block.last_tx_last>.
    Found 1-bit register for signal <async_event>.
    Found 5-bit register for signal <async_data>.
    Found 128-bit register for signal <ipbus_in>.
    Found 128-bit register for signal <ipbus_out>.
    Found 2-bit register for signal <tick>.
    Found 2-bit adder for signal <tick[1]_GND_342_o_add_1_OUT> created at line 74.
    Found 16-bit adder for signal <header_block.next_pkt_id_int[15]_GND_342_o_add_6_OUT> created at line 1241.
    Found 128-bit 4-to-1 multiplexer for signal <status_block> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 560 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <udp_status_buffer> synthesized.

Synthesizing Unit <udp_byte_sum>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd".
    Register <carry_bit> equivalent to <hi_byte_calc.carry_bit_int> has been removed
    Register <hi_byte> equivalent to <hi_byte_calc.hi_byte_int> has been removed
    Found 8-bit register for signal <lo_byte_calc.int_data_buf>.
    Found 1-bit register for signal <lo_byte_calc.int_valid_buf>.
    Found 9-bit register for signal <lo_byte_calc.hi_byte_int>.
    Found 9-bit register for signal <lo_byte_calc.lo_byte_int>.
    Found 9-bit register for signal <lo_byte>.
    Found 1-bit register for signal <hi_byte_calc.clr_sum_buf>.
    Found 9-bit register for signal <hi_byte_calc.hi_byte_int>.
    Found 1-bit register for signal <hi_byte_calc.carry_bit_int>.
    Found 1-bit register for signal <hi_byte_calc.hi_lo>.
    Found 1-bit register for signal <lo_byte_calc.clr_sum_buf>.
    Found 9-bit adder for signal <lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT> created at line 65.
    Found 9-bit adder for signal <GND_343_o_GND_343_o_add_12_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <udp_byte_sum> synthesized.

Synthesizing Unit <udp_do_rx_reset>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd".
    Register <rx_reset_sig> equivalent to <rx_reset_buf.reset_latch> has been removed
    Found 1-bit register for signal <rx_reset_buf.reset_latch>.
    Found 11-bit register for signal <rx_reset_buf.reset_buf<10:0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_do_rx_reset> synthesized.

Synthesizing Unit <udp_packet_parser>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd".
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
    Register <pkt_drop_arp_sig> equivalent to <arp.pkt_drop> has been removed
    Register <pkt_drop_ping_sig> equivalent to <ping.pkt_drop> has been removed
    Register <pkt_drop_status> equivalent to <status_request.pkt_drop> has been removed
    Register <pkt_drop_ipbus_sig> equivalent to <ipbus_pkt.pkt_drop> has been removed
    Register <pkt_drop_ip_sig> equivalent to <ip_pkt.pkt_drop> has been removed
    Register <pkt_drop_rarp_sig> equivalent to <rarp.pkt_drop> has been removed
    Register <ipbus_status_mask> equivalent to <ipbus_mask.last_mask> has been removed
    Register <pkt_reliable_drop_sig> equivalent to <littleendian.pkt_drop_reliable_i> has been removed
    Register <pkt_drop_reliable_sig> equivalent to <bigendian.pkt_drop_reliable_i> has been removed
    Register <pkt_broadcast> equivalent to <broadcast.broadcast_int> has been removed
    Register <pkt_drop_resend> equivalent to <resend.pkt_drop> has been removed
    Found 112-bit register for signal <arp.pkt_data>.
    Found 1-bit register for signal <arp.pkt_drop>.
    Found 38-bit register for signal <rarp.pkt_mask>.
    Found 128-bit register for signal <rarp.pkt_data>.
    Found 1-bit register for signal <rarp.pkt_drop>.
    Found 34-bit register for signal <ip_pkt.pkt_mask>.
    Found 10-bit register for signal <ip_pkt.msk_mask>.
    Found 128-bit register for signal <ip_pkt.pkt_data>.
    Found 8-bit register for signal <ip_pkt.msk_data>.
    Found 1-bit register for signal <ip_pkt.pkt_drop>.
    Found 36-bit register for signal <ping.pkt_mask>.
    Found 24-bit register for signal <ping.pkt_data>.
    Found 1-bit register for signal <ping.pkt_drop>.
    Found 38-bit register for signal <ipbus_pkt.pkt_mask>.
    Found 24-bit register for signal <ipbus_pkt.pkt_data>.
    Found 1-bit register for signal <ipbus_pkt.pkt_drop>.
    Found 45-bit register for signal <ipbus_mask.pkt_mask>.
    Found 1-bit register for signal <ipbus_mask.last_mask>.
    Found 1-bit register for signal <ipbus_mask.header_sel>.
    Found 1-bit register for signal <ipbus_hdr_mask>.
    Found 32-bit register for signal <bigendian.reliable_data>.
    Found 32-bit register for signal <bigendian.unreliable_data>.
    Found 1-bit register for signal <bigendian.pkt_drop_reliable_i>.
    Found 1-bit register for signal <bigendian.pkt_drop_unreliable>.
    Found 1-bit register for signal <pkt_drop_payload_sig>.
    Found 32-bit register for signal <littleendian.reliable_data>.
    Found 32-bit register for signal <littleendian.unreliable_data>.
    Found 1-bit register for signal <littleendian.pkt_drop_reliable_i>.
    Found 1-bit register for signal <littleendian.pkt_drop_unreliable>.
    Found 1-bit register for signal <pkt_payload_drop_sig>.
    Found 48-bit register for signal <status_request.pkt_data>.
    Found 1-bit register for signal <status_request.pkt_drop>.
    Found 16-bit register for signal <resend.pkt_data>.
    Found 4-bit register for signal <resend.pkt_mask>.
    Found 1-bit register for signal <resend.pkt_drop>.
    Found 6-bit register for signal <broadcast.pkt_mask>.
    Found 1-bit register for signal <broadcast.broadcast_int>.
    Found 42-bit register for signal <arp.pkt_mask>.
    Found 8-bit comparator not equal for signal <n0008> created at line 77
    Found 8-bit comparator not equal for signal <n0024> created at line 116
    Found 8-bit comparator not equal for signal <n0041> created at line 159
    Found 8-bit comparator equal for signal <n0067> created at line 209
    Found 8-bit comparator equal for signal <n0085> created at line 252
    Found 8-bit comparator not equal for signal <n0117> created at line 318
    Found 8-bit comparator not equal for signal <n0120> created at line 321
    Found 8-bit comparator not equal for signal <n0146> created at line 361
    Found 8-bit comparator not equal for signal <n0149> created at line 364
    Found 8-bit comparator equal for signal <n0176> created at line 399
    Found 8-bit comparator equal for signal <n0193> created at line 430
    Summary:
	inferred 886 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  51 Multiplexer(s).
Unit <udp_packet_parser> synthesized.

Synthesizing Unit <udp_rxram_mux>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd".
    Register <do_ram_ready.ram_ready_int> equivalent to <ram_ready> has been removed
    Found 1-bit register for signal <ram_ready>.
    Found 1-bit register for signal <rxram_dropped>.
    Found 13-bit register for signal <rxram_end_addr>.
    Found 1-bit register for signal <rxram_send_sig>.
    Found 8-bit register for signal <dia>.
    Found 13-bit register for signal <addra>.
    Found 1-bit register for signal <wea>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <udp_rxram_mux> synthesized.

Synthesizing Unit <udp_DualPortRAM>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd".
        BUFWIDTH = 1
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 4096x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <udp_DualPortRAM> synthesized.

Synthesizing Unit <udp_buffer_selector_1>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd".
        BUFWIDTH = 1
    Register <send_pending> equivalent to <send_pending_block.send_pending_i> has been removed
    Register <write_sig<0>> equivalent to <write_block.write_i<0>> has been removed
    Register <busy_sig> equivalent to <busy_block.busy_i> has been removed
    Register <clean> equivalent to <clean_block.clean_i> has been removed
    Register <send_sig<0>> equivalent to <send_block.send_i<0>> has been removed
    Register <free_block.free_i> equivalent to <free> has been removed
    Register <sending> equivalent to <req_send_block.sending_i> has been removed
    Found 2-bit register for signal <free>.
    Found 2-bit register for signal <clean_block.clean_i>.
    Found 2-bit register for signal <send_pending_block.send_pending_i>.
    Found 1-bit register for signal <busy_block.busy_i>.
    Found 1-bit register for signal <req_send_block.sending_i>.
    Found 1-bit register for signal <req_send>.
    Found 1-bit register for signal <write_block.write_i>.
    Found 1-bit register for signal <send_block.send_i>.
    Found 1-bit adder for signal <write_sig[0]_PWR_57_o_add_27_OUT<0>> created at line 1241.
    Found 1-bit adder for signal <send_sig[0]_PWR_57_o_add_29_OUT<0>> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <udp_buffer_selector_1> synthesized.

Synthesizing Unit <udp_rxram_shim>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd".
        BUFWIDTH = 1
    Found 13-bit register for signal <end_address_buf<0>>.
    Found 1-bit register for signal <rxram_send_x>.
    Found 13-bit register for signal <rxram_end_addr_x>.
    Found 1-bit register for signal <rxram_sent>.
    Found 1-bit register for signal <last_busy>.
    Found 13-bit register for signal <end_address_buf<1>>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_rxram_shim> synthesized.

Synthesizing Unit <udp_DualPortRAM_rx>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 8192x8-bit dual-port RAM <Mram_ram1> for signal <ram1>.
    Found 8192x8-bit dual-port RAM <Mram_ram2> for signal <ram2>.
    Found 8192x8-bit dual-port RAM <Mram_ram3> for signal <ram3>.
    Found 8192x8-bit dual-port RAM <Mram_ram4> for signal <ram4>.
    Found 32-bit register for signal <rx_dob>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <udp_DualPortRAM_rx> synthesized.

Synthesizing Unit <udp_buffer_selector_2>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd".
        BUFWIDTH = 4
    Register <sending> equivalent to <req_send_block.sending_i> has been removed
    Register <clean> equivalent to <clean_block.clean_i> has been removed
    Register <free_block.free_i> equivalent to <free> has been removed
    Register <write_sig> equivalent to <write_block.write_i> has been removed
    Register <busy_sig> equivalent to <busy_block.busy_i> has been removed
    Register <send_sig> equivalent to <send_block.send_i> has been removed
    Register <send_pending> equivalent to <send_pending_block.send_pending_i> has been removed
    Found 16-bit register for signal <free>.
    Found 16-bit register for signal <clean_block.clean_i>.
    Found 16-bit register for signal <send_pending_block.send_pending_i>.
    Found 1-bit register for signal <busy_block.busy_i>.
    Found 1-bit register for signal <req_send_block.sending_i>.
    Found 1-bit register for signal <req_send>.
    Found 4-bit register for signal <write_block.write_i>.
    Found 4-bit register for signal <send_block.send_i>.
    Found 4-bit adder for signal <write_sig[3]_GND_354_o_add_34_OUT> created at line 1241.
    Found 4-bit adder for signal <send_sig[3]_GND_354_o_add_42_OUT> created at line 1241.
    Found 1-bit 16-to-1 multiplexer for signal <resend_buf[3]_clean[15]_Mux_5_o> created at line 55.
    Found 1-bit 16-to-1 multiplexer for signal <write_sig[3]_free[15]_Mux_30_o> created at line 123.
    Found 1-bit 16-to-1 multiplexer for signal <send_sig[3]_send_pending[15]_Mux_31_o> created at line 145.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred 140 Multiplexer(s).
Unit <udp_buffer_selector_2> synthesized.

Synthesizing Unit <udp_DualPortRAM_tx>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 8192x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 2-bit register for signal <bytesel>.
    Found 32-bit register for signal <ram_out>.
    Found 8-bit 4-to-1 multiplexer for signal <tx_dob> created at line 56.
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_DualPortRAM_tx> synthesized.

Synthesizing Unit <udp_rxtransactor_if>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd".
    Register <ram_status.ram_ok_i> equivalent to <ram_ok> has been removed
    Found 1-bit register for signal <ram_ok>.
    Found 1-bit register for signal <pkt_rcvd>.
    Found 1-bit register for signal <rxpayload_dropped>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <udp_rxtransactor_if> synthesized.

Synthesizing Unit <udp_tx_mux>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd".
    Register <do_sum> equivalent to <udp_control_build.do_sum_int> has been removed
    Register <rxram_active> equivalent to <state_machine.rxram_active_int> has been removed
    Register <int_valid> equivalent to <udp_control_build.int_valid_int> has been removed
    Register <udp_counter> equivalent to <do_udp_counter.counter> has been removed
    Register <udpram_busy_sig> equivalent to <udp_event.udpram_busy_int> has been removed
    Register <udpram_end_addr_sig> equivalent to <udp_build_data.udpram_end_addr_int> has been removed
    Register <udp_short_sig> equivalent to <udp_short_block.short_int> has been removed
    Register <udpram_active> equivalent to <state_machine.udpram_active_int> has been removed
    Register <udp_len> equivalent to <udp_build_data.udp_len_int> has been removed
    Register <ip_cksum> equivalent to <udp_build_data.ip_cksum_int> has been removed
    Register <addr_to_set> equivalent to <state_machine.addr_to_set_int> has been removed
    Register <addr_sig> equivalent to <next_addr.addr_int> has been removed
    Register <clr_sum> equivalent to <udp_control_build.clr_sum_int> has been removed
    Register <do_udp_counter.last_udpram_active> equivalent to <udp_event.last_udpram_active> has been removed
    Register <byteswap_sig> equivalent to <do_ipbus_hdr.byteswap_int> has been removed
    Register <cksum> equivalent to <udp_control_build.cksum_int> has been removed
    Register <ip_len> equivalent to <udp_build_data.ip_len_int> has been removed
    Register <ipbus_out_hdr> equivalent to <do_ipbus_hdr.ipbus_hdr_int> has been removed
    Register <int_data> equivalent to <udp_build_data.int_data_int> has been removed
    Register <set_addr> equivalent to <state_machine.set_addr_int> has been removed
    Register <prefetch> equivalent to <state_machine.prefetch_int> has been removed
    Register <special> equivalent to <udp_send_data.special_int> has been removed
    Register <counting> equivalent to <state_machine.counting_int> has been removed
    Register <mac_tx_data_sig> equivalent to <send_data.mac_tx_data_int> has been removed
    Register <udp_counting> equivalent to <do_udp_counter.counting> has been removed
    Register <rxram_end_addr_sig> equivalent to <rx_event.rxram_end_addr_int> has been removed
    Register <mac_tx_valid_sig> equivalent to <state_machine.mac_tx_valid_int> has been removed
    Register <state_machine.next_state> equivalent to <state_machine.state> has been removed
    Register <byteswapping> equivalent to <next_addr.byteswapping_int> has been removed
    Register <send_special> equivalent to <udp_send_data.send_special_int> has been removed
    Register <mac_tx_last_sig> equivalent to <state_machine.mac_tx_last_int> has been removed
    Register <rx_event.rxram_busy_int> equivalent to <rxram_busy_sig> has been removed
    Found 13-bit register for signal <rx_event.rxram_end_addr_int>.
    Found 1-bit register for signal <rx_event.last_rxram_active>.
    Found 1-bit register for signal <rxram_busy_sig>.
    Found 1-bit register for signal <udp_event.udpram_busy_int>.
    Found 1-bit register for signal <udp_event.last_udpram_active>.
    Found 1-bit register for signal <udp_short_block.short_int>.
    Found 1-bit register for signal <udp_send_data.send_special_int>.
    Found 8-bit register for signal <udp_send_data.special_int>.
    Found 1-bit register for signal <udp_send_data.flip_cksum>.
    Found 1-bit register for signal <do_udp_counter.counting>.
    Found 5-bit register for signal <do_udp_counter.counter>.
    Found 1-bit register for signal <udp_control_build.cksum_int>.
    Found 1-bit register for signal <udp_control_build.clr_sum_int>.
    Found 1-bit register for signal <udp_control_build.do_sum_int>.
    Found 1-bit register for signal <udp_control_build.int_valid_int>.
    Found 13-bit register for signal <udp_build_data.udpram_end_addr_int>.
    Found 8-bit register for signal <udp_build_data.int_data_int>.
    Found 16-bit register for signal <udp_build_data.pay_len>.
    Found 16-bit register for signal <udp_build_data.ip_cksum_int>.
    Found 16-bit register for signal <udp_build_data.ip_len_int>.
    Found 16-bit register for signal <udp_build_data.udp_len_int>.
    Found 13-bit register for signal <next_addr.addr_int>.
    Found 1-bit register for signal <next_addr.byteswapping_int>.
    Found 1-bit register for signal <low_addr>.
    Found 13-bit register for signal <next_addr.next_addr>.
    Found 8-bit register for signal <send_data.mac_tx_data_int>.
    Found 8-bit register for signal <send_data.next_mac_tx_data>.
    Found 1-bit register for signal <send_data.ready_buf>.
    Found 32-bit register for signal <do_ipbus_hdr.ipbus_hdr_int>.
    Found 1-bit register for signal <do_ipbus_hdr.byteswap_int>.
    Found 1-bit register for signal <ipbus_out_valid>.
    Found 3-bit register for signal <state_machine.state>.
    Found 1-bit register for signal <state_machine.rxram_active_int>.
    Found 1-bit register for signal <state_machine.udpram_active_int>.
    Found 1-bit register for signal <state_machine.counting_int>.
    Found 1-bit register for signal <state_machine.prefetch_int>.
    Found 1-bit register for signal <state_machine.mac_tx_valid_int>.
    Found 1-bit register for signal <state_machine.mac_tx_last_int>.
    Found 1-bit register for signal <state_machine.set_addr_int>.
    Found 13-bit register for signal <state_machine.addr_to_set_int>.
    Found 13-bit register for signal <state_machine.end_addr_int>.
    Found 5-bit adder for signal <do_udp_counter.counter[4]_GND_362_o_add_25_OUT> created at line 1241.
    Found 13-bit adder for signal <next_addr.addr_int[12]_GND_362_o_add_67_OUT> created at line 1241.
    Found 3-bit 8-to-1 multiplexer for signal <state_machine.state[2]_state_machine.next_state[2]_wide_mux_117_OUT> created at line 571.
    Found 13-bit comparator equal for signal <addr_sig[12]_state_machine.end_addr_int[12]_equal_105_o> created at line 615
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 238 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 100 Multiplexer(s).
Unit <udp_tx_mux> synthesized.

Synthesizing Unit <udp_txtransactor_if>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd".
        BUFWIDTH = 4
WARNING:Xst:647 - Input <ipbus_out_hdr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pkt_id_buf<14>>.
    Found 16-bit register for signal <pkt_id_buf<13>>.
    Found 16-bit register for signal <pkt_id_buf<12>>.
    Found 16-bit register for signal <pkt_id_buf<11>>.
    Found 16-bit register for signal <pkt_id_buf<10>>.
    Found 16-bit register for signal <pkt_id_buf<9>>.
    Found 16-bit register for signal <pkt_id_buf<8>>.
    Found 16-bit register for signal <pkt_id_buf<7>>.
    Found 16-bit register for signal <pkt_id_buf<6>>.
    Found 16-bit register for signal <pkt_id_buf<5>>.
    Found 16-bit register for signal <pkt_id_buf<4>>.
    Found 16-bit register for signal <pkt_id_buf<3>>.
    Found 16-bit register for signal <pkt_id_buf<2>>.
    Found 16-bit register for signal <pkt_id_buf<1>>.
    Found 16-bit register for signal <pkt_id_buf<0>>.
    Found 1-bit register for signal <req_not_found>.
    Found 1-bit register for signal <req_resend>.
    Found 4-bit register for signal <resend_buf>.
    Found 1-bit register for signal <udpram_sent>.
    Found 1-bit register for signal <sent_block.last_busy>.
    Found 16-bit register for signal <pkt_id_buf<15>>.
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[0][15]_equal_100_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[1][15]_equal_101_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[2][15]_equal_103_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[3][15]_equal_105_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[5][15]_equal_109_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[6][15]_equal_111_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[7][15]_equal_113_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[8][15]_equal_115_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[9][15]_equal_117_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[10][15]_equal_119_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[11][15]_equal_121_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[12][15]_equal_123_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[13][15]_equal_125_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[14][15]_equal_127_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[15][15]_equal_129_o> created at line 69
    Summary:
	inferred 264 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <udp_txtransactor_if> synthesized.

Synthesizing Unit <udp_clock_crossing_if>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd".
        BUFWIDTH = 4
    Set property "KEEP = TRUE" for signal <enable_buf>.
    Set property "KEEP = TRUE" for signal <rarp_buf>.
    Set property "KEEP = TRUE" for signal <we_buf>.
    Set property "KEEP = TRUE" for signal <rst_ipb_buf>.
    Set property "KEEP = TRUE" for signal <req_send_buf>.
    Set property "KEEP = TRUE" for signal <pkt_done_read_buf>.
    Set property "KEEP = TRUE" for signal <pkt_done_write_buf>.
    Set property "KEEP = TRUE" for signal <busy_up_buf>.
    Set property "KEEP = TRUE" for signal <busy_down_buf>.
    Set property "KEEP = TRUE" for signal <rx_read_buf_buf>.
    Set property "KEEP = TRUE" for signal <tx_write_buf_buf>.
    Found 3-bit register for signal <pkt_done_w_tff>.
    Found 1-bit register for signal <rx_ram_sent>.
    Found 1-bit register for signal <tx_ram_written>.
    Found 3-bit register for signal <pkt_done_read_buf>.
    Found 3-bit register for signal <pkt_done_write_buf>.
    Found 1-bit register for signal <req_send_tff>.
    Found 3-bit register for signal <req_send_buf>.
    Found 2-bit register for signal <pkt_rdy_ipb_clk.pkt_rdy_buf<1:0>>.
    Found 1-bit register for signal <pkt_rdy>.
    Found 2-bit register for signal <enable_buf>.
    Found 2-bit register for signal <rarp_buf>.
    Found 2-bit register for signal <we_buf>.
    Found 2-bit register for signal <rst_ipb_buf>.
    Found 1-bit register for signal <busy_up_tff>.
    Found 1-bit register for signal <busy_down_tff>.
    Found 1-bit register for signal <busy_buf>.
    Found 3-bit register for signal <busy_up_buf>.
    Found 3-bit register for signal <busy_down_buf>.
    Found 4-bit register for signal <busy_ipb_clk.busy_buf>.
    Found 1-bit register for signal <busy>.
    Found 4-bit register for signal <rx_read_buf_buf>.
    Found 4-bit register for signal <rx_read_buffer>.
    Found 4-bit register for signal <tx_write_buf_buf>.
    Found 4-bit register for signal <tx_write_buffer>.
    Found 3-bit register for signal <pkt_done_r_tff>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rx_read_buf_buf may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_write_buf_buf may hinder XST clustering optimizations.
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <udp_clock_crossing_if> synthesized.

Synthesizing Unit <transactor>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/transactor.vhd".
    Summary:
	no macro.
Unit <transactor> synthesized.

Synthesizing Unit <transactor_if>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd".
    Found 1-bit register for signal <dinit_d>.
    Found 1-bit register for signal <dnext_d>.
    Found 1-bit register for signal <dsel>.
    Found 32-bit register for signal <rxf>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <start_d>.
    Found 16-bit register for signal <hlen>.
    Found 16-bit register for signal <blen>.
    Found 12-bit register for signal <waddr>.
    Found 16-bit register for signal <rctr>.
    Found 16-bit register for signal <wctr>.
    Found 12-bit register for signal <haddr>.
    Found 1-bit register for signal <first>.
    Found 12-bit register for signal <raddr>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <raddr[11]_GND_366_o_add_0_OUT> created at line 1241.
    Found 12-bit adder for signal <waddr[11]_GND_366_o_add_31_OUT> created at line 1241.
    Found 16-bit adder for signal <rctr[15]_GND_366_o_add_39_OUT> created at line 1241.
    Found 16-bit adder for signal <wctr[15]_GND_366_o_add_44_OUT> created at line 1241.
    Found 16-bit comparator equal for signal <rctr[15]_hlen[15]_equal_14_o> created at line 98
    Found 16-bit comparator greater for signal <blen[15]_rctr[15]_LessThan_60_o> created at line 177
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transactor_if> synthesized.

Synthesizing Unit <transactor_sm>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd".
    Found 1-bit register for signal <rx_ready_d>.
    Found 32-bit register for signal <hdr>.
    Found 32-bit register for signal <addr>.
    Found 8-bit register for signal <words_todo>.
    Found 8-bit register for signal <words_done>.
    Found 8-bit register for signal <timer>.
    Found 1-bit register for signal <rmw_write>.
    Found 32-bit register for signal <rmw_coeff>.
    Found 32-bit register for signal <rmw_result>.
    Found 32-bit register for signal <rmw_input>.
    Found 4-bit register for signal <err_d>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <addr[31]_GND_367_o_add_22_OUT> created at line 1241.
    Found 8-bit adder for signal <words_done[7]_GND_367_o_add_33_OUT> created at line 1241.
    Found 8-bit adder for signal <timer[7]_GND_367_o_add_38_OUT> created at line 1241.
    Found 32-bit adder for signal <rmw_input[31]_rx_data[31]_add_44_OUT> created at line 166.
    Found 8-bit subtractor for signal <GND_367_o_GND_367_o_sub_29_OUT<7:0>> created at line 1308.
    Found 4-bit 4-to-1 multiplexer for signal <_n0265> created at line 61.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 190 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transactor_sm> synthesized.

Synthesizing Unit <transactor_cfg>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd".
    Found 128-bit register for signal <vec_out>.
    Found 32-bit adder for signal <n0180> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <transactor_cfg> synthesized.

Synthesizing Unit <stretcher>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/stretcher.vhd".
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/stretcher.vhd" line 27: Output port <d17> of the instance <clkdiv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/stretcher.vhd" line 27: Output port <d28> of the instance <clkdiv> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <d_sync_d>.
    Found 1-bit register for signal <d_edge>.
    Found 1-bit register for signal <d25_d>.
    Found 1-bit register for signal <q_i>.
    Found 1-bit register for signal <d_sync>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <stretcher> synthesized.

Synthesizing Unit <slaves>.
    Related source file is "/home/jeffrey/projects/work_freqmode/source/slaves_custom.vhd".
WARNING:Xst:647 - Input <eth_err_stat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pkt_rx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pkt_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/jeffrey/projects/work_freqmode/source/slaves_custom.vhd" line 88: Output port <q> of the instance <slave2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/work_freqmode/source/slaves_custom.vhd" line 98: Output port <q> of the instance <slave3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/work_freqmode/source/slaves_custom.vhd" line 108: Output port <q> of the instance <slave4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/work_freqmode/source/slaves_custom.vhd" line 118: Output port <q> of the instance <RAM1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jeffrey/projects/work_freqmode/source/slaves_custom.vhd" line 133: Output port <q> of the instance <RAM2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <eth_err_ctrl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <slaves> synthesized.

Synthesizing Unit <ipbus_fabric>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd".
        NSLV = 7
        STROBE_GAP = false
    Found 32-bit 7-to-1 multiplexer for signal <sel[2]_X_48_o_wide_mux_253_OUT> created at line 58.
    Summary:
	inferred  15 Multiplexer(s).
Unit <ipbus_fabric> synthesized.

Synthesizing Unit <ipbus_ctrlreg>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd".
        ctrl_addr_width = 0
        stat_addr_width = 0
    Found 32-bit register for signal <ipbus_out_ipb_rdata>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <reg<0>>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ipbus_ctrlreg> synthesized.

Synthesizing Unit <ipbus_dpram>.
    Related source file is "/home/jeffrey/projects/ipbus/firmware/slaves/hdl/ipbus_dpram.vhd".
        ADDR_WIDTH = 8
WARNING:Xst:647 - Input <ipb_in_ipb_addr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <q>.
    Found 32-bit register for signal <ipb_out_ipb_rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  65 D-type flip-flop(s).
Unit <ipbus_dpram> synthesized.

Synthesizing Unit <TDCslave>.
    Related source file is "/home/jeffrey/projects/work_freqmode/TDCslave.v".
INFO:Xst:3210 - "/home/jeffrey/projects/work_freqmode/TDCslave.v" line 52: Output port <LOCKED> of the instance <PLLgen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TDCslave> synthesized.

Synthesizing Unit <PLL>.
    Related source file is "/home/jeffrey/projects/work_freqmode/ipcore_dir/PLL.v".
    Summary:
	no macro.
Unit <PLL> synthesized.

Synthesizing Unit <dataChannel>.
    Related source file is "/home/jeffrey/projects/work_freqmode/dataChannel.v".
    Found 4-bit register for signal <FSMstate>.
    Found 8-bit register for signal <hit0>.
    Found 8-bit register for signal <hit1>.
    Found 32-bit register for signal <hitCount>.
    Found 1-bit register for signal <write_buffer>.
    Found 32-bit adder for signal <hitCount[31]_GND_573_o_add_40_OUT> created at line 184.
    Found 4-bit 8-to-1 multiplexer for signal <_n0113> created at line 76.
    Found 8-bit comparator equal for signal <TDCfifo_dout[7]_hit0[7]_equal_10_o> created at line 133
    Found 8-bit comparator equal for signal <TDCfifo_dout[7]_hit1[7]_equal_14_o> created at line 143
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <FSMstate> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <dataChannel> synthesized.

Synthesizing Unit <timegen>.
    Related source file is "/home/jeffrey/projects/work_freqmode/timegen.v".
WARNING:Xst:647 - Input <enableHitskip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/jeffrey/projects/work_freqmode/timegen.v" line 86: Output port <full> of the instance <hit_fifo> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <counter_val_CK0_L1>.
    Found 3-bit register for signal <counter_val_CK180_L1>.
    Found 3-bit register for signal <fine_time_decoded>.
    Found 1-bit register for signal <valid_hit>.
    Found 3-bit register for signal <coarse_time>.
    Found 4-bit register for signal <FSMstate>.
    Found 1-bit register for signal <hit_syn0>.
    Found 1-bit register for signal <hit_syn>.
    Found 4-bit register for signal <hit_registers_L0>.
    Found 3-bit register for signal <counter_val_CK0_L0>.
    Found 3-bit register for signal <counter_val_CK180_L0>.
    Found 3-bit register for signal <counter_val_CK0>.
    Found 3-bit register for signal <counter_val_CK180>.
    Found 4-bit register for signal <hit_registers_L1>.
    Found finite state machine <FSM_4> for signal <FSMstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | SYSCLK (rising_edge)                           |
    | Reset              | _n0114 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <counter_val_CK180_L1[2]_GND_574_o_add_16_OUT> created at line 141.
    Found 3-bit adder for signal <counter_val_CK0[2]_GND_574_o_add_56_OUT> created at line 259.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <timegen> synthesized.

Synthesizing Unit <rammgmt>.
    Related source file is "/home/jeffrey/projects/work_freqmode/rammgmt.v".
    Found 2-bit register for signal <frameCounter>.
    Found 8-bit register for signal <ramAddr>.
    Found 2-bit register for signal <FSMstate>.
    Found 1-bit register for signal <handshakeFPGA>.
    Found 128-bit register for signal <n0043[127:0]>.
    Found 2-bit adder for signal <frameCounter[1]_GND_576_o_add_21_OUT> created at line 112.
    Found 8-bit adder for signal <ramAddr[7]_GND_576_o_add_29_OUT> created at line 122.
    Found 2-bit 4-to-1 multiplexer for signal <FSMstate_next> created at line 81.
    Found 1-bit comparator equal for signal <handshakeFPGA_handshakePC_equal_11_o> created at line 84
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <FSMstate> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 141 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <rammgmt> synthesized.

Synthesizing Unit <programmer>.
    Related source file is "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/I2CTest_top.v".
    Found 23-bit register for signal <commBusyCtr>.
    Found 23-bit adder for signal <commBusyCtr[22]_GND_626_o_add_3_OUT> created at line 111.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <programmer> synthesized.

Synthesizing Unit <CommunicationController>.
    Related source file is "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/i2cSlaveTop.v".
    Summary:
	no macro.
Unit <CommunicationController> synthesized.

Synthesizing Unit <i2cSlave>.
    Related source file is "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/i2cSlave.v".
    Found 10-bit register for signal <sdaPipe>.
    Found 1-bit register for signal <sdaDeb>.
    Found 10-bit register for signal <sclPipe>.
    Found 1-bit register for signal <sclDeb>.
    Found 10-bit register for signal <sclDelayed>.
    Found 4-bit register for signal <sdaDelayed>.
    Found 2-bit register for signal <startStopDetState>.
    Found 1-bit register for signal <startEdgeDet>.
    Found 2-bit register for signal <rstPipe>.
    Found 1-bit tristate buffer for signal <sda> created at line 90
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2cSlave> synthesized.

Synthesizing Unit <serialInterface>.
    Related source file is "/home/jeffrey/projects/work_freqmode/source/I2C/i2c/serialInterface.v".
    Found 1-bit register for signal <sdaOut>.
    Found 1-bit register for signal <writeEn>.
    Found 8-bit register for signal <dataOut>.
    Found 1-bit register for signal <clearStartStopDet>.
    Found 2-bit register for signal <streamSt>.
    Found 8-bit register for signal <txData>.
    Found 8-bit register for signal <rxData>.
    Found 3-bit register for signal <bitCnt>.
    Found 8-bit register for signal <regAddr>.
    Found 4-bit register for signal <CurrState_SISt>.
    Found finite state machine <FSM_7> for signal <streamSt>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 48                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <CurrState_SISt>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 30                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bitCnt[2]_GND_630_o_add_65_OUT> created at line 277.
    Found 8-bit adder for signal <regAddr[7]_GND_630_o_add_81_OUT> created at line 314.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <serialInterface> synthesized.

Synthesizing Unit <registerInterface>.
    Related source file is "/home/jeffrey/projects/work_freqmode/source/I2C/registerInterface.v".
    Found 8-bit register for signal <myReg2>.
    Found 8-bit register for signal <myReg3>.
    Found 8-bit register for signal <myReg4>.
    Found 8-bit register for signal <myReg5>.
    Found 8-bit register for signal <myReg6>.
    Found 8-bit register for signal <myReg7>.
    Found 8-bit register for signal <myReg8>.
    Found 8-bit register for signal <myReg9>.
    Found 8-bit register for signal <myReg10>.
    Found 8-bit register for signal <myReg11>.
    Found 8-bit register for signal <myReg12>.
    Found 8-bit register for signal <myReg13>.
    Found 8-bit register for signal <myReg1>.
    Found 8-bit 15-to-1 multiplexer for signal <_n0142> created at line 75.
    Summary:
	inferred 104 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <registerInterface> synthesized.

Synthesizing Unit <SerialConfig>.
    Related source file is "/home/jeffrey/projects/work_freqmode/source/I2C/SerialConfig.v".
WARNING:Xst:647 - Input <myReg13<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 93-bit register for signal <shiftregister>.
    Found 8-bit register for signal <shiftCtr>.
    Found 1-bit register for signal <sck>.
    Found 1-bit register for signal <sda>.
    Found 10-bit register for signal <prescaler>.
    Found 4-bit register for signal <FSMstate>.
    Found 8-bit adder for signal <shiftCtr[7]_GND_632_o_add_9_OUT> created at line 106.
    Found 10-bit adder for signal <prescaler[9]_GND_632_o_add_38_OUT> created at line 194.
    Found 4-bit 8-to-1 multiplexer for signal <_n0312> created at line 64.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <FSMstate> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <SerialConfig> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 256x32-bit dual-port RAM                              : 2
 4096x8-bit dual-port RAM                              : 1
 8192x32-bit dual-port RAM                             : 1
 8192x8-bit dual-port RAM                              : 4
# Adders/Subtractors                                   : 44
 1-bit adder                                           : 2
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 13-bit adder                                          : 3
 16-bit adder                                          : 3
 2-bit adder                                           : 2
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 28-bit adder                                          : 3
 3-bit adder                                           : 3
 32-bit adder                                          : 4
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 6-bit adder                                           : 3
 7-bit adder                                           : 1
 8-bit adder                                           : 5
 8-bit subtractor                                      : 1
 9-bit adder                                           : 4
# Registers                                            : 471
 1-bit register                                        : 216
 10-bit register                                       : 5
 11-bit register                                       : 1
 112-bit register                                      : 1
 12-bit register                                       : 3
 128-bit register                                      : 9
 13-bit register                                       : 23
 16-bit register                                       : 41
 2-bit register                                        : 15
 23-bit register                                       : 1
 24-bit register                                       : 3
 28-bit register                                       : 3
 3-bit register                                        : 17
 32-bit register                                       : 32
 336-bit register                                      : 1
 34-bit register                                       : 1
 36-bit register                                       : 1
 38-bit register                                       : 2
 4-bit register                                        : 17
 42-bit register                                       : 3
 45-bit register                                       : 2
 48-bit register                                       : 3
 5-bit register                                        : 4
 6-bit register                                        : 11
 7-bit register                                        : 4
 8-bit register                                        : 43
 9-bit register                                        : 8
 93-bit register                                       : 1
# Comparators                                          : 34
 1-bit comparator equal                                : 1
 13-bit comparator equal                               : 1
 16-bit comparator equal                               : 17
 16-bit comparator greater                             : 1
 6-bit comparator equal                                : 1
 8-bit comparator equal                                : 6
 8-bit comparator not equal                            : 7
# Multiplexers                                         : 946
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 637
 10-bit 2-to-1 multiplexer                             : 2
 112-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 5
 128-bit 2-to-1 multiplexer                            : 6
 128-bit 4-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 30
 16-bit 2-to-1 multiplexer                             : 36
 2-bit 2-to-1 multiplexer                              : 10
 2-bit 3-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 11
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 21
 32-bit 7-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 27
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 2
 42-bit 2-to-1 multiplexer                             : 3
 45-bit 2-to-1 multiplexer                             : 2
 48-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 15
 7-bit 2-to-1 multiplexer                              : 11
 8-bit 15-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 77
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 12
 93-bit 2-to-1 multiplexer                             : 5
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 5
# Xors                                                 : 12
 1-bit xor2                                            : 10
 16-bit xor2                                           : 1
 16-bit xor4                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/tri_mode_eth_mac_v5_4.ngc>.
INFO:coreutil - Full license for component <tri_mode_eth_mac> allows you to use this component. This license does not give you access to source code implementing this component.

Reading core <ipcore_dir/mac_fifo_axi4.ngc>.
Reading core <source/TDC/ipcore_dir/hitFIFO.ngc>.
Loading core <tri_mode_eth_mac_v5_4> for timing and area information for instance <emac0>.
Loading core <mac_fifo_axi4> for timing and area information for instance <fifo>.
Loading core <hitFIFO> for timing and area information for instance <hit_fifo>.
INFO:Xst:2261 - The FF/Latch <random.y_0> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_0> 
INFO:Xst:2261 - The FF/Latch <random.y_1> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_1> 
INFO:Xst:2261 - The FF/Latch <random.y_2> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_2> 
INFO:Xst:2261 - The FF/Latch <random.y_3> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_3> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_1> in Unit <RARP_block> is equivalent to the following 9 FFs/Latches, which will be removed : <rarp_end_addr_2> <rarp_end_addr_4> <rarp_end_addr_6> <rarp_end_addr_7> <rarp_end_addr_8> <rarp_end_addr_9> <rarp_end_addr_10> <rarp_end_addr_11> <rarp_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <random.y_4> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_4> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <RARP_block> is equivalent to the following 2 FFs/Latches, which will be removed : <rarp_end_addr_3> <rarp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_0> in Unit <RARP_block> is equivalent to the following 8 FFs/Latches, which will be removed : <data_block.data_buffer_1> <data_block.data_buffer_2> <data_block.data_buffer_3> <data_block.data_buffer_4> <data_block.data_buffer_5> <data_block.data_buffer_6> <data_block.data_buffer_7> <data_block.we_buffer_0> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_0> in Unit <ARP> is equivalent to the following 2 FFs/Latches, which will be removed : <arp_end_addr_3> <arp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_1> in Unit <ARP> is equivalent to the following 9 FFs/Latches, which will be removed : <arp_end_addr_2> <arp_end_addr_4> <arp_end_addr_6> <arp_end_addr_7> <arp_end_addr_8> <arp_end_addr_9> <arp_end_addr_10> <arp_end_addr_11> <arp_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.msk_data_0> in Unit <rx_packet_parser> is equivalent to the following 6 FFs/Latches, which will be removed : <ip_pkt.msk_data_1> <ip_pkt.msk_data_2> <ip_pkt.msk_data_3> <ip_pkt.msk_data_4> <ip_pkt.msk_data_5> <ip_pkt.msk_data_7> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_1> in Unit <status> is equivalent to the following 8 FFs/Latches, which will be removed : <status_end_addr_2> <status_end_addr_4> <status_end_addr_7> <status_end_addr_8> <status_end_addr_9> <status_end_addr_10> <status_end_addr_11> <status_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_0> in Unit <status> is equivalent to the following 3 FFs/Latches, which will be removed : <status_end_addr_3> <status_end_addr_5> <status_end_addr_6> 
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_29> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_30> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_31> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_32> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_33> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_34> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_35> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_36> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_37> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_38> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_39> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_40> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_41> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_42> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_43> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_49> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_51> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_57> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_59> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp_end_addr_1> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arp_end_addr_1> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_pkt.msk_data_0> (without init value) has a constant value of 1 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_end_addr_1> (without init value) has a constant value of 0 in block <status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rstPipe_0> (without init value) has a constant value of 0 in block <u_i2cSlave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_0> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_8> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_9> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_10> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_11> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_12> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_13> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_14> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_15> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_16> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_17> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_18> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_19> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_20> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_21> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_22> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_23> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_24> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_25> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_26> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_27> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_28> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rstPipe_1> (without init value) has a constant value of 0 in block <u_i2cSlave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <address_block.addr_int_11> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <address_block.addr_int_12> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <addra_11> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <addra_12> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_3> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <sm>.
WARNING:Xst:2404 -  FFs/Latches <rarp_end_addr<12:6>> (without init value) have a constant value of 0 in block <udp_rarp_block>.
WARNING:Xst:2404 -  FFs/Latches <arp_end_addr<12:6>> (without init value) have a constant value of 0 in block <udp_build_arp>.
WARNING:Xst:2404 -  FFs/Latches <status_end_addr<12:7>> (without init value) have a constant value of 0 in block <udp_build_status>.

Synthesizing (advanced) Unit <SerialConfig>.
The following registers are absorbed into counter <prescaler>: 1 register on signal <prescaler>.
The following registers are absorbed into counter <shiftCtr>: 1 register on signal <shiftCtr>.
Unit <SerialConfig> synthesized (advanced).

Synthesizing (advanced) Unit <clock_div>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clock_div> synthesized (advanced).

Synthesizing (advanced) Unit <dataChannel>.
The following registers are absorbed into counter <hitCount>: 1 register on signal <hitCount>.
Unit <dataChannel> synthesized (advanced).

Synthesizing (advanced) Unit <ipbus_dpram>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <q> <ipb_out_ipb_rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <rclk>          | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <d>             |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to internal node          | high     |
    |     addrB          | connected to signal <ipb_in_ipb_addr> |          |
    |     diB            | connected to signal <ipb_in_ipb_wdata> |          |
    |     doB            | connected to signal <ipb_out_ipb_rdata> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ipbus_dpram> synthesized (advanced).

Synthesizing (advanced) Unit <programmer>.
The following registers are absorbed into counter <commBusyCtr>: 1 register on signal <commBusyCtr>.
Unit <programmer> synthesized (advanced).

Synthesizing (advanced) Unit <rammgmt>.
The following registers are absorbed into counter <frameCounter>: 1 register on signal <frameCounter>.
The following registers are absorbed into counter <ramAddr>: 1 register on signal <ramAddr>.
Unit <rammgmt> synthesized (advanced).

Synthesizing (advanced) Unit <timegen>.
The following registers are absorbed into counter <counter_val_CK0>: 1 register on signal <counter_val_CK0>.
Unit <timegen> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_if>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
The following registers are absorbed into counter <rctr>: 1 register on signal <rctr>.
The following registers are absorbed into counter <wctr>: 1 register on signal <wctr>.
The following registers are absorbed into counter <raddr>: 1 register on signal <raddr>.
Unit <transactor_if> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_sm>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
The following registers are absorbed into counter <words_todo>: 1 register on signal <words_todo>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
The following registers are absorbed into counter <words_done>: 1 register on signal <words_done>.
Unit <transactor_sm> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <ClkA>          | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dia>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ClkB>          | rise     |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM_rx>.
INFO:Xst:3226 - The RAM <Mram_ram1> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram2> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram3> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram4> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM_rx> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM_tx>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tx_wea>        | high     |
    |     addrA          | connected to signal <tx_addra>      |          |
    |     diA            | connected to signal <tx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk125>        | rise     |
    |     addrB          | connected to signal <tx_addrb<14:2>> |          |
    |     doB            | connected to signal <ram_out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM_tx> synthesized (advanced).

Synthesizing (advanced) Unit <udp_buffer_selector_1>.
The following registers are absorbed into counter <write_block.write_i_0>: 1 register on signal <write_block.write_i_0>.
The following registers are absorbed into counter <send_block.send_i_0>: 1 register on signal <send_block.send_i_0>.
Unit <udp_buffer_selector_1> synthesized (advanced).

Synthesizing (advanced) Unit <udp_buffer_selector_2>.
The following registers are absorbed into counter <write_block.write_i>: 1 register on signal <write_block.write_i>.
The following registers are absorbed into counter <send_block.send_i>: 1 register on signal <send_block.send_i>.
Unit <udp_buffer_selector_2> synthesized (advanced).

Synthesizing (advanced) Unit <udp_rarp_block>.
The following registers are absorbed into counter <tick_counter.counter_int>: 1 register on signal <tick_counter.counter_int>.
The following registers are absorbed into counter <rarp_req_block.req_count>: 1 register on signal <rarp_req_block.req_count>.
Unit <udp_rarp_block> synthesized (advanced).

Synthesizing (advanced) Unit <udp_status_buffer>.
The following registers are absorbed into counter <tick>: 1 register on signal <tick>.
Unit <udp_status_buffer> synthesized (advanced).
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_3> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <transactor_sm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 256x32-bit dual-port block RAM                        : 2
 4096x8-bit dual-port block RAM                        : 1
 8192x32-bit dual-port block RAM                       : 1
 8192x8-bit dual-port block RAM                        : 4
# Adders/Subtractors                                   : 17
 13-bit adder                                          : 3
 16-bit adder                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 4
# Counters                                             : 27
 1-bit up counter                                      : 2
 10-bit up counter                                     : 1
 12-bit up counter                                     : 2
 16-bit up counter                                     : 2
 2-bit up counter                                      : 2
 23-bit up counter                                     : 1
 24-bit up counter                                     : 1
 28-bit up counter                                     : 3
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 4
 6-bit up counter                                      : 1
 8-bit down counter                                    : 1
 8-bit up counter                                      : 4
# Registers                                            : 4785
 Flip-Flops                                            : 4785
# Comparators                                          : 34
 1-bit comparator equal                                : 1
 13-bit comparator equal                               : 1
 16-bit comparator equal                               : 17
 16-bit comparator greater                             : 1
 6-bit comparator equal                                : 1
 8-bit comparator equal                                : 6
 8-bit comparator not equal                            : 7
# Multiplexers                                         : 1446
 1-bit 15-to-1 multiplexer                             : 8
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 1034
 1-bit 4-to-1 multiplexer                              : 128
 10-bit 2-to-1 multiplexer                             : 1
 112-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 4
 128-bit 2-to-1 multiplexer                            : 6
 13-bit 2-to-1 multiplexer                             : 27
 16-bit 2-to-1 multiplexer                             : 34
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 3-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 11
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 13
 32-bit 7-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 23
 4-bit 4-to-1 multiplexer                              : 1
 4-bit 8-to-1 multiplexer                              : 2
 42-bit 2-to-1 multiplexer                             : 3
 45-bit 2-to-1 multiplexer                             : 2
 48-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 70
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 10
 93-bit 2-to-1 multiplexer                             : 5
# FSMs                                                 : 5
# Xors                                                 : 12
 1-bit xor2                                            : 10
 16-bit xor2                                           : 1
 16-bit xor4                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rstPipe_0> (without init value) has a constant value of 0 in block <i2cSlave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rstPipe_1> (without init value) has a constant value of 0 in block <i2cSlave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_22> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_23> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_24> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_25> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_26> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_27> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_28> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_29> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_30> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_31> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_32> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_33> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_34> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_35> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_36> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_37> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_38> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_39> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_1> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_2> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_4> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.we_buffer_0> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_0> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_1> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_2> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_3> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_4> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_5> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_6> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_7> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_8> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_9> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_10> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_11> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_12> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_13> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_14> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_15> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_16> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_17> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_18> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_19> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_20> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_21> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arp_end_addr_1> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arp_end_addr_2> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arp_end_addr_4> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_pkt.msk_data_0> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_1> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_2> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_3> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_4> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_5> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_7> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_end_addr_1> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_end_addr_2> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_end_addr_4> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <random.y_0> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_0> 
INFO:Xst:2261 - The FF/Latch <random.y_1> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_1> 
INFO:Xst:2261 - The FF/Latch <random.y_2> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_2> 
INFO:Xst:2261 - The FF/Latch <random.y_3> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_3> 
INFO:Xst:2261 - The FF/Latch <random.y_4> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_4> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <udp_rarp_block> is equivalent to the following 2 FFs/Latches, which will be removed : <rarp_end_addr_3> <rarp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_0> in Unit <udp_build_arp> is equivalent to the following 2 FFs/Latches, which will be removed : <arp_end_addr_3> <arp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_0> in Unit <udp_build_status> is equivalent to the following 3 FFs/Latches, which will be removed : <status_end_addr_3> <status_end_addr_5> <status_end_addr_6> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/FSM_7> on signal <streamSt[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <myprogrammer/UCOMM/u_i2cSlave/u_serialInterface/FSM_8> on signal <CurrState_SISt[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1011  | 1011
 1111  | 1111
 0111  | 0111
 1110  | 1110
 1001  | 1001
 1010  | 1010
 1100  | 1100
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus/trans/sm/FSM_1> on signal <state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 st_idle      | 000
 st_hdr       | 001
 st_addr      | 010
 st_bus_cycle | 011
 st_rmw_1     | 100
 st_rmw_2     | 101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus/trans/iface/FSM_0> on signal <state[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 st_idle    | 000
 st_first   | 001
 st_hdr     | 011
 st_prebody | 010
 st_body    | 111
 st_done    | 110
 st_gap     | 101
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slaves/TDCchannels/dc1/TDCcore/FSM_4> on signal <FSMstate[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0011  | 10
 0010  | 11
-------------------
WARNING:Xst:1710 - FF/Latch <FSMstate_3> (without init value) has a constant value of 0 in block <SerialConfig>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp_req_block.req_end_0> (without init value) has a constant value of 1 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <littleendian.unreliable_data_15> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_14> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_12> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_24> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_42> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_41> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_34> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_33> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_24> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_23> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_22> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_20> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_16> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_5> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_23> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_22> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_21> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_20> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_15> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_14> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_13> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_12> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_5> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_16> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_21> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_13> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_cksum.payload_len_15> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_cksum.payload_len_14> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr_block.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_data_ping_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_1> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_2> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_4> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_5> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_6> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_7> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_6> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lo_byte_calc.lo_byte_int_8> (without init value) has a constant value of 0 in block <udp_byte_sum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <header_99> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_98> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_97> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_96> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_95> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_94> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_93> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_92> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_91> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_90> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_89> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_88> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_87> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_86> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_85> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_84> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_83> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_82> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_81> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_80> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_79> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_78> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_77> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_76> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_75> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_74> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_73> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_72> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_127> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_126> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_125> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_124> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_123> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_122> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_121> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_120> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_119> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_118> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_117> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_116> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_115> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_114> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_113> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_112> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_111> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_110> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_109> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_108> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_107> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_106> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_105> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_104> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_103> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_102> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_101> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_100> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_43> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_42> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_41> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_40> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_39> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_38> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_37> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_36> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_35> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_34> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_33> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_32> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_31> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_30> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_29> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_28> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_27> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_26> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_25> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_24> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_7> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_6> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_5> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_4> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_3> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_2> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_1> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_0> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_71> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_70> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_69> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_68> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_67> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_66> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_65> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_64> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_63> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_62> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_61> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_60> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_59> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_58> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_57> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_56> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_55> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_54> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_53> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_52> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_51> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_50> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_49> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_48> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_47> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_46> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_45> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_44> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_machine.addr_to_set_int_12> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_11> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_10> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_9> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_8> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_7> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_6> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_5> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_4> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_3> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_2> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_0> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_15> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_14> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_13> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_1> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_0> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_d_3> (without init value) has a constant value of 0 in block <transactor_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSMstate_3> (without init value) has a constant value of 0 in block <dataChannel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_0> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <ipbus_pkt.pkt_data_4> <ipbus_pkt.pkt_data_6> <ipbus_pkt.pkt_data_9> <ipbus_pkt.pkt_data_15> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_data_11> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ping.pkt_data_16> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_0> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <status_request.pkt_data_4> <status_request.pkt_data_5> <status_request.pkt_data_6> <status_request.pkt_data_7> <status_request.pkt_data_35> 
INFO:Xst:2261 - The FF/Latch <littleendian.reliable_data_5> in Unit <udp_packet_parser> is equivalent to the following 12 FFs/Latches, which will be removed : <bigendian.reliable_data_4> <bigendian.reliable_data_5> <bigendian.reliable_data_6> <bigendian.reliable_data_7> <bigendian.unreliable_data_4> <bigendian.unreliable_data_5> <bigendian.unreliable_data_6> <bigendian.unreliable_data_7> <littleendian.unreliable_data_5> <littleendian.unreliable_data_28> <littleendian.unreliable_data_30> <littleendian.unreliable_data_31> 
INFO:Xst:2261 - The FF/Latch <resend.pkt_data_1> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <resend.pkt_data_4> <resend.pkt_data_5> <resend.pkt_data_6> <resend.pkt_data_7> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_0> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <rarp.pkt_mask_0> <ping.pkt_mask_0> <ipbus_pkt.pkt_mask_0> <ipbus_mask.pkt_mask_0> <arp.pkt_mask_0> 

Optimizing unit <top> ...

Optimizing unit <CommunicationController> ...

Optimizing unit <ipbus_ctrl> ...

Optimizing unit <udp_DualPortRAM> ...

Optimizing unit <transactor> ...

Optimizing unit <slaves> ...

Optimizing unit <TDCslave> ...

Optimizing unit <PLL> ...

Optimizing unit <eth_s6_gmii> ...

Optimizing unit <clocks_s6_extphy_100MHz> ...

Optimizing unit <clock_div> ...

Optimizing unit <programmer> ...

Optimizing unit <i2cSlave> ...

Optimizing unit <serialInterface> ...

Optimizing unit <registerInterface> ...

Optimizing unit <SerialConfig> ...

Optimizing unit <UDP_if> ...

Optimizing unit <udp_ipaddr_block> ...

Optimizing unit <udp_rarp_block> ...

Optimizing unit <udp_build_arp> ...

Optimizing unit <udp_packet_parser> ...
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_1> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <rarp.pkt_mask_1> <ping.pkt_mask_1> <ipbus_pkt.pkt_mask_1> <ipbus_mask.pkt_mask_1> <arp.pkt_mask_1> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_data_14> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_12> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <bigendian.unreliable_data_13> <bigendian.unreliable_data_14> <bigendian.unreliable_data_15> <littleendian.unreliable_data_13> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_12> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_pkt.pkt_data_17> <ipbus_pkt.pkt_data_23> 
INFO:Xst:2261 - The FF/Latch <resend.pkt_data_9> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <resend.pkt_data_12> <resend.pkt_data_14> <resend.pkt_data_15> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <status_request.pkt_data_12> <status_request.pkt_data_13> <status_request.pkt_data_14> <status_request.pkt_data_15> <status_request.pkt_data_43> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_2> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_mask_2> <ipbus_mask.pkt_mask_2> <arp.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_16> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <status_request.pkt_data_20> <status_request.pkt_data_21> <status_request.pkt_data_22> <status_request.pkt_data_23> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_20> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <bigendian.unreliable_data_21> <bigendian.unreliable_data_22> <bigendian.unreliable_data_23> <littleendian.unreliable_data_21> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_2> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_3> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_mask_3> <ipbus_mask.pkt_mask_3> <arp.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_24> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <status_request.pkt_data_28> <status_request.pkt_data_30> <status_request.pkt_data_31> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_3> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_28> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <bigendian.unreliable_data_30> <bigendian.unreliable_data_31> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_29> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <littleendian.unreliable_data_29> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_4> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_mask.pkt_mask_4> <arp.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_32> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <status_request.pkt_data_36> <status_request.pkt_data_39> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_4> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_5> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_mask.pkt_mask_5> <arp.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_40> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <status_request.pkt_data_44> <status_request.pkt_data_47> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_5> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_6> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_6> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_1> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <rarp.pkt_mask_1> <ping.pkt_mask_1> <ipbus_pkt.pkt_mask_1> <ipbus_mask.pkt_mask_1> <arp.pkt_mask_1> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_data_14> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_12> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <bigendian.unreliable_data_13> <bigendian.unreliable_data_14> <bigendian.unreliable_data_15> <littleendian.unreliable_data_13> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_12> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_pkt.pkt_data_17> <ipbus_pkt.pkt_data_23> 
INFO:Xst:2261 - The FF/Latch <resend.pkt_data_9> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <resend.pkt_data_12> <resend.pkt_data_14> <resend.pkt_data_15> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <status_request.pkt_data_12> <status_request.pkt_data_13> <status_request.pkt_data_14> <status_request.pkt_data_15> <status_request.pkt_data_43> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_2> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_mask_2> <ipbus_mask.pkt_mask_2> <arp.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_16> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <status_request.pkt_data_20> <status_request.pkt_data_21> <status_request.pkt_data_22> <status_request.pkt_data_23> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_20> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <bigendian.unreliable_data_21> <bigendian.unreliable_data_22> <bigendian.unreliable_data_23> <littleendian.unreliable_data_21> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_2> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_3> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_mask_3> <ipbus_mask.pkt_mask_3> <arp.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_24> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <status_request.pkt_data_28> <status_request.pkt_data_30> <status_request.pkt_data_31> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_3> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_28> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <bigendian.unreliable_data_30> <bigendian.unreliable_data_31> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_29> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <littleendian.unreliable_data_29> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_4> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_mask.pkt_mask_4> <arp.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_32> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <status_request.pkt_data_36> <status_request.pkt_data_39> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_4> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_5> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_mask.pkt_mask_5> <arp.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_40> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <status_request.pkt_data_44> <status_request.pkt_data_47> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_5> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_6> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_6> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_7> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_7> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_7> 

Optimizing unit <udp_build_payload> ...

Optimizing unit <udp_build_ping> ...

Optimizing unit <udp_build_resend> ...

Optimizing unit <udp_build_status> ...

Optimizing unit <udp_byte_sum> ...

Optimizing unit <udp_DualPortRAM_tx> ...

Optimizing unit <udp_status_buffer> ...
WARNING:Xst:1710 - FF/Latch <history_block.event_data_4> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_block.event_data_5> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_5> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_13> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_21> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_29> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_37> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_45> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_53> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_61> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_69> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_77> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_85> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_93> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_101> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_109> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_117> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_125> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <udp_do_rx_reset> ...

Optimizing unit <udp_rxram_mux> ...

Optimizing unit <udp_buffer_selector_1> ...

Optimizing unit <udp_rxram_shim> ...

Optimizing unit <udp_DualPortRAM_rx> ...

Optimizing unit <udp_buffer_selector_2> ...

Optimizing unit <udp_rxtransactor_if> ...

Optimizing unit <udp_tx_mux> ...

Optimizing unit <udp_txtransactor_if> ...

Optimizing unit <udp_clock_crossing_if> ...

Optimizing unit <transactor_sm> ...

Optimizing unit <transactor_if> ...

Optimizing unit <transactor_cfg> ...

Optimizing unit <stretcher> ...

Optimizing unit <ipbus_fabric> ...

Optimizing unit <ipbus_ctrlreg> ...

Optimizing unit <ipbus_dpram> ...

Optimizing unit <dataChannel> ...

Optimizing unit <timegen> ...

Optimizing unit <rammgmt> ...
WARNING:Xst:1710 - FF/Latch <rarp.pkt_data_19> (without init value) has a constant value of 0 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp.pkt_data_17> (without init value) has a constant value of 0 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp.pkt_data_11> (without init value) has a constant value of 0 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp.pkt_data_9> (without init value) has a constant value of 0 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp.pkt_data_3> (without init value) has a constant value of 0 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp.pkt_data_2> (without init value) has a constant value of 0 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp.pkt_data_1> (without init value) has a constant value of 0 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp.pkt_data_0> (without init value) has a constant value of 0 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_15> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_14> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_13> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_11> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_9> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_3> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_2> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_1> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_0> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data.shift_buf_11> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data.shift_buf_3> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data.shift_buf_2> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data.shift_buf_1> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data.shift_buf_0> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_59> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_57> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_51> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_49> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_43> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_42> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_41> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_40> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <d25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <address_block.addr_int_11> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <address_block.addr_int_12> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <addra_11> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <addra_12> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <clean_block.clean_i_0> of sequential type is unconnected in block <internal_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_1> of sequential type is unconnected in block <internal_ram_selector>.
WARNING:Xst:2677 - Node <addr_11> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_12> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_13> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_14> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_15> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_16> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_17> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_18> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_19> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_20> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_21> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_22> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_23> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_24> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_25> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_26> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_27> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_28> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_29> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_30> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_31> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <haddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <haddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <haddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <waddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_9> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_10> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <raddr_11> of sequential type is unconnected in block <iface>.
WARNING:Xst:2677 - Node <vec_out_0> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_1> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_2> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_3> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_4> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_5> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_6> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_7> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_8> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_9> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_10> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_11> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_12> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_13> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_14> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_15> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_16> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_17> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_18> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_19> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_20> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_21> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_22> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_23> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_24> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_25> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_26> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_27> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_28> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_29> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_30> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_31> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_32> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_33> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_34> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_35> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_36> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_37> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_38> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_39> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_40> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_41> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_42> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_43> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_44> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_45> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_46> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_47> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_48> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_49> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_50> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_51> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_52> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_53> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_54> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_55> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_56> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_57> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_58> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_59> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_60> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_61> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_62> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_63> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_64> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_65> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_66> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_67> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_68> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_69> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_70> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_71> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_72> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_73> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_74> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_75> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_76> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_77> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_78> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_79> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_80> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_82> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_83> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_84> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_85> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_86> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_87> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_88> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_89> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_90> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_91> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_92> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_93> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_94> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_95> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_96> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_97> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_98> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_99> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_100> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_101> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_102> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_103> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_104> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_105> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_106> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_107> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_108> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_109> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_110> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_111> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_112> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_113> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_114> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_115> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_116> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_117> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_118> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_119> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_120> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_121> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_122> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_123> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_124> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_125> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_126> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <vec_out_127> of sequential type is unconnected in block <cfg>.
WARNING:Xst:2677 - Node <d28> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d17> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d28> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <d17> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <clean_block.clean_i_0> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_1> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_2> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_3> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_4> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_5> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_6> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_7> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_8> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_9> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_10> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_11> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_12> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_13> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_14> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:2677 - Node <clean_block.clean_i_15> of sequential type is unconnected in block <rx_ram_selector>.
WARNING:Xst:1710 - FF/Latch <prescaler_8> (without init value) has a constant value of 0 in block <_i000001>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prescaler_9> (without init value) has a constant value of 0 in block <_i000001>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data.shift_buf_9> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rarp_send> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_48> in Unit <RARP_block> is equivalent to the following 4 FFs/Latches, which will be removed : <data_block.data_buffer_50> <data_block.data_buffer_65> <data_block.data_buffer_67> <data_block.we_buffer_1> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_56> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_75> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_58> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_73> 
INFO:Xst:2261 - The FF/Latch <write_data.shift_buf_8> in Unit <ARP> is equivalent to the following FF/Latch, which will be removed : <write_data.shift_buf_10> 
INFO:Xst:2261 - The FF/Latch <arp_send> in Unit <ARP> is equivalent to the following FF/Latch, which will be removed : <arp_end_addr_0> 
INFO:Xst:2261 - The FF/Latch <build_packet.buf_to_load_int_8> in Unit <ARP> is equivalent to the following 2 FFs/Latches, which will be removed : <build_packet.buf_to_load_int_10> <build_packet.buf_to_load_int_12> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_16> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_35> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_18> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_33> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_10> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_10> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_11> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_11> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_7> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_8> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_8> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_9> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_9> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_8> in Unit <rx_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_data_10> <rarp.pkt_data_25> <rarp.pkt_data_27> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_7> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_8> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_8> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_9> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_9> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_10> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_10> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_11> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_11> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_1> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_1> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_2> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_2> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_3> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_3> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_4> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_4> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_to_set_buf_5> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_to_set_buf_5> 
INFO:Xst:2261 - The FF/Latch <send_packet.next_state_0> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <send_packet.send_pending_i> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_10> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_10> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_0> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_0> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_1> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_1> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_2> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_2> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_3> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_3> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_4> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_4> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_5> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_5> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_6> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_6> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_7> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_7> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_8> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_8> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.addr_int_9> in Unit <payload> is equivalent to the following FF/Latch, which will be removed : <address_block.addr_int_9> 
INFO:Xst:2261 - The FF/Latch <next_addr_block.set_addr_buf> in Unit <payload> is equivalent to the following 2 FFs/Latches, which will be removed : <address_block.set_addr_buf> <byteswap_block.set_addr_buf> 
INFO:Xst:2261 - The FF/Latch <status_send> in Unit <status> is equivalent to the following FF/Latch, which will be removed : <status_end_addr_0> 
INFO:Xst:2261 - The FF/Latch <lo_byte_calc.clr_sum_buf> in Unit <tx_byte_sum> is equivalent to the following FF/Latch, which will be removed : <hi_byte_calc.clr_sum_buf> 
INFO:Xst:2261 - The FF/Latch <lo_byte_calc.clr_sum_buf> in Unit <rx_byte_sum> is equivalent to the following FF/Latch, which will be removed : <hi_byte_calc.clr_sum_buf> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_0> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_8> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_1> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_9> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_2> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_10> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_3> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_11> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_4> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_12> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_5> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_13> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_6> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_14> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_7> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_15> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_8> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_16> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_9> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_17> 
INFO:Xst:2261 - The FF/Latch <async_event> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <async_data_3> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_10> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_18> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_11> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_19> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_12> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_20> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_13> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_21> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_14> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_22> 
INFO:Xst:2261 - The FF/Latch <header_block.next_pkt_id_int_15> in Unit <status_buffer> is equivalent to the following FF/Latch, which will be removed : <header_23> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <internal_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <internal_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_2> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_2> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_3> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_3> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_4> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_4> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_5> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_5> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_6> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_6> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_7> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_7> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_8> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_8> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_9> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_9> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_10> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_10> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_11> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_11> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_12> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_12> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_13> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_13> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_14> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_14> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_15> in Unit <tx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_15> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_0> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_0> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_1> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_1> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_2> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_2> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_3> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_3> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_4> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_4> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_5> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_5> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_6> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_6> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_7> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_7> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_8> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_8> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_9> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_9> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_10> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_10> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_11> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_11> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_12> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_12> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_13> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_13> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_14> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_14> 
INFO:Xst:3203 - The FF/Latch <send_pending_block.send_pending_i_15> in Unit <rx_ram_selector> is the opposite to the following FF/Latch, which will be removed : <free_15> 
INFO:Xst:2261 - The FF/Latch <err_d_1> in Unit <sm> is equivalent to the following FF/Latch, which will be removed : <err_d_2> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <history_block.async_payload_3> (without init value) has a constant value of 1 in block <status_buffer>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.
In hierarchy level myprogrammer/_i000001.
Forward register balancing over carry chain Mcount_shiftCtr_cy<0>
In hierarchy level slaves/TDCchannels/dc1/ramManager.
Forward register balancing over carry chain Mcount_ramAddr_cy<0>
INFO:Xst:2261 - The FF/Latch <next_addr.next_addr_10> in Unit <ping> is equivalent to the following FF/Latch, which will be removed : <next_addr.next_low_BRB2> 
INFO:Xst:2261 - The FF/Latch <next_addr.next_addr_11> in Unit <ping> is equivalent to the following FF/Latch, which will be removed : <next_addr.next_low_BRB1> 
INFO:Xst:2261 - The FF/Latch <next_addr.next_addr_12> in Unit <ping> is equivalent to the following FF/Latch, which will be removed : <next_addr.next_low_BRB0> 
INFO:Xst:2261 - The FF/Latch <next_addr.next_addr_8> in Unit <ping> is equivalent to the following FF/Latch, which will be removed : <next_addr.next_low_BRB4> 
INFO:Xst:2261 - The FF/Latch <next_addr.next_addr_9> in Unit <ping> is equivalent to the following FF/Latch, which will be removed : <next_addr.next_low_BRB3> 
INFO:Xst:2261 - The FF/Latch <bigendian.pkt_drop_unreliable> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <pkt_drop_payload_sig_BRB1> 
INFO:Xst:2261 - The FF/Latch <littleendian.pkt_drop_unreliable> in Unit <rx_packet_parser> is equivalent to the following FF/Latch, which will be removed : <pkt_payload_drop_sig_BRB1> 
INFO:Xst:2261 - The FF/Latch <next_addr.addr_int_4> in Unit <status> is equivalent to the following FF/Latch, which will be removed : <next_addr.next_addr_4_BRB1> 
INFO:Xst:2261 - The FF/Latch <rx_ready_d> in Unit <sm> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd2_BRB4> 
INFO:Xst:2261 - The FF/Latch <next_addr.next_addr_6> in Unit <ping> is equivalent to the following FF/Latch, which will be removed : <next_addr.next_low_BRB1> 
INFO:Xst:2261 - The FF/Latch <next_addr.next_addr_7> in Unit <ping> is equivalent to the following FF/Latch, which will be removed : <next_addr.next_low_BRB0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <hit_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 

Pipelining and Register Balancing Report ...

Processing Unit <ipbus/udp_if/tx_byte_sum> :
	Register(s) lo_byte_calc.lo_byte_int_0 has(ve) been backward balanced into : lo_byte_calc.lo_byte_int_0_BRB0 lo_byte_calc.lo_byte_int_0_BRB1 lo_byte_calc.lo_byte_int_0_BRB2 lo_byte_calc.lo_byte_int_0_BRB3 lo_byte_calc.lo_byte_int_0_BRB4.
	Register(s) lo_byte_calc.lo_byte_int_1 has(ve) been backward balanced into : lo_byte_calc.lo_byte_int_1_BRB0 lo_byte_calc.lo_byte_int_1_BRB4.
	Register(s) lo_byte_calc.lo_byte_int_2 has(ve) been backward balanced into : lo_byte_calc.lo_byte_int_2_BRB0 lo_byte_calc.lo_byte_int_2_BRB4.
	Register(s) lo_byte_calc.lo_byte_int_3 has(ve) been backward balanced into : lo_byte_calc.lo_byte_int_3_BRB0 lo_byte_calc.lo_byte_int_3_BRB4.
	Register(s) lo_byte_calc.lo_byte_int_4 has(ve) been backward balanced into : lo_byte_calc.lo_byte_int_4_BRB0 lo_byte_calc.lo_byte_int_4_BRB4.
	Register(s) lo_byte_calc.lo_byte_int_5 has(ve) been backward balanced into : lo_byte_calc.lo_byte_int_5_BRB0 lo_byte_calc.lo_byte_int_5_BRB4.
	Register(s) lo_byte_calc.lo_byte_int_6 has(ve) been backward balanced into : lo_byte_calc.lo_byte_int_6_BRB0 lo_byte_calc.lo_byte_int_6_BRB4.
	Register(s) lo_byte_calc.lo_byte_int_7 has(ve) been backward balanced into : lo_byte_calc.lo_byte_int_7_BRB0 lo_byte_calc.lo_byte_int_7_BRB4.
Unit <ipbus/udp_if/tx_byte_sum> processed.

Processing Unit <ipbus/udp_if/rx_ram_selector> :
	Register(s) busy_block.busy_i has(ve) been backward balanced into : busy_block.busy_i_BRB0 busy_block.busy_i_BRB1.
Unit <ipbus/udp_if/rx_ram_selector> processed.

Processing Unit <ipbus/udp_if/ping> :
Unit <ipbus/udp_if/ping> processed.

Processing Unit <ipbus/udp_if/status> :
	Register(s) next_addr.next_addr_2 has(ve) been backward balanced into : next_addr.next_addr_2_BRB0 next_addr.next_addr_2_BRB1 next_addr.next_addr_2_BRB2 next_addr.next_addr_2_BRB3 next_addr.next_addr_2_BRB4.
	Register(s) next_addr.next_addr_4 has(ve) been backward balanced into : next_addr.next_addr_4_BRB0 next_addr.next_addr_4_BRB2.
	Register(s) next_addr.next_addr_5 has(ve) been backward balanced into : next_addr.next_addr_5_BRB0 next_addr.next_addr_5_BRB1 next_addr.next_addr_5_BRB3 next_addr.next_addr_5_BRB4 next_addr.next_addr_5_BRB8 next_addr.next_addr_5_BRB10 next_addr.next_addr_5_BRB11 next_addr.next_addr_5_BRB13 next_addr.next_addr_5_BRB15.
	Register(s) next_addr.next_addr_6 has(ve) been backward balanced into : next_addr.next_addr_6_BRB0 next_addr.next_addr_6_BRB2 next_addr.next_addr_6_BRB3 next_addr.next_addr_6_BRB5.
	Register(s) send_pending has(ve) been backward balanced into : send_pending_BRB0 send_pending_BRB1.
Unit <ipbus/udp_if/status> processed.

Processing Unit <ipbus/udp_if/payload> :
	Register(s) build_packet.load_buf_int has(ve) been backward balanced into : build_packet.load_buf_int_BRB0 build_packet.load_buf_int_BRB1.
	Register(s) next_addr_block.addr_int_10 has(ve) been backward balanced into : next_addr_block.addr_int_10_BRB0 next_addr_block.addr_int_10_BRB4.
	Register(s) next_addr_block.addr_int_11 has(ve) been backward balanced into : next_addr_block.addr_int_11_BRB0 next_addr_block.addr_int_11_BRB4.
	Register(s) next_addr_block.addr_int_12 has(ve) been backward balanced into : next_addr_block.addr_int_12_BRB0 next_addr_block.addr_int_12_BRB1 next_addr_block.addr_int_12_BRB2 next_addr_block.addr_int_12_BRB3 next_addr_block.addr_int_12_BRB4.
	Register(s) next_addr_block.addr_int_6 has(ve) been backward balanced into : next_addr_block.addr_int_6_BRB0 next_addr_block.addr_int_6_BRB4.
	Register(s) next_addr_block.addr_int_7 has(ve) been backward balanced into : next_addr_block.addr_int_7_BRB0 next_addr_block.addr_int_7_BRB4.
	Register(s) next_addr_block.addr_int_8 has(ve) been backward balanced into : next_addr_block.addr_int_8_BRB0 next_addr_block.addr_int_8_BRB4.
	Register(s) next_addr_block.addr_int_9 has(ve) been backward balanced into : next_addr_block.addr_int_9_BRB0 next_addr_block.addr_int_9_BRB4.
	Register(s) write_data.shift_buf_0 has(ve) been backward balanced into : write_data.shift_buf_0_BRB0 write_data.shift_buf_0_BRB1 write_data.shift_buf_0_BRB2 write_data.shift_buf_0_BRB3.
	Register(s) write_data.shift_buf_1 has(ve) been backward balanced into : write_data.shift_buf_1_BRB2 write_data.shift_buf_1_BRB3.
	Register(s) write_data.shift_buf_10 has(ve) been backward balanced into : write_data.shift_buf_10_BRB2 write_data.shift_buf_10_BRB5.
	Register(s) write_data.shift_buf_11 has(ve) been backward balanced into : write_data.shift_buf_11_BRB2 write_data.shift_buf_11_BRB5.
	Register(s) write_data.shift_buf_12 has(ve) been backward balanced into : write_data.shift_buf_12_BRB2 write_data.shift_buf_12_BRB5.
	Register(s) write_data.shift_buf_13 has(ve) been backward balanced into : write_data.shift_buf_13_BRB2 write_data.shift_buf_13_BRB5.
	Register(s) write_data.shift_buf_14 has(ve) been backward balanced into : write_data.shift_buf_14_BRB2 write_data.shift_buf_14_BRB5.
	Register(s) write_data.shift_buf_15 has(ve) been backward balanced into : write_data.shift_buf_15_BRB2 write_data.shift_buf_15_BRB5.
	Register(s) write_data.shift_buf_2 has(ve) been backward balanced into : write_data.shift_buf_2_BRB2 write_data.shift_buf_2_BRB3.
	Register(s) write_data.shift_buf_3 has(ve) been backward balanced into : write_data.shift_buf_3_BRB2 write_data.shift_buf_3_BRB3.
	Register(s) write_data.shift_buf_4 has(ve) been backward balanced into : write_data.shift_buf_4_BRB2 write_data.shift_buf_4_BRB3.
	Register(s) write_data.shift_buf_5 has(ve) been backward balanced into : write_data.shift_buf_5_BRB2 write_data.shift_buf_5_BRB3.
	Register(s) write_data.shift_buf_6 has(ve) been backward balanced into : write_data.shift_buf_6_BRB2 write_data.shift_buf_6_BRB3.
	Register(s) write_data.shift_buf_7 has(ve) been backward balanced into : write_data.shift_buf_7_BRB2 write_data.shift_buf_7_BRB3.
	Register(s) write_data.shift_buf_8 has(ve) been backward balanced into : write_data.shift_buf_8_BRB2 write_data.shift_buf_8_BRB5.
	Register(s) write_data.shift_buf_9 has(ve) been backward balanced into : write_data.shift_buf_9_BRB2 write_data.shift_buf_9_BRB5.
Unit <ipbus/udp_if/payload> processed.

Processing Unit <ipbus/udp_if/rx_packet_parser> :
	Register(s) pkt_drop_payload_sig has(ve) been backward balanced into : pkt_drop_payload_sig_BRB0 .
	Register(s) pkt_payload_drop_sig has(ve) been backward balanced into : pkt_payload_drop_sig_BRB0 .
Unit <ipbus/udp_if/rx_packet_parser> processed.

Processing Unit <ipbus/udp_if/ARP> :
	Register(s) send_packet.send_pending has(ve) been backward balanced into : send_packet.send_pending_BRB0 send_packet.send_pending_BRB1.
Unit <ipbus/udp_if/ARP> processed.

Processing Unit <ipbus/udp_if/tx_ram_selector> :
	Register(s) busy_block.busy_i has(ve) been backward balanced into : busy_block.busy_i_BRB1 busy_block.busy_i_BRB2 busy_block.busy_i_BRB3 busy_block.busy_i_BRB4.
	Register(s) req_send_block.sending_i has(ve) been backward balanced into : req_send_block.sending_i_BRB0 req_send_block.sending_i_BRB1.
	Register(s) send_pending_block.send_pending_i_0 has(ve) been backward balanced into : send_pending_block.send_pending_i_0_BRB4 send_pending_block.send_pending_i_0_BRB5.
	Register(s) send_pending_block.send_pending_i_1 has(ve) been backward balanced into : send_pending_block.send_pending_i_1_BRB4 send_pending_block.send_pending_i_1_BRB5.
	Register(s) send_pending_block.send_pending_i_10 has(ve) been backward balanced into : send_pending_block.send_pending_i_10_BRB4 send_pending_block.send_pending_i_10_BRB5.
	Register(s) send_pending_block.send_pending_i_11 has(ve) been backward balanced into : send_pending_block.send_pending_i_11_BRB4 send_pending_block.send_pending_i_11_BRB5.
	Register(s) send_pending_block.send_pending_i_12 has(ve) been backward balanced into : send_pending_block.send_pending_i_12_BRB0 send_pending_block.send_pending_i_12_BRB1 send_pending_block.send_pending_i_12_BRB2 send_pending_block.send_pending_i_12_BRB3 send_pending_block.send_pending_i_12_BRB4 send_pending_block.send_pending_i_12_BRB5.
	Register(s) send_pending_block.send_pending_i_13 has(ve) been backward balanced into : send_pending_block.send_pending_i_13_BRB4 send_pending_block.send_pending_i_13_BRB5.
	Register(s) send_pending_block.send_pending_i_14 has(ve) been backward balanced into : send_pending_block.send_pending_i_14_BRB4 send_pending_block.send_pending_i_14_BRB5.
	Register(s) send_pending_block.send_pending_i_15 has(ve) been backward balanced into : send_pending_block.send_pending_i_15_BRB4 send_pending_block.send_pending_i_15_BRB5.
	Register(s) send_pending_block.send_pending_i_2 has(ve) been backward balanced into : send_pending_block.send_pending_i_2_BRB4 send_pending_block.send_pending_i_2_BRB5.
	Register(s) send_pending_block.send_pending_i_3 has(ve) been backward balanced into : send_pending_block.send_pending_i_3_BRB4 send_pending_block.send_pending_i_3_BRB5.
	Register(s) send_pending_block.send_pending_i_4 has(ve) been backward balanced into : send_pending_block.send_pending_i_4_BRB4 send_pending_block.send_pending_i_4_BRB5.
	Register(s) send_pending_block.send_pending_i_5 has(ve) been backward balanced into : send_pending_block.send_pending_i_5_BRB4 send_pending_block.send_pending_i_5_BRB5.
	Register(s) send_pending_block.send_pending_i_6 has(ve) been backward balanced into : send_pending_block.send_pending_i_6_BRB4 send_pending_block.send_pending_i_6_BRB5.
	Register(s) send_pending_block.send_pending_i_7 has(ve) been backward balanced into : send_pending_block.send_pending_i_7_BRB4 send_pending_block.send_pending_i_7_BRB5.
	Register(s) send_pending_block.send_pending_i_8 has(ve) been backward balanced into : send_pending_block.send_pending_i_8_BRB0 send_pending_block.send_pending_i_8_BRB4 send_pending_block.send_pending_i_8_BRB5.
	Register(s) send_pending_block.send_pending_i_9 has(ve) been backward balanced into : send_pending_block.send_pending_i_9_BRB4 send_pending_block.send_pending_i_9_BRB5.
Unit <ipbus/udp_if/tx_ram_selector> processed.

Processing Unit <ipbus/udp_if/tx_main> :
	Register(s) state_machine.addr_to_set_int_1 has(ve) been backward balanced into : state_machine.addr_to_set_int_1_BRB1 state_machine.addr_to_set_int_1_BRB3 state_machine.addr_to_set_int_1_BRB4.
	Register(s) state_machine.set_addr_int has(ve) been backward balanced into : state_machine.set_addr_int_BRB0 state_machine.set_addr_int_BRB1 state_machine.set_addr_int_BRB2.
	Register(s) state_machine.state_0 has(ve) been backward balanced into : state_machine.state_0_BRB0 state_machine.state_0_BRB1 state_machine.state_0_BRB2 state_machine.state_0_BRB3 state_machine.state_0_BRB4 state_machine.state_0_BRB5.
	Register(s) state_machine.state_1 has(ve) been backward balanced into : state_machine.state_1_BRB0 state_machine.state_1_BRB1 state_machine.state_1_BRB3 state_machine.state_1_BRB4.
Unit <ipbus/udp_if/tx_main> processed.

Processing Unit <ipbus/trans/iface> :
	Register(s) dsel has(ve) been backward balanced into : dsel_BRB0 dsel_BRB1.
	Register(s) first has(ve) been backward balanced into : first_BRB0 first_BRB1.
	Register(s) rxf_0 has(ve) been backward balanced into : rxf_0_BRB0 rxf_0_BRB1 rxf_0_BRB2.
	Register(s) rxf_1 has(ve) been backward balanced into : rxf_1_BRB1 rxf_1_BRB2.
	Register(s) rxf_10 has(ve) been backward balanced into : rxf_10_BRB1 rxf_10_BRB2.
	Register(s) rxf_11 has(ve) been backward balanced into : rxf_11_BRB1 rxf_11_BRB2.
	Register(s) rxf_12 has(ve) been backward balanced into : rxf_12_BRB1 rxf_12_BRB2.
	Register(s) rxf_13 has(ve) been backward balanced into : rxf_13_BRB1 rxf_13_BRB2.
	Register(s) rxf_14 has(ve) been backward balanced into : rxf_14_BRB1 rxf_14_BRB2.
	Register(s) rxf_15 has(ve) been backward balanced into : rxf_15_BRB1 rxf_15_BRB2.
	Register(s) rxf_16 has(ve) been backward balanced into : rxf_16_BRB1 rxf_16_BRB2.
	Register(s) rxf_17 has(ve) been backward balanced into : rxf_17_BRB1 rxf_17_BRB2.
	Register(s) rxf_18 has(ve) been backward balanced into : rxf_18_BRB1 rxf_18_BRB2.
	Register(s) rxf_19 has(ve) been backward balanced into : rxf_19_BRB1 rxf_19_BRB2.
	Register(s) rxf_2 has(ve) been backward balanced into : rxf_2_BRB1 rxf_2_BRB2.
	Register(s) rxf_20 has(ve) been backward balanced into : rxf_20_BRB1 rxf_20_BRB2.
	Register(s) rxf_21 has(ve) been backward balanced into : rxf_21_BRB1 rxf_21_BRB2.
	Register(s) rxf_22 has(ve) been backward balanced into : rxf_22_BRB1 rxf_22_BRB2.
	Register(s) rxf_23 has(ve) been backward balanced into : rxf_23_BRB1 rxf_23_BRB2.
	Register(s) rxf_24 has(ve) been backward balanced into : rxf_24_BRB1 rxf_24_BRB2.
	Register(s) rxf_25 has(ve) been backward balanced into : rxf_25_BRB1 rxf_25_BRB2.
	Register(s) rxf_26 has(ve) been backward balanced into : rxf_26_BRB1 rxf_26_BRB2.
	Register(s) rxf_27 has(ve) been backward balanced into : rxf_27_BRB1 rxf_27_BRB2.
	Register(s) rxf_28 has(ve) been backward balanced into : rxf_28_BRB1 rxf_28_BRB2.
	Register(s) rxf_29 has(ve) been backward balanced into : rxf_29_BRB1 rxf_29_BRB2.
	Register(s) rxf_3 has(ve) been backward balanced into : rxf_3_BRB1 rxf_3_BRB2.
	Register(s) rxf_30 has(ve) been backward balanced into : rxf_30_BRB1 rxf_30_BRB2.
	Register(s) rxf_31 has(ve) been backward balanced into : rxf_31_BRB1 rxf_31_BRB2.
	Register(s) rxf_4 has(ve) been backward balanced into : rxf_4_BRB1 rxf_4_BRB2.
	Register(s) rxf_5 has(ve) been backward balanced into : rxf_5_BRB1 rxf_5_BRB2.
	Register(s) rxf_6 has(ve) been backward balanced into : rxf_6_BRB1 rxf_6_BRB2.
	Register(s) rxf_7 has(ve) been backward balanced into : rxf_7_BRB1 rxf_7_BRB2.
	Register(s) rxf_8 has(ve) been backward balanced into : rxf_8_BRB1 rxf_8_BRB2.
	Register(s) rxf_9 has(ve) been backward balanced into : rxf_9_BRB1 rxf_9_BRB2.
	Register(s) state_FSM_FFd1 has(ve) been backward balanced into : state_FSM_FFd1_BRB0 state_FSM_FFd1_BRB1 state_FSM_FFd1_BRB2 state_FSM_FFd1_BRB3 state_FSM_FFd1_BRB4 state_FSM_FFd1_BRB5.
	Register(s) state_FSM_FFd3 has(ve) been backward balanced into : state_FSM_FFd3_BRB0 state_FSM_FFd3_BRB1 state_FSM_FFd3_BRB2 state_FSM_FFd3_BRB3 state_FSM_FFd3_BRB4 state_FSM_FFd3_BRB5.
	Register(s) waddr_0 has(ve) been backward balanced into : waddr_0_BRB0 waddr_0_BRB1.
	Register(s) waddr_1 has(ve) been backward balanced into : waddr_1_BRB1.
	Register(s) waddr_2 has(ve) been backward balanced into : waddr_2_BRB1.
	Register(s) waddr_3 has(ve) been backward balanced into : waddr_3_BRB1.
	Register(s) waddr_4 has(ve) been backward balanced into : waddr_4_BRB1.
	Register(s) waddr_5 has(ve) been backward balanced into : waddr_5_BRB1.
	Register(s) waddr_6 has(ve) been backward balanced into : waddr_6_BRB1.
	Register(s) waddr_7 has(ve) been backward balanced into : waddr_7_BRB1.
	Register(s) waddr_8 has(ve) been backward balanced into : waddr_8_BRB1.
Unit <ipbus/trans/iface> processed.

Processing Unit <ipbus/trans/sm> :
	Register(s) err_d_0 has(ve) been backward balanced into : err_d_0_BRB0 err_d_0_BRB1 err_d_0_BRB2 err_d_0_BRB3 err_d_0_BRB4 err_d_0_BRB5.
	Register(s) rmw_result_0 has(ve) been backward balanced into : rmw_result_0_BRB0 rmw_result_0_BRB3 rmw_result_0_BRB4 rmw_result_0_BRB5.
	Register(s) rmw_result_1 has(ve) been backward balanced into : rmw_result_1_BRB0 rmw_result_1_BRB1 rmw_result_1_BRB2 rmw_result_1_BRB3 rmw_result_1_BRB4 rmw_result_1_BRB5.
	Register(s) rmw_result_10 has(ve) been backward balanced into : rmw_result_10_BRB0 rmw_result_10_BRB3 rmw_result_10_BRB4 rmw_result_10_BRB5.
	Register(s) rmw_result_11 has(ve) been backward balanced into : rmw_result_11_BRB0 rmw_result_11_BRB3 rmw_result_11_BRB4 rmw_result_11_BRB5.
	Register(s) rmw_result_12 has(ve) been backward balanced into : rmw_result_12_BRB0 rmw_result_12_BRB3 rmw_result_12_BRB4 rmw_result_12_BRB5.
	Register(s) rmw_result_13 has(ve) been backward balanced into : rmw_result_13_BRB0 rmw_result_13_BRB3 rmw_result_13_BRB4 rmw_result_13_BRB5.
	Register(s) rmw_result_14 has(ve) been backward balanced into : rmw_result_14_BRB0 rmw_result_14_BRB3 rmw_result_14_BRB4 rmw_result_14_BRB5.
	Register(s) rmw_result_15 has(ve) been backward balanced into : rmw_result_15_BRB0 rmw_result_15_BRB3 rmw_result_15_BRB4 rmw_result_15_BRB5.
	Register(s) rmw_result_16 has(ve) been backward balanced into : rmw_result_16_BRB0 rmw_result_16_BRB3 rmw_result_16_BRB4 rmw_result_16_BRB5.
	Register(s) rmw_result_17 has(ve) been backward balanced into : rmw_result_17_BRB0 rmw_result_17_BRB3 rmw_result_17_BRB4 rmw_result_17_BRB5.
	Register(s) rmw_result_18 has(ve) been backward balanced into : rmw_result_18_BRB0 rmw_result_18_BRB3 rmw_result_18_BRB4 rmw_result_18_BRB5.
	Register(s) rmw_result_19 has(ve) been backward balanced into : rmw_result_19_BRB0 rmw_result_19_BRB3 rmw_result_19_BRB4 rmw_result_19_BRB5.
	Register(s) rmw_result_2 has(ve) been backward balanced into : rmw_result_2_BRB0 rmw_result_2_BRB3 rmw_result_2_BRB4 rmw_result_2_BRB5.
	Register(s) rmw_result_20 has(ve) been backward balanced into : rmw_result_20_BRB0 rmw_result_20_BRB3 rmw_result_20_BRB4 rmw_result_20_BRB5.
	Register(s) rmw_result_21 has(ve) been backward balanced into : rmw_result_21_BRB0 rmw_result_21_BRB3 rmw_result_21_BRB4 rmw_result_21_BRB5.
	Register(s) rmw_result_22 has(ve) been backward balanced into : rmw_result_22_BRB0 rmw_result_22_BRB3 rmw_result_22_BRB4 rmw_result_22_BRB5.
	Register(s) rmw_result_23 has(ve) been backward balanced into : rmw_result_23_BRB0 rmw_result_23_BRB3 rmw_result_23_BRB4 rmw_result_23_BRB5.
	Register(s) rmw_result_24 has(ve) been backward balanced into : rmw_result_24_BRB0 rmw_result_24_BRB3 rmw_result_24_BRB4 rmw_result_24_BRB5.
	Register(s) rmw_result_25 has(ve) been backward balanced into : rmw_result_25_BRB0 rmw_result_25_BRB3 rmw_result_25_BRB4 rmw_result_25_BRB5.
	Register(s) rmw_result_26 has(ve) been backward balanced into : rmw_result_26_BRB0 rmw_result_26_BRB3 rmw_result_26_BRB4 rmw_result_26_BRB5.
	Register(s) rmw_result_27 has(ve) been backward balanced into : rmw_result_27_BRB0 rmw_result_27_BRB3 rmw_result_27_BRB4 rmw_result_27_BRB5.
	Register(s) rmw_result_28 has(ve) been backward balanced into : rmw_result_28_BRB0 rmw_result_28_BRB3 rmw_result_28_BRB4 rmw_result_28_BRB5.
	Register(s) rmw_result_29 has(ve) been backward balanced into : rmw_result_29_BRB0 rmw_result_29_BRB3 rmw_result_29_BRB4 rmw_result_29_BRB5.
	Register(s) rmw_result_3 has(ve) been backward balanced into : rmw_result_3_BRB0 rmw_result_3_BRB3 rmw_result_3_BRB4 rmw_result_3_BRB5.
	Register(s) rmw_result_30 has(ve) been backward balanced into : rmw_result_30_BRB0 rmw_result_30_BRB3 rmw_result_30_BRB4 rmw_result_30_BRB5.
	Register(s) rmw_result_31 has(ve) been backward balanced into : rmw_result_31_BRB0 rmw_result_31_BRB3 rmw_result_31_BRB4 rmw_result_31_BRB5.
	Register(s) rmw_result_4 has(ve) been backward balanced into : rmw_result_4_BRB0 rmw_result_4_BRB3 rmw_result_4_BRB4 rmw_result_4_BRB5.
	Register(s) rmw_result_5 has(ve) been backward balanced into : rmw_result_5_BRB0 rmw_result_5_BRB3 rmw_result_5_BRB4 rmw_result_5_BRB5.
	Register(s) rmw_result_6 has(ve) been backward balanced into : rmw_result_6_BRB0 rmw_result_6_BRB3 rmw_result_6_BRB4 rmw_result_6_BRB5.
	Register(s) rmw_result_7 has(ve) been backward balanced into : rmw_result_7_BRB0 rmw_result_7_BRB3 rmw_result_7_BRB4 rmw_result_7_BRB5.
	Register(s) rmw_result_8 has(ve) been backward balanced into : rmw_result_8_BRB0 rmw_result_8_BRB3 rmw_result_8_BRB4 rmw_result_8_BRB5.
	Register(s) rmw_result_9 has(ve) been backward balanced into : rmw_result_9_BRB0 rmw_result_9_BRB3 rmw_result_9_BRB4 rmw_result_9_BRB5.
	Register(s) state_FSM_FFd2 has(ve) been backward balanced into : state_FSM_FFd2_BRB0 state_FSM_FFd2_BRB1 state_FSM_FFd2_BRB2 state_FSM_FFd2_BRB3 state_FSM_FFd2_BRB5.
Unit <ipbus/trans/sm> processed.

Processing Unit <ipbus/udp_if/tx_transactor> :
	Register(s) req_not_found has(ve) been backward balanced into : req_not_found_BRB0 req_not_found_BRB1 req_not_found_BRB2 req_not_found_BRB3 req_not_found_BRB4 req_not_found_BRB5.
	Register(s) req_resend has(ve) been backward balanced into : req_resend_BRB1 req_resend_BRB2 req_resend_BRB3 req_resend_BRB4 req_resend_BRB5.
	Register(s) resend_buf_0 has(ve) been backward balanced into : resend_buf_0_BRB0 resend_buf_0_BRB1 resend_buf_0_BRB2 resend_buf_0_BRB3 resend_buf_0_BRB4 resend_buf_0_BRB5.
	Register(s) resend_buf_1 has(ve) been backward balanced into : resend_buf_1_BRB0 resend_buf_1_BRB1 resend_buf_1_BRB3 resend_buf_1_BRB4 resend_buf_1_BRB5.
	Register(s) resend_buf_2 has(ve) been backward balanced into : resend_buf_2_BRB0 resend_buf_2_BRB1 resend_buf_2_BRB4 .
	Register(s) resend_buf_3 has(ve) been backward balanced into : resend_buf_3_BRB0 resend_buf_3_BRB1.
Unit <ipbus/udp_if/tx_transactor> processed.

Final Macro Processing ...

Processing Unit <IPADDR> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <IP_addr_rx_block.pkt_mask_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 38-bit shift register was found for signal <IP_addr_rx_block.pkt_mask_41> and currently occupies 38 logic cells (19 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <IPADDR> processed.

Processing Unit <TDCcore> :
	Found 2-bit shift register for signal <hit_syn>.
Unit <TDCcore> processed.

Processing Unit <clocks> :
	Found 2-bit shift register for signal <nuke_d2>.
Unit <clocks> processed.

Processing Unit <ramManager> :
	Found 13-bit shift register for signal <SR_15_24>.
	Found 13-bit shift register for signal <SR_15_25>.
	Found 13-bit shift register for signal <SR_15_26>.
	Found 13-bit shift register for signal <SR_15_27>.
	Found 13-bit shift register for signal <SR_15_28>.
	Found 13-bit shift register for signal <SR_15_29>.
	Found 13-bit shift register for signal <SR_15_30>.
	Found 13-bit shift register for signal <SR_15_31>.
Unit <ramManager> processed.

Processing Unit <rx_packet_parser> :
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <broadcast.pkt_mask_5> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <rx_packet_parser> processed.

Processing Unit <u_i2cSlave> :
	Found 10-bit shift register for signal <sclDelayed_9>.
Unit <u_i2cSlave> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4518
 Flip-Flops                                            : 4518
# Shift Registers                                      : 11
 10-bit shift register                                 : 1
 13-bit shift register                                 : 8
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6460
#      GND                         : 32
#      INV                         : 61
#      LUT1                        : 277
#      LUT2                        : 1119
#      LUT3                        : 1104
#      LUT4                        : 525
#      LUT5                        : 754
#      LUT6                        : 1548
#      MUXCY                       : 541
#      MUXF5                       : 1
#      MUXF7                       : 36
#      MUXF8                       : 5
#      VCC                         : 29
#      XORCY                       : 428
# FlipFlops/Latches                : 5522
#      FD                          : 1490
#      FD_1                        : 3
#      FDC                         : 114
#      FDCE                        : 44
#      FDE                         : 1509
#      FDP                         : 32
#      FDPE                        : 2
#      FDR                         : 450
#      FDRE                        : 1739
#      FDS                         : 58
#      FDSE                        : 80
#      ODDR2                       : 1
# RAMS                             : 53
#      RAM16X1D                    : 4
#      RAM32M                      : 1
#      RAM64M                      : 2
#      RAM64X1D                    : 10
#      RAMB16BWER                  : 36
# Shift Registers                  : 38
#      SRL16                       : 3
#      SRL16E                      : 13
#      SRLC16E                     : 22
# Clock Buffers                    : 11
#      BUFG                        : 11
# IO Buffers                       : 47
#      BUFIO2                      : 1
#      IBUF                        : 15
#      IBUFG                       : 2
#      IBUFGDS                     : 2
#      IOBUF                       : 1
#      OBUF                        : 24
#      OBUFDS                      : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 11
#      IODELAY2                    : 10
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5522  out of  54576    10%  
 Number of Slice LUTs:                 5466  out of  27288    20%  
    Number used as Logic:              5388  out of  27288    19%  
    Number used as Memory:               78  out of   6408     1%  
       Number used as RAM:               40
       Number used as SRL:               38

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7473
   Number with an unused Flip Flop:    1951  out of   7473    26%  
   Number with an unused LUT:          2007  out of   7473    26%  
   Number of fully used LUT-FF pairs:  3515  out of   7473    47%  
   Number of unique control sets:       297

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  49  out of    218    22%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               36  out of    116    31%  
    Number using Block RAM only:         36
 Number of BUFG/BUFGCTRLs:               11  out of     16    68%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)  | Load  |
-----------------------------------------------+------------------------+-------+
gmii_rx_clk                                    | IBUFG+BUFIO2           | 464   |
clocks/clk_125_i                               | BUFG                   | 3767  |
sysclk                                         | IBUFG                  | 369   |
clocks/clk_ipb_i                               | BUFG                   | 845   |
slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4| BUFG                   | 187   |
hit1_P                                         | IBUFGDS+BUFG           | 10    |
slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT0| BUFG                   | 6     |
-----------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.579ns (Maximum Frequency: 116.564MHz)
   Minimum input arrival time before clock: 5.025ns
   Maximum output required time after clock: 5.724ns
   Maximum combinational path delay: 3.298ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/clk_125_i'
  Clock period: 8.579ns (frequency: 116.564MHz)
  Total number of paths / destination ports: 50893 / 7921
-------------------------------------------------------------------------
Delay:               8.579ns (Levels of Logic = 8)
  Source:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       ipbus/udp_if/status_buffer/history_0 (FF)
  Source Clock:      clocks/clk_125_i rising
  Destination Clock: clocks/clk_125_i rising

  Data Path: eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ipbus/udp_if/status_buffer/history_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i)
     INV:I->O            354   0.206   2.076  U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0 (m_axis_tvalid)
     end scope: 'eth/fifo:m_axis_tvalid'
     end scope: 'eth:rx_valid'
     begin scope: 'ipbus:mac_rx_valid'
     begin scope: 'ipbus/udp_if:mac_rx_valid'
     begin scope: 'ipbus/udp_if/rx_reset_block:mac_rx_valid'
     LUT2:I1->O         1036   0.205   2.216  rx_reset1 (rx_reset)
     end scope: 'ipbus/udp_if/rx_reset_block:rx_reset'
     begin scope: 'ipbus/udp_if/status_buffer:rx_reset'
     LUT6:I5->O           11   0.205   0.883  Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141 (rst_ipb_125_rst_ipb_125_MUX_976_o)
     LUT4:I3->O           28   0.205   1.234  _n0256_inv1 (_n0256_inv)
     FDRE:CE                   0.322          history_0
    ----------------------------------------
    Total                      8.579ns (1.590ns logic, 6.989ns route)
                                       (18.5% logic, 81.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gmii_rx_clk'
  Clock period: 4.230ns (frequency: 236.385MHz)
  Total number of paths / destination ports: 2809 / 998
-------------------------------------------------------------------------
Delay:               4.230ns (Levels of Logic = 1)
  Source:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:       eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0 (FF)
  Source Clock:      gmii_rx_clk rising
  Destination Clock: gmii_rx_clk rising

  Data Path: eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 to eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             180   0.447   2.036  U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4)
     LUT3:I2->O           21   0.205   1.113  U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val1 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/Mcount_DATA_COUNT_val)
     FDRE:R                    0.430          U0/trimac_top/TRI_SPEED.TRIMAC_INST/FLOW/RX/DATA_COUNT_0
    ----------------------------------------
    Total                      4.230ns (1.082ns logic, 3.148ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 5.872ns (frequency: 170.310MHz)
  Total number of paths / destination ports: 6021 / 639
-------------------------------------------------------------------------
Delay:               5.872ns (Levels of Logic = 4)
  Source:            myprogrammer/_i000001/prescaler_7 (FF)
  Destination:       myprogrammer/_i000001/FSMstate_1 (FF)
  Source Clock:      sysclk rising
  Destination Clock: sysclk rising

  Data Path: myprogrammer/_i000001/prescaler_7 to myprogrammer/_i000001/FSMstate_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.447   1.186  prescaler_7 (prescaler_7)
     LUT3:I0->O            1   0.205   0.580  _n0342_inv1_SW0 (N4)
     LUT6:I5->O          113   0.205   2.159  _n0342_inv1 (tick_n)
     LUT5:I1->O            1   0.203   0.580  Mmux__n031222 (Mmux__n031221)
     LUT5:I4->O            1   0.205   0.000  Mmux__n031223 (FSMstate_next<1>)
     FD:D                      0.102          FSMstate_1
    ----------------------------------------
    Total                      5.872ns (1.367ns logic, 4.505ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/clk_ipb_i'
  Clock period: 7.180ns (frequency: 139.282MHz)
  Total number of paths / destination ports: 31713 / 2132
-------------------------------------------------------------------------
Delay:               7.180ns (Levels of Logic = 13)
  Source:            ipbus/trans/sm/addr_9 (FF)
  Destination:       ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Source Clock:      clocks/clk_ipb_i rising
  Destination Clock: clocks/clk_ipb_i rising

  Data Path: ipbus/trans/sm/addr_9 to ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            164   0.447   2.125  addr_9 (addr_9)
     end scope: 'ipbus/trans/sm:ipb_out_ipb_addr<9>'
     end scope: 'ipbus/trans:ipb_out_ipb_addr<9>'
     end scope: 'ipbus:ipb_out_ipb_addr<9>'
     begin scope: 'slaves:ipb_in_ipb_addr<9>'
     begin scope: 'slaves/fabric:ipb_in_ipb_addr<9>'
     LUT6:I4->O            4   0.203   0.684  Mmux_ipb_out_ipb_rdata110 (Mmux_ipb_out_ipb_rdata1)
     LUT5:I4->O            1   0.205   0.827  Mmux_ipb_out_ipb_rdata111_SW2 (N4)
     LUT6:I2->O            2   0.203   0.617  Mmux_ipb_out_ipb_rdata112 (ipb_out_ipb_rdata<0>)
     end scope: 'slaves/fabric:ipb_out_ipb_rdata<0>'
     end scope: 'slaves:ipb_out_ipb_rdata<0>'
     begin scope: 'ipbus:ipb_in_ipb_rdata<0>'
     begin scope: 'ipbus/trans:ipb_in_ipb_rdata<0>'
     begin scope: 'ipbus/trans/sm:ipb_in_ipb_rdata<0>'
     LUT5:I4->O            1   0.205   0.580  mux321 (tx_data<0>)
     end scope: 'ipbus/trans/sm:tx_data<0>'
     begin scope: 'ipbus/trans/iface:tx_data<0>'
     LUT6:I5->O            1   0.205   0.579  Mmux_trans_out_wdata12 (trans_out_wdata<0>)
     end scope: 'ipbus/trans/iface:trans_out_wdata<0>'
     end scope: 'ipbus/trans:trans_out_wdata<0>'
     begin scope: 'ipbus/udp_if:wdata<0>'
     begin scope: 'ipbus/udp_if/ipbus_tx_ram:tx_dia<0>'
     RAMB16BWER:DIA0           0.300          Mram_ram1
    ----------------------------------------
    Total                      7.180ns (1.768ns logic, 5.412ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4'
  Clock period: 5.320ns (frequency: 187.975MHz)
  Total number of paths / destination ports: 1712 / 464
-------------------------------------------------------------------------
Delay:               5.320ns (Levels of Logic = 7)
  Source:            slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Destination:       slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Source Clock:      slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4 rising
  Destination Clock: slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4 rising

  Data Path: slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i to slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (empty)
     end scope: 'slaves/TDCchannels/dc1/TDCcore/hit_fifo:empty'
     INV:I->O              2   0.206   0.617  fifo_data_available1_INV_0 (fifo_data_available)
     end scope: 'slaves/TDCchannels/dc1/TDCcore:fifo_data_available'
     LUT2:I1->O            3   0.205   0.755  read_fifo1 (read_fifo)
     begin scope: 'slaves/TDCchannels/dc1/TDCcore:read_fifo'
     begin scope: 'slaves/TDCchannels/dc1/TDCcore/hit_fifo:rd_en'
     LUT2:I0->O           21   0.203   1.114  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i)
     LUT6:I5->O            1   0.205   0.684  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2)
     LUT6:I4->O            2   0.203   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb5 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FDP:D                     0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      5.320ns (1.571ns logic, 3.749ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT0'
  Clock period: 2.526ns (frequency: 395.883MHz)
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Delay:               1.263ns (Levels of Logic = 0)
  Source:            slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (FF)
  Destination:       slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (FF)
  Source Clock:      slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT0 rising
  Destination Clock: slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT0 falling

  Data Path: slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 to slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  counter_val_CK0_0 (counter_val_CK0_0)
     FD_1:D                    0.102          counter_val_CK180_0
    ----------------------------------------
    Total                      1.263ns (0.549ns logic, 0.714ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gmii_rx_clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 0)
  Source:            eth/iodelay_er:DATAOUT (PAD)
  Destination:       eth/rx_er_r (FF)
  Destination Clock: gmii_rx_clk rising

  Data Path: eth/iodelay_er:DATAOUT to eth/rx_er_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  iodelay_er (gmii_rx_er_del)
     FD:D                      0.102          rx_er_r
    ----------------------------------------
    Total                      0.681ns (0.102ns logic, 0.579ns route)
                                       (15.0% logic, 85.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysclk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.628ns (Levels of Logic = 3)
  Source:            scli2c (PAD)
  Destination:       myprogrammer/commBusyCtr_0 (FF)
  Destination Clock: sysclk rising

  Data Path: scli2c to myprogrammer/commBusyCtr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  scli2c_IBUF (scli2c_IBUF)
     begin scope: 'myprogrammer:scl'
     INV:I->O             23   0.206   1.153  scl_inv1_INV_0 (scl_inv)
     FDRE:R                    0.430          commBusyCtr_0
    ----------------------------------------
    Total                      3.628ns (1.858ns logic, 1.770ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/clk_125_i'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              2.694ns (Levels of Logic = 4)
  Source:            dip_switch<0> (PAD)
  Destination:       ipbus/udp_if/RARP_block/random.y_4 (FF)
  Destination Clock: clocks/clk_125_i rising

  Data Path: dip_switch<0> to ipbus/udp_if/RARP_block/random.y_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  dip_switch_0_IBUF (dip_switch_0_IBUF)
     begin scope: 'ipbus:mac_addr<4>'
     begin scope: 'ipbus/udp_if:MAC_addr<4>'
     begin scope: 'ipbus/udp_if/RARP_block:MAC_addr<4>'
     LUT6:I0->O            1   0.203   0.000  Mmux_random.y[15]_MAC_addr[15]_mux_29_OUT11 (random.y[15]_MAC_addr[15]_mux_29_OUT<4>)
     FD:D                      0.102          random.y_4
    ----------------------------------------
    Total                      2.694ns (1.527ns logic, 1.167ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/clk_ipb_i'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.025ns (Levels of Logic = 10)
  Source:            dip_switch<0> (PAD)
  Destination:       ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Destination Clock: clocks/clk_ipb_i rising

  Data Path: dip_switch<0> to ipbus/udp_if/ipbus_tx_ram/Mram_ram3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.907  dip_switch_0_IBUF (dip_switch_0_IBUF)
     begin scope: 'ipbus:mac_addr<4>'
     begin scope: 'ipbus/trans:cfg_vector_in<36>'
     begin scope: 'ipbus/trans/cfg:vec_in<36>'
     LUT4:I2->O            1   0.203   0.827  dout<4><4>1 (dout<4>)
     end scope: 'ipbus/trans/cfg:dout<4>'
     begin scope: 'ipbus/trans/sm:cfg_din<4>'
     LUT5:I1->O            1   0.203   0.580  mux101161 (tx_data<4>)
     end scope: 'ipbus/trans/sm:tx_data<4>'
     begin scope: 'ipbus/trans/iface:tx_data<4>'
     LUT6:I5->O            1   0.205   0.579  Mmux_trans_out_wdata271 (trans_out_wdata<4>)
     end scope: 'ipbus/trans/iface:trans_out_wdata<4>'
     end scope: 'ipbus/trans:trans_out_wdata<4>'
     begin scope: 'ipbus/udp_if:wdata<4>'
     begin scope: 'ipbus/udp_if/ipbus_tx_ram:tx_dia<4>'
     RAMB16BWER:DIA0           0.300          Mram_ram3
    ----------------------------------------
    Total                      5.025ns (2.133ns logic, 2.892ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/clk_125_i'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 2)
  Source:            ipbus/stretch_rx/q_i (FF)
  Destination:       leds<3> (PAD)
  Source Clock:      clocks/clk_125_i rising

  Data Path: ipbus/stretch_rx/q_i to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  q_i (q_i)
     end scope: 'ipbus/stretch_rx:q'
     end scope: 'ipbus:pkt_rx_led'
     OBUF:I->O                 2.571          leds_3_OBUF (leds<3>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sysclk'
  Total number of paths / destination ports: 10 / 7
-------------------------------------------------------------------------
Offset:              5.724ns (Levels of Logic = 4)
  Source:            myprogrammer/_i000001/FSMstate_2 (FF)
  Destination:       scapt (PAD)
  Source Clock:      sysclk rising

  Data Path: myprogrammer/_i000001/FSMstate_2 to scapt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.137  FSMstate_2 (FSMstate_2)
     LUT3:I0->O            1   0.205   0.579  Mmux__n0312141 (scapt)
     end scope: 'myprogrammer/_i000001:scapt'
     INV:I->O              1   0.206   0.579  p_scapt_inv1_INV_0 (p_scapt_inv)
     end scope: 'myprogrammer:p_scapt_inv'
     OBUF:I->O                 2.571          scapt_OBUF (scapt)
    ----------------------------------------
    Total                      5.724ns (3.429ns logic, 2.295ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 3)
  Source:            slaves/TDCchannels/dc1/ramManager/handshakeFPGA (FF)
  Destination:       handshakeleds<1> (PAD)
  Source Clock:      slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4 rising

  Data Path: slaves/TDCchannels/dc1/ramManager/handshakeFPGA to handshakeleds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  handshakeFPGA (handshakeFPGA)
     end scope: 'slaves/TDCchannels/dc1/ramManager:handshakeFPGA'
     end scope: 'slaves/TDCchannels/dc1:handshakeFPGA'
     end scope: 'slaves/TDCchannels:handshakeFPGA1'
     end scope: 'slaves:handshakeleds<1>'
     OBUF:I->O                 2.571          handshakeleds_1_OBUF (handshakeleds<1>)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Delay:               3.298ns (Levels of Logic = 2)
  Source:            sysclk (PAD)
  Destination:       clocks/dcm0:CLKIN (PAD)

  Data Path: sysclk to clocks/dcm0:CLKIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'clocks:sysclk'
     IBUFG:I->O          369   1.222   2.076  ibufgds0 (sysclk_buffer)
    DCM_CLKGEN:CLKIN           0.000          dcm0
    ----------------------------------------
    Total                      3.298ns (1.222ns logic, 2.076ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/clk_125_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clocks/clk_125_i|    8.579|         |         |         |
clocks/clk_ipb_i|    5.051|         |         |         |
gmii_rx_clk     |    4.088|         |         |         |
sysclk          |    1.165|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/clk_ipb_i
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
clocks/clk_125_i                               |    4.029|         |         |         |
clocks/clk_ipb_i                               |    7.180|         |         |         |
slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4|    1.469|         |         |         |
sysclk                                         |    1.165|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_rx_clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clocks/clk_125_i|    4.867|         |         |         |
gmii_rx_clk     |    4.230|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock hit1_P
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT0|    1.263|    1.128|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT0
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT0|    2.048|         |    1.263|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
clocks/clk_ipb_i                               |    1.405|         |         |         |
hit1_P                                         |    1.128|         |         |         |
slaves/TDCchannels/PLLgen/pll_base_inst/CLKOUT4|    5.320|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clocks/clk_ipb_i|    1.026|         |         |         |
sysclk          |    5.872|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 108.00 secs
Total CPU time to Xst completion: 107.23 secs
 
--> 


Total memory usage is 614896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  732 (   0 filtered)
Number of infos    :  250 (   0 filtered)

