 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : mult_accum_gated
Version: M-2016.12
Date   : Mon Nov 20 10:51:02 2017
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: en (input port clocked by clk)
  Endpoint: clk_en_lat_reg
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_accum_gated   TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  input external delay                     0.75       3.25 f
  en (in)                                  0.01       3.26 f
  clk_en_lat_reg/D (LNQD1BWP)              0.00       3.26 f
  data arrival time                                   3.26

  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  clk_en_lat_reg/EN (LNQD1BWP)             0.00       2.50 r
  library hold time                       -0.03       2.47
  data required time                                  2.47
  -----------------------------------------------------------
  data required time                                  2.47
  data arrival time                                  -3.26
  -----------------------------------------------------------
  slack (MET)                                         0.79


1
