#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d9ddd4fe90 .scope module, "test1_tb" "test1_tb" 2 8;
 .timescale -9 -9;
v000001d9dddc3380_0 .var "clk", 0 0;
v000001d9dddc3420_0 .var "data_in1", 15 0;
v000001d9dddc4390_0 .var "data_in2", 15 0;
v000001d9dddc44d0_0 .net "hsel_0", 0 0, v000001d9dddc3060_0;  1 drivers
v000001d9dddc4570_0 .net "hsel_1", 0 0, v000001d9dddc3880_0;  1 drivers
v000001d9dddc5830_0 .net "hsel_2", 0 0, v000001d9dddc3740_0;  1 drivers
v000001d9dddc5650_0 .net "mux1", 0 0, v000001d9ddd54db0_0;  1 drivers
v000001d9dddc5010_0 .var "rst", 0 0;
v000001d9dddc4750_0 .net "sel1", 0 0, v000001d9ddd54ef0_0;  1 drivers
v000001d9dddc4ed0_0 .net "sel2", 0 0, v000001d9ddd653b0_0;  1 drivers
S_000001d9ddd501b0 .scope module, "cpt1" "control_states" 2 16, 3 1 0, S_000001d9ddd4fe90;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sel1";
    .port_info 1 /OUTPUT 1 "sel2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "mux1";
    .port_info 4 /INPUT 1 "rst";
P_000001d9ddd46be0 .param/l "s0" 0 3 6, C4<000>;
P_000001d9ddd46c18 .param/l "s1" 0 3 6, C4<001>;
P_000001d9ddd46c50 .param/l "s2" 0 3 6, C4<010>;
P_000001d9ddd46c88 .param/l "s3" 0 3 6, C4<011>;
P_000001d9ddd46cc0 .param/l "s4" 0 3 6, C4<100>;
v000001d9ddd65310_0 .net "clk", 0 0, v000001d9dddc3380_0;  1 drivers
v000001d9ddd54db0_0 .var "mux1", 0 0;
v000001d9ddd54e50_0 .net "rst", 0 0, v000001d9dddc5010_0;  1 drivers
v000001d9ddd54ef0_0 .var "sel1", 0 0;
v000001d9ddd653b0_0 .var "sel2", 0 0;
v000001d9ddd65450_0 .var "state", 2 0;
E_000001d9ddd49bb0 .event anyedge, v000001d9ddd65450_0;
E_000001d9ddd492b0 .event posedge, v000001d9ddd65310_0;
S_000001d9ddd654f0 .scope module, "dpt1" "data_path" 2 15, 4 1 0, S_000001d9ddd4fe90;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "hsel_0";
    .port_info 1 /OUTPUT 1 "hsel_1";
    .port_info 2 /OUTPUT 1 "hsel_2";
    .port_info 3 /INPUT 1 "sel1";
    .port_info 4 /INPUT 1 "sel2";
    .port_info 5 /INPUT 1 "mux1";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /INPUT 16 "data_in1";
    .port_info 8 /INPUT 16 "data_in2";
    .port_info 9 /INPUT 1 "clk";
v000001d9dddc3560_0 .net "clk", 0 0, v000001d9dddc3380_0;  alias, 1 drivers
v000001d9dddc3600_0 .net "data_in1", 15 0, v000001d9dddc3420_0;  1 drivers
v000001d9dddc37e0_0 .net "data_in2", 15 0, v000001d9dddc4390_0;  1 drivers
v000001d9dddc3ba0_0 .net "hsel_0", 0 0, v000001d9dddc3060_0;  alias, 1 drivers
v000001d9dddc3a60_0 .net "hsel_1", 0 0, v000001d9dddc3880_0;  alias, 1 drivers
v000001d9dddc3ce0_0 .net "hsel_2", 0 0, v000001d9dddc3740_0;  alias, 1 drivers
v000001d9dddc3ec0_0 .net "mux1", 0 0, v000001d9ddd54db0_0;  alias, 1 drivers
v000001d9dddc3b00_0 .net "rst", 0 0, v000001d9dddc5010_0;  alias, 1 drivers
v000001d9dddc31a0_0 .net "sel1", 0 0, v000001d9ddd54ef0_0;  alias, 1 drivers
v000001d9dddc3c40_0 .net "sel2", 0 0, v000001d9ddd653b0_0;  alias, 1 drivers
v000001d9dddc3240_0 .net "x", 15 0, v000001d9ddd60e70_0;  1 drivers
v000001d9dddc3e20_0 .net "y", 15 0, v000001d9ddd5b450_0;  1 drivers
v000001d9dddc32e0_0 .net "z", 15 0, L_000001d9dddc46b0;  1 drivers
S_000001d9ddd60ba0 .scope module, "HADDR1" "PIPO" 4 9, 5 1 0, S_000001d9ddd654f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001d9ddd60d30_0 .net "clk", 0 0, v000001d9dddc3380_0;  alias, 1 drivers
v000001d9ddd60dd0_0 .net "din", 15 0, v000001d9dddc3420_0;  alias, 1 drivers
v000001d9ddd60e70_0 .var "dout", 15 0;
v000001d9ddd60f10_0 .net "ld", 0 0, v000001d9ddd54ef0_0;  alias, 1 drivers
S_000001d9ddd5b180 .scope module, "HADDR2" "PIPO" 4 10, 5 1 0, S_000001d9ddd654f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v000001d9ddd5b310_0 .net "clk", 0 0, v000001d9dddc3380_0;  alias, 1 drivers
v000001d9ddd5b3b0_0 .net "din", 15 0, v000001d9dddc4390_0;  alias, 1 drivers
v000001d9ddd5b450_0 .var "dout", 15 0;
v000001d9dddc3100_0 .net "ld", 0 0, v000001d9ddd653b0_0;  alias, 1 drivers
S_000001d9ddd60090 .scope module, "addressmux" "MUX" 4 11, 6 1 0, S_000001d9ddd654f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in0";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 1 "sel";
v000001d9dddc3d80_0 .net "in0", 15 0, v000001d9ddd60e70_0;  alias, 1 drivers
v000001d9dddc36a0_0 .net "in1", 15 0, v000001d9ddd5b450_0;  alias, 1 drivers
v000001d9dddc3920_0 .net "out", 15 0, L_000001d9dddc46b0;  alias, 1 drivers
v000001d9dddc3f60_0 .net "sel", 0 0, v000001d9ddd54db0_0;  alias, 1 drivers
L_000001d9dddc46b0 .functor MUXZ 16, v000001d9ddd60e70_0, v000001d9ddd5b450_0, v000001d9ddd54db0_0, C4<>;
S_000001d9ddd60220 .scope module, "dec1" "decoder" 4 12, 7 1 0, S_000001d9ddd654f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "hsel_0";
    .port_info 1 /OUTPUT 1 "hsel_1";
    .port_info 2 /OUTPUT 1 "hsel_2";
    .port_info 3 /INPUT 16 "haddr";
    .port_info 4 /INPUT 1 "rst";
v000001d9dddc34c0_0 .net "haddr", 15 0, L_000001d9dddc46b0;  alias, 1 drivers
v000001d9dddc3060_0 .var "hsel_0", 0 0;
v000001d9dddc3880_0 .var "hsel_1", 0 0;
v000001d9dddc3740_0 .var "hsel_2", 0 0;
v000001d9dddc39c0_0 .net "rst", 0 0, v000001d9dddc5010_0;  alias, 1 drivers
E_000001d9ddd492f0 .event anyedge, v000001d9ddd54e50_0, v000001d9dddc3920_0;
    .scope S_000001d9ddd60ba0;
T_0 ;
    %wait E_000001d9ddd492b0;
    %load/vec4 v000001d9ddd60f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001d9ddd60dd0_0;
    %assign/vec4 v000001d9ddd60e70_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d9ddd5b180;
T_1 ;
    %wait E_000001d9ddd492b0;
    %load/vec4 v000001d9dddc3100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001d9ddd5b3b0_0;
    %assign/vec4 v000001d9ddd5b450_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d9ddd60220;
T_2 ;
    %wait E_000001d9ddd492f0;
    %load/vec4 v000001d9dddc39c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3740_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d9dddc34c0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3740_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9dddc3060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3740_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9dddc3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3740_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9dddc3740_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d9ddd501b0;
T_3 ;
    %wait E_000001d9ddd492b0;
    %load/vec4 v000001d9ddd65450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d9ddd65450_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v000001d9ddd54e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001d9ddd65450_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001d9ddd65450_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001d9ddd65450_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001d9ddd65450_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d9ddd65450_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d9ddd501b0;
T_4 ;
    %wait E_000001d9ddd49bb0;
    %load/vec4 v000001d9ddd65450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd653b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54db0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd653b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54db0_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9ddd54ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd653b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54db0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9ddd653b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54db0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9ddd54db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd653b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54ef0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd653b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9ddd54db0_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001d9ddd4fe90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc3380_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001d9ddd4fe90;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000001d9dddc3380_0;
    %inv;
    %store/vec4 v000001d9dddc3380_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d9ddd4fe90;
T_7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc5010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8200, 0, 16;
    %store/vec4 v000001d9dddc3420_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 16392, 0, 16;
    %store/vec4 v000001d9dddc4390_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 24584, 0, 16;
    %store/vec4 v000001d9dddc3420_0, 0, 16;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9dddc5010_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9dddc5010_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001d9ddd4fe90;
T_8 ;
    %vpi_call 2 47 "$dumpfile", "test1_tb.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d9ddd4fe90 {0 0 0};
    %vpi_call 2 49 "$display", "End of test!!!" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test1_tb.v";
    "./control_states.v";
    "./data_path.v";
    "./PIPO.v";
    "./MUX.v";
    "./decoder.v";
