#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 12 18:28:11 2020
# Process ID: 9772
# Current directory: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12128 E:\Exercise\FPGA\v3edu\14_tx_crc_oddr\vivado2\ddr3_hdmi.xpr
# Log file: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramData/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 915.164 ; gain = 214.863
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203368853A
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.bit} [get_hw_devices xc7a75t_0]
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1435] Device xc7a75t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.runs/impl_1/top_ddr3_hdmi.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-2302] Device xc7a75t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Feb-12 18:29:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a75t_0] -filter {CELL_NAME=~"ila_inst_top"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Feb-12 18:29:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Exercise/FPGA/v3edu/14_tx_crc_oddr/vivado2/ddr3_hdmi.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 18:42:07 2020...
