0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/jakef/OneDrive/Documents/uvic/Summer 2022/SENG440/test_multiplier_adder/test_multiplier_adder.sim/sim_1/synth/timing/xsim/adder_multiplier_test_time_synth.v,1654898870,verilog,C:/Users/jakef/OneDrive/Documents/uvic/Summer 2022/SENG440/test_multiplier_adder/test_multiplier_adder.srcs/sim_1/new/adder_multiplier_test.vhd,,,adder_multiplier,,,,,,,,
C:/Users/jakef/OneDrive/Documents/uvic/Summer 2022/SENG440/test_multiplier_adder/test_multiplier_adder.srcs/sim_1/new/adder_multiplier_test.vhd,1654898857,vhdl,,,,adder_multiplier_test,,,,,,,,
