
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.48

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: priority_ptr[1]$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ priority_ptr[1]$_SDFFE_PN1P_/CK (DFF_X1)
     4   13.37    0.02    0.09    0.09 v priority_ptr[1]$_SDFFE_PN1P_/QN (DFF_X1)
                                         _065_ (net)
                  0.02    0.00    0.09 v _147_/B (HA_X1)
     1    1.50    0.01    0.04    0.13 v _147_/CO (HA_X1)
                                         _074_ (net)
                  0.01    0.00    0.13 v _116_/A1 (AOI22_X1)
     1    1.68    0.01    0.02    0.14 ^ _116_/ZN (AOI22_X1)
                                         _039_ (net)
                  0.01    0.00    0.14 ^ _117_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.16 v _117_/ZN (AOI21_X1)
                                         _001_ (net)
                  0.01    0.00    0.16 v grant[1]$_SDFF_PN0_/D (DFF_X1)
                                  0.16   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ grant[1]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: request[0] (input port clocked by core_clock)
Endpoint: grant[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     5    4.96    0.00    0.00    0.20 v request[0] (in)
                                         request[0] (net)
                  0.00    0.00    0.20 v _094_/B (MUX2_X1)
     1    1.48    0.01    0.05    0.25 v _094_/Z (MUX2_X1)
                                         _018_ (net)
                  0.01    0.00    0.25 v _095_/B (MUX2_X2)
     1    5.81    0.01    0.06    0.31 v _095_/Z (MUX2_X2)
                                         _019_ (net)
                  0.01    0.00    0.31 v _096_/A (BUF_X8)
    10   20.36    0.01    0.03    0.34 v _096_/Z (BUF_X8)
                                         _020_ (net)
                  0.01    0.00    0.34 v _101_/A3 (NOR3_X4)
     4    6.34    0.03    0.05    0.39 ^ _101_/ZN (NOR3_X4)
                                         _025_ (net)
                  0.03    0.00    0.39 ^ _102_/B1 (AOI22_X1)
     1    1.59    0.01    0.02    0.42 v _102_/ZN (AOI22_X1)
                                         _026_ (net)
                  0.01    0.00    0.42 v _103_/A2 (OR2_X2)
     1    1.45    0.01    0.05    0.46 v _103_/ZN (OR2_X2)
                                         _027_ (net)
                  0.01    0.00    0.46 v _113_/B1 (AOI21_X1)
     1    1.14    0.02    0.02    0.49 ^ _113_/ZN (AOI21_X1)
                                         _000_ (net)
                  0.02    0.00    0.49 ^ grant[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.49   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ grant[0]$_SDFF_PN0_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: request[0] (input port clocked by core_clock)
Endpoint: grant[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     5    4.96    0.00    0.00    0.20 v request[0] (in)
                                         request[0] (net)
                  0.00    0.00    0.20 v _094_/B (MUX2_X1)
     1    1.48    0.01    0.05    0.25 v _094_/Z (MUX2_X1)
                                         _018_ (net)
                  0.01    0.00    0.25 v _095_/B (MUX2_X2)
     1    5.81    0.01    0.06    0.31 v _095_/Z (MUX2_X2)
                                         _019_ (net)
                  0.01    0.00    0.31 v _096_/A (BUF_X8)
    10   20.36    0.01    0.03    0.34 v _096_/Z (BUF_X8)
                                         _020_ (net)
                  0.01    0.00    0.34 v _101_/A3 (NOR3_X4)
     4    6.34    0.03    0.05    0.39 ^ _101_/ZN (NOR3_X4)
                                         _025_ (net)
                  0.03    0.00    0.39 ^ _102_/B1 (AOI22_X1)
     1    1.59    0.01    0.02    0.42 v _102_/ZN (AOI22_X1)
                                         _026_ (net)
                  0.01    0.00    0.42 v _103_/A2 (OR2_X2)
     1    1.45    0.01    0.05    0.46 v _103_/ZN (OR2_X2)
                                         _027_ (net)
                  0.01    0.00    0.46 v _113_/B1 (AOI21_X1)
     1    1.14    0.02    0.02    0.49 ^ _113_/ZN (AOI21_X1)
                                         _000_ (net)
                  0.02    0.00    0.49 ^ grant[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.49   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ grant[0]$_SDFF_PN0_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.52e-05   3.88e-05   4.68e-07   1.24e-04  21.1%
Combinational          2.95e-04   1.67e-04   2.66e-06   4.65e-04  78.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.80e-04   2.06e-04   3.12e-06   5.89e-04 100.0%
                          64.5%      35.0%       0.5%
