@N: CD630 :"D:\work\ti\dragonslair\cart\cpld\design.vhd":19:7:19:14|Synthesizing work.gigacart.myarch 
@W: CG296 :"D:\work\ti\dragonslair\cart\cpld\design.vhd":107:1:107:7|Incomplete sensitivity list - assuming completeness
@W: CG290 :"D:\work\ti\dragonslair\cart\cpld\design.vhd":110:6:110:11|Referenced variable ti_rom is not in sensitivity list
@W: CD434 :"D:\work\ti\dragonslair\cart\cpld\design.vhd":183:18:183:24|Signal gnewadr in the sensitivity list is not used in the process
Post processing for work.gigacart.myarch
@W: CL169 :"D:\work\ti\dragonslair\cart\cpld\design.vhd":42:40:42:49|Pruning register gnewadr_2  
@A: CL282 :"D:\work\ti\dragonslair\cart\cpld\design.vhd":110:2:110:3|Feedback mux created for signal latch[13:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL116 :"D:\work\ti\dragonslair\cart\cpld\design.vhd":66:2:66:3|Input data for signal gvalid contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL116 :"D:\work\ti\dragonslair\cart\cpld\design.vhd":66:2:66:3|Input data for signal gactive contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
