<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SHF: Small: Adapting VLSI Test Principles for VLSI Trust</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>09/01/2013</AwardEffectiveDate>
<AwardExpirationDate>03/31/2019</AwardExpirationDate>
<AwardTotalIntnAmount>499991.00</AwardTotalIntnAmount>
<AwardAmount>527991</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
<PO_EMAI>sabasu@nsf.gov</PO_EMAI>
<PO_PHON>7032927843</PO_PHON>
</ProgramOfficer>
<AbstractNarration>If an Integrated Circuit (IC) is designed and fabricated in a foundry that is outside the direct control of the (fab-less) design house, reverse engineering, malicious circuit modification, and Intellectual Property (IP) piracy are all possible. An attacker, anywhere in this design flow, can reverse engineer the functionality of design, and steal and claim ownership of the IP. An untrustworthy IC foundry may overbuild ICs and sell the excess parts in the gray market. Rogue elements in the foundry may insert malicious circuits (hardware Trojans) into the design without the designer's knowledge. Because of these and similar hardware-based attacks, the semiconductor industry annually loses billions of dollars. In this project, the investigators aim at leveraging techniques proposed in the context of IC testing to cope with manufacturing defects for developing defense techniques that help regain trust in electronic chips. &lt;br/&gt;&lt;br/&gt;Benefits to society ensuing from successful completion of this project include trustworthy electronics for healthcare, defense, finance, transportation, and automotive applications. One of the investigators received a grant from the US Department of Education to recruit underrepresented minorities and women into the Electrical and Computer Engineering PhD program at NYU-Poly. This applicant pool will be used to recruit underrepresented minorities and women to work on this project. The investigators routinely advise undergraduates as part of the NYU-Poly Research Experiences for Undergraduates (REU) program, and the NSF REU program. These undergraduate students will be eligible to work on the present project as well. One of the investigators has developed a graduate course on Introduction to Trustworthy Hardware. The investigators will adapt some of these course modules for inclusion in appropriate undergraduate courses at their institution.</AbstractNarration>
<MinAmdLetterDate>08/21/2013</MinAmdLetterDate>
<MaxAmdLetterDate>08/22/2018</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>1319841</AwardID>
<Investigator>
<FirstName>Ramesh</FirstName>
<LastName>Karri</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Ramesh Karri</PI_FULL_NAME>
<EmailAddress>rkarri@nyu.edu</EmailAddress>
<PI_PHON>6469973596</PI_PHON>
<NSF_ID>000488450</NSF_ID>
<StartDate>08/21/2013</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Ozgur</FirstName>
<LastName>Sinanoglu</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Ozgur Sinanoglu</PI_FULL_NAME>
<EmailAddress>ozgursin@nyu.edu</EmailAddress>
<PI_PHON>6469973596</PI_PHON>
<NSF_ID>000575580</NSF_ID>
<StartDate>08/21/2013</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>New York University</Name>
<CityName>NEW YORK</CityName>
<ZipCode>100121019</ZipCode>
<PhoneNumber>2129982121</PhoneNumber>
<StreetAddress>70 WASHINGTON SQUARE S</StreetAddress>
<StreetAddress2/>
<CountryName>United States</CountryName>
<StateName>New York</StateName>
<StateCode>NY</StateCode>
<CONGRESSDISTRICT>10</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>NY10</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>041968306</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>NEW YORK UNIVERSITY</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>041968306</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[Polytechnic University of New York]]></Name>
<CityName>Brooklyn</CityName>
<StateCode>NY</StateCode>
<ZipCode>112013840</ZipCode>
<StreetAddress><![CDATA[6 Metrotech Center]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>New York</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>08</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>NY08</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>2878</Code>
<Text>Special Projects - CCF</Text>
</ProgramElement>
<ProgramElement>
<Code>7798</Code>
<Text>Software &amp; Hardware Foundation</Text>
</ProgramElement>
<ProgramElement>
<Code>7945</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYST</Text>
</ProgramElement>
<ProgramElement>
<Code>8060</Code>
<Text>Secure &amp;Trustworthy Cyberspace</Text>
</ProgramElement>
<ProgramReference>
<Code>7434</Code>
<Text>CNCI</Text>
</ProgramReference>
<ProgramReference>
<Code>7923</Code>
<Text>SMALL PROJECT</Text>
</ProgramReference>
<ProgramReference>
<Code>7945</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYST</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<Appropriation>
<Code>0113</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0114</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0116</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2013~499991</FUND_OBLG>
<FUND_OBLG>2014~20000</FUND_OBLG>
<FUND_OBLG>2016~8000</FUND_OBLG>
<POR>
<DRECONTENT><![CDATA[<div class="porColContainerWBG"> <div class="porContentCol"><p>The goal of this project was to develop Design-for-Trust solutions by leveraging well-known VLSI test principles, techniques, and tools.<br />We have published one book (logic locking), 2 book chapters, 9 journal, and 35 conference papers on Design-for-Trust security metrics, defenses, attacks, and applications, including the first security analysis papers of logic locking, split manufacturing, and layout camouflaging (DAC12, DATE13, CCS13, respectively). We have 4 issued and 4 pending US patents in Design-for-Trust techniques we developed.<br /><br />Furthermore, we have the first working chip prototypes (65nm GF) for logic locking; we have two versions of an ARM microprocessor design logic-locked with our technique.<br />Chip #1: https://sites.nyuad.nyu.edu/dfx/first-chip-resilient-to-untrusted-fab-and-end-users/<br />Chip #2: https://sites.nyuad.nyu.edu/dfx/next-generation-trusted-chip/</p> <p>Reference to seminal papers:</p> <ul> <li>Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu and Ramesh Karri, &ldquo;Security Analysis for Logic Obfuscation&rdquo;, <em>ACM/EDAC/IEEE Design Automation Conference (DAC)</em>, San Francisco, CA, US, 2012.</li> <li>Jeyavijayan Rajendran, Ozgur Sinanoglu, Ramesh Karri, &ldquo;Is Split Manufacturing Secure?&rdquo;, <em>IEEE/ACM</em><em> </em><em>Design Automation Test in Europe Conference (DATE)</em>, Grenoble, France, 2013.&nbsp;</li> <li>Jeyavijayan Rajendran, Ozgur Sinanoglu and Ramesh Karri, &ldquo;Security Analysis of Integrated Circuit Camouflaging&rdquo;, <em>ACM Conference on </em><em>Computer and Communications Security (CCS)</em><em>, </em>Berlin, Germany, 2013. <em>&lt;</em><strong>Best student paper award</strong><em>&gt;</em></li> </ul> <p>Reference to IP:</p> <ul> <li>Ozgur Sinanoglu, Muhammad Yasin and Jeyavijayan Rajendran, &ldquo;System, Method and Computer-Accessible Medium for Stripped-Functionality Logic Locking&rdquo;, U.S. Patent pending, filed Oct 2017.</li> <li>Ozgur Sinanoglu, Muhammad Yasin and Jeyavijayan Rajendran, &ldquo;System, Method and Computer-Accessible Medium for IC Camouflaging for Minterm Protection&rdquo;, U.S. Patent pending, filed June 2016.</li> <li>Ozgur Sinanoglu, Muhammad Yasin and Jeyavijayan Rajendran, &ldquo;System, Method and Computer-Accessible Medium for Satisfiability Attack Resistant Logic Locking&rdquo;, U.S. Patent pending, filed Mar 2016.</li> <li>Jeyavijayan Rajendran, Ozgur Sinanoglu and Ramesh Karri, &ldquo;System, Method And Computer-Accessible Medium For Fault Analysis Driven Selection Of Logic Gates To Be Camouflaged&rdquo;, U.S. Patent No. US10073728B2, <strong>issued</strong> Sep 11, 2018, <strong>published</strong> under International Publication No. WO 2015/038587 by World Intellectual Property Organization Mar 2015.</li> <li>Jeyavijayan Rajendran, Youngok Pino, Ramesh Karri and Ozgur Sinanoglu, &ldquo;System, Method and Computer-Accessible Medium for Facilitating Logic Encryption&rdquo;, U.S. Patent No. 9,817,980, <strong>issued</strong> Nov 14, 2017.</li> <li>Jeyavijayan Rajendran, Ozgur Sinanoglu and&nbsp;Ramesh Karri&nbsp;&ldquo;System, Method and Computer-Accessible Medium for Providing Secure Split Manufacturing&rdquo;, U.S. Patent pending,&nbsp;filed Mar, 2013, <strong>published</strong> under International Publication No. WO 2014/153029 by World Intellectual Property Organization Sep 2014.</li> <li>Jeyavijayan Rajendran, Youngok Pino, Ramesh Karri and Ozgur Sinanoglu, &ldquo;Systems, Processes and Computer-Accessible Medium for Providing Logic Encryption Utilizing Fault Analysis&rdquo;, U.S. Patent No. 9,081,929, <strong>issued</strong> July 14, 2015.</li> <li>Vinayaka Jyothi, Jeyavijayan Rajendran, Ramesh Karri and Ozgur Sinanoglu, &ldquo;Design and Analysis of Ring Oscillator Based Design-for-Trust Technique&rdquo;, U.S. Patent No. 9,081,991, <strong>issued</strong> July 15, 2015.</li> </ul><br> <p>            Last Modified: 04/02/2019<br>      Modified by: Ozgur&nbsp;Sinanoglu</p> </div> <div class="porSideCol"></div> </div>]]></DRECONTENT>
<POR_COPY_TXT><![CDATA[ The goal of this project was to develop Design-for-Trust solutions by leveraging well-known VLSI test principles, techniques, and tools. We have published one book (logic locking), 2 book chapters, 9 journal, and 35 conference papers on Design-for-Trust security metrics, defenses, attacks, and applications, including the first security analysis papers of logic locking, split manufacturing, and layout camouflaging (DAC12, DATE13, CCS13, respectively). We have 4 issued and 4 pending US patents in Design-for-Trust techniques we developed.  Furthermore, we have the first working chip prototypes (65nm GF) for logic locking; we have two versions of an ARM microprocessor design logic-locked with our technique. Chip #1: https://sites.nyuad.nyu.edu/dfx/first-chip-resilient-to-untrusted-fab-and-end-users/ Chip #2: https://sites.nyuad.nyu.edu/dfx/next-generation-trusted-chip/  Reference to seminal papers:  Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu and Ramesh Karri, "Security Analysis for Logic Obfuscation", ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, US, 2012. Jeyavijayan Rajendran, Ozgur Sinanoglu, Ramesh Karri, "Is Split Manufacturing Secure?", IEEE/ACM Design Automation Test in Europe Conference (DATE), Grenoble, France, 2013.  Jeyavijayan Rajendran, Ozgur Sinanoglu and Ramesh Karri, "Security Analysis of Integrated Circuit Camouflaging", ACM Conference on Computer and Communications Security (CCS), Berlin, Germany, 2013. &lt;Best student paper award&gt;   Reference to IP:  Ozgur Sinanoglu, Muhammad Yasin and Jeyavijayan Rajendran, "System, Method and Computer-Accessible Medium for Stripped-Functionality Logic Locking", U.S. Patent pending, filed Oct 2017. Ozgur Sinanoglu, Muhammad Yasin and Jeyavijayan Rajendran, "System, Method and Computer-Accessible Medium for IC Camouflaging for Minterm Protection", U.S. Patent pending, filed June 2016. Ozgur Sinanoglu, Muhammad Yasin and Jeyavijayan Rajendran, "System, Method and Computer-Accessible Medium for Satisfiability Attack Resistant Logic Locking", U.S. Patent pending, filed Mar 2016. Jeyavijayan Rajendran, Ozgur Sinanoglu and Ramesh Karri, "System, Method And Computer-Accessible Medium For Fault Analysis Driven Selection Of Logic Gates To Be Camouflaged", U.S. Patent No. US10073728B2, issued Sep 11, 2018, published under International Publication No. WO 2015/038587 by World Intellectual Property Organization Mar 2015. Jeyavijayan Rajendran, Youngok Pino, Ramesh Karri and Ozgur Sinanoglu, "System, Method and Computer-Accessible Medium for Facilitating Logic Encryption", U.S. Patent No. 9,817,980, issued Nov 14, 2017. Jeyavijayan Rajendran, Ozgur Sinanoglu and Ramesh Karri "System, Method and Computer-Accessible Medium for Providing Secure Split Manufacturing", U.S. Patent pending, filed Mar, 2013, published under International Publication No. WO 2014/153029 by World Intellectual Property Organization Sep 2014. Jeyavijayan Rajendran, Youngok Pino, Ramesh Karri and Ozgur Sinanoglu, "Systems, Processes and Computer-Accessible Medium for Providing Logic Encryption Utilizing Fault Analysis", U.S. Patent No. 9,081,929, issued July 14, 2015. Vinayaka Jyothi, Jeyavijayan Rajendran, Ramesh Karri and Ozgur Sinanoglu, "Design and Analysis of Ring Oscillator Based Design-for-Trust Technique", U.S. Patent No. 9,081,991, issued July 15, 2015.        Last Modified: 04/02/2019       Submitted by: Ozgur Sinanoglu]]></POR_COPY_TXT>
</POR>
</Award>
</rootTag>
