strict digraph "" {
	node [label="\N"];
	"893:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0eb10>",
		fillcolor=cadetblue,
		label="893:BS
tx_data_data = tx_data_st;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0eb10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_891:AL"	 [def_var="['tx_data_data']",
		label="Leaf_891:AL"];
	"893:BS" -> "Leaf_891:AL"	 [cond="[]",
		lineno=None];
	"892:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f55d3d0ead0>",
		fillcolor=springgreen,
		label="892:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"892:IF" -> "893:BS"	 [cond="['dsel']",
		label="!(dsel)",
		lineno=892];
	"892:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0e610>",
		fillcolor=cadetblue,
		label="892:BS
tx_data_data = tx_spec_data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f55d3d0e610>]",
		style=filled,
		typ=BlockingSubstitution];
	"892:IF" -> "892:BS"	 [cond="['dsel']",
		label=dsel,
		lineno=892];
	"891:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f55d3d0e850>",
		clk_sens=False,
		fillcolor=gold,
		label="891:AL",
		sens="['dsel', 'tx_data_st', 'tx_spec_data']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['dsel', 'tx_spec_data', 'tx_data_st']"];
	"891:AL" -> "892:IF"	 [cond="[]",
		lineno=None];
	"892:BS" -> "Leaf_891:AL"	 [cond="[]",
		lineno=None];
}
