GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\lcd_driver_8.v'
Analyzing Verilog file 'C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v'
Compiling module 'top'("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":1)
Extracting RAM for identifier 'word'("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":20)
Compiling module 'Gowin_rPLL'("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'lcd_driver_8'("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\lcd_driver_8.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 13("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\lcd_driver_8.v":107)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "led[5]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":5)
WARN  (EX0211) : The output port "led[4]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":5)
WARN  (EX0211) : The output port "led[3]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":5)
WARN  (EX0211) : The output port "led[2]" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\src\top.v":5)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\impl\gwsynthesis\Pmod_sc1602.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "your_instance_name/rpll_inst/CLKOUTD.default_gen_clk" and "sys_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "driver0/sc1602_drawing" and "your_instance_name/rpll_inst/CLKOUTD.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "sys_clk" and "your_instance_name/rpll_inst/CLKOUTD.default_gen_clk"
[100%] Generate report file "C:\Git\Pmod\Pmod_SC1602\sample\Pmod_sc1602\impl\gwsynthesis\Pmod_sc1602_syn.rpt.html" completed
GowinSynthesis finish
