{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540751061917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540751061918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 23:54:21 2018 " "Processing started: Sun Oct 28 23:54:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540751061918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751061918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751061918 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540751062100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-seqnt " "Found design unit 1: register1-seqnt" {  } { { "register1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073447 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_8-behave " "Found design unit 1: decoder_3_8-behave" {  } { { "decoder_3_8.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/decoder_3_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073448 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "decoder_3_8.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/decoder_3_8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-behave " "Found design unit 1: registerfile-behave" {  } { { "registerfile.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073448 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_1_16-arith " "Found design unit 1: and_1_16-arith" {  } { { "and_1_16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073449 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_1_16 " "Found entity 1: and_1_16" {  } { { "and_1_16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16-arith " "Found design unit 1: or16-arith" {  } { { "or16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/or16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073449 ""} { "Info" "ISGN_ENTITY_NAME" "1 or16 " "Found entity 1: or16" {  } { { "or16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/or16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8_1-Struct " "Found design unit 1: mux_8_1-Struct" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073450 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1 " "Found entity 1: mux_8_1" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-Struct " "Found design unit 1: mux_4_1-Struct" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073450 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-Struct " "Found design unit 1: mux_2_1-Struct" {  } { { "mux_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073451 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-syn " "Found design unit 1: memory-syn" {  } { { "memory.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073451 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-behave " "Found design unit 1: priority_encoder-behave" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073451 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftshift-Struct " "Found design unit 1: leftshift-Struct" {  } { { "leftshift.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073452 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftshift " "Found entity 1: leftshift" {  } { { "leftshift.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter_16bit-Struct " "Found design unit 1: inverter_16bit-Struct" {  } { { "inverter_16bit.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073452 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter_16bit " "Found entity 1: inverter_16bit" {  } { { "inverter_16bit.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-arith " "Found design unit 1: subtractor-arith" {  } { { "subtractor.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073453 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-arith " "Found design unit 1: full_sub-arith" {  } { { "full_sub.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073453 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "full_sub.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arith " "Found design unit 1: adder-arith" {  } { { "adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073454 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arith " "Found design unit 1: full_adder-arith" {  } { { "full_adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073454 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-behave " "Found design unit 1: iitb_risc-behave" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073455 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand16-arith " "Found design unit 1: nand16-arith" {  } { { "nand16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/nand16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073455 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand16 " "Found entity 1: nand16" {  } { { "nand16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/nand16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender-arith " "Found design unit 1: signextender-arith" {  } { { "signextender.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/signextender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073456 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender " "Found entity 1: signextender" {  } { { "signextender.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/signextender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper7-arith " "Found design unit 1: wrapper7-arith" {  } { { "wrapper7.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073456 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper7 " "Found entity 1: wrapper7" {  } { { "wrapper7.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper10-arith " "Found design unit 1: wrapper10-arith" {  } { { "wrapper10.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073456 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper10 " "Found entity 1: wrapper10" {  } { { "wrapper10.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflip-seqnt " "Found design unit 1: dflip-seqnt" {  } { { "dflip.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/dflip.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073457 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Found entity 1: dflip" {  } { { "dflip.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/dflip.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-seqnt " "Found design unit 1: register16-seqnt" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073457 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073458 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/ir.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073458 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540751073458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iitb_risc " "Elaborating entity \"iitb_risc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540751073524 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output iitb_risc.vhd(11) " "VHDL Signal Declaration warning at iitb_risc.vhd(11): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_en iitb_risc.vhd(115) " "VHDL Signal Declaration warning at iitb_risc.vhd(115): used implicit default value for signal \"pc_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_en iitb_risc.vhd(115) " "VHDL Signal Declaration warning at iitb_risc.vhd(115): used implicit default value for signal \"a_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_en iitb_risc.vhd(115) " "VHDL Signal Declaration warning at iitb_risc.vhd(115): used implicit default value for signal \"b_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mdr_en iitb_risc.vhd(115) " "VHDL Signal Declaration warning at iitb_risc.vhd(115): used implicit default value for signal \"mdr_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_out_en iitb_risc.vhd(115) " "VHDL Signal Declaration warning at iitb_risc.vhd(115): used implicit default value for signal \"alu_out_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_in iitb_risc.vhd(116) " "VHDL Signal Declaration warning at iitb_risc.vhd(116): used implicit default value for signal \"pc_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out iitb_risc.vhd(116) " "Verilog HDL or VHDL warning at iitb_risc.vhd(116): object \"pc_out\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_in iitb_risc.vhd(116) " "VHDL Signal Declaration warning at iitb_risc.vhd(116): used implicit default value for signal \"a_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_out iitb_risc.vhd(116) " "Verilog HDL or VHDL warning at iitb_risc.vhd(116): object \"a_out\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_in iitb_risc.vhd(116) " "VHDL Signal Declaration warning at iitb_risc.vhd(116): used implicit default value for signal \"b_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073526 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_out iitb_risc.vhd(116) " "Verilog HDL or VHDL warning at iitb_risc.vhd(116): object \"b_out\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540751073527 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mdr_in iitb_risc.vhd(116) " "VHDL Signal Declaration warning at iitb_risc.vhd(116): used implicit default value for signal \"mdr_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073527 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdr_out iitb_risc.vhd(116) " "Verilog HDL or VHDL warning at iitb_risc.vhd(116): object \"mdr_out\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540751073527 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_out_in iitb_risc.vhd(116) " "VHDL Signal Declaration warning at iitb_risc.vhd(116): used implicit default value for signal \"alu_out_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540751073527 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_out_out iitb_risc.vhd(116) " "Verilog HDL or VHDL warning at iitb_risc.vhd(116): object \"alu_out_out\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540751073527 "|iitb_risc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "state iitb_risc.vhd(119) " "VHDL Signal Declaration warning at iitb_risc.vhd(119): used explicit default value for signal \"state\" because signal was never assigned a value" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 119 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540751073527 "|iitb_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state iitb_risc.vhd(119) " "Verilog HDL or VHDL warning at iitb_risc.vhd(119): object \"next_state\" assigned a value but never read" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540751073527 "|iitb_risc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 register16:r_1 " "Elaborating entity \"register16\" for hierarchy \"register16:r_1\"" {  } { { "iitb_risc.vhd" "r_1" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540751073536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output\[0\] GND " "Pin \"output\[0\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[1\] GND " "Pin \"output\[1\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[2\] GND " "Pin \"output\[2\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[3\] GND " "Pin \"output\[3\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[4\] GND " "Pin \"output\[4\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[5\] GND " "Pin \"output\[5\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[6\] GND " "Pin \"output\[6\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[7\] GND " "Pin \"output\[7\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[8\] GND " "Pin \"output\[8\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[9\] GND " "Pin \"output\[9\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[10\] GND " "Pin \"output\[10\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[11\] GND " "Pin \"output\[11\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[12\] GND " "Pin \"output\[12\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[13\] GND " "Pin \"output\[13\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[14\] GND " "Pin \"output\[14\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output\[15\] GND " "Pin \"output\[15\]\" is stuck at GND" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540751073755 "|iitb_risc|output[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540751073755 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[0\] " "No output dependent on input pin \"input\[0\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[1\] " "No output dependent on input pin \"input\[1\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[2\] " "No output dependent on input pin \"input\[2\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[3\] " "No output dependent on input pin \"input\[3\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "No output dependent on input pin \"input\[8\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "No output dependent on input pin \"input\[9\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[10\] " "No output dependent on input pin \"input\[10\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[11\] " "No output dependent on input pin \"input\[11\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[12\] " "No output dependent on input pin \"input\[12\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[13\] " "No output dependent on input pin \"input\[13\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[15\] " "No output dependent on input pin \"input\[15\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[16\] " "No output dependent on input pin \"input\[16\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[17\] " "No output dependent on input pin \"input\[17\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[18\] " "No output dependent on input pin \"input\[18\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[19\] " "No output dependent on input pin \"input\[19\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[20\] " "No output dependent on input pin \"input\[20\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[21\] " "No output dependent on input pin \"input\[21\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[22\] " "No output dependent on input pin \"input\[22\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[23\] " "No output dependent on input pin \"input\[23\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[24\] " "No output dependent on input pin \"input\[24\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[25\] " "No output dependent on input pin \"input\[25\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[26\] " "No output dependent on input pin \"input\[26\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[27\] " "No output dependent on input pin \"input\[27\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[28\] " "No output dependent on input pin \"input\[28\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[29\] " "No output dependent on input pin \"input\[29\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[30\] " "No output dependent on input pin \"input\[30\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[31\] " "No output dependent on input pin \"input\[31\]\"" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540751073761 "|iitb_risc|input[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540751073761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540751073762 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540751073762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540751073762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540751073799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 23:54:33 2018 " "Processing ended: Sun Oct 28 23:54:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540751073799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540751073799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540751073799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540751073799 ""}
