// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_82_8 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1,
        scale_reload,
        scale_2_reload,
        scale_4_reload,
        scale_6_reload,
        scale_8_reload,
        scale_10_reload,
        scale_12_reload,
        scale_14_reload,
        scale_16_reload,
        scale_18_reload,
        scale_20_reload,
        scale_22_reload,
        scale_24_reload,
        scale_26_reload,
        scale_28_reload,
        scale_30_reload,
        scale_32_reload,
        scale_34_reload,
        scale_36_reload,
        scale_38_reload,
        scale_40_reload,
        scale_42_reload,
        scale_44_reload,
        scale_46_reload,
        scale_48_reload,
        scale_50_reload,
        scale_52_reload,
        scale_54_reload,
        scale_56_reload,
        scale_58_reload,
        scale_60_reload,
        scale_62_reload,
        scale_1_reload,
        scale_3_reload,
        scale_5_reload,
        scale_7_reload,
        scale_9_reload,
        scale_11_reload,
        scale_13_reload,
        scale_15_reload,
        scale_17_reload,
        scale_19_reload,
        scale_21_reload,
        scale_23_reload,
        scale_25_reload,
        scale_27_reload,
        scale_29_reload,
        scale_31_reload,
        scale_33_reload,
        scale_35_reload,
        scale_37_reload,
        scale_39_reload,
        scale_41_reload,
        scale_43_reload,
        scale_45_reload,
        scale_47_reload,
        scale_49_reload,
        scale_51_reload,
        scale_53_reload,
        scale_55_reload,
        scale_57_reload,
        scale_59_reload,
        scale_61_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
output  [13:0] C_address1;
output   C_ce1;
output   C_we1;
output  [23:0] C_d1;
input  [23:0] scale_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_63_reload;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln82_fu_841_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [13:0] idx_1_reg_1666;
wire    ap_block_pp0_stage0_11001;
reg   [13:0] idx_1_reg_1666_pp0_iter1_reg;
wire   [23:0] tmp_2_fu_879_p67;
reg  signed [23:0] tmp_2_reg_1717;
wire   [23:0] tmp_11_fu_1015_p67;
reg  signed [23:0] tmp_11_reg_1722;
wire   [0:0] tmp_fu_1192_p3;
reg   [0:0] tmp_reg_1727;
wire   [23:0] add_ln91_fu_1230_p2;
reg   [23:0] add_ln91_reg_1732;
wire   [0:0] and_ln91_fu_1250_p2;
reg   [0:0] and_ln91_reg_1737;
wire   [0:0] icmp_ln91_1_fu_1286_p2;
reg   [0:0] icmp_ln91_1_reg_1742;
wire   [0:0] and_ln91_3_fu_1344_p2;
reg   [0:0] and_ln91_3_reg_1747;
wire   [0:0] and_ln91_4_fu_1350_p2;
reg   [0:0] and_ln91_4_reg_1753;
wire   [0:0] tmp_12_fu_1389_p3;
reg   [0:0] tmp_12_reg_1758;
wire   [23:0] add_ln91_1_fu_1427_p2;
reg   [23:0] add_ln91_1_reg_1763;
wire   [0:0] and_ln91_6_fu_1447_p2;
reg   [0:0] and_ln91_6_reg_1768;
wire   [0:0] icmp_ln91_4_fu_1483_p2;
reg   [0:0] icmp_ln91_4_reg_1773;
wire   [0:0] and_ln91_9_fu_1541_p2;
reg   [0:0] and_ln91_9_reg_1778;
wire   [0:0] and_ln91_10_fu_1547_p2;
reg   [0:0] and_ln91_10_reg_1784;
wire   [63:0] zext_ln91_fu_867_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln91_2_fu_1561_p1;
wire   [63:0] zext_ln91_4_fu_1614_p1;
reg   [13:0] idx_fu_308;
wire   [13:0] idx_2_fu_847_p2;
wire    ap_loop_init;
reg   [13:0] ap_sig_allocacmp_idx_1;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    C_we1_local;
wire   [23:0] select_ln91_3_fu_1598_p3;
reg    C_ce1_local;
reg    C_we0_local;
wire   [23:0] select_ln91_7_fu_1651_p3;
reg    C_ce0_local;
wire   [10:0] tmp_s_fu_857_p4;
wire   [23:0] tmp_2_fu_879_p65;
wire   [4:0] b_fu_853_p1;
wire   [23:0] tmp_11_fu_1015_p65;
wire   [23:0] tmp_1_fu_1159_p9;
wire   [1:0] trunc_ln82_fu_1156_p1;
wire  signed [23:0] tmp_1_fu_1159_p11;
wire   [47:0] mul_ln91_fu_825_p2;
wire   [0:0] tmp_3_fu_1210_p3;
wire   [23:0] trunc_ln4_fu_1200_p4;
wire   [23:0] zext_ln91_1_fu_1226_p1;
wire   [0:0] tmp_5_fu_1236_p3;
wire   [0:0] tmp_4_fu_1218_p3;
wire   [0:0] xor_ln91_fu_1244_p2;
wire   [6:0] tmp_7_fu_1264_p3;
wire   [7:0] tmp_8_fu_1278_p3;
wire   [0:0] icmp_ln91_2_fu_1292_p2;
wire   [0:0] tmp_6_fu_1256_p3;
wire   [0:0] icmp_ln91_fu_1272_p2;
wire   [0:0] xor_ln91_1_fu_1306_p2;
wire   [0:0] and_ln91_1_fu_1312_p2;
wire   [0:0] select_ln91_fu_1298_p3;
wire   [0:0] xor_ln91_2_fu_1326_p2;
wire   [0:0] or_ln91_fu_1332_p2;
wire   [0:0] xor_ln91_3_fu_1338_p2;
wire   [0:0] select_ln91_1_fu_1318_p3;
wire   [23:0] tmp_10_fu_1356_p9;
wire  signed [23:0] tmp_10_fu_1356_p11;
wire   [47:0] mul_ln91_1_fu_829_p2;
wire   [0:0] tmp_13_fu_1407_p3;
wire   [23:0] trunc_ln91_1_fu_1397_p4;
wire   [23:0] zext_ln91_3_fu_1423_p1;
wire   [0:0] tmp_15_fu_1433_p3;
wire   [0:0] tmp_14_fu_1415_p3;
wire   [0:0] xor_ln91_5_fu_1441_p2;
wire   [6:0] tmp_17_fu_1461_p3;
wire   [7:0] tmp_18_fu_1475_p3;
wire   [0:0] icmp_ln91_5_fu_1489_p2;
wire   [0:0] tmp_16_fu_1453_p3;
wire   [0:0] icmp_ln91_3_fu_1469_p2;
wire   [0:0] xor_ln91_6_fu_1503_p2;
wire   [0:0] and_ln91_7_fu_1509_p2;
wire   [0:0] select_ln91_4_fu_1495_p3;
wire   [0:0] xor_ln91_7_fu_1523_p2;
wire   [0:0] or_ln91_2_fu_1529_p2;
wire   [0:0] xor_ln91_8_fu_1535_p2;
wire   [0:0] select_ln91_5_fu_1515_p3;
wire   [13:0] shl_ln91_fu_1556_p2;
wire   [0:0] and_ln91_2_fu_1566_p2;
wire   [0:0] or_ln91_4_fu_1570_p2;
wire   [0:0] xor_ln91_4_fu_1575_p2;
wire   [0:0] and_ln91_5_fu_1581_p2;
wire   [0:0] or_ln91_1_fu_1593_p2;
wire   [23:0] select_ln91_2_fu_1586_p3;
wire   [12:0] trunc_ln91_fu_1553_p1;
wire   [13:0] tmp_9_fu_1606_p3;
wire   [0:0] and_ln91_8_fu_1619_p2;
wire   [0:0] or_ln91_5_fu_1623_p2;
wire   [0:0] xor_ln91_9_fu_1628_p2;
wire   [0:0] and_ln91_11_fu_1634_p2;
wire   [0:0] or_ln91_3_fu_1646_p2;
wire   [23:0] select_ln91_6_fu_1639_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [4:0] tmp_2_fu_879_p1;
wire   [4:0] tmp_2_fu_879_p3;
wire   [4:0] tmp_2_fu_879_p5;
wire   [4:0] tmp_2_fu_879_p7;
wire   [4:0] tmp_2_fu_879_p9;
wire   [4:0] tmp_2_fu_879_p11;
wire   [4:0] tmp_2_fu_879_p13;
wire   [4:0] tmp_2_fu_879_p15;
wire   [4:0] tmp_2_fu_879_p17;
wire   [4:0] tmp_2_fu_879_p19;
wire   [4:0] tmp_2_fu_879_p21;
wire   [4:0] tmp_2_fu_879_p23;
wire   [4:0] tmp_2_fu_879_p25;
wire   [4:0] tmp_2_fu_879_p27;
wire   [4:0] tmp_2_fu_879_p29;
wire   [4:0] tmp_2_fu_879_p31;
wire  signed [4:0] tmp_2_fu_879_p33;
wire  signed [4:0] tmp_2_fu_879_p35;
wire  signed [4:0] tmp_2_fu_879_p37;
wire  signed [4:0] tmp_2_fu_879_p39;
wire  signed [4:0] tmp_2_fu_879_p41;
wire  signed [4:0] tmp_2_fu_879_p43;
wire  signed [4:0] tmp_2_fu_879_p45;
wire  signed [4:0] tmp_2_fu_879_p47;
wire  signed [4:0] tmp_2_fu_879_p49;
wire  signed [4:0] tmp_2_fu_879_p51;
wire  signed [4:0] tmp_2_fu_879_p53;
wire  signed [4:0] tmp_2_fu_879_p55;
wire  signed [4:0] tmp_2_fu_879_p57;
wire  signed [4:0] tmp_2_fu_879_p59;
wire  signed [4:0] tmp_2_fu_879_p61;
wire  signed [4:0] tmp_2_fu_879_p63;
wire   [4:0] tmp_11_fu_1015_p1;
wire   [4:0] tmp_11_fu_1015_p3;
wire   [4:0] tmp_11_fu_1015_p5;
wire   [4:0] tmp_11_fu_1015_p7;
wire   [4:0] tmp_11_fu_1015_p9;
wire   [4:0] tmp_11_fu_1015_p11;
wire   [4:0] tmp_11_fu_1015_p13;
wire   [4:0] tmp_11_fu_1015_p15;
wire   [4:0] tmp_11_fu_1015_p17;
wire   [4:0] tmp_11_fu_1015_p19;
wire   [4:0] tmp_11_fu_1015_p21;
wire   [4:0] tmp_11_fu_1015_p23;
wire   [4:0] tmp_11_fu_1015_p25;
wire   [4:0] tmp_11_fu_1015_p27;
wire   [4:0] tmp_11_fu_1015_p29;
wire   [4:0] tmp_11_fu_1015_p31;
wire  signed [4:0] tmp_11_fu_1015_p33;
wire  signed [4:0] tmp_11_fu_1015_p35;
wire  signed [4:0] tmp_11_fu_1015_p37;
wire  signed [4:0] tmp_11_fu_1015_p39;
wire  signed [4:0] tmp_11_fu_1015_p41;
wire  signed [4:0] tmp_11_fu_1015_p43;
wire  signed [4:0] tmp_11_fu_1015_p45;
wire  signed [4:0] tmp_11_fu_1015_p47;
wire  signed [4:0] tmp_11_fu_1015_p49;
wire  signed [4:0] tmp_11_fu_1015_p51;
wire  signed [4:0] tmp_11_fu_1015_p53;
wire  signed [4:0] tmp_11_fu_1015_p55;
wire  signed [4:0] tmp_11_fu_1015_p57;
wire  signed [4:0] tmp_11_fu_1015_p59;
wire  signed [4:0] tmp_11_fu_1015_p61;
wire  signed [4:0] tmp_11_fu_1015_p63;
wire   [1:0] tmp_1_fu_1159_p1;
wire   [1:0] tmp_1_fu_1159_p3;
wire  signed [1:0] tmp_1_fu_1159_p5;
wire  signed [1:0] tmp_1_fu_1159_p7;
wire   [1:0] tmp_10_fu_1356_p1;
wire   [1:0] tmp_10_fu_1356_p3;
wire  signed [1:0] tmp_10_fu_1356_p5;
wire  signed [1:0] tmp_10_fu_1356_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 idx_fu_308 = 14'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U256(
    .din0(tmp_2_reg_1717),
    .din1(tmp_1_fu_1159_p11),
    .dout(mul_ln91_fu_825_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U257(
    .din0(tmp_11_reg_1722),
    .din1(tmp_10_fu_1356_p11),
    .dout(mul_ln91_1_fu_829_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_65_5_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 24 ))
sparsemux_65_5_24_1_1_U258(
    .din0(scale_reload),
    .din1(scale_2_reload),
    .din2(scale_4_reload),
    .din3(scale_6_reload),
    .din4(scale_8_reload),
    .din5(scale_10_reload),
    .din6(scale_12_reload),
    .din7(scale_14_reload),
    .din8(scale_16_reload),
    .din9(scale_18_reload),
    .din10(scale_20_reload),
    .din11(scale_22_reload),
    .din12(scale_24_reload),
    .din13(scale_26_reload),
    .din14(scale_28_reload),
    .din15(scale_30_reload),
    .din16(scale_32_reload),
    .din17(scale_34_reload),
    .din18(scale_36_reload),
    .din19(scale_38_reload),
    .din20(scale_40_reload),
    .din21(scale_42_reload),
    .din22(scale_44_reload),
    .din23(scale_46_reload),
    .din24(scale_48_reload),
    .din25(scale_50_reload),
    .din26(scale_52_reload),
    .din27(scale_54_reload),
    .din28(scale_56_reload),
    .din29(scale_58_reload),
    .din30(scale_60_reload),
    .din31(scale_62_reload),
    .def(tmp_2_fu_879_p65),
    .sel(b_fu_853_p1),
    .dout(tmp_2_fu_879_p67)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_65_5_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 24 ))
sparsemux_65_5_24_1_1_U259(
    .din0(scale_1_reload),
    .din1(scale_3_reload),
    .din2(scale_5_reload),
    .din3(scale_7_reload),
    .din4(scale_9_reload),
    .din5(scale_11_reload),
    .din6(scale_13_reload),
    .din7(scale_15_reload),
    .din8(scale_17_reload),
    .din9(scale_19_reload),
    .din10(scale_21_reload),
    .din11(scale_23_reload),
    .din12(scale_25_reload),
    .din13(scale_27_reload),
    .din14(scale_29_reload),
    .din15(scale_31_reload),
    .din16(scale_33_reload),
    .din17(scale_35_reload),
    .din18(scale_37_reload),
    .din19(scale_39_reload),
    .din20(scale_41_reload),
    .din21(scale_43_reload),
    .din22(scale_45_reload),
    .din23(scale_47_reload),
    .din24(scale_49_reload),
    .din25(scale_51_reload),
    .din26(scale_53_reload),
    .din27(scale_55_reload),
    .din28(scale_57_reload),
    .din29(scale_59_reload),
    .din30(scale_61_reload),
    .din31(scale_63_reload),
    .def(tmp_11_fu_1015_p65),
    .sel(b_fu_853_p1),
    .dout(tmp_11_fu_1015_p67)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_2_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
sparsemux_9_2_24_1_1_U260(
    .din0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0),
    .din2(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0),
    .din3(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0),
    .def(tmp_1_fu_1159_p9),
    .sel(trunc_ln82_fu_1156_p1),
    .dout(tmp_1_fu_1159_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_2_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
sparsemux_9_2_24_1_1_U261(
    .din0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0),
    .din2(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0),
    .din3(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0),
    .def(tmp_10_fu_1356_p9),
    .sel(trunc_ln82_fu_1156_p1),
    .dout(tmp_10_fu_1356_p11)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln82_fu_841_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_308 <= idx_2_fu_847_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_308 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln91_1_reg_1763 <= add_ln91_1_fu_1427_p2;
        add_ln91_reg_1732 <= add_ln91_fu_1230_p2;
        and_ln91_10_reg_1784 <= and_ln91_10_fu_1547_p2;
        and_ln91_3_reg_1747 <= and_ln91_3_fu_1344_p2;
        and_ln91_4_reg_1753 <= and_ln91_4_fu_1350_p2;
        and_ln91_6_reg_1768 <= and_ln91_6_fu_1447_p2;
        and_ln91_9_reg_1778 <= and_ln91_9_fu_1541_p2;
        and_ln91_reg_1737 <= and_ln91_fu_1250_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln91_1_reg_1742 <= icmp_ln91_1_fu_1286_p2;
        icmp_ln91_4_reg_1773 <= icmp_ln91_4_fu_1483_p2;
        idx_1_reg_1666 <= ap_sig_allocacmp_idx_1;
        idx_1_reg_1666_pp0_iter1_reg <= idx_1_reg_1666;
        tmp_11_reg_1722 <= tmp_11_fu_1015_p67;
        tmp_12_reg_1758 <= mul_ln91_1_fu_829_p2[32'd47];
        tmp_2_reg_1717 <= tmp_2_fu_879_p67;
        tmp_reg_1727 <= mul_ln91_fu_825_p2[32'd47];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_ce0_local = 1'b1;
    end else begin
        C_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_ce1_local = 1'b1;
    end else begin
        C_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_we0_local = 1'b1;
    end else begin
        C_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_we1_local = 1'b1;
    end else begin
        C_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln82_fu_841_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_idx_1 = 14'd0;
    end else begin
        ap_sig_allocacmp_idx_1 = idx_fu_308;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = zext_ln91_4_fu_1614_p1;

assign C_address1 = zext_ln91_2_fu_1561_p1;

assign C_ce0 = C_ce0_local;

assign C_ce1 = C_ce1_local;

assign C_d0 = select_ln91_7_fu_1651_p3;

assign C_d1 = select_ln91_3_fu_1598_p3;

assign C_we0 = C_we0_local;

assign C_we1 = C_we1_local;

assign add_ln91_1_fu_1427_p2 = (trunc_ln91_1_fu_1397_p4 + zext_ln91_3_fu_1423_p1);

assign add_ln91_fu_1230_p2 = (trunc_ln4_fu_1200_p4 + zext_ln91_1_fu_1226_p1);

assign and_ln91_10_fu_1547_p2 = (tmp_15_fu_1433_p3 & select_ln91_5_fu_1515_p3);

assign and_ln91_11_fu_1634_p2 = (xor_ln91_9_fu_1628_p2 & tmp_12_reg_1758);

assign and_ln91_1_fu_1312_p2 = (xor_ln91_1_fu_1306_p2 & icmp_ln91_fu_1272_p2);

assign and_ln91_2_fu_1566_p2 = (icmp_ln91_1_reg_1742 & and_ln91_reg_1737);

assign and_ln91_3_fu_1344_p2 = (xor_ln91_3_fu_1338_p2 & or_ln91_fu_1332_p2);

assign and_ln91_4_fu_1350_p2 = (tmp_5_fu_1236_p3 & select_ln91_1_fu_1318_p3);

assign and_ln91_5_fu_1581_p2 = (xor_ln91_4_fu_1575_p2 & tmp_reg_1727);

assign and_ln91_6_fu_1447_p2 = (xor_ln91_5_fu_1441_p2 & tmp_14_fu_1415_p3);

assign and_ln91_7_fu_1509_p2 = (xor_ln91_6_fu_1503_p2 & icmp_ln91_3_fu_1469_p2);

assign and_ln91_8_fu_1619_p2 = (icmp_ln91_4_reg_1773 & and_ln91_6_reg_1768);

assign and_ln91_9_fu_1541_p2 = (xor_ln91_8_fu_1535_p2 & or_ln91_2_fu_1529_p2);

assign and_ln91_fu_1250_p2 = (xor_ln91_fu_1244_p2 & tmp_4_fu_1218_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign b_fu_853_p1 = ap_sig_allocacmp_idx_1[4:0];

assign icmp_ln82_fu_841_p2 = ((ap_sig_allocacmp_idx_1 == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_1286_p2 = ((tmp_8_fu_1278_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln91_2_fu_1292_p2 = ((tmp_8_fu_1278_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_3_fu_1469_p2 = ((tmp_17_fu_1461_p3 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln91_4_fu_1483_p2 = ((tmp_18_fu_1475_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln91_5_fu_1489_p2 = ((tmp_18_fu_1475_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_1272_p2 = ((tmp_7_fu_1264_p3 == 7'd127) ? 1'b1 : 1'b0);

assign idx_2_fu_847_p2 = (ap_sig_allocacmp_idx_1 + 14'd1);

assign or_ln91_1_fu_1593_p2 = (and_ln91_5_fu_1581_p2 | and_ln91_3_reg_1747);

assign or_ln91_2_fu_1529_p2 = (xor_ln91_7_fu_1523_p2 | tmp_15_fu_1433_p3);

assign or_ln91_3_fu_1646_p2 = (and_ln91_9_reg_1778 | and_ln91_11_fu_1634_p2);

assign or_ln91_4_fu_1570_p2 = (and_ln91_4_reg_1753 | and_ln91_2_fu_1566_p2);

assign or_ln91_5_fu_1623_p2 = (and_ln91_8_fu_1619_p2 | and_ln91_10_reg_1784);

assign or_ln91_fu_1332_p2 = (xor_ln91_2_fu_1326_p2 | tmp_5_fu_1236_p3);

assign select_ln91_1_fu_1318_p3 = ((and_ln91_fu_1250_p2[0:0] == 1'b1) ? and_ln91_1_fu_1312_p2 : icmp_ln91_1_fu_1286_p2);

assign select_ln91_2_fu_1586_p3 = ((and_ln91_3_reg_1747[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln91_3_fu_1598_p3 = ((or_ln91_1_fu_1593_p2[0:0] == 1'b1) ? select_ln91_2_fu_1586_p3 : add_ln91_reg_1732);

assign select_ln91_4_fu_1495_p3 = ((and_ln91_6_fu_1447_p2[0:0] == 1'b1) ? icmp_ln91_4_fu_1483_p2 : icmp_ln91_5_fu_1489_p2);

assign select_ln91_5_fu_1515_p3 = ((and_ln91_6_fu_1447_p2[0:0] == 1'b1) ? and_ln91_7_fu_1509_p2 : icmp_ln91_4_fu_1483_p2);

assign select_ln91_6_fu_1639_p3 = ((and_ln91_9_reg_1778[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln91_7_fu_1651_p3 = ((or_ln91_3_fu_1646_p2[0:0] == 1'b1) ? select_ln91_6_fu_1639_p3 : add_ln91_1_reg_1763);

assign select_ln91_fu_1298_p3 = ((and_ln91_fu_1250_p2[0:0] == 1'b1) ? icmp_ln91_1_fu_1286_p2 : icmp_ln91_2_fu_1292_p2);

assign shl_ln91_fu_1556_p2 = idx_1_reg_1666_pp0_iter1_reg << 14'd1;

assign tmp_10_fu_1356_p9 = 'bx;

assign tmp_11_fu_1015_p65 = 'bx;

assign tmp_12_fu_1389_p3 = mul_ln91_1_fu_829_p2[32'd47];

assign tmp_13_fu_1407_p3 = mul_ln91_1_fu_829_p2[32'd15];

assign tmp_14_fu_1415_p3 = mul_ln91_1_fu_829_p2[32'd39];

assign tmp_15_fu_1433_p3 = add_ln91_1_fu_1427_p2[32'd23];

assign tmp_16_fu_1453_p3 = mul_ln91_1_fu_829_p2[32'd40];

assign tmp_17_fu_1461_p3 = {{mul_ln91_1_fu_829_p2[47:41]}};

assign tmp_18_fu_1475_p3 = {{mul_ln91_1_fu_829_p2[47:40]}};

assign tmp_1_fu_1159_p9 = 'bx;

assign tmp_2_fu_879_p65 = 'bx;

assign tmp_3_fu_1210_p3 = mul_ln91_fu_825_p2[32'd15];

assign tmp_4_fu_1218_p3 = mul_ln91_fu_825_p2[32'd39];

assign tmp_5_fu_1236_p3 = add_ln91_fu_1230_p2[32'd23];

assign tmp_6_fu_1256_p3 = mul_ln91_fu_825_p2[32'd40];

assign tmp_7_fu_1264_p3 = {{mul_ln91_fu_825_p2[47:41]}};

assign tmp_8_fu_1278_p3 = {{mul_ln91_fu_825_p2[47:40]}};

assign tmp_9_fu_1606_p3 = {{trunc_ln91_fu_1553_p1}, {1'd1}};

assign tmp_fu_1192_p3 = mul_ln91_fu_825_p2[32'd47];

assign tmp_s_fu_857_p4 = {{ap_sig_allocacmp_idx_1[12:2]}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln91_fu_867_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln91_fu_867_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln91_fu_867_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln91_fu_867_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln91_fu_867_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln91_fu_867_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln91_fu_867_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln91_fu_867_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign trunc_ln4_fu_1200_p4 = {{mul_ln91_fu_825_p2[39:16]}};

assign trunc_ln82_fu_1156_p1 = idx_1_reg_1666[1:0];

assign trunc_ln91_1_fu_1397_p4 = {{mul_ln91_1_fu_829_p2[39:16]}};

assign trunc_ln91_fu_1553_p1 = idx_1_reg_1666_pp0_iter1_reg[12:0];

assign xor_ln91_1_fu_1306_p2 = (tmp_6_fu_1256_p3 ^ 1'd1);

assign xor_ln91_2_fu_1326_p2 = (select_ln91_fu_1298_p3 ^ 1'd1);

assign xor_ln91_3_fu_1338_p2 = (tmp_fu_1192_p3 ^ 1'd1);

assign xor_ln91_4_fu_1575_p2 = (or_ln91_4_fu_1570_p2 ^ 1'd1);

assign xor_ln91_5_fu_1441_p2 = (tmp_15_fu_1433_p3 ^ 1'd1);

assign xor_ln91_6_fu_1503_p2 = (tmp_16_fu_1453_p3 ^ 1'd1);

assign xor_ln91_7_fu_1523_p2 = (select_ln91_4_fu_1495_p3 ^ 1'd1);

assign xor_ln91_8_fu_1535_p2 = (tmp_12_fu_1389_p3 ^ 1'd1);

assign xor_ln91_9_fu_1628_p2 = (or_ln91_5_fu_1623_p2 ^ 1'd1);

assign xor_ln91_fu_1244_p2 = (tmp_5_fu_1236_p3 ^ 1'd1);

assign zext_ln91_1_fu_1226_p1 = tmp_3_fu_1210_p3;

assign zext_ln91_2_fu_1561_p1 = shl_ln91_fu_1556_p2;

assign zext_ln91_3_fu_1423_p1 = tmp_13_fu_1407_p3;

assign zext_ln91_4_fu_1614_p1 = tmp_9_fu_1606_p3;

assign zext_ln91_fu_867_p1 = tmp_s_fu_857_p4;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_82_8
