/* This file is part of the dynarmic project.
 * Copyright (c) 2018 MerryMage
 * SPDX-License-Identifier: 0BSD
 */

#include "dynarmic/frontend/A64/translate/impl/impl.h"

namespace Dynarmic::A64 {

bool TranslatorVisitor::FMUL_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPMul(a, b));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPMul(operand1, operand2);

    V_scalar(*datasize, Vd, result);
    return true;
}

bool TranslatorVisitor::FDIV_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPDiv(a, b));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPDiv(operand1, operand2);

    V_scalar(*datasize, Vd, result);
    return true;
}

bool TranslatorVisitor::FADD_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPAdd(a, b));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPAdd(operand1, operand2);

    V_scalar(*datasize, Vd, result);
    return true;
}

bool TranslatorVisitor::FSUB_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPSub(a, b));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPSub(operand1, operand2);

    V_scalar(*datasize, Vd, result);
    return true;
}

bool TranslatorVisitor::FMAX_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPMax(a, b));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPMax(operand1, operand2);

    V_scalar(*datasize, Vd, result);
    return true;
}

bool TranslatorVisitor::FMIN_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPMin(a, b));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPMin(operand1, operand2);

    V_scalar(*datasize, Vd, result);
    return true;
}

bool TranslatorVisitor::FMAXNM_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPMaxNumeric(a, b));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPMaxNumeric(operand1, operand2);

    V_scalar(*datasize, Vd, result);
    return true;
}

bool TranslatorVisitor::FMINNM_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPMinNumeric(a, b));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPMinNumeric(operand1, operand2);

    V_scalar(*datasize, Vd, result);
    return true;
}

bool TranslatorVisitor::FNMUL_float(Imm<2> type, Vec Vm, Vec Vn, Vec Vd) {
    const auto datasize = FPGetDataSize(type);
    if (!datasize) {
        return UnallocatedEncoding();
    }
    if (*datasize == 16) {  // x86Sim: FEAT_FP16 via binary32 (exact for this operation)
        const IR::U32 a = FP16ToSingle(*this, Vn), b = FP16ToSingle(*this, Vm);
        SingleToFP16(*this, Vd, ir.FPNeg(ir.FPMul(a, b)));
        return true;
    }

    const IR::U32U64 operand1 = V_scalar(*datasize, Vn);
    const IR::U32U64 operand2 = V_scalar(*datasize, Vm);

    const IR::U32U64 result = ir.FPNeg(ir.FPMul(operand1, operand2));

    V_scalar(*datasize, Vd, result);
    return true;
}

}  // namespace Dynarmic::A64
