CHIPLAB_HOME=/home/yangzhaoxin/workspace/git_work/lab/chiplab
ln -sf ../../../chip/config-generator.mak ./
echo func/func_lab16 
func/func_lab16
echo func/func_lab16
func/func_lab16
make -j verilator 
make[1]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func'
=============================================================================================================
=============================================================================================================
COMPILING verilog...
=============================================================================================================
=============================================================================================================
mkdir -p log
mkdir -p ./obj_dir
verilator -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU  -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/CONFREG  -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_DELAY_RAND  -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE  -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND -y ../testbench  -y /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim   --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc  simu_top.v difftest.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/*.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/CONFREG/confreg_sim.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_DELAY_RAND/*.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/*.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_mux2.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/*.v /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/*.v 2>&1 | tee log/compile.log
%Warning-DECLFILENAME: ../testbench/difftest.v:67:3: Filename 'difftest' does not match MODULE name: 'DifftestInstrCommit'
   67 |   DifftestInstrCommit(
      |   ^~~~~~~~~~~~~~~~~~~
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:166:6: Cell pin connected by name with empty reference: 's0_index'
  166 |     .s0_index       (),
      |      ^~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:722:8: Filename 'dcache' does not match MODULE name: 'data_bank_sram'
  722 | module data_bank_sram
      |        ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mul.v:1:8: Filename 'mul' does not match MODULE name: 'YDecoder'
    1 | module YDecoder(
      |        ^~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1:8: Filename 'mycpu_top' does not match MODULE name: 'core_top'
    1 | module core_top(
      |        ^~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/tools.v:1:8: Filename 'tools' does not match MODULE name: 'decoder_2_4'
    1 | module decoder_2_4(
      |        ^~~~~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/CONFREG/confreg_sim.v:101:8: Filename 'confreg_sim' does not match MODULE name: 'confreg'
  101 | module confreg
      |        ^~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:36:8: Filename 'axi2apb' does not match MODULE name: 'axi2apb_bridge'
   36 | module axi2apb_bridge(
      |        ^~~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:37:8: Filename 'axi_mux_sim' does not match MODULE name: 'axi_slave_mux'
   37 | module axi_slave_mux(
      |        ^~~~~~~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:36:8: Filename 'apb_dev_top' does not match MODULE name: 'axi2apb_misc'
   36 | module axi2apb_misc
      |        ^~~~~~~~~~~~
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:371:13: Cell has missing pin: 'nand_int'
  371 | nand_module nand_module 
      |             ^~~~~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_mux2.v:184:8: Filename 'apb_mux2' does not match MODULE name: 'arb_2_1'
  184 | module arb_2_1( clk, rst_n,  valid0, valid1, dma_grant);
      |        ^~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_top.v:36:8: Filename 'uart_top' does not match MODULE name: 'UART_TOP'
   36 | module UART_TOP(
      |        ^~~~~~~~
%Warning-DECLFILENAME: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:34:8: Filename 'nand' does not match MODULE name: 'NAND_top'
   34 | module NAND_top(
      |        ^~~~~~~~
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:340:10: Cell has missing pin: 'debug0_wb_inst'
  340 | core_top cpu
      |          ^~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awaddr'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awlen'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awsize'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awburst'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awlock'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awcache'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awprot'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_awready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_wid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_wdata'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_wstrb'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_wlast'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_wvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_wready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_bid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_bresp'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_bvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_bready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_araddr'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arlen'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arsize'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arburst'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arlock'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arcache'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arprot'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_arready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_rid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_rdata'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_rresp'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_rlast'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_rvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's1_rready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awaddr'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awlen'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awsize'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awburst'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awlock'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awcache'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awprot'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_awready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_wid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_wdata'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_wstrb'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_wlast'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_wvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_wready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_bid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_bresp'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_bvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_bready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_araddr'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arlen'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arsize'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arburst'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arlock'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arcache'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arprot'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_arready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_rid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_rdata'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_rresp'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_rlast'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_rvalid'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:487:15: Cell has missing pin: 's4_rready'
  487 | axi_slave_mux AXI_SLAVE_MUX
      |               ^~~~~~~~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'apb_rw_dma'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'apb_psel_dma'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'apb_enab_dma'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'apb_addr_dma'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'apb_valid_dma'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'apb_wdata_dma'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'apb_rdata_dma'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'apb_ready_dma'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'dma_grant'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'dma_req_o'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-PINMISSING: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:720:14: Cell has missing pin: 'dma_ack_i'
  720 | axi2apb_misc APB_DEV 
      |              ^~~~~~~
                     ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-DEFPARAM: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_regs.v:259:41: Suggest replace defparam assignment with Verilog 2001 #(.width(...etc...))
  259 |   defparam i_uart_sync_flops.width      = 1;
      |                                         ^
%Warning-DEFPARAM: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_regs.v:260:41: Suggest replace defparam assignment with Verilog 2001 #(.init_value(...etc...))
  260 |   defparam i_uart_sync_flops.init_value = 1'b1;
      |                                         ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_tfifo.v:86:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter.fifo_tx
   86 |   bottom  <= 1'b0;
      |           ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_tfifo.v:92:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter.fifo_tx
   92 |   bottom  <= 1'b0;
      |           ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_rfifo.v:90:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx
   90 |   bottom <= 1'b0;
      |          ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_rfifo.v:112:10: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                                                   : ... In instance simu_top.soc.APB_DEV.uart0.regs.receiver.fifo_rx
  112 |   bottom <= 1'b0;
      |          ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_transmitter.v:231:18: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '4'h0' generates 4 bits.
                                                                                                         : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter
  231 |          counter <= 4'b0;
      |                  ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_transmitter.v:264:48: Operator ADD expects 3 bits on the RHS, but RHS's LOGNOT generates 1 bits.
                                                                                                         : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter
  264 |                        error_time<= error_time + !srx_pad_i;
      |                                                ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:154:24: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 15 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  154 |           nand_command <= {1'b0,1'b0,1'b0,1'b0,9'b0,1'b0,NANDtag};
      |                        ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:194:27: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  194 |        else nand_ce_map1  <= {READ_MAX_COUNT,NAND_OP_NUM[15:0]};
      |                           ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:197:28: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  197 |        else nand_rdy_map1  <= {WRITE_MAX_COUNT,NAND_OP_NUM[15:0]};
      |                            ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:228:26: Operator ASSIGNDLY expects 38 bits on the Assign RHS, but Assign RHS's REPLICATE generates 41 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  228 |             addr_in_die  <= {9'h0,nand_addr_r[15:0],4'b0,nand_addr_c[11:0]};
      |                          ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:286:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  286 | assign   NAND_CE_pre_o[0] = (nand_number ==4'h0) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:287:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  287 | assign   NAND_CE_pre_o[1] = (nand_number ==4'h1) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:288:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  288 | assign   NAND_CE_pre_o[2] = (nand_number ==4'h2) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:289:42: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  289 | assign   NAND_CE_pre_o[3] = (nand_number ==4'h3) ? NAND_CE_ : 1'b1;
      |                                          ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:290:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  290 | assign   NAND_IORDY   = (nand_number ==4'h0) ? NAND_IORDY_post_i[0]:
      |                                      ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:291:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  291 |                         (nand_number ==4'h1) ? NAND_IORDY_post_i[1]:
      |                                      ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:292:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  292 |                         (nand_number ==4'h2) ? NAND_IORDY_post_i[2]:
      |                                      ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:293:38: Operator EQ expects 4 bits on the LHS, but LHS's VARREF 'nand_number' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  293 |                         (nand_number ==4'h3) ? NAND_IORDY_post_i[3]:1'b1;
      |                                      ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:339:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 34 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  339 |            REG_DAT_T = {20'b0,nand_addr_c};
      |                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:343:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'nand_timing' generates 16 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  343 |            REG_DAT_T = nand_timing;
      |                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:347:22: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 24 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  347 |            REG_DAT_T = {status,ID_INFORM[47:32]};
      |                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:617:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  617 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:621:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  621 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:625:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  625 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:629:92: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  629 |                                                             WAIT_NUM    <= nand_timing[7:0]+2'b11;
      |                                                                                            ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:591:63: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  591 |                                   else  if(WAIT_NUM<=HOLD_NUM && WAIT_NUM) begin
      |                                                               ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:688:68: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 4 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  688 |                                                     else  NAND_O   <= NAND_ADDR[35:32];
      |                                                                    ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:675:70: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  675 |                                              else  if(NAND_ADDR_COUNT==2'b10) begin 
      |                                                                      ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:671:64: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  671 |                                             if(NAND_ADDR_COUNT == 2'b11) begin 
      |                                                                ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:700:81: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  700 |                                               WAIT_NUM      <= nand_timing[7:0] + 2'b10;
      |                                                                                 ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:691:68: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  691 |                                       else  if((WAIT_NUM<HOLD_NUM) && WAIT_NUM) begin
      |                                                                    ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:756:69: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 6 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  756 |                                                     else  NAND_O    <= NAND_ADDR[37:32];
      |                                                                     ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:767:78: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  767 |                                                 WAIT_NUM  <= nand_timing[7:0]+2'b10; 
      |                                                                              ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:759:64: Logical operator LOGAND expects 1 bit on the RHS, but RHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  759 |                                   else  if((WAIT_NUM<HOLD_NUM) && WAIT_NUM) begin
      |                                                                ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:838:102: Operator ADD expects 23 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  838 |                                           NAND_ADDR[30:8] <= spare_op&& (~main_op)? (NAND_ADDR[30:8] +2'b10) : now_up_half ? NAND_ADDR[30:8] : (NAND_ADDR[30:8] +1'b1);
      |                                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:840:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                 ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:840:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:840:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  840 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:842:80: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:842:102: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:842:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  842 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0]))? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:844:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                 ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:844:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:844:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  844 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:855:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:855:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:855:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:855:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:855:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  855 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:857:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:857:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:857:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:857:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:857:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  857 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:859:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:859:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:859:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:859:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:859:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  859 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:866:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:866:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:866:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:866:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:866:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  866 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:868:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:868:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:868:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:868:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:868:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  868 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:870:86: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:870:86: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:870:115: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:870:115: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:870:61: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  870 |                                              READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                             ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:879:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:879:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:879:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:879:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:879:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  879 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:881:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:881:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:881:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:881:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:881:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  881 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:883:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:883:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:883:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:883:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:883:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  883 |                                               READ_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:907:132: Operator SUB expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  907 |                                     if ((~DMA_OP_DONE||DMA_OP_DONE &&ADDR_pointer==2'h3&&WAIT_NUM==2&&(data_count < (READ_MAX_COUNT-3'h4))) && ~NAND_HIT )
      |                                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1001:102: Operator ADD expects 23 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1001 |                                           NAND_ADDR[30:8] <= spare_op&& (~main_op)? (NAND_ADDR[30:8] +2'b10) : now_up_half ? NAND_ADDR[30:8] : (NAND_ADDR[30:8] +1'b1);
      |                                                                                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1003:82: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                  ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1003:105: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                                                                         ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1003:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1003 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1005:81: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                 ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1005:104: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 4 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1005:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1005 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(16-NAND_ADDR[3:0])) ? (16-NAND_ADDR[3:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1007:82: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                  ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1007:105: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                         ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1007:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1007 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(256-NAND_ADDR[7:0]))? (256-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1018:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1018:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1018:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1018:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1018:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1018 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1020:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1020:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1020:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1020:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1020:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1020 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[5:0])) ? (op_scope-NAND_ADDR[5:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1022:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1022:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1022:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1022:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 11 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1022:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1022 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[10:0]))? (op_scope-NAND_ADDR[10:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1029:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1029:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1029:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1029:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1029:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1029 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM; 
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1031:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1031:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1031:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1031:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1031:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1031 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[6:0])) ? (op_scope-NAND_ADDR[6:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1033:87: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1033:87: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1033:116: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1033:116: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 12 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1033:62: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1033 |                                              WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[11:0]))? (op_scope-NAND_ADDR[11:0]) : NAND_OP_NUM;
      |                                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1042:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1042:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1042:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1042:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                                                                                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1042:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1042 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[13:0]))? (op_scope-NAND_ADDR[13:0]) : NAND_OP_NUM; 
      |                                                               ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1044:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1044:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1044:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1044:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 8 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1044:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1044 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[7:0])) ? (op_scope-NAND_ADDR[7:0]) : NAND_OP_NUM;
      |                                                               ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1046:88: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1046:88: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1046:117: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'op_scope' generates 14 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1046:117: Operator SUB expects 32 bits on the RHS, but RHS's SEL generates 13 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                                                                                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1046:63: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1046 |                                               WRITE_MAX_COUNT <= (NAND_OP_NUM>(op_scope-NAND_ADDR[12:0]))? (op_scope-NAND_ADDR[12:0]) : NAND_OP_NUM;
      |                                                               ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1060:132: Operator SUB expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1060 |                                     else if(DMA_OP_DONE&&~NAND_HIT&&ADDR_pointer==2'h3&&WAIT_NUM==2&&(data_count < (WRITE_MAX_COUNT-3'h4)))
      |                                                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1094:84: Operator SUB expects 32 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1094 |                                                         NAND_OP_NUM <= NAND_OP_NUM - 3'b100; 
      |                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1100:83: Operator ADD expects 14 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1100 |                                                         data_count  <= data_count + 3'b100;
      |                                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1087:57: Operator EQ expects 8 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1087 |                                      else  if((WAIT_NUM == 1'b1)&&DMA_OP_DONE) begin
      |                                                         ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1073:56: Operator GT expects 8 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1073 |                                     else if ((WAIT_NUM > 1'b1) && DMA_OP_DONE) begin
      |                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1135:67: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1135 |                                      WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                                   ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1207:46: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'WAIT_NUM' generates 8 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1207 |                             else if(WAIT_NUM && WAIT_NUM >1 ) begin
      |                                              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1292:74: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1292 |                                             WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                                          ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1302:55: Operator ASSIGNDLY expects 38 bits on the Assign RHS, but Assign RHS's CONST '36'h0' generates 36 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1302 |                                           NAND_ADDR   <= 36'h0;
      |                                                       ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:1408:63: Operator ADD expects 8 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
 1408 |                                  WAIT_NUM  <= nand_timing[7:0]+2'b11;
      |                                                               ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_regs.v:166:23: Operator EQ expects 8 bits on the RHS, but RHS's SEL generates 7 bits.
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs
  166 |         if(sclk_count == fi_di_reg[7:1]) begin
      |                       ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_regs.v:277:25: Operator COND expects 8 bits on the Conditional False, but Conditional False's VARREF 'ier' generates 4 bits.
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs
  277 |     3'd1 : dat_o = dlab ? dl[15:8] : ier;
      |                         ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_regs.v:531:14: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs
  531 |        M_cnt <= 8'h0;
      |              ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_regs.v:534:22: Operator ADD expects 32 or 24 bits on the RHS, but RHS's VARREF 'M_toggle' generates 1 bits.
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs
  534 |        dlc <= dl - 1 + M_toggle;    
      |                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_regs.v:534:12: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 32 or 24 bits.
                                                                                                  : ... In instance simu_top.soc.APB_DEV.uart0.regs
  534 |        dlc <= dl - 1 + M_toggle;    
      |            ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/tlb_entry.v:114:21: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'match0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu.addr_trans.tlb_entry
  114 | assign s0_found = !(!match0);
      |                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/tlb_entry.v:115:21: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'match1' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu.addr_trans.tlb_entry
  115 | assign s1_found = !(!match1);
      |                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:741:9: Logical operator IF expects 1 bit on the If, but If's VARREF 'wea' generates 4 bits.
                                                                                        : ... In instance simu_top.soc.cpu.dcache.way1_bank3
  741 |         if (wea) begin
      |         ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/alu.v:64:55: Operator ADD expects 33 bits on the RHS, but RHS's VARREF 'adder_cin' generates 1 bits.
                                                                                     : ... In instance simu_top.soc.cpu.exe_stage.u_alu
   64 | assign {adder_cout, adder_result} = adder_a + adder_b + adder_cin;
      |                                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:1101:19: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h0' generates 2 bits.
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX.rd_fifo
 1101 |       fifo_ram[i] <= 2'b0;
      |                   ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:293:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  293 |           axi_s_req_addr <= (axi_s_wstrb[3:0]==4'h2)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h1):
      |                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:294:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  294 |                             (axi_s_wstrb[3:0]==4'h4)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h2):
      |                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:295:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  295 |                             (axi_s_wstrb[3:0]==4'h8)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h3): 
      |                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:296:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  296 |                             (axi_s_wstrb[3:0]==4'h6)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h1): 
      |                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:297:100: Operator ADD expects 20 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  297 |                             (axi_s_wstrb[3:0]==4'hc)&&(axi_s_req_addr[1:0]==2'h0)? (axi_s_req_addr + 2'h2): axi_s_req_addr ; 
      |                                                                                                    ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:487:66: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                         : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  487 |                     axi_s_rlast     <= apb_rd_size==3'h2|rd_count==2'b1;
      |                                                                  ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:488:66: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h1' generates 2 bits.
                                                                                         : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  488 |                     axi_s_rvalid    <= apb_rd_size==3'h2|rd_count==2'b1;
      |                                                                  ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:589:37: Operator ASSIGNDLY expects 20 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
                                                                                         : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  589 |                     axi_s_req_addr  <= 32'h0;
      |                                     ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mul.v:195:56: Operator ADD expects 64 bits on the RHS, but RHS's SEL generates 1 bits.
                                                                                      : ... In instance simu_top.soc.cpu.u_mul
  195 | assign result = SOut + {COut[62:0], SecStageCarry[14]} + SecStageCarry[15];
      |                                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mem_stage.v:266:26: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'ms_mem_size' generates 2 bits.
                                                                                            : ... In instance simu_top.soc.cpu.mem_stage
  266 |                     ({32{!ms_mem_size}}                         &   ms_rdata                                  ) ;
      |                          ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mem_stage.v:273:31: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'ms_mul_div_op' generates 4 bits.
                                                                                            : ... In instance simu_top.soc.cpu.mem_stage
  273 |                          ({32{!ms_mul_div_op && !ms_load_op}} & ms_exe_result);
      |                               ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/if_stage.v:302:22: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '4'h0' generates 4 bits.
                                                                                           : ... In instance simu_top.soc.cpu.if_stage
  302 |         fs_excp_num  <= 4'b0;
      |                      ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/exe_stage.v:299:41: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'es_mem_size' generates 2 bits.
                                                                                            : ... In instance simu_top.soc.cpu.exe_stage
  299 |                                        (!es_mem_size   & (es_alu_result[0] | es_alu_result[1]))) ;
      |                                         ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/exe_stage.v:335:39: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'es_mem_size' generates 2 bits.
                                                                                            : ... In instance simu_top.soc.cpu.exe_stage
  335 |                                   ({7{!es_mem_size  }} & {4'b1111   , 3'b10}) ;
      |                                       ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/exe_stage.v:340:26: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's VARREF 'es_mem_size' generates 2 bits.
                                                                                            : ... In instance simu_top.soc.cpu.exe_stage
  340 |                     ({32{!es_mem_size  }} & es_rkd_value) ; 
      |                          ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/div.v:76:40: Bit extraction of var[32:0] requires 6 bit index, not 8 bits.
                                                                                     : ... In instance simu_top.soc.cpu.u_div
   76 | assign result_r = {tmp_r[31:0], UnsignX[count]};
      |                                        ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:405:47: Operator COND expects 21 bits on the Conditional True, but Conditional True's SEL generates 20 bits.
                                                                                         : ... In instance simu_top.soc.cpu.dcache
  405 | assign replace_tag  = miss_buffer_replace_way ? way1_tagv_douta[20:1] : way0_tagv_douta[20:1];
      |                                               ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:405:47: Operator COND expects 21 bits on the Conditional False, but Conditional False's SEL generates 20 bits.
                                                                                         : ... In instance simu_top.soc.cpu.dcache
  405 | assign replace_tag  = miss_buffer_replace_way ? way1_tagv_douta[20:1] : way0_tagv_douta[20:1];
      |                                               ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:413:30: Operator COND expects 33 bits on the Conditional True, but Conditional True's REPLICATE generates 32 bits.
                                                                                         : ... In instance simu_top.soc.cpu.dcache
  413 | assign wr_addr  = uncache_wr ? {request_buffer_tag, request_buffer_index, request_buffer_offset} :
      |                              ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:413:17: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's COND generates 33 bits.
                                                                                         : ... In instance simu_top.soc.cpu.dcache
  413 | assign wr_addr  = uncache_wr ? {request_buffer_tag, request_buffer_index, request_buffer_offset} :
      |                 ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/btb.v:96:15: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                     : ... In instance simu_top.soc.cpu.btb
   96 |         valid <= 8'b0;
      |               ^~
%Warning-WIDTH: ../testbench/difftest.v:111:3: Operator TASKREF 'v_difftest_ExcpEvent' expects 8 bits on the Function Argument, but Function Argument's VARREF 'excp_valid' generates 1 bits.
                                             : ... In instance simu_top.soc.cpu.DifftestExcpEvent
  111 |   v_difftest_ExcpEvent (
      |   ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: ../testbench/difftest.v:85:3: Operator TASKREF 'v_difftest_InstrCommit' expects 8 bits on the Function Argument, but Function Argument's VARREF 'TLBFILL_index' generates 5 bits.
                                            : ... In instance simu_top.soc.cpu.DifftestInstrCommit
   85 |   v_difftest_InstrCommit (
      |   ^~~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:806:67: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_resp_sel' generates 3 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  806 |         wr_resp_s_hit [resp_int]  =  !wr_resp_prog && wr_resp_sel == resp_int|| wr_resp_prog && wr_resp_sel_reg == resp_int;
      |                                                                   ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:806:113: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_resp_sel_reg' generates 3 bits.
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  806 |         wr_resp_s_hit [resp_int]  =  !wr_resp_prog && wr_resp_sel == resp_int|| wr_resp_prog && wr_resp_sel_reg == resp_int;
      |                                                                                                                 ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:814:38: Operator GT expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  814 |                     (wr_resp_pre_sel > 2'h2) ? wr_sel_group_0 : wr_sel_group_1;
      |                                      ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:819:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  819 |             axi_s_bid       =8'h0;
      |                             ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:844:21: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'w_addr_dir_int' generates 32 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  844 |         wr_addr_dir =w_addr_dir_int;
      |                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:851:68: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'wr_data_dir' generates 3 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  851 |         wr_data_s_hit[w_ad_int]  =  (!wr_fifo_empty && wr_data_dir == w_ad_int);
      |                                                                    ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:859:44: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  859 | assign wr_addr_hit[3] = axi_s_awaddr[28:16]==16'h1faf;   
      |                                            ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:952:47: Operator EQ expects 16 bits on the LHS, but LHS's SEL generates 13 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  952 | assign rd_addr_hit[3] = (axi_s_araddr[28:16]) ==16'h1faf;   
      |                                               ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:963:21: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'rd_addr_dir_int' generates 32 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  963 |         rd_addr_dir =rd_addr_dir_int;
      |                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:969:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '8'h0' generates 8 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  969 |             axi_s_rid       =8'h0;
      |                             ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:970:29: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's CONST '128'h0' generates 128 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  970 |             axi_s_rdata     =128'h0;
      |                             ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:977:27: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'rd_data_sel' generates 3 bits.
                                                                                             : ... In instance simu_top.soc.AXI_SLAVE_MUX
  977 |             if(rd_data_sel==axi_rd_data_int) begin
      |                           ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:259:18: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'intrpt' generates 8 bits.
                                                                                            : ... In instance simu_top.soc.cpu
  259 | assign interrupt = intrpt;
      |                  ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1044:21: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's VARREF 'debug0_wb_rf_wen' generates 4 bits.
                                                                                             : ... In instance simu_top.soc.cpu
 1044 |         cmt_wen     <=  debug0_wb_rf_wen            ;
      |                     ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1059:37: Operator ADD expects 64 bits on the RHS, but RHS's VARREF 'inst_valid_diff' generates 1 bits.
                                                                                             : ... In instance simu_top.soc.cpu
 1059 |         instrCnt        <= instrCnt + inst_valid_diff;
      |                                     ^
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1068:6: Input port connection 'pc' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_pc' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1068 |     .pc                 (cmt_pc         ),
      |      ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1077:6: Input port connection 'wdata' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_wdata' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1077 |     .wdata              (cmt_wdata      ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1087:6: Input port connection 'intrNo' expects 32 bits on the pin connection, but pin connection's SEL generates 11 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1087 |     .intrNo             (csr_estat_diff_0[12:2]),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1088:6: Input port connection 'cause' expects 32 bits on the pin connection, but pin connection's VARREF 'cmt_csr_ecode' generates 6 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1088 |     .cause              (cmt_csr_ecode  ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1089:6: Input port connection 'exceptionPC' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_pc' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1089 |     .exceptionPC        (cmt_pc         ),
      |      ^~~~~~~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1097:6: Input port connection 'code' expects 3 bits on the pin connection, but pin connection's VARREF 'trap_code' generates 8 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1097 |     .code               (trap_code      ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1098:6: Input port connection 'pc' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_pc' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1098 |     .pc                 (cmt_pc         ),
      |      ^~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1108:6: Input port connection 'storePAddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_paddr' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1108 |     .storePAddr         (cmt_st_paddr   ),
      |      ^~~~~~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1109:6: Input port connection 'storeVAddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_vaddr' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1109 |     .storeVAddr         (cmt_st_vaddr   ),
      |      ^~~~~~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1110:6: Input port connection 'storeData' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_st_data' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1110 |     .storeData          (cmt_st_data    )
      |      ^~~~~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1118:6: Input port connection 'paddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_ld_paddr' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1118 |     .paddr              (cmt_ld_paddr   ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1119:6: Input port connection 'vaddr' expects 64 bits on the pin connection, but pin connection's VARREF 'cmt_ld_vaddr' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1119 |     .vaddr              (cmt_ld_vaddr   )
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1125:6: Input port connection 'crmd' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_crmd_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1125 |     .crmd               (csr_crmd_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1126:6: Input port connection 'prmd' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_prmd_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1126 |     .prmd               (csr_prmd_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1128:6: Input port connection 'ecfg' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_ectl_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1128 |     .ecfg               (csr_ectl_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1129:6: Input port connection 'estat' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_estat_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1129 |     .estat              (csr_estat_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1130:6: Input port connection 'era' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_era_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1130 |     .era                (csr_era_diff_0     ),
      |      ^~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1131:6: Input port connection 'badv' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_badv_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1131 |     .badv               (csr_badv_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1132:6: Input port connection 'eentry' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_eentry_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1132 |     .eentry             (csr_eentry_diff_0  ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1133:6: Input port connection 'tlbidx' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbidx_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1133 |     .tlbidx             (csr_tlbidx_diff_0  ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1134:6: Input port connection 'tlbehi' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbehi_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1134 |     .tlbehi             (csr_tlbehi_diff_0  ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1135:6: Input port connection 'tlbelo0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbelo0_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1135 |     .tlbelo0            (csr_tlbelo0_diff_0 ),
      |      ^~~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1136:6: Input port connection 'tlbelo1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbelo1_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1136 |     .tlbelo1            (csr_tlbelo1_diff_0 ),
      |      ^~~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1137:6: Input port connection 'asid' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_asid_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1137 |     .asid               (csr_asid_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1138:6: Input port connection 'pgdl' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_pgdl_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1138 |     .pgdl               (csr_pgdl_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1139:6: Input port connection 'pgdh' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_pgdh_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1139 |     .pgdh               (csr_pgdh_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1140:6: Input port connection 'save0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save0_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1140 |     .save0              (csr_save0_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1141:6: Input port connection 'save1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save1_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1141 |     .save1              (csr_save1_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1142:6: Input port connection 'save2' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save2_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1142 |     .save2              (csr_save2_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1143:6: Input port connection 'save3' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_save3_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1143 |     .save3              (csr_save3_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1144:6: Input port connection 'tid' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tid_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1144 |     .tid                (csr_tid_diff_0     ),
      |      ^~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1145:6: Input port connection 'tcfg' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tcfg_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1145 |     .tcfg               (csr_tcfg_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1146:6: Input port connection 'tval' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tval_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1146 |     .tval               (csr_tval_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1147:6: Input port connection 'ticlr' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_ticlr_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1147 |     .ticlr              (csr_ticlr_diff_0   ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1148:6: Input port connection 'llbctl' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_llbctl_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1148 |     .llbctl             (csr_llbctl_diff_0  ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1149:6: Input port connection 'tlbrentry' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_tlbrentry_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1149 |     .tlbrentry          (csr_tlbrentry_diff_0),
      |      ^~~~~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1150:6: Input port connection 'dmw0' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_dmw0_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1150 |     .dmw0               (csr_dmw0_diff_0    ),
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1151:6: Input port connection 'dmw1' expects 64 bits on the pin connection, but pin connection's VARREF 'csr_dmw1_diff_0' generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1151 |     .dmw1               (csr_dmw1_diff_0    )
      |      ^~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1158:6: Input port connection 'gpr_1' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1158 |     .gpr_1              (regs[1]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1159:6: Input port connection 'gpr_2' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1159 |     .gpr_2              (regs[2]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1160:6: Input port connection 'gpr_3' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1160 |     .gpr_3              (regs[3]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1161:6: Input port connection 'gpr_4' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1161 |     .gpr_4              (regs[4]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1162:6: Input port connection 'gpr_5' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1162 |     .gpr_5              (regs[5]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1163:6: Input port connection 'gpr_6' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1163 |     .gpr_6              (regs[6]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1164:6: Input port connection 'gpr_7' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1164 |     .gpr_7              (regs[7]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1165:6: Input port connection 'gpr_8' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1165 |     .gpr_8              (regs[8]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1166:6: Input port connection 'gpr_9' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1166 |     .gpr_9              (regs[9]    ),
      |      ^~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1167:6: Input port connection 'gpr_10' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1167 |     .gpr_10             (regs[10]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1168:6: Input port connection 'gpr_11' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1168 |     .gpr_11             (regs[11]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1169:6: Input port connection 'gpr_12' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1169 |     .gpr_12             (regs[12]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1170:6: Input port connection 'gpr_13' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1170 |     .gpr_13             (regs[13]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1171:6: Input port connection 'gpr_14' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1171 |     .gpr_14             (regs[14]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1172:6: Input port connection 'gpr_15' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1172 |     .gpr_15             (regs[15]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1173:6: Input port connection 'gpr_16' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1173 |     .gpr_16             (regs[16]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1174:6: Input port connection 'gpr_17' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1174 |     .gpr_17             (regs[17]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1175:6: Input port connection 'gpr_18' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1175 |     .gpr_18             (regs[18]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1176:6: Input port connection 'gpr_19' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1176 |     .gpr_19             (regs[19]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1177:6: Input port connection 'gpr_20' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1177 |     .gpr_20             (regs[20]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1178:6: Input port connection 'gpr_21' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1178 |     .gpr_21             (regs[21]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1179:6: Input port connection 'gpr_22' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1179 |     .gpr_22             (regs[22]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1180:6: Input port connection 'gpr_23' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1180 |     .gpr_23             (regs[23]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1181:6: Input port connection 'gpr_24' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1181 |     .gpr_24             (regs[24]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1182:6: Input port connection 'gpr_25' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1182 |     .gpr_25             (regs[25]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1183:6: Input port connection 'gpr_26' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1183 |     .gpr_26             (regs[26]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1184:6: Input port connection 'gpr_27' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1184 |     .gpr_27             (regs[27]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1185:6: Input port connection 'gpr_28' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1185 |     .gpr_28             (regs[28]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1186:6: Input port connection 'gpr_29' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1186 |     .gpr_29             (regs[29]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1187:6: Input port connection 'gpr_30' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1187 |     .gpr_30             (regs[30]   ),
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:1188:6: Input port connection 'gpr_31' expects 64 bits on the pin connection, but pin connection's ARRAYSEL generates 32 bits.
                                                                                            : ... In instance simu_top.soc.cpu
 1188 |     .gpr_31             (regs[31]   )
      |      ^~~~~~
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:348:6: Output port connection 'arlen' expects 8 bits on the pin connection, but pin connection's VARREF 'cpu_arlen' generates 4 bits.
                                                                                                  : ... In instance simu_top.soc
  348 |     .arlen             (cpu_arlen         ), 
      |      ^~~~~
                ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:358:6: Output port connection 'awlen' expects 8 bits on the pin connection, but pin connection's VARREF 'cpu_awlen' generates 4 bits.
                                                                                                  : ... In instance simu_top.soc
  358 |     .awlen             (cpu_awlen         ), 
      |      ^~~~~
                ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-WIDTH: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:385:6: Output port connection 'debug0_wb_rf_wen' expects 4 bits on the pin connection, but pin connection's VARREF 'debug0_wb_rf_wen' generates 1 bits.
                                                                                                  : ... In instance simu_top.soc
  385 |     .debug0_wb_rf_wen  (debug0_wb_rf_wen  ), 
      |      ^~~~~~~~~~~~~~~~
                ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-WIDTH: ../testbench/simu_top.v:191:21: Operator ASSIGNW expects 128 bits on the Assign RHS, but Assign RHS's REPLICATE generates 104 bits.
                                              : ... In instance simu_top
  191 | assign uart_ctr_bus = {
      |                     ^
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_top.v:52:19: Bits of signal are not used: 'PADDR'[7:4]
                                                                                                 : ... In instance simu_top.soc.APB_DEV.uart0
   52 | input   [7:0]     PADDR;
      |                   ^~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:302:14: Signal is not used: 'reset'
                                                                                                    : ... In instance simu_top.soc
  302 | wire         reset      ;
      |              ^~~~~
                 ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:310:18: Signal is not used: 'UART_RTS'
                                                                                                    : ... In instance simu_top.soc
  310 | wire UART_CTS,   UART_RTS;
      |                  ^~~~~~~~
                 ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:311:6: Signal is not used: 'UART_DTR'
                                                                                                   : ... In instance simu_top.soc
  311 | wire UART_DTR,   UART_DSR;
      |      ^~~~~~~~
                 ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/chip/soc_demo/sim/soc_top.v:312:6: Signal is not driven: 'UART_RI'
                                                                                                     : ... In instance simu_top.soc
  312 | wire UART_RI,    UART_DCD;
      |      ^~~~~~~
                   ../testbench/simu_top.v:146:1: ... note: In file included from simu_top.v
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:150:14: Signal is not driven, nor used: 'dcache_unbusy'
                                                                                             : ... In instance simu_top.soc.cpu
  150 | wire         dcache_unbusy;
      |              ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mycpu_top.v:990:17: Bits of signal are not used: 'trap_code'[7:3]
                                                                                             : ... In instance simu_top.soc.cpu
  990 | reg     [ 7:0]  trap_code           ;
      |                 ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/CONFREG/confreg_sim.v:105:17: Parameter is not used: 'CPU_WIDTH'
                                                                                                 : ... In instance simu_top.soc.confreg
  105 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/CONFREG/confreg_sim.v:114:34: Bits of signal are not used: 'conf_raddr'[31:16]
                                                                                                 : ... In instance simu_top.soc.confreg
  114 |  input      [BUS_WIDTH-1:0]      conf_raddr,    
      |                                  ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/CONFREG/confreg_sim.v:115:34: Bits of signal are not used: 'conf_waddr'[31:16]
                                                                                                 : ... In instance simu_top.soc.confreg
  115 |  input      [BUS_WIDTH-1:0]      conf_waddr,    
      |                                  ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/CONFREG/confreg_sim.v:147:17: Signal is not used: 'confreg_uart_valid'
                                                                                                 : ... In instance simu_top.soc.confreg
  147 |     reg         confreg_uart_valid;
      |                 ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:8:17: Parameter is not used: 'CPU_WIDTH'
                                                                                                             : ... In instance simu_top.soc.delay
    8 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:100:13: Signal is not used: 'mask_no_delay'
                                                                                                               : ... In instance simu_top.soc.delay
  100 | reg         mask_no_delay   ;
      |             ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v:106:13: Signal is not used: 'mask_short_delay'
                                                                                                               : ... In instance simu_top.soc.delay
  106 | reg         mask_short_delay;
      |             ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:8:17: Parameter is not used: 'CPU_WIDTH'
                                                                                                               : ... In instance simu_top.soc.conf_axi_ram
    8 |     parameter   CPU_WIDTH  = 32
      |                 ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:21:37: Signal is not used: 'm_arcache'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   21 |     input  wire [3              :0] m_arcache,
      |                                     ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:24:37: Signal is not used: 'm_arlock'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   24 |     input  wire [1              :0] m_arlock ,
      |                                     ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:25:37: Signal is not used: 'm_arprot'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   25 |     input  wire [2              :0] m_arprot ,
      |                                     ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:31:37: Signal is not used: 'm_awcache'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   31 |     input  wire [3              :0] m_awcache,
      |                                     ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:34:37: Signal is not used: 'm_awlock'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   34 |     input  wire [1              :0] m_awlock ,
      |                                     ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:35:37: Signal is not used: 'm_awprot'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   35 |     input  wire [2              :0] m_awprot ,
      |                                     ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:50:37: Signal is not used: 'm_wid'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   50 |     input  wire [3              :0] m_wid    ,
      |                                     ^~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:58:29: Signal is not used: 'ram_r_a_data'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   58 | wire [BUS_WIDTH+13-1    :0] ram_r_a_data               ;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:92:29: Signal is not used: 'ram_r_data'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   92 | wire [DATA_WIDTH-1      :0] ram_r_data                 ;
      |                             ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v:99:29: Signal is not used: 'ram_w_a_data'
                                                                                                                : ... In instance simu_top.soc.conf_axi_ram
   99 | wire [BUS_WIDTH+13-1    :0] ram_w_a_data               ;
      |                             ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:263:21: Signal is not used: 'spi_boot'
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  263 | input               spi_boot;
      |                     ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:746:11: Signal is not driven, nor used: 'BASE_ADDR'
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  746 | wire [4:0]BASE_ADDR [5-1:0];
      |           ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:752:11: Signal is not driven, nor used: 'rd_sel_group_0'
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  752 | wire [2:0]rd_sel_group_0;
      |           ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:753:11: Signal is not driven, nor used: 'rd_sel_group_1'
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  753 | wire [2:0]rd_sel_group_1;
      |           ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:754:11: Signal is not used: 'rd_valid_group_0'
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  754 | wire [2:0]rd_valid_group_0;
      |           ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:755:11: Signal is not used: 'rd_valid_group_1'
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  755 | wire [2:0]rd_valid_group_1;
      |           ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:927:11: Signal is not used: 'rd_data_pre_sel'
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  927 | reg [2:0] rd_data_pre_sel;
      |           ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:930:11: Signal is not driven, nor used: 'rd_addr_hit_int'
                                                                                              : ... In instance simu_top.soc.AXI_SLAVE_MUX
  930 | integer   rd_addr_hit_int;
      |           ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:109:11: Parameter is not used: 'L_ADDR'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  109 |           L_ADDR = 64,
      |           ^~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:110:11: Parameter is not used: 'L_ID'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  110 |           L_ID   = 8,
      |           ^~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:111:11: Parameter is not used: 'L_DATA'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  111 |           L_DATA = 128,
      |           ^~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:112:11: Parameter is not used: 'L_MASK'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  112 |           L_MASK = 16;
      |           ^~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:183:12: Signal is not used: 'nand_ce'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  183 | wire  [3:0]nand_ce    =0;
      |            ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:184:7: Signal is not used: 'nand_cle'
                                                                                                : ... In instance simu_top.soc.APB_DEV
  184 | wire  nand_cle        =0;
      |       ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:185:7: Signal is not used: 'nand_ale'
                                                                                                : ... In instance simu_top.soc.APB_DEV
  185 | wire  nand_ale        =0;
      |       ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:186:7: Signal is not used: 'nand_rd'
                                                                                                : ... In instance simu_top.soc.APB_DEV
  186 | wire  nand_rd         =0;
      |       ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:187:7: Signal is not used: 'nand_wr'
                                                                                                : ... In instance simu_top.soc.APB_DEV
  187 | wire  nand_wr         =0;
      |       ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:188:7: Signal is not used: 'nand_dat_oe'
                                                                                                : ... In instance simu_top.soc.APB_DEV
  188 | wire  nand_dat_oe     =0;
      |       ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:190:12: Signal is not used: 'nand_dat_o'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  190 | wire  [7:0]nand_dat_o =0;
      |            ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:204:25: Signal is not used: 'apb_clk_cpu'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  204 | wire                    apb_clk_cpu;
      |                         ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:205:25: Signal is not used: 'apb_reset_n_cpu'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  205 | wire                    apb_reset_n_cpu; 
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:217:25: Signal is not driven, nor used: 'apb_clk_dma'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  217 | wire                    apb_clk_dma;
      |                         ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:218:25: Signal is not driven, nor used: 'apb_reset_n_dma'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  218 | wire                    apb_reset_n_dma; 
      |                         ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:220:21: Signal is not used: 'apb_uart0_req'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  220 | wire                apb_uart0_req;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:225:23: Bits of signal are not used: 'apb_uart0_addr'[19:8]
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  225 | wire  [ADDR_APB -1:0] apb_uart0_addr;
      |                       ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:229:21: Signal is not used: 'apb_nand_req'
                                                                                                 : ... In instance simu_top.soc.APB_DEV
  229 | wire                apb_nand_req; 
      |                     ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:5:15: Parameter is not used: 'TLBNUM'
                                                                                            : ... In instance simu_top.soc.cpu.addr_trans
    5 |     parameter TLBNUM = 32
      |               ^~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:45:28: Bits of signal are not used: 'tlbehi_in'[12:0]
                                                                                             : ... In instance simu_top.soc.cpu.addr_trans
   45 |     input  [31:0]          tlbehi_in            ,
      |                            ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:46:28: Bits of signal are not used: 'tlbelo0_in'[31:28,7]
                                                                                             : ... In instance simu_top.soc.cpu.addr_trans
   46 |     input  [31:0]          tlbelo0_in           ,
      |                            ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:47:28: Bits of signal are not used: 'tlbelo1_in'[31:28,7]
                                                                                             : ... In instance simu_top.soc.cpu.addr_trans
   47 |     input  [31:0]          tlbelo1_in           ,
      |                            ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:48:28: Bits of signal are not used: 'tlbidx_in'[30,23:5]
                                                                                             : ... In instance simu_top.soc.cpu.addr_trans
   48 |     input  [31:0]          tlbidx_in            , 
      |                            ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:62:28: Bits of signal are not used: 'csr_dmw0'[31:28,24:0]
                                                                                             : ... In instance simu_top.soc.cpu.addr_trans
   62 |     input  [31:0]          csr_dmw0             ,
      |                            ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:63:28: Bits of signal are not used: 'csr_dmw1'[31:28,24:0]
                                                                                             : ... In instance simu_top.soc.cpu.addr_trans
   63 |     input  [31:0]          csr_dmw1             ,
      |                            ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:114:13: Bits of signal are not used: 'inst_paddr'[11:0]
                                                                                              : ... In instance simu_top.soc.cpu.addr_trans
  114 | wire [31:0] inst_paddr;
      |             ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:115:13: Bits of signal are not used: 'data_paddr'[11:0]
                                                                                              : ... In instance simu_top.soc.cpu.addr_trans
  115 | wire [31:0] data_paddr;
      |             ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/addr_trans.v:118:13: Signal is not used: 'da_mode'
                                                                                              : ... In instance simu_top.soc.cpu.addr_trans
  118 | wire        da_mode;
      |             ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:16:21: Bits of signal are not used: 'rid'[3:1]
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   16 |     input    [ 3:0] rid,
      |                     ^~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:18:21: Signal is not used: 'rresp'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   18 |     input    [ 1:0] rresp,
      |                     ^~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:41:21: Signal is not used: 'bid'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   41 |     input    [ 3:0] bid,
      |                     ^~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:42:21: Signal is not used: 'bresp'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   42 |     input    [ 1:0] bresp,
      |                     ^~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:53:22: Signal is not used: 'inst_wr_req'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   53 |     input            inst_wr_req     ,
      |                      ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:54:22: Signal is not used: 'inst_wr_type'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   54 |     input  [ 2:0]    inst_wr_type    ,
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:55:22: Signal is not used: 'inst_wr_addr'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   55 |     input  [31:0]    inst_wr_addr    ,
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:56:22: Signal is not used: 'inst_wr_wstrb'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   56 |     input  [ 3:0]    inst_wr_wstrb   ,
      |                      ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:57:22: Signal is not used: 'inst_wr_data'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   57 |     input  [127:0]   inst_wr_data    ,
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:95:12: Parameter is not used: 'write_addr_ready'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   95 | localparam write_addr_ready = 3'b001;
      |            ^~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/axi_bridge.v:97:12: Parameter is not used: 'write_all_ready'
                                                                                             : ... In instance simu_top.soc.cpu.axi_bridge
   97 | localparam write_all_ready = 3'b011;
      |            ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/btb.v:9:23: Bits of signal are not used: 'fetch_pc'[1:0]
                                                                                     : ... In instance simu_top.soc.cpu.btb
    9 |     input  [31:0]     fetch_pc      ,
      |                       ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/btb.v:17:23: Bits of signal are not used: 'operate_pc'[1:0]
                                                                                      : ... In instance simu_top.soc.cpu.btb
   17 |     input  [31:0]     operate_pc    ,
      |                       ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/btb.v:27:23: Bits of signal are not used: 'right_target'[1:0]
                                                                                      : ... In instance simu_top.soc.cpu.btb
   27 |     input  [31:0]     right_target  
      |                       ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/btb.v:48:13: Bits of signal are not used: 'match_counter'[1:0]
                                                                                      : ... In instance simu_top.soc.cpu.btb
   48 | wire [ 2:0] match_counter;
      |             ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:61:37: Bits of signal are not used: 'tlbehi_in'[12:0]
                                                                                      : ... In instance simu_top.soc.cpu.u_csr
   61 |     input  [31:0]                   tlbehi_in    ,
      |                                     ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:62:37: Bits of signal are not used: 'tlbelo0_in'[7]
                                                                                      : ... In instance simu_top.soc.cpu.u_csr
   62 |     input  [31:0]                   tlbelo0_in   ,
      |                                     ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:63:37: Bits of signal are not used: 'tlbelo1_in'[7]
                                                                                      : ... In instance simu_top.soc.cpu.u_csr
   63 |     input  [31:0]                   tlbelo1_in   ,
      |                                     ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:64:37: Bits of signal are not used: 'tlbidx_in'[30,23:0]
                                                                                      : ... In instance simu_top.soc.cpu.u_csr
   64 |     input  [31:0]                   tlbidx_in    ,
      |                                     ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:143:6: Signal is not used: 'pgd_wen'
                                                                                      : ... In instance simu_top.soc.cpu.u_csr
  143 | wire pgd_wen    = csr_wr_en & (wr_addr == PGD);
      |      ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:144:6: Signal is not used: 'cpuid_wen'
                                                                                      : ... In instance simu_top.soc.cpu.u_csr
  144 | wire cpuid_wen  = csr_wr_en & (wr_addr == CPUID);
      |      ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:151:6: Signal is not used: 'tval_wen'
                                                                                      : ... In instance simu_top.soc.cpu.u_csr
  151 | wire tval_wen   = csr_wr_en & (wr_addr == TVAL);
      |      ^~~~~~~~
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:164:12: Bits of signal are not driven: 'csr_estat'[12]
                                                                                         : ... In instance simu_top.soc.cpu.u_csr
  164 | reg [31:0] csr_estat;
      |            ^~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:183:12: Bits of signal are not driven, nor used: 'csr_llbctl'[0]
                                                                                       : ... In instance simu_top.soc.cpu.u_csr
  183 | reg [31:0] csr_llbctl;
      |            ^~~~~~~~~~
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:183:12: Bits of signal are not driven: 'csr_llbctl'[1]
                                                                                         : ... In instance simu_top.soc.cpu.u_csr
  183 | reg [31:0] csr_llbctl;
      |            ^~~~~~~~~~
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:187:12: Bits of signal are not driven: 'csr_pgdl'[11:0]
                                                                                         : ... In instance simu_top.soc.cpu.u_csr
  187 | reg [31:0] csr_pgdl;
      |            ^~~~~~~~
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:188:12: Bits of signal are not driven: 'csr_pgdh'[11:0]
                                                                                         : ... In instance simu_top.soc.cpu.u_csr
  188 | reg [31:0] csr_pgdh;
      |            ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:189:12: Signal is not used: 'csr_brk'
                                                                                       : ... In instance simu_top.soc.cpu.u_csr
  189 | reg [31:0] csr_brk;
      |            ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/csr.v:190:12: Bits of signal are not used: 'csr_disable_cache'[31:1]
                                                                                       : ... In instance simu_top.soc.cpu.u_csr
  190 | reg [31:0] csr_disable_cache;
      |            ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:20:25: Signal is not used: 'preld_hint'
                                                                                         : ... In instance simu_top.soc.cpu.dcache
   20 |     input  [ 4:0]       preld_hint   ,
      |                         ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:64:13: Bits of signal are not used: 'write_buffer_offset'[1:0]
                                                                                         : ... In instance simu_top.soc.cpu.dcache
   64 | reg [ 3:0]  write_buffer_offset     ;
      |             ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:165:14: Signal is not used: 'write_state_is_idle'
                                                                                          : ... In instance simu_top.soc.cpu.dcache
  165 | wire         write_state_is_idle;
      |              ^~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:182:14: Signal is not used: 'cacop_op_mode2_no_hit'
                                                                                          : ... In instance simu_top.soc.cpu.dcache
  182 | wire         cacop_op_mode2_no_hit;
      |              ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:184:14: Signal is not driven, nor used: 'preld_st_en'
                                                                                          : ... In instance simu_top.soc.cpu.dcache
  184 | wire         preld_st_en;
      |              ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:185:14: Signal is not driven, nor used: 'preld_ld_en'
                                                                                          : ... In instance simu_top.soc.cpu.dcache
  185 | wire         preld_ld_en;
      |              ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:186:14: Signal is not driven, nor used: 'preld_ld_st_en'
                                                                                          : ... In instance simu_top.soc.cpu.dcache
  186 | wire         preld_ld_st_en;
      |              ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/div.v:79:13: Bits of signal are not used: 'TmpS'[32]
                                                                                      : ... In instance simu_top.soc.cpu.u_div
   79 | wire [32:0] TmpS, TmpR;
      |             ^~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/div.v:79:19: Bits of signal are not used: 'TmpR'[32]
                                                                                      : ... In instance simu_top.soc.cpu.u_div
   79 | wire [32:0] TmpS, TmpR;
      |                   ^~~~
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:33:25: Signal is not driven: 'wr_type'
                                                                                           : ... In instance simu_top.soc.cpu.icache
   33 |     output [ 2:0]       wr_type      ,
      |                         ^~~~~~~
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:34:25: Signal is not driven: 'wr_addr'
                                                                                           : ... In instance simu_top.soc.cpu.icache
   34 |     output [31:0]       wr_addr      ,
      |                         ^~~~~~~
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:35:25: Signal is not driven: 'wr_wstrb'
                                                                                           : ... In instance simu_top.soc.cpu.icache
   35 |     output [ 3:0]       wr_wstrb     ,
      |                         ^~~~~~~~
%Warning-UNDRIVEN: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:36:25: Signal is not driven: 'wr_data'
                                                                                           : ... In instance simu_top.soc.cpu.icache
   36 |     output [127:0]      wr_data      ,
      |                         ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:42:13: Signal is not used: 'request_buffer_op'
                                                                                         : ... In instance simu_top.soc.cpu.icache
   42 | reg         request_buffer_op         ;
      |             ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:46:13: Signal is not used: 'request_buffer_wstrb'
                                                                                         : ... In instance simu_top.soc.cpu.icache
   46 | reg [ 3:0]  request_buffer_wstrb      ;
      |             ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:47:13: Signal is not used: 'request_buffer_wdata'
                                                                                         : ... In instance simu_top.soc.cpu.icache
   47 | reg [31:0]  request_buffer_wdata      ;
      |             ^~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:147:14: Signal is not used: 'cacop_op_mode2_no_hit'
                                                                                          : ... In instance simu_top.soc.cpu.icache
  147 | wire         cacop_op_mode2_no_hit;
      |              ^~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:163:12: Parameter is not used: 'write_buffer_idle'
                                                                                          : ... In instance simu_top.soc.cpu.icache
  163 | localparam write_buffer_idle  = 1'b0;
      |            ^~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/icache.v:164:12: Parameter is not used: 'write_buffer_write'
                                                                                          : ... In instance simu_top.soc.cpu.icache
  164 | localparam write_buffer_write = 1'b1; 
      |            ^~~~~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/id_stage.v:146:13: Bits of signal are not used: 'op_31_26_d'[63:28,18:15,13:11,9,4:2]
                                                                                            : ... In instance simu_top.soc.cpu.id_stage
  146 | wire [63:0] op_31_26_d;
      |             ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/id_stage.v:147:13: Bits of signal are not used: 'op_25_22_d'[12,7,3]
                                                                                            : ... In instance simu_top.soc.cpu.id_stage
  147 | wire [15:0] op_25_22_d;
      |             ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/id_stage.v:149:13: Bits of signal are not used: 'op_19_15_d'[31:27,23,21,18,7:6]
                                                                                            : ... In instance simu_top.soc.cpu.id_stage
  149 | wire [31:0] op_19_15_d;
      |             ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/id_stage.v:150:13: Bits of signal are not used: 'rd_d'[31:1]
                                                                                            : ... In instance simu_top.soc.cpu.id_stage
  150 | wire [31:0] rd_d;
      |             ^~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/id_stage.v:151:13: Bits of signal are not used: 'rj_d'[31:2]
                                                                                            : ... In instance simu_top.soc.cpu.id_stage
  151 | wire [31:0] rj_d;
      |             ^~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/id_stage.v:152:13: Bits of signal are not used: 'rk_d'[31:26,23:15,9:0]
                                                                                            : ... In instance simu_top.soc.cpu.id_stage
  152 | wire [31:0] rk_d;
      |             ^~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/id_stage.v:274:13: Signal is not used: 'fs_excp'
                                                                                            : ... In instance simu_top.soc.cpu.id_stage
  274 | wire        fs_excp;
      |             ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/id_stage.v:287:13: Signal is not driven, nor used: 'br_jirl'
                                                                                            : ... In instance simu_top.soc.cpu.id_stage
  287 | reg         br_jirl;
      |             ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/if_stage.v:41:36: Bits of signal are not used: 'csr_dmw0'[28:6,2:1]
                                                                                           : ... In instance simu_top.soc.cpu.if_stage
   41 |     input  [31:0]                  csr_dmw0          ,
      |                                    ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/if_stage.v:42:36: Bits of signal are not used: 'csr_dmw1'[28:6,2:1]
                                                                                           : ... In instance simu_top.soc.cpu.if_stage
   42 |     input  [31:0]                  csr_dmw1          ,
      |                                    ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/if_stage.v:61:36: Signal is not used: 'inst_tlb_d'
                                                                                           : ... In instance simu_top.soc.cpu.if_stage
   61 |     input                          inst_tlb_d        ,
      |                                    ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mem_stage.v:45:23: Bits of signal are not used: 'csr_dmw0'[28:6,2:1]
                                                                                            : ... In instance simu_top.soc.cpu.mem_stage
   45 |     input  [31:0]     csr_dmw0       ,
      |                       ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mem_stage.v:46:23: Bits of signal are not used: 'csr_dmw1'[28:6,2:1]
                                                                                            : ... In instance simu_top.soc.cpu.mem_stage
   46 |     input  [31:0]     csr_dmw1       ,
      |                       ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mem_stage.v:104:13: Signal is not used: 'ms_preld_inst'
                                                                                             : ... In instance simu_top.soc.cpu.mem_stage
  104 | wire        ms_preld_inst;
      |             ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mem_stage.v:164:13: Bits of signal are not used: 'cacop_op'[2:0]
                                                                                             : ... In instance simu_top.soc.cpu.mem_stage
  164 | wire [ 4:0] cacop_op;
      |             ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mul.v:152:12: Bits of signal are not used: 'SecStageCarry'[16]
                                                                                       : ... In instance simu_top.soc.cpu.u_mul
  152 | reg [16:0] SecStageCarry;
      |            ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/mul.v:167:13: Bits of signal are not used: 'COut'[63]
                                                                                       : ... In instance simu_top.soc.cpu.u_mul
  167 | wire [63:0] COut, SOut;
      |             ^~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:96:26: Signal is not used: 'axi_s_awid'
                                                                                         : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
   96 | input  [4         -1 :0] axi_s_awid;
      |                          ^~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:97:23: Bits of signal are not used: 'axi_s_awaddr'[31:20]
                                                                                         : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
   97 | input  [32     -1 :0] axi_s_awaddr;
      |                       ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:98:23: Signal is not used: 'axi_s_awlen'
                                                                                         : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
   98 | input  [4      -1 :0] axi_s_awlen;
      |                       ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:100:21: Signal is not used: 'axi_s_awburst'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  100 | input  [2    -1 :0] axi_s_awburst;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:101:22: Signal is not used: 'axi_s_awlock'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  101 | input  [2     -1 :0] axi_s_awlock;
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:102:21: Signal is not used: 'axi_s_awcache'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  102 | input  [4    -1 :0] axi_s_awcache;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:103:22: Signal is not used: 'axi_s_awprot'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  103 | input  [3     -1 :0] axi_s_awprot;
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:109:29: Signal is not used: 'axi_s_wlast'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  109 | input                       axi_s_wlast;
      |                             ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:117:23: Bits of signal are not used: 'axi_s_araddr'[31:20]
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  117 | input  [32     -1 :0] axi_s_araddr;
      |                       ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:118:23: Signal is not used: 'axi_s_arlen'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  118 | input  [4      -1 :0] axi_s_arlen;
      |                       ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:120:21: Signal is not used: 'axi_s_arburst'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  120 | input  [2    -1 :0] axi_s_arburst;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:121:22: Signal is not used: 'axi_s_arlock'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  121 | input  [2     -1 :0] axi_s_arlock;
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:122:21: Signal is not used: 'axi_s_arcache'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  122 | input  [4    -1 :0] axi_s_arcache;
      |                     ^~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:123:22: Signal is not used: 'axi_s_arprot'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  123 | input  [3     -1 :0] axi_s_arprot;
      |                      ^~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:177:10: Bits of signal are not used: 'axi_s_rstrb'[3:2]
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  177 | reg [3:0]axi_s_rstrb;
      |          ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi2apb.v:183:11: Signal is not used: 'apb_wr_size'
                                                                                          : ... In instance simu_top.soc.APB_DEV.AA_axi2apb_bridge_cpu
  183 | reg [2:0] apb_wr_size;
      |           ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_mux2.v:84:11: Parameter is not used: 'DATA_APB_32'
                                                                                             : ... In instance simu_top.soc.APB_DEV.AA_apb_mux16
   84 |           DATA_APB_32 = 32;
      |           ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/nand_module.v:71:14: Bits of signal are not used: 'apb_addr'[19:11]
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module
   71 | input [19:0] apb_addr;
      |              ^~~~~~~~
                 /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:373:1: ... note: In file included from apb_dev_top.v
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/nand_module.v:77:14: Signal is not used: 'nand_dma_ack_i'
                                                                                                : ... In instance simu_top.soc.APB_DEV.nand_module
   77 | input        nand_dma_ack_i;
      |              ^~~~~~~~~~~~~~
                 /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/apb_dev_top.v:373:1: ... note: In file included from apb_dev_top.v
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/alu.v:48:13: Bits of signal are not used: 'sr64_result'[63:32]
                                                                                      : ... In instance simu_top.soc.cpu.exe_stage.u_alu
   48 | wire [63:0] sr64_result; 
      |             ^~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:724:15: Parameter is not used: 'WIDTH'
                                                                                          : ... In instance simu_top.soc.cpu.dcache.way1_bank3
  724 |     parameter WIDTH = 32    ,
      |               ^~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:725:15: Parameter is not used: 'DEPTH'
                                                                                          : ... In instance simu_top.soc.cpu.dcache.way1_bank3
  725 |     parameter DEPTH = 256
      |               ^~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:770:15: Parameter is not used: 'WIDTH'
                                                                                          : ... In instance simu_top.soc.cpu.dcache.way1_tagv
  770 |     parameter WIDTH = 21    ,
      |               ^~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/myCPU/dcache.v:771:15: Parameter is not used: 'DEPTH'
                                                                                          : ... In instance simu_top.soc.cpu.dcache.way1_tagv
  771 |     parameter DEPTH = 256
      |               ^~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_regs.v:222:13: Signal is not used: 'rstate'
                                                                                                   : ... In instance simu_top.soc.APB_DEV.uart0.regs
  222 | wire [3:0]  rstate;
      |             ^~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:111:15: Signal is not used: 'nand_dma_ack_i'
                                                                                               : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  111 | wire          nand_dma_ack_i;
      |               ^~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/NAND/nand.v:382:9: Signal is not used: 'NAND_ACK'
                                                                                              : ... In instance simu_top.soc.APB_DEV.nand_module.NAND
  382 | reg     NAND_ACK;
      |         ^~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_receiver.v:64:14: Signal is not used: 'rbit_in'
                                                                                                      : ... In instance simu_top.soc.APB_DEV.uart0.regs.receiver
   64 | reg          rbit_in;
      |              ^~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_receiver.v:95:12: Signal is not used: 'rcounter16_eq_1'
                                                                                                      : ... In instance simu_top.soc.APB_DEV.uart0.regs.receiver
   95 | wire       rcounter16_eq_1 = (rcounter16 == 4'd1);
      |            ^~~~~~~~~~~~~~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_sync_flops.v:44:11: Parameter is not used: 'Tp'
                                                                                                        : ... In instance simu_top.soc.APB_DEV.uart0.regs.i_uart_sync_flops
   44 | parameter Tp            = 1;
      |           ^~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_transmitter.v:43:14: Bits of signal are not used: 'lcr'[7]
                                                                                                         : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter
   43 | input [7:0]  lcr;
      |              ^~~
%Warning-UNUSED: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_transmitter.v:75:6: Signal is not used: 'tf_overrun'
                                                                                                        : ... In instance simu_top.soc.APB_DEV.uart0.regs.transmitter
   75 | wire tf_overrun;
      |      ^~~~~~~~~~
%Warning-CASEX: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/APB_DEV/URT/uart_transmitter.v:242:19: Suggest casez (with ?'s) in place of casex (with X's)
  242 |                   casex ({lcr[2],lcr[1:0]})
      |                   ^~~~~
%Warning-SYMRSVDWORD: ../testbench/simu_top.v:123:23: Symbol matches C++ keyword: 'switch'
  123 |     input      [7 :0] switch,       
      |                       ^~~~~~
%Warning-UNOPTFLAT: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:507:13: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.AXI_SLAVE_MUX.rd_addr_hit'
  507 | wire [5-1:0]rd_addr_hit;
      |             ^~~~~~~~~~~
                    /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:507:13:      Example path: simu_top.soc.AXI_SLAVE_MUX.rd_addr_hit
                    /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:955:23:      Example path: ASSIGNW
                    /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:507:13:      Example path: simu_top.soc.AXI_SLAVE_MUX.rd_addr_hit
%Warning-UNOPTFLAT: /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:508:13: Signal unoptimizable: Feedback to clock or circular logic: 'simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit'
  508 | wire [5-1:0]wr_addr_hit;
      |             ^~~~~~~~~~~
                    /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:508:13:      Example path: simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit
                    /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:862:23:      Example path: ASSIGNW
                    /home/yangzhaoxin/workspace/git_work/lab/chiplab/IP/AMBA/axi_mux_sim.v:508:13:      Example path: simu_top.soc.AXI_SLAVE_MUX.wr_addr_hit
make -C ./obj_dir -f "Vsimu_top.mk"
make[2]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func/obj_dir'
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top.o Vsimu_top.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__1.o Vsimu_top__1.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__2.o Vsimu_top__2.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__3.o Vsimu_top__3.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__4.o Vsimu_top__4.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__5.o Vsimu_top__5.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__6.o Vsimu_top__6.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__7.o Vsimu_top__7.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__8.o Vsimu_top__8.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__9.o Vsimu_top__9.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__10.o Vsimu_top__10.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__11.o Vsimu_top__11.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__12.o Vsimu_top__12.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__13.o Vsimu_top__13.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top___024unit.o Vsimu_top___024unit.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__Dpi.o Vsimu_top__Dpi.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__Trace.o Vsimu_top__Trace.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__Trace__1.o Vsimu_top__Trace__1.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__Trace__2.o Vsimu_top__Trace__2.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__Trace__3.o Vsimu_top__Trace__3.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__Trace__4.o Vsimu_top__Trace__4.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__Trace__5.o Vsimu_top__Trace__5.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14 -Os -c -o Vsimu_top__Trace__6.o Vsimu_top__Trace__6.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Slow.o Vsimu_top__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__1__Slow.o Vsimu_top__1__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__2__Slow.o Vsimu_top__2__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__3__Slow.o Vsimu_top__3__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__4__Slow.o Vsimu_top__4__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__5__Slow.o Vsimu_top__5__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__6__Slow.o Vsimu_top__6__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__7__Slow.o Vsimu_top__7__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__8__Slow.o Vsimu_top__8__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__9__Slow.o Vsimu_top__9__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__10__Slow.o Vsimu_top__10__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__11__Slow.o Vsimu_top__11__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top___024unit__Slow.o Vsimu_top___024unit__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Syms.o Vsimu_top__Syms.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Trace__Slow.o Vsimu_top__Trace__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Trace__1__Slow.o Vsimu_top__Trace__1__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Trace__2__Slow.o Vsimu_top__Trace__2__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Trace__3__Slow.o Vsimu_top__Trace__3__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Trace__4__Slow.o Vsimu_top__Trace__4__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Trace__5__Slow.o Vsimu_top__Trace__5__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Trace__6__Slow.o Vsimu_top__Trace__6__Slow.cpp
g++  -I.  -MMD -I/home/yangzhaoxin/opt/verilator/share/verilator/include -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -DVL_THREADED -std=gnu++14  -c -o Vsimu_top__Trace__7__Slow.o Vsimu_top__Trace__7__Slow.cpp
Archive ar -cr Vsimu_top__ALL.a Vsimu_top.o Vsimu_top__1.o Vsimu_top__2.o Vsimu_top__3.o Vsimu_top__4.o Vsimu_top__5.o Vsimu_top__6.o Vsimu_top__7.o Vsimu_top__8.o Vsimu_top__9.o Vsimu_top__10.o Vsimu_top__11.o Vsimu_top__12.o Vsimu_top__13.o Vsimu_top___024unit.o Vsimu_top__Dpi.o Vsimu_top__Trace.o Vsimu_top__Trace__1.o Vsimu_top__Trace__2.o Vsimu_top__Trace__3.o Vsimu_top__Trace__4.o Vsimu_top__Trace__5.o Vsimu_top__Trace__6.o Vsimu_top__Slow.o Vsimu_top__1__Slow.o Vsimu_top__2__Slow.o Vsimu_top__3__Slow.o Vsimu_top__4__Slow.o Vsimu_top__5__Slow.o Vsimu_top__6__Slow.o Vsimu_top__7__Slow.o Vsimu_top__8__Slow.o Vsimu_top__9__Slow.o Vsimu_top__10__Slow.o Vsimu_top__11__Slow.o Vsimu_top___024unit__Slow.o Vsimu_top__Syms.o Vsimu_top__Trace__Slow.o Vsimu_top__Trace__1__Slow.o Vsimu_top__Trace__2__Slow.o Vsimu_top__Trace__3__Slow.o Vsimu_top__Trace__4__Slow.o Vsimu_top__Trace__5__Slow.o Vsimu_top__Trace__6__Slow.o Vsimu_top__Trace__7__Slow.o
make[2]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func/obj_dir'
make[1]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func'
make testbench
make[1]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func'
=============================================================================================================
=============================================================================================================
COMPILING testbench...
=============================================================================================================
=============================================================================================================
g++ -O3 -pthread -DCACHE_SEED=0 -DVL_THREADED -DRESET_VAL=0 -DRESET_SEED=1997 -std=c++11 -DWAVEFORM_SLICE_SIZE=10000 -DTRACE_SLICE_SIZE=100000 -DWAVEFORM_TAIL_SIZE=10000 -DTRACE_TAIL_SIZE=100000 -DDEAD_CLOCK_SIZE=10000 -DRUN_FUNC -DTRACE_COMP -DSIMU_TRACE  -DOUTPUT_PC_INFO -DREAD_MISS_CHECK -DPRINT_CLK_TIME -DDUMP_VCD  -DDEAD_CLOCK_EN -I/home/yangzhaoxin/opt/verilator/share/verilator/include  -I/home/yangzhaoxin/opt/verilator/share/verilator/include/vltstd -I../testbench/include -I./obj_dir /home/yangzhaoxin/opt/verilator/share/verilator/include/verilated.cpp /home/yangzhaoxin/opt/verilator/share/verilator/include/verilated_threads.cpp  /home/yangzhaoxin/opt/verilator/share/verilator/include/verilated_vcd_c.cpp  /home/yangzhaoxin/opt/verilator/share/verilator/include/verilated_fst_c.cpp /home/yangzhaoxin/opt/verilator/share/verilator/include/verilated_save.cpp ../testbench/time_limit.cpp ../testbench/interface.cpp ../testbench/rand64.cpp ../testbench/emu.cpp ../testbench/nemuproxy.cpp ../testbench/devices.cpp ../testbench/uart.cpp ../testbench/common.cpp ../testbench/difftest.cpp ../testbench/ram.cpp ../testbench/sim_main.cpp ../testbench/testbench.cpp ../testbench/diff_manage.cpp ../testbench/cpu_tool.cpp ./obj_dir/*__ALL.a -o output -lz -ldl
make[1]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func'
make soft 
make[1]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func'
=============================================================================================================
=============================================================================================================
COMPILING func...
=============================================================================================================
=============================================================================================================
make[2]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16'
./script.sh
make[3]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16'
../../../toolchains/loongarch32_gnu/install/bin/loongarch32-linux-gnu-gcc \
	-Iinclude -nostdinc -nostdlib -D_KERNEL  -fno-builtin -D__loongarch32\
	-DMEMSTART=0x10000000 -DMEMSIZE=0x04000 -DCPU_COUNT_PER_US=1000     \
	-DENABLE_TRACE -S start.S > obj/start.s 
make[3]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16'
make[3]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16'
make -C obj raw -f ../inst/Makefile
make[4]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16/obj'
../../../../toolchains/loongarch32_gnu/install/bin/loongarch32-linux-gnu-gcc \
	-I../include -nostdinc -nostdlib -D_KERNEL -fno-builtin -D__loongarch32\
	-DMEMSTART=0x10000000 -DMEMSIZE=0x04000 -DCPU_COUNT_PER_US=1000 -DGUEST \
	-DENABLE_TRACE -save-temps ../inst/n6_sltu.S ../inst/n16_beq.S ../inst/n34_mulh_wu.S ../inst/n65_invtlb_0x1.S ../inst/n7_and.S ../inst/n68_invtlb_0x4.S ../inst/n78_dcacop_op1.S ../inst/n4_sub_w.S ../inst/n80_dcacop_op2.S ../inst/n17_bne.S ../inst/n31_div_wu.S ../inst/tlb_initialization.S ../inst/n50_ine_ex.S ../inst/n40_bgeu.S ../inst/n2_add_w.S ../inst/n58_ti_ex_wait.S ../inst/n13_srai_w.S ../inst/n28_sra_w.S ../inst/n61_tlbrd_tlbwr.S ../inst/n46_st_h.S ../inst/n57_ale_st_w_ex.S ../inst/n45_st_b.S ../inst/n49_ti_ex.S ../inst/n56_ale_st_h_ex.S ../inst/n3_addi_w.S ../inst/n29_srl_w.S ../inst/n32_mul_w.S ../inst/n62_tlbfill.S ../inst/n9_xor.S ../inst/n24_andi.S ../inst/n48_brk_ex.S ../inst/n26_xori.S ../inst/n42_ld_h.S ../inst/n33_mulh_w.S ../inst/n54_ale_ld_h_ex.S ../inst/n71_invtlb_inv_op.S ../inst/n76_dcacop_op0.S ../inst/n20_b.S ../inst/n12_srli_w.S ../inst/n5_slt.S ../inst/n39_bltu.S ../inst/n44_ld_hu.S ../inst/n63_tlbsrch.S ../inst/n47_syscall_ex.S ../inst/n43_ld_bu.S ../inst/n73_tlb_ex.S ../inst/n18_bl.S ../inst/n79_icacop_op2.S ../inst/n69_invtlb_0x5.S ../inst/n81_cache_writeback.S ../inst/n77_icacop_op1.S ../inst/n30_div_w.S ../inst/n38_bge.S ../inst/n66_invtlb_0x2.S ../inst/n1_lu12i_w.S ../inst/n37_blt.S ../inst/n10_nor.S ../inst/n64_invtlb_0x0.S ../inst/n53_ale_ld_w_ex.S ../inst/n75_icacop_op0.S ../inst/n72_tlb_4MB.S ../inst/n35_mod_w.S ../inst/n21_pcaddu12i.S ../inst/n55_ale_ld_hu_ex.S ../inst/n60_atomic_ins.S ../inst/n41_ld_b.S ../inst/n23_sltui.S ../inst/n22_slti.S ../inst/n11_slli_w.S ../inst/n36_mod_wu.S ../inst/n25_ori.S ../inst/n27_sll_w.S ../inst/n67_invtlb_0x3.S ../inst/n52_adef_ex.S ../inst/n14_ld_w.S ../inst/n51_soft_int_ex.S ../inst/n19_jirl.S ../inst/n8_or.S ../inst/n74_dmw_test.S ../inst/n70_invtlb_0x6.S ../inst/n59_rdcnt.S ../inst/n15_st_w.S && rm *.o 
make[4]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16/obj'
make[3]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16'
/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16
make[3]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16'
rm -f *.o *.a 
rm obj/start.s
make -C inst clean 
make[4]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16/inst'
rm -rf ../obj/*.s ../obj/*.o ../obj/libinst.a ../obj/a.out
make[4]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16/inst'
make[3]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16'
make[2]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/software/func/func_lab16'
#+make golden_trace
make[1]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func'
make run
make[1]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func'
=============================================================================================================
=============================================================================================================
RUN simulation...
=============================================================================================================
=============================================================================================================
make[2]: Entering directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func/tmp'
../output --simu-bus-delay --simu-bus-delay-random-seed 5570815  --dump-delay 0 --dump-trace 0 --time-limit 0 --save-bp-time 0 --ram-save-bp-file  --top-save-bp-file  --restore-bp-time 0 --ram-restore-bp-file  --top-restore-bp-file  --end-pc 1c000010 
####### INIT HERE ########
TLB_ENTRY = 32
PC: 0x1c000000 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 1
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALID INST
[NEMU]: INVALID INST CODE : 0x 0
PC: 0x0 [DEBUG]: INVALThe image is ././ram.dat
Using simulated 4096MB RAM
current path is (null)
--diff is not given, try to use $(CHIPLAB_HOME)/toolchains/nemu/la32-nemu-interpreter-so by default
Using /home/yangzhaoxin/workspace/git_work/lab/chiplab/toolchains/nemu/la32-nemu-interpreter-so for difftest
Start
CPU status no change for 10000 clocks, simulation must exist error!!!!
total clock is 10000
total time is 68052 us
make[2]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func/tmp'
make[1]: Leaving directory '/home/yangzhaoxin/workspace/git_work/lab/chiplab/sims/verilator/run_func'
