
                         Lattice Mapping Report File

Design:  keypad_display_top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2025.1.0.39.0
Mapped on: Wed Sep 17 12:22:13 2025

Design Information
------------------

Command line:   map -i lab3_AIPrototype_impl_1_syn.udb -o
     lab3_AIPrototype_impl_1_map.udb -mp lab3_AIPrototype_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/chris/OneDrive/Desktop/Wu-E155-Lab3/e155-lab3/lab3_AI
     Prototype/promote.xml

Design Summary
--------------

   Number of slice registers:  60 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            86 out of  5280 (2%)
      Number of logic LUT4s:              32
      Number of inserted feedthru LUT4s:  18
      Number of replicated LUT4s:          2
      Number of ripple logic:             17 (34 LUT4s)
   Number of IO sites used:   19 out of 39 (49%)
      Number of IO sites used for general PIO: 19
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 19 out of 36 (53%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 19 out of 39 (49%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 46 loads, 46 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  2
      Net scanner.key_valid_N_63: 4 loads, 4 SLICEs
      Net key_valid: 8 loads, 8 SLICEs
   Number of LSRs:  1
      Net display_clk_prev_N_68: 46 loads, 46 SLICEs
   Top 10 highest fanout non-clock nets:
      Net display_clk_prev_N_68: 46 loads
      Net scanner.n319: 9 loads
      Net scanner.n40[1]: 9 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net key_valid: 8 loads
      Net dig_sel_n_c: 7 loads
      Net display.current_digit[0]: 7 loads
      Net display.current_digit[1]: 7 loads
      Net display.current_digit[2]: 7 loads
      Net display.current_digit[3]: 7 loads
      Net scanner.col_select[0]: 7 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| row_n[0]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row_n[1]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row_n[2]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| row_n[3]            | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rst_n               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dig_sel_n[0]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dig_sel_n[1]        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_n[0]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_n[1]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_n[2]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_n[3]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_n[4]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_n[5]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| seg_n[6]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| col_n[0]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col_n[1]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col_n[2]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| col_n[3]            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block row_n_pad[0].vlo_inst was optimized away.

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 61 MB
Checksum -- map: 229043f9f80122abbf52955d13c7d76f52e14de3































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor
     Corporation,  All rights reserved.
