Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto ea23e5d9beaa4b00822e3b1c31552859 --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ulaw_testbench_behav xil_defaultlib.ulaw_testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.ulaw_types
Compiling architecture structural of entity xil_defaultlib.ulaw_encode_slookupthings1 [ulaw_encode_slookupthings1_defau...]
Compiling architecture structural of entity xil_defaultlib.ulaw_encode_slookupthings [ulaw_encode_slookupthings_defaul...]
Compiling architecture structural of entity xil_defaultlib.ulaw_encode [ulaw_encode_default]
Compiling architecture structural of entity xil_defaultlib.ulaw_topentity_0 [ulaw_topentity_0_default]
Compiling architecture structural of entity xil_defaultlib.ulaw_stimuligenerator_sstimuligenerator [ulaw_stimuligenerator_sstimulige...]
Compiling architecture structural of entity xil_defaultlib.ulaw_testinput [ulaw_testinput_default]
Compiling architecture structural of entity xil_defaultlib.ulaw_outputverifier_soutputverifier [ulaw_outputverifier_soutputverif...]
Compiling architecture structural of entity xil_defaultlib.ulaw_expectedoutput [ulaw_expectedoutput_default]
Compiling architecture structural of entity xil_defaultlib.ulaw_testbench
Built simulation snapshot ulaw_testbench_behav
