{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 11:23:02 2015 " "Info: Processing started: Mon Apr 13 11:23:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Small8_MZ -c Small8_MZ " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Small8_MZ -c Small8_MZ" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-bhv " "Info: Found design unit 1: decoder-bhv" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Info: Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder7seg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Info: Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder7seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRACT-bhv " "Info: Found design unit 1: SUBTRACT-bhv" {  } { { "subtract.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/subtract.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACT " "Info: Found entity 1: SUBTRACT" {  } { { "subtract.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/subtract.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-str " "Info: Found design unit 1: top_level-str" {  } { { "top_level.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-bhv " "Info: Found design unit 1: MUX2x1-bhv" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux2x1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Info: Found entity 1: MUX2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux2x1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-str " "Info: Found design unit 1: CPU-str" {  } { { "CPU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-bhv " "Info: Found design unit 1: controller-bhv" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-bhv " "Info: Found design unit 1: ADD-bhv" {  } { { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Info: Found entity 1: ADD" {  } { { "add.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/add.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-bhv " "Info: Found design unit 1: REG-bhv" {  } { { "reg.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/reg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Info: Found entity 1: REG" {  } { { "reg.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-TB " "Info: Found design unit 1: alu_tb-TB" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/alu_tb.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Info: Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/alu_tb.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_deliv3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath_deliv3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_deliv3-STR " "Info: Found design unit 1: datapath_deliv3-STR" {  } { { "datapath_deliv3.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath_deliv3 " "Info: Found entity 1: datapath_deliv3" {  } { { "datapath_deliv3.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x1-bhv " "Info: Found design unit 1: MUX4x1-bhv" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux4x1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x1 " "Info: Found entity 1: MUX4x1" {  } { { "mux4x1.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/mux4x1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Info: Found design unit 1: alu-BHV" {  } { { "ALU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-BHV " "Info: Found design unit 1: tristate-BHV" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small8_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file small8_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small8_ram-SYN " "Info: Found design unit 1: small8_ram-SYN" {  } { { "small8_ram.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 small8_ram " "Info: Found entity 1: small8_ram" {  } { { "small8_ram.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:U_REG_INPORT0 " "Info: Elaborating entity \"REG\" for hierarchy \"REG:U_REG_INPORT0\"" {  } { { "top_level.vhd" "U_REG_INPORT0" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 MUX2x1:U_INPORT_MUX2x1 " "Info: Elaborating entity \"MUX2x1\" for hierarchy \"MUX2x1:U_INPORT_MUX2x1\"" {  } { { "top_level.vhd" "U_INPORT_MUX2x1" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:U_INPORT_TO_DATABUS " "Info: Elaborating entity \"tristate\" for hierarchy \"tristate:U_INPORT_TO_DATABUS\"" {  } { { "top_level.vhd" "U_INPORT_TO_DATABUS" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:U_DECODER_SMALL8 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:U_DECODER_SMALL8\"" {  } { { "top_level.vhd" "U_DECODER_SMALL8" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_switch_sel decoder.vhd(37) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(37): signal \"input_switch_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_switch_sel decoder.vhd(39) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(39): signal \"input_switch_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_en decoder.vhd(47) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(47): signal \"read_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_en decoder.vhd(51) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(51): signal \"read_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_en decoder.vhd(55) " "Warning (10492): VHDL Process Statement warning at decoder.vhd(55): signal \"read_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/decoder.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small8_ram small8_ram:U_RAM " "Info: Elaborating entity \"small8_ram\" for hierarchy \"small8_ram:U_RAM\"" {  } { { "top_level.vhd" "U_RAM" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram small8_ram:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"small8_ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "small8_ram.vhd" "altsyncram_component" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "small8_ram:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"small8_ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "small8_ram.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "small8_ram:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"small8_ram:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TextCase3.mif " "Info: Parameter \"init_file\" = \"TextCase3.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Info: Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "small8_ram.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/small8_ram.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7h1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7h1 " "Info: Found entity 1: altsyncram_q7h1" {  } { { "db/altsyncram_q7h1.tdf" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/db/altsyncram_q7h1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7h1 small8_ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_q7h1:auto_generated " "Info: Elaborating entity \"altsyncram_q7h1\" for hierarchy \"small8_ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_q7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:U_CPU " "Info: Elaborating entity \"CPU\" for hierarchy \"CPU:U_CPU\"" {  } { { "top_level.vhd" "U_CPU" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_deliv3 CPU:U_CPU\|datapath_deliv3:U_datapath " "Info: Elaborating entity \"datapath_deliv3\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\"" {  } { { "CPU.vhd" "U_datapath" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4x1 CPU:U_CPU\|datapath_deliv3:U_datapath\|MUX4x1:U_ADDRESS_MUX " "Info: Elaborating entity \"MUX4x1\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|MUX4x1:U_ADDRESS_MUX\"" {  } { { "datapath_deliv3.vhd" "U_ADDRESS_MUX" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:U_CPU\|datapath_deliv3:U_datapath\|alu:U_ALU " "Info: Elaborating entity \"alu\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|alu:U_ALU\"" {  } { { "datapath_deliv3.vhd" "U_ALU" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ALU.vhd(20) " "Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(20): object \"temp\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_sig ALU.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(23): object \"carry_sig\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/ALU.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_STATUS_REG_CARRY " "Info: Elaborating entity \"REG\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_STATUS_REG_CARRY\"" {  } { { "datapath_deliv3.vhd" "U_STATUS_REG_CARRY" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD CPU:U_CPU\|datapath_deliv3:U_datapath\|ADD:U_PC_ADDER " "Info: Elaborating entity \"ADD\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|ADD:U_PC_ADDER\"" {  } { { "datapath_deliv3.vhd" "U_PC_ADDER" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACT CPU:U_CPU\|datapath_deliv3:U_datapath\|SUBTRACT:U_SP_SUBTRACT " "Info: Elaborating entity \"SUBTRACT\" for hierarchy \"CPU:U_CPU\|datapath_deliv3:U_datapath\|SUBTRACT:U_SP_SUBTRACT\"" {  } { { "datapath_deliv3.vhd" "U_SP_SUBTRACT" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/datapath_deliv3.vhd" 452 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:U_CPU\|controller:U_controller " "Info: Elaborating entity \"controller\" for hierarchy \"CPU:U_CPU\|controller:U_controller\"" {  } { { "CPU.vhd" "U_controller" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/CPU.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(135) " "Warning (10492): VHDL Process Statement warning at controller.vhd(135): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(137) " "Warning (10492): VHDL Process Statement warning at controller.vhd(137): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(139) " "Warning (10492): VHDL Process Statement warning at controller.vhd(139): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(141) " "Warning (10492): VHDL Process Statement warning at controller.vhd(141): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(143) " "Warning (10492): VHDL Process Statement warning at controller.vhd(143): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(145) " "Warning (10492): VHDL Process Statement warning at controller.vhd(145): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(147) " "Warning (10492): VHDL Process Statement warning at controller.vhd(147): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(149) " "Warning (10492): VHDL Process Statement warning at controller.vhd(149): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(151) " "Warning (10492): VHDL Process Statement warning at controller.vhd(151): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(153) " "Warning (10492): VHDL Process Statement warning at controller.vhd(153): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(155) " "Warning (10492): VHDL Process Statement warning at controller.vhd(155): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(157) " "Warning (10492): VHDL Process Statement warning at controller.vhd(157): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(159) " "Warning (10492): VHDL Process Statement warning at controller.vhd(159): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(161) " "Warning (10492): VHDL Process Statement warning at controller.vhd(161): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(163) " "Warning (10492): VHDL Process Statement warning at controller.vhd(163): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(165) " "Warning (10492): VHDL Process Statement warning at controller.vhd(165): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(167) " "Warning (10492): VHDL Process Statement warning at controller.vhd(167): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(169) " "Warning (10492): VHDL Process Statement warning at controller.vhd(169): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(171) " "Warning (10492): VHDL Process Statement warning at controller.vhd(171): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(173) " "Warning (10492): VHDL Process Statement warning at controller.vhd(173): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(175) " "Warning (10492): VHDL Process Statement warning at controller.vhd(175): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(177) " "Warning (10492): VHDL Process Statement warning at controller.vhd(177): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(179) " "Warning (10492): VHDL Process Statement warning at controller.vhd(179): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(181) " "Warning (10492): VHDL Process Statement warning at controller.vhd(181): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(183) " "Warning (10492): VHDL Process Statement warning at controller.vhd(183): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(185) " "Warning (10492): VHDL Process Statement warning at controller.vhd(185): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(187) " "Warning (10492): VHDL Process Statement warning at controller.vhd(187): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(189) " "Warning (10492): VHDL Process Statement warning at controller.vhd(189): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(191) " "Warning (10492): VHDL Process Statement warning at controller.vhd(191): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(193) " "Warning (10492): VHDL Process Statement warning at controller.vhd(193): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(195) " "Warning (10492): VHDL Process Statement warning at controller.vhd(195): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(197) " "Warning (10492): VHDL Process Statement warning at controller.vhd(197): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(199) " "Warning (10492): VHDL Process Statement warning at controller.vhd(199): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(201) " "Warning (10492): VHDL Process Statement warning at controller.vhd(201): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode controller.vhd(203) " "Warning (10492): VHDL Process Statement warning at controller.vhd(203): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_carry controller.vhd(437) " "Warning (10492): VHDL Process Statement warning at controller.vhd(437): signal \"status_carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_zero controller.vhd(508) " "Warning (10492): VHDL Process Statement warning at controller.vhd(508): signal \"status_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_zero controller.vhd(578) " "Warning (10492): VHDL Process Statement warning at controller.vhd(578): signal \"status_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "status_signed controller.vhd(640) " "Warning (10492): VHDL Process Statement warning at controller.vhd(640): signal \"status_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/controller.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED0 " "Info: Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED0\"" {  } { { "top_level.vhd" "U_LED0" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/top_level.vhd" 162 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[6\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[5\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[4\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[3\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[2\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[1\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[0\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCH_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_PCL_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPH_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_SPL_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XH_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_XL_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_EXT_DATA_BUS_OUT\|output\[7\]\"" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[0\] REG:U_REG_OUTPORT1\|output\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[0\]\" to the node \"REG:U_REG_OUTPORT1\|output\[0\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[6\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[6\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[6\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[5\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[5\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[5\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[4\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[4\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[4\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[3\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[3\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[3\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[2\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[2\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[2\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[1\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[1\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[1\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[0\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[0\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[0\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[7\] CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU:U_CPU\|datapath_deliv3:U_datapath\|tristate:U_BRANCH_TARGET_L_OUT\|output\[7\]\" to the node \"CPU:U_CPU\|datapath_deliv3:U_datapath\|REG:U_IR\|output\[7\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[1\] REG:U_REG_OUTPORT1\|output\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[1\]\" to the node \"REG:U_REG_OUTPORT1\|output\[1\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[2\] REG:U_REG_OUTPORT1\|output\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[2\]\" to the node \"REG:U_REG_OUTPORT1\|output\[2\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[3\] REG:U_REG_OUTPORT1\|output\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[3\]\" to the node \"REG:U_REG_OUTPORT1\|output\[3\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[4\] REG:U_REG_OUTPORT1\|output\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[4\]\" to the node \"REG:U_REG_OUTPORT1\|output\[4\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[5\] REG:U_REG_OUTPORT1\|output\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[5\]\" to the node \"REG:U_REG_OUTPORT1\|output\[5\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[6\] REG:U_REG_OUTPORT1\|output\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[6\]\" to the node \"REG:U_REG_OUTPORT1\|output\[6\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "tristate:U_RAM_OUTPUT\|output\[7\] REG:U_REG_OUTPORT1\|output\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"tristate:U_RAM_OUTPUT\|output\[7\]\" to the node \"REG:U_REG_OUTPORT1\|output\[7\]\" into an OR gate" {  } { { "tristate.vhd" "" { Text "C:/Users/Mihailo/Desktop/UF Spring 2015/Digital Design/Small8/tristate.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "744 " "Info: Implemented 744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "697 " "Info: Implemented 697 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Info: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 11:23:07 2015 " "Info: Processing ended: Mon Apr 13 11:23:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
