INFO: [VRFC 10-163] Analyzing VHDL file "/home/martin/Documents/XilinxProjects/delic/delic.srcs/sim_1/new/delic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_delic'
