# Reading pref.tcl
# do Exer4_Gray_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaop/Documents/Logica_Reconfig/Exer4_Gray/Exer4_Gray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:50 on Mar 16,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joaop/Documents/Logica_Reconfig/Exer4_Gray/Exer4_Gray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Exer4_Gray
# -- Compiling architecture arq of Exer4_Gray
# End time: 23:34:50 on Mar 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joaop/Documents/Logica_Reconfig/Exer4_Gray/tb_Exer4_Gray.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:34:50 on Mar 16,2023
# vcom -reportprogress 300 -93 -work work C:/Users/joaop/Documents/Logica_Reconfig/Exer4_Gray/tb_Exer4_Gray.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Exer4_Gray
# -- Compiling architecture tb_arq_Exer4_Gray of tb_Exer4_Gray
# -- Loading entity Exer4_Gray
# End time: 23:34:50 on Mar 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb_Exer4_Gray
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb_Exer4_Gray 
# Start time: 23:34:50 on Mar 16,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_exer4_gray(tb_arq_exer4_gray)
# Loading work.exer4_gray(arq)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 80 ns
# End time: 23:36:50 on Mar 16,2023, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
