// Seed: 3474615640
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output supply0 id_1;
  assign id_1 = id_2;
  assign id_1 = -1;
  wire id_3 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri id_2,
    input tri1 id_3,
    output logic id_4,
    input wire id_5,
    input supply1 id_6
    , id_8
);
  assign id_1 = id_8;
  reg id_9;
  bit id_10;
  initial
    if (-1) @(id_3) id_4 = id_9;
    else id_10 <= 1;
  parameter id_11 = 1 + -1 * 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  always @(id_8 >> id_5) begin : LABEL_0
    id_8 <= id_0;
    repeat (-1'h0 - -1) begin : LABEL_1
      id_9 <= 1'd0 & -1;
    end
  end
endmodule
