# Tiny Tapeout project information
project:
  title:        "JTAG TAP"      # Project title
  author:       "Sean Patrick O'Brien"      # Your name
  discord:      "spo"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "JTAG TAP with Boundary Scan"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_obriensp_jtag"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "boundary_scan_register.v"
    - "inner_project.v"
    - "jtag_tap_sm.v"
    - "seven_segment.v"
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "output_mode"
  ui[1]: "output_value[0]"
  ui[2]: "output_value[1]"
  ui[3]: "output_value[2]"
  ui[4]: "output_value[3]"
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "seven_segment"
  uo[1]: "seven_segment"
  uo[2]: "seven_segment"
  uo[3]: "seven_segment"
  uo[4]: "seven_segment"
  uo[5]: "seven_segment"
  uo[6]: "seven_segment"
  uo[7]: "seven_segment"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: "TCK"
  uio[5]: "TMS"
  uio[6]: "TDI"
  uio[7]: "TDO"

# Do not change!
yaml_version: 6
