block_ram_add.v,verilog,xil_defaultlib,../../../../resolution.srcs/sources_1/ip/block_ram_add/sim/block_ram_add.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
