Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec  5 14:37:22 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pmod_accelerometer_adxl362_timing_summary_routed.rpt -pb pmod_accelerometer_adxl362_timing_summary_routed.pb -rpx pmod_accelerometer_adxl362_timing_summary_routed.rpx -warn_on_violation
| Design       : pmod_accelerometer_adxl362
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.121        0.000                      0                  393        0.140        0.000                      0                  393        4.500        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.121        0.000                      0                  393        0.140        0.000                      0                  393        4.500        0.000                       0                   193  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_tx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.598ns  (logic 2.642ns (40.042%)  route 3.956ns (59.958%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.154     9.734 f  spi_master_0/state[2]_i_7/O
                         net (fo=3, routed)           0.452    10.186    spi_master_0/state[2]_i_7_n_0
    SLICE_X6Y138         LUT6 (Prop_lut6_I4_O)        0.327    10.513 f  spi_master_0/count[1]_i_3/O
                         net (fo=2, routed)           0.664    11.177    spi_master_0/count[1]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124    11.301 r  spi_master_0/spi_tx_data[5]_i_1/O
                         net (fo=6, routed)           0.602    11.903    spi_master_0_n_62
    SLICE_X3Y134         FDCE                                         r  spi_tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.583    15.005    clk_IBUF_BUFG
    SLICE_X3Y134         FDCE                                         r  spi_tx_data_reg[4]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X3Y134         FDCE (Setup_fdce_C_CE)      -0.205    15.024    spi_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 2.409ns (36.582%)  route 4.176ns (63.418%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.770    11.186    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y131         LUT6 (Prop_lut6_I0_O)        0.124    11.310 r  spi_master_0/acceleration_z_int[7]_i_1/O
                         net (fo=8, routed)           0.580    11.891    spi_master_0_n_28
    SLICE_X7Y131         FDRE                                         r  acceleration_z_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577    14.999    clk_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  acceleration_z_int_reg[6]/C
                         clock pessimism              0.276    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X7Y131         FDRE (Setup_fdre_C_CE)      -0.205    15.035    acceleration_z_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.409ns (36.629%)  route 4.168ns (63.371%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.617    11.033    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.725    11.882    spi_master_0_n_26
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575    14.997    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[0]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.033    acceleration_x_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.409ns (36.629%)  route 4.168ns (63.371%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.617    11.033    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.725    11.882    spi_master_0_n_26
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575    14.997    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[1]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.033    acceleration_x_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.409ns (36.629%)  route 4.168ns (63.371%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.617    11.033    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.725    11.882    spi_master_0_n_26
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575    14.997    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[2]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.033    acceleration_x_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.409ns (36.629%)  route 4.168ns (63.371%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.617    11.033    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.157 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.725    11.882    spi_master_0_n_26
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575    14.997    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[3]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.033    acceleration_x_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.409ns (36.753%)  route 4.146ns (63.247%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.627    11.043    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.167 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693    11.860    spi_master_0_n_12
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575    14.997    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[0]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.033    acceleration_y_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.409ns (36.753%)  route 4.146ns (63.247%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.627    11.043    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.167 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693    11.860    spi_master_0_n_12
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575    14.997    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[2]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.033    acceleration_y_int_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.409ns (36.753%)  route 4.146ns (63.247%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.627    11.043    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.167 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693    11.860    spi_master_0_n_12
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575    14.997    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[3]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.033    acceleration_y_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 2.409ns (36.753%)  route 4.146ns (63.247%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.703     5.305    clk_IBUF_BUFG
    SLICE_X6Y135         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  count_reg[1]/Q
                         net (fo=7, routed)           0.678     6.501    spi_master_0/Q[1]
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.157 r  spi_master_0/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    spi_master_0/count_reg[4]_i_2_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  spi_master_0/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.271    spi_master_0/count_reg[8]_i_2_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  spi_master_0/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.385    spi_master_0/count_reg[12]_i_2_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  spi_master_0/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.499    spi_master_0/count_reg[16]_i_2_n_0
    SLICE_X4Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.721 f  spi_master_0/count_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.604     8.325    spi_master_0/count_reg[20]_i_2_n_7
    SLICE_X2Y137         LUT6 (Prop_lut6_I2_O)        0.299     8.624 f  spi_master_0/state[2]_i_16/O
                         net (fo=2, routed)           0.956     9.580    spi_master_0/state[2]_i_16_n_0
    SLICE_X5Y137         LUT4 (Prop_lut4_I3_O)        0.124     9.704 f  spi_master_0/state[2]_i_13/O
                         net (fo=3, routed)           0.589    10.292    spi_master_0/state[2]_i_13_n_0
    SLICE_X7Y137         LUT6 (Prop_lut6_I0_O)        0.124    10.416 f  spi_master_0/count[3]_i_2/O
                         net (fo=7, routed)           0.627    11.043    spi_master_0/count[3]_i_2_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.167 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693    11.860    spi_master_0_n_12
    SLICE_X5Y128         FDRE                                         r  acceleration_y_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575    14.997    clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  acceleration_y_int_reg[4]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.033    acceleration_y_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_tx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y134         FDCE                                         r  spi_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  spi_tx_data_reg[4]/Q
                         net (fo=1, routed)           0.087     1.742    spi_master_0/tx_buffer_reg[5]_0[4]
    SLICE_X2Y134         LUT4 (Prop_lut4_I3_O)        0.045     1.787 r  spi_master_0/tx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     1.787    spi_master_0/tx_buffer[4]_i_1_n_0
    SLICE_X2Y134         FDRE                                         r  spi_master_0/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.865     2.030    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y134         FDRE                                         r  spi_master_0/tx_buffer_reg[4]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.120     1.646    spi_master_0/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 acceleration_z_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  acceleration_z_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  acceleration_z_int_reg[2]/Q
                         net (fo=1, routed)           0.115     1.765    acceleration_z_int_reg_n_0_[2]
    SLICE_X3Y130         FDCE                                         r  acceleration_z_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.860     2.026    clk_IBUF_BUFG
    SLICE_X3Y130         FDCE                                         r  acceleration_z_reg[2]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.070     1.616    acceleration_z_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 spi_master_0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y131         FDCE                                         r  spi_master_0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  spi_master_0/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.114     1.765    spi_rx_data[3]
    SLICE_X7Y132         FDRE                                         r  acceleration_z_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     2.025    clk_IBUF_BUFG
    SLICE_X7Y132         FDRE                                         r  acceleration_z_int_reg[11]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X7Y132         FDRE (Hold_fdre_C_D)         0.070     1.594    acceleration_z_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 acceleration_x_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.587     1.506    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  acceleration_x_int_reg[0]/Q
                         net (fo=1, routed)           0.116     1.764    acceleration_x_int_reg_n_0_[0]
    SLICE_X7Y126         FDCE                                         r  acceleration_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.852     2.018    clk_IBUF_BUFG
    SLICE_X7Y126         FDCE                                         r  acceleration_x_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X7Y126         FDCE (Hold_fdce_C_D)         0.070     1.587    acceleration_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 acceleration_z_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  acceleration_z_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y131         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  acceleration_z_int_reg[6]/Q
                         net (fo=1, routed)           0.112     1.762    acceleration_z_int_reg_n_0_[6]
    SLICE_X6Y132         FDCE                                         r  acceleration_z_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     2.025    clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  acceleration_z_reg[6]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X6Y132         FDCE (Hold_fdce_C_D)         0.060     1.584    acceleration_z_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 spi_master_0/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y131         FDCE                                         r  spi_master_0/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  spi_master_0/rx_data_reg[2]/Q
                         net (fo=6, routed)           0.111     1.761    spi_rx_data[2]
    SLICE_X6Y131         FDRE                                         r  acceleration_y_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X6Y131         FDRE                                         r  acceleration_y_int_reg[10]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y131         FDRE (Hold_fdre_C_D)         0.059     1.582    acceleration_y_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 spi_master_0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.354%)  route 0.118ns (45.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y131         FDCE                                         r  spi_master_0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  spi_master_0/rx_data_reg[1]/Q
                         net (fo=6, routed)           0.118     1.769    spi_rx_data[1]
    SLICE_X7Y130         FDRE                                         r  acceleration_z_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.857     2.023    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  acceleration_z_int_reg[9]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X7Y130         FDRE (Hold_fdre_C_D)         0.066     1.588    acceleration_z_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 acceleration_y_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X6Y131         FDRE                                         r  acceleration_y_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  acceleration_y_int_reg[8]/Q
                         net (fo=1, routed)           0.112     1.786    acceleration_y_int_reg_n_0_[8]
    SLICE_X6Y132         FDCE                                         r  acceleration_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     2.025    clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  acceleration_y_reg[8]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X6Y132         FDCE (Hold_fdce_C_D)         0.075     1.599    acceleration_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 spi_tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X3Y133         FDCE                                         r  spi_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  spi_tx_data_reg[2]/Q
                         net (fo=1, routed)           0.139     1.793    spi_master_0/tx_buffer_reg[5]_0[2]
    SLICE_X2Y133         LUT4 (Prop_lut4_I3_O)        0.045     1.838 r  spi_master_0/tx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    spi_master_0/tx_buffer[2]_i_1_n_0
    SLICE_X2Y133         FDRE                                         r  spi_master_0/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     2.029    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  spi_master_0/tx_buffer_reg[2]/C
                         clock pessimism             -0.503     1.525    
    SLICE_X2Y133         FDRE (Hold_fdre_C_D)         0.121     1.646    spi_master_0/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.590     1.509    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  spi_master_0/rx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  spi_master_0/rx_buffer_reg[3]/Q
                         net (fo=2, routed)           0.130     1.780    spi_master_0/rx_buffer__0[3]
    SLICE_X4Y131         FDRE                                         r  spi_master_0/rx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     2.024    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  spi_master_0/rx_buffer_reg[4]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X4Y131         FDRE (Hold_fdre_C_D)         0.075     1.584    spi_master_0/rx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y134    FSM_sequential_parameter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y133    FSM_sequential_parameter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y128    acceleration_x_int_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    acceleration_x_int_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    acceleration_x_int_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y128    acceleration_x_int_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y128    acceleration_x_int_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y128    acceleration_x_int_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y128    acceleration_x_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y134    FSM_sequential_parameter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y134    FSM_sequential_parameter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y133    FSM_sequential_parameter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y133    FSM_sequential_parameter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y128    acceleration_x_int_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y128    acceleration_x_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    acceleration_x_int_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    acceleration_x_int_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    acceleration_x_int_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    acceleration_x_int_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y134    FSM_sequential_parameter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y134    FSM_sequential_parameter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y133    FSM_sequential_parameter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y133    FSM_sequential_parameter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y128    acceleration_x_int_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y128    acceleration_x_int_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    acceleration_x_int_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    acceleration_x_int_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    acceleration_x_int_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y129    acceleration_x_int_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acceleration_z_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 4.164ns (45.837%)  route 4.921ns (54.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.699     5.301    clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  acceleration_z_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.478     5.779 r  acceleration_z_reg[6]/Q
                         net (fo=1, routed)           4.921    10.700    acceleration_z_OBUF[6]
    J2                   OBUF (Prop_obuf_I_O)         3.686    14.386 r  acceleration_z_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.386    acceleration_z[6]
    J2                                                                r  acceleration_z[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.741ns  (logic 4.033ns (46.141%)  route 4.708ns (53.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.691     5.293    clk_IBUF_BUFG
    SLICE_X6Y127         FDCE                                         r  acceleration_z_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDCE (Prop_fdce_C_Q)         0.518     5.811 r  acceleration_z_reg[4]/Q
                         net (fo=1, routed)           4.708    10.519    acceleration_z_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.515    14.035 r  acceleration_z_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.035    acceleration_z[4]
    K1                                                                r  acceleration_z[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 3.964ns (45.850%)  route 4.682ns (54.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.691     5.293    clk_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  acceleration_z_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDCE (Prop_fdce_C_Q)         0.456     5.749 r  acceleration_z_reg[9]/Q
                         net (fo=1, routed)           4.682    10.431    acceleration_z_OBUF[9]
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.940 r  acceleration_z_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.940    acceleration_z[9]
    J3                                                                r  acceleration_z[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.447ns  (logic 3.972ns (47.029%)  route 4.474ns (52.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.691     5.293    clk_IBUF_BUFG
    SLICE_X7Y127         FDCE                                         r  acceleration_z_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDCE (Prop_fdce_C_Q)         0.456     5.749 r  acceleration_z_reg[10]/Q
                         net (fo=1, routed)           4.474    10.224    acceleration_z_OBUF[10]
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.740 r  acceleration_z_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.740    acceleration_z[10]
    J4                                                                r  acceleration_z[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 4.070ns (48.414%)  route 4.337ns (51.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.690     5.292    clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  acceleration_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.518     5.810 r  acceleration_x_reg[10]/Q
                         net (fo=1, routed)           4.337    10.147    acceleration_x_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    13.700 r  acceleration_x_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.700    acceleration_x[10]
    U14                                                               r  acceleration_x[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 4.047ns (49.456%)  route 4.136ns (50.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.699     5.301    clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  acceleration_z_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.819 r  acceleration_z_reg[5]/Q
                         net (fo=1, routed)           4.136     9.956    acceleration_z_OBUF[5]
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.485 r  acceleration_z_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.485    acceleration_z[5]
    F6                                                                r  acceleration_z[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 4.042ns (49.879%)  route 4.062ns (50.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.699     5.301    clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  acceleration_z_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.819 r  acceleration_z_reg[11]/Q
                         net (fo=1, routed)           4.062     9.881    acceleration_z_OBUF[11]
    E6                   OBUF (Prop_obuf_I_O)         3.524    13.406 r  acceleration_z_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.406    acceleration_z[11]
    E6                                                                r  acceleration_z[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.011ns (50.243%)  route 3.972ns (49.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.691     5.293    clk_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  acceleration_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDCE (Prop_fdce_C_Q)         0.456     5.749 r  acceleration_x_reg[7]/Q
                         net (fo=1, routed)           3.972     9.722    acceleration_x_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    13.277 r  acceleration_x_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.277    acceleration_x[7]
    U16                                                               r  acceleration_x[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 4.060ns (50.879%)  route 3.920ns (49.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.691     5.293    clk_IBUF_BUFG
    SLICE_X6Y127         FDCE                                         r  acceleration_z_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDCE (Prop_fdce_C_Q)         0.518     5.811 r  acceleration_z_reg[7]/Q
                         net (fo=1, routed)           3.920     9.731    acceleration_z_OBUF[7]
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.273 r  acceleration_z_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.273    acceleration_z[7]
    G6                                                                r  acceleration_z[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_x[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.975ns  (logic 4.008ns (50.255%)  route 3.967ns (49.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.690     5.292    clk_IBUF_BUFG
    SLICE_X5Y126         FDCE                                         r  acceleration_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDCE (Prop_fdce_C_Q)         0.456     5.748 r  acceleration_x_reg[5]/Q
                         net (fo=1, routed)           3.967     9.715    acceleration_x_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.267 r  acceleration_x_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.267    acceleration_x[5]
    V17                                                               r  acceleration_x[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 0.965ns (58.147%)  route 0.695ns (41.853%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X1Y131         FDPE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.651 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.695     2.346    mosi_TRI
    F14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.170 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.170    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.388ns (79.859%)  route 0.350ns (20.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.589     1.508    clk_IBUF_BUFG
    SLICE_X3Y129         FDCE                                         r  acceleration_z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  acceleration_z_reg[0]/Q
                         net (fo=1, routed)           0.350     1.999    acceleration_z_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.246 r  acceleration_z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.246    acceleration_z[0]
    E16                                                               r  acceleration_z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.380ns (79.419%)  route 0.358ns (20.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.591     1.510    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y131         FDPE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.651 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.358     2.009    lopt
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.248 r  ss_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.248    ss_n[0]
    D15                                                               r  ss_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.357ns (75.718%)  route 0.435ns (24.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.504    clk_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  acceleration_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  acceleration_y_reg[10]/Q
                         net (fo=1, routed)           0.435     2.081    acceleration_y_OBUF[10]
    G16                  OBUF (Prop_obuf_I_O)         1.216     3.296 r  acceleration_y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.296    acceleration_y[10]
    G16                                                               r  acceleration_y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.805ns  (logic 1.391ns (77.036%)  route 0.415ns (22.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.504    clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  acceleration_z_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  acceleration_z_reg[3]/Q
                         net (fo=1, routed)           0.415     2.083    acceleration_z_OBUF[3]
    H16                  OBUF (Prop_obuf_I_O)         1.227     3.310 r  acceleration_z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.310    acceleration_z[3]
    H16                                                               r  acceleration_z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.369ns (75.277%)  route 0.450ns (24.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.504    clk_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  acceleration_y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  acceleration_y_reg[11]/Q
                         net (fo=1, routed)           0.450     2.095    acceleration_y_OBUF[11]
    H14                  OBUF (Prop_obuf_I_O)         1.228     3.323 r  acceleration_y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.323    acceleration_y[11]
    H14                                                               r  acceleration_y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.387ns (75.406%)  route 0.452ns (24.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.585     1.504    clk_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  acceleration_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y126         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  acceleration_y_reg[9]/Q
                         net (fo=1, routed)           0.452     2.121    acceleration_y_OBUF[9]
    F16                  OBUF (Prop_obuf_I_O)         1.223     3.344 r  acceleration_y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.344    acceleration_y[9]
    F16                                                               r  acceleration_y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.401ns (75.219%)  route 0.462ns (24.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.505    clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  acceleration_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  acceleration_y_reg[4]/Q
                         net (fo=1, routed)           0.462     2.131    acceleration_y_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.237     3.368 r  acceleration_y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.368    acceleration_y[4]
    D17                                                               r  acceleration_y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.402ns (75.106%)  route 0.465ns (24.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.586     1.505    clk_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  acceleration_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  acceleration_y_reg[5]/Q
                         net (fo=1, routed)           0.465     2.134    acceleration_y_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         1.238     3.373 r  acceleration_y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.373    acceleration_y[5]
    E17                                                               r  acceleration_y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acceleration_z_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acceleration_z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.415ns (75.818%)  route 0.451ns (24.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X6Y132         FDCE                                         r  acceleration_z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.164     1.674 r  acceleration_z_reg[1]/Q
                         net (fo=1, routed)           0.451     2.126    acceleration_z_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.251     3.377 r  acceleration_z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.377    acceleration_z[1]
    F13                                                               r  acceleration_z[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_z_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 1.726ns (27.142%)  route 4.632ns (72.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.945     4.422    spi_master_0/reset_n_IBUF
    SLICE_X7Y134         LUT4 (Prop_lut4_I2_O)        0.124     4.546 f  spi_master_0/acceleration_x_int[11]_i_3/O
                         net (fo=4, routed)           1.107     5.653    spi_master_0/acceleration_x_int[11]_i_3_n_0
    SLICE_X6Y131         LUT6 (Prop_lut6_I5_O)        0.124     5.777 r  spi_master_0/acceleration_z_int[7]_i_1/O
                         net (fo=8, routed)           0.580     6.358    spi_master_0_n_28
    SLICE_X7Y131         FDRE                                         r  acceleration_z_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     4.999    clk_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  acceleration_z_int_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_x_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.311ns  (logic 1.962ns (31.084%)  route 4.349ns (68.916%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.824     5.255    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.331     5.586 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.725     6.311    spi_master_0_n_26
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_x_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.311ns  (logic 1.962ns (31.084%)  route 4.349ns (68.916%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.824     5.255    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.331     5.586 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.725     6.311    spi_master_0_n_26
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_x_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.311ns  (logic 1.962ns (31.084%)  route 4.349ns (68.916%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.824     5.255    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.331     5.586 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.725     6.311    spi_master_0_n_26
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_x_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.311ns  (logic 1.962ns (31.084%)  route 4.349ns (68.916%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.824     5.255    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I5_O)        0.331     5.586 r  spi_master_0/acceleration_x_int[7]_i_1/O
                         net (fo=8, routed)           0.725     6.311    spi_master_0_n_26
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X7Y128         FDRE                                         r  acceleration_x_int_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_y_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.962ns (31.148%)  route 4.336ns (68.852%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.843     5.274    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I2_O)        0.331     5.605 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693     6.298    spi_master_0_n_12
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_y_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.962ns (31.148%)  route 4.336ns (68.852%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.843     5.274    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I2_O)        0.331     5.605 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693     6.298    spi_master_0_n_12
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_y_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.962ns (31.148%)  route 4.336ns (68.852%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.843     5.274    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I2_O)        0.331     5.605 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693     6.298    spi_master_0_n_12
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  acceleration_y_int_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_y_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.962ns (31.148%)  route 4.336ns (68.852%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.843     5.274    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I2_O)        0.331     5.605 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693     6.298    spi_master_0_n_12
    SLICE_X5Y128         FDRE                                         r  acceleration_y_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  acceleration_y_int_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            acceleration_y_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 1.962ns (31.148%)  route 4.336ns (68.852%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          2.801     4.278    spi_master_0/reset_n_IBUF
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.153     4.431 f  spi_master_0/acceleration_x_int[7]_i_3/O
                         net (fo=2, routed)           0.843     5.274    spi_master_0/acceleration_x_int[7]_i_3_n_0
    SLICE_X6Y133         LUT6 (Prop_lut6_I2_O)        0.331     5.605 r  spi_master_0/acceleration_y_int[7]_i_1/O
                         net (fo=8, routed)           0.693     6.298    spi_master_0_n_12
    SLICE_X5Y128         FDRE                                         r  acceleration_y_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.575     4.997    clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  acceleration_y_int_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.247ns (37.127%)  route 0.419ns (62.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.419     0.667    spi_master_0/D[0]
    SLICE_X4Y131         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.859     2.024    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.290ns (29.762%)  route 0.685ns (70.238%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.685     0.931    spi_master_0/reset_n_IBUF
    SLICE_X3Y131         LUT5 (Prop_lut5_I1_O)        0.045     0.976 r  spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000     0.976    spi_master_0/assert_data_i_1_n_0
    SLICE_X3Y131         FDRE                                         r  spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.862     2.027    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  spi_master_0/assert_data_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_ratio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.290ns (28.110%)  route 0.743ns (71.890%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.743     0.988    spi_master_0/reset_n_IBUF
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.045     1.033 r  spi_master_0/clk_ratio[2]_i_1/O
                         net (fo=1, routed)           0.000     1.033    spi_master_0/clk_ratio[2]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  spi_master_0/clk_ratio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     2.029    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  spi_master_0/clk_ratio_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_ratio_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.293ns (28.319%)  route 0.743ns (71.681%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.743     0.988    spi_master_0/reset_n_IBUF
    SLICE_X1Y133         LUT4 (Prop_lut4_I1_O)        0.048     1.036 r  spi_master_0/clk_ratio[31]_i_1/O
                         net (fo=1, routed)           0.000     1.036    spi_master_0/clk_ratio[31]_i_1_n_0
    SLICE_X1Y133         FDRE                                         r  spi_master_0/clk_ratio_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     2.029    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y133         FDRE                                         r  spi_master_0/clk_ratio_reg[31]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/continue_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.290ns (27.028%)  route 0.784ns (72.972%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.784     1.030    spi_master_0/reset_n_IBUF
    SLICE_X2Y132         LUT5 (Prop_lut5_I4_O)        0.045     1.075 r  spi_master_0/continue_i_1/O
                         net (fo=1, routed)           0.000     1.075    spi_master_0/continue_i_1_n_0
    SLICE_X2Y132         FDRE                                         r  spi_master_0/continue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     2.028    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y132         FDRE                                         r  spi_master_0/continue_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.290ns (25.446%)  route 0.851ns (74.554%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.851     1.096    spi_master_0/reset_n_IBUF
    SLICE_X1Y132         LUT6 (Prop_lut6_I2_O)        0.045     1.141 r  spi_master_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.141    spi_master_0/count[1]_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  spi_master_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     2.028    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  spi_master_0/count_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.290ns (24.911%)  route 0.875ns (75.089%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.875     1.121    spi_master_0/reset_n_IBUF
    SLICE_X1Y132         LUT6 (Prop_lut6_I2_O)        0.045     1.166 r  spi_master_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.166    spi_master_0/count[2]_i_1_n_0
    SLICE_X1Y132         FDRE                                         r  spi_master_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.863     2.028    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  spi_master_0/count_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/clk_toggles_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.290ns (24.313%)  route 0.904ns (75.687%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.782     1.027    spi_master_0/reset_n_IBUF
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.045     1.072 r  spi_master_0/clk_toggles[4]_i_2/O
                         net (fo=5, routed)           0.122     1.195    spi_master_0/clk_toggles[4]_i_2_n_0
    SLICE_X2Y130         FDRE                                         r  spi_master_0/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.860     2.026    spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  spi_master_0/clk_toggles_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.290ns (23.519%)  route 0.944ns (76.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.814     1.060    spi_master_0/reset_n_IBUF
    SLICE_X1Y132         LUT4 (Prop_lut4_I1_O)        0.045     1.105 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=29, routed)          0.130     1.235    spi_master_0/assert_data0
    SLICE_X0Y133         FDRE                                         r  spi_master_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     2.029    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  spi_master_0/count_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            spi_master_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.290ns (23.519%)  route 0.944ns (76.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  reset_n_IBUF_inst/O
                         net (fo=21, routed)          0.814     1.060    spi_master_0/reset_n_IBUF
    SLICE_X1Y132         LUT4 (Prop_lut4_I1_O)        0.045     1.105 r  spi_master_0/count[31]_i_1__0/O
                         net (fo=29, routed)          0.130     1.235    spi_master_0/assert_data0
    SLICE_X0Y133         FDRE                                         r  spi_master_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.864     2.029    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  spi_master_0/count_reg[6]/C





