; RUN: llvm-ie -arch=riscv -disable-pseudo -riscv-ext "i" | FileCheck -check-prefix=I_EXT %s
; RUN: llvm-ie -arch=riscv -disable-pseudo -riscv-ext "d" | FileCheck -check-prefix=D_EXT %s
; RUN: llvm-ie -arch=riscv -disable-pseudo -riscv-ext "all&a" | FileCheck -check-prefix=A_EXT %s
; RUN: llvm-ie -arch=riscv -disable-pseudo -riscv-ext "a + c" | FileCheck -check-prefix=A_AND_C_EXT %s
; RUN: llvm-ie -arch=riscv -disable-pseudo -riscv-ext "d&c" | FileCheck -check-prefix=DC_EXT %s
; RUN: llvm-ie -arch=riscv -disable-pseudo -riscv-ext "d - c" | FileCheck -check-prefix=D_EXT_EXCLUDED_C %s
; RUN: llvm-ie -arch=riscv -disable-pseudo -riscv-ext "v - d - f" | FileCheck -check-prefix=V_EXT_EXCLUDED_D_F %s

; RUN: llvm-ie -arch=riscv -disable-pseudo -riscv-ext "XTHeadFMemIdx" | FileCheck -check-prefix=XTHeadFMemIdx_EXT %s

; I_EXT: ADD
; I_EXT-NEXT: ADDI
; I_EXT-NEXT: ADDIW
; I_EXT-NEXT: ADDW
; I_EXT-NEXT: AND
; I_EXT-NEXT: ANDI
; I_EXT-NEXT: AUIPC
; I_EXT-NEXT: BEQ
; I_EXT-NEXT: BGE
; I_EXT-NEXT: BGEU
; I_EXT-NEXT: BLT
; I_EXT-NEXT: BLTU
; I_EXT-NEXT: BNE
; I_EXT-NEXT: EBREAK
; I_EXT-NEXT: ECALL
; I_EXT-NEXT: FENCE
; I_EXT-NEXT: FENCE_I
; I_EXT-NEXT: FENCE_TSO
; I_EXT-NEXT: JAL
; I_EXT-NEXT: JALR
; I_EXT-NEXT: LB
; I_EXT-NEXT: LBU
; I_EXT-NEXT: LD
; I_EXT-NEXT: LH
; I_EXT-NEXT: LHU
; I_EXT-NEXT: LUI
; I_EXT-NEXT: LW
; I_EXT-NEXT: LWU
; I_EXT-NEXT: OR
; I_EXT-NEXT: ORI
; I_EXT-NEXT: SB
; I_EXT-NEXT: SD
; I_EXT-NEXT: SH
; I_EXT-NEXT: SLL
; I_EXT-NEXT: SLLI
; I_EXT-NEXT: SLLIW
; I_EXT-NEXT: SLLW
; I_EXT-NEXT: SLT
; I_EXT-NEXT: SLTI
; I_EXT-NEXT: SLTIU
; I_EXT-NEXT: SLTU
; I_EXT-NEXT: SRA
; I_EXT-NEXT: SRAI
; I_EXT-NEXT: SRAIW
; I_EXT-NEXT: SRAW
; I_EXT-NEXT: SRL
; I_EXT-NEXT: SRLI
; I_EXT-NEXT: SRLIW
; I_EXT-NEXT: SRLW
; I_EXT-NEXT: SUB
; I_EXT-NEXT: SUBW
; I_EXT-NEXT: SW
; I_EXT-NEXT: XOR
; I_EXT-NEXT: XORI
; I_EXT-EMPTY:

; D_EXT: C_FLD
; D_EXT-NEXT: C_FLDSP
; D_EXT-NEXT: C_FLW
; D_EXT-NEXT: C_FLWSP
; D_EXT-NEXT: C_FSD
; D_EXT-NEXT: C_FSDSP
; D_EXT-NEXT: C_FSW
; D_EXT-NEXT: C_FSWSP
; D_EXT-NEXT: FADD_D
; D_EXT-NEXT: FADD_S
; D_EXT-NEXT: FCLASS_D
; D_EXT-NEXT: FCLASS_S
; D_EXT-NEXT: FCVTMOD_W_D
; D_EXT-NEXT: FCVT_D_H
; D_EXT-NEXT: FCVT_D_L
; D_EXT-NEXT: FCVT_D_LU
; D_EXT-NEXT: FCVT_D_S
; D_EXT-NEXT: FCVT_D_W
; D_EXT-NEXT: FCVT_D_WU
; D_EXT-NEXT: FCVT_H_D
; D_EXT-NEXT: FCVT_LU_D
; D_EXT-NEXT: FCVT_LU_S
; D_EXT-NEXT: FCVT_L_D
; D_EXT-NEXT: FCVT_L_S
; D_EXT-NEXT: FCVT_S_D
; D_EXT-NEXT: FCVT_S_L
; D_EXT-NEXT: FCVT_S_LU
; D_EXT-NEXT: FCVT_S_W
; D_EXT-NEXT: FCVT_S_WU
; D_EXT-NEXT: FCVT_WU_D
; D_EXT-NEXT: FCVT_WU_S
; D_EXT-NEXT: FCVT_W_D
; D_EXT-NEXT: FCVT_W_S
; D_EXT-NEXT: FDIV_D
; D_EXT-NEXT: FDIV_S
; D_EXT-NEXT: FEQ_D
; D_EXT-NEXT: FEQ_S
; D_EXT-NEXT: FLD
; D_EXT-NEXT: FLEQ_D
; D_EXT-NEXT: FLE_D
; D_EXT-NEXT: FLE_S
; D_EXT-NEXT: FLI_D
; D_EXT-NEXT: FLTQ_D
; D_EXT-NEXT: FLT_D
; D_EXT-NEXT: FLT_S
; D_EXT-NEXT: FLW
; D_EXT-NEXT: FMADD_D
; D_EXT-NEXT: FMADD_S
; D_EXT-NEXT: FMAXM_D
; D_EXT-NEXT: FMAX_D
; D_EXT-NEXT: FMAX_S
; D_EXT-NEXT: FMINM_D
; D_EXT-NEXT: FMIN_D
; D_EXT-NEXT: FMIN_S
; D_EXT-NEXT: FMSUB_D
; D_EXT-NEXT: FMSUB_S
; D_EXT-NEXT: FMUL_D
; D_EXT-NEXT: FMUL_S
; D_EXT-NEXT: FMVH_X_D
; D_EXT-NEXT: FMVP_D_X
; D_EXT-NEXT: FMV_D_X
; D_EXT-NEXT: FMV_W_X
; D_EXT-NEXT: FMV_X_D
; D_EXT-NEXT: FMV_X_W
; D_EXT-NEXT: FNMADD_D
; D_EXT-NEXT: FNMADD_S
; D_EXT-NEXT: FNMSUB_D
; D_EXT-NEXT: FNMSUB_S
; D_EXT-NEXT: FROUNDNX_D
; D_EXT-NEXT: FROUND_D
; D_EXT-NEXT: FSD
; D_EXT-NEXT: FSGNJN_D
; D_EXT-NEXT: FSGNJN_S
; D_EXT-NEXT: FSGNJX_D
; D_EXT-NEXT: FSGNJX_S
; D_EXT-NEXT: FSGNJ_D
; D_EXT-NEXT: FSGNJ_S
; D_EXT-NEXT: FSQRT_D
; D_EXT-NEXT: FSQRT_S
; D_EXT-NEXT: FSUB_D
; D_EXT-NEXT: FSUB_S
; D_EXT-NEXT: FSW
; D_EXT-EMPTY:

; A_EXT: AMOADD_D
; A_EXT-NEXT: AMOADD_D_AQ
; A_EXT-NEXT: AMOADD_D_AQ_RL
; A_EXT-NEXT: AMOADD_D_RL
; A_EXT-NEXT: AMOADD_W
; A_EXT-NEXT: AMOADD_W_AQ
; A_EXT-NEXT: AMOADD_W_AQ_RL
; A_EXT-NEXT: AMOADD_W_RL
; A_EXT-NEXT: AMOAND_D
; A_EXT-NEXT: AMOAND_D_AQ
; A_EXT-NEXT: AMOAND_D_AQ_RL
; A_EXT-NEXT: AMOAND_D_RL
; A_EXT-NEXT: AMOAND_W
; A_EXT-NEXT: AMOAND_W_AQ
; A_EXT-NEXT: AMOAND_W_AQ_RL
; A_EXT-NEXT: AMOAND_W_RL
; A_EXT-NEXT: AMOMAXU_D
; A_EXT-NEXT: AMOMAXU_D_AQ
; A_EXT-NEXT: AMOMAXU_D_AQ_RL
; A_EXT-NEXT: AMOMAXU_D_RL
; A_EXT-NEXT: AMOMAXU_W
; A_EXT-NEXT: AMOMAXU_W_AQ
; A_EXT-NEXT: AMOMAXU_W_AQ_RL
; A_EXT-NEXT: AMOMAXU_W_RL
; A_EXT-NEXT: AMOMAX_D
; A_EXT-NEXT: AMOMAX_D_AQ
; A_EXT-NEXT: AMOMAX_D_AQ_RL
; A_EXT-NEXT: AMOMAX_D_RL
; A_EXT-NEXT: AMOMAX_W
; A_EXT-NEXT: AMOMAX_W_AQ
; A_EXT-NEXT: AMOMAX_W_AQ_RL
; A_EXT-NEXT: AMOMAX_W_RL
; A_EXT-NEXT: AMOMINU_D
; A_EXT-NEXT: AMOMINU_D_AQ
; A_EXT-NEXT: AMOMINU_D_AQ_RL
; A_EXT-NEXT: AMOMINU_D_RL
; A_EXT-NEXT: AMOMINU_W
; A_EXT-NEXT: AMOMINU_W_AQ
; A_EXT-NEXT: AMOMINU_W_AQ_RL
; A_EXT-NEXT: AMOMINU_W_RL
; A_EXT-NEXT: AMOMIN_D
; A_EXT-NEXT: AMOMIN_D_AQ
; A_EXT-NEXT: AMOMIN_D_AQ_RL
; A_EXT-NEXT: AMOMIN_D_RL
; A_EXT-NEXT: AMOMIN_W
; A_EXT-NEXT: AMOMIN_W_AQ
; A_EXT-NEXT: AMOMIN_W_AQ_RL
; A_EXT-NEXT: AMOMIN_W_RL
; A_EXT-NEXT: AMOOR_D
; A_EXT-NEXT: AMOOR_D_AQ
; A_EXT-NEXT: AMOOR_D_AQ_RL
; A_EXT-NEXT: AMOOR_D_RL
; A_EXT-NEXT: AMOOR_W
; A_EXT-NEXT: AMOOR_W_AQ
; A_EXT-NEXT: AMOOR_W_AQ_RL
; A_EXT-NEXT: AMOOR_W_RL
; A_EXT-NEXT: AMOSWAP_D
; A_EXT-NEXT: AMOSWAP_D_AQ
; A_EXT-NEXT: AMOSWAP_D_AQ_RL
; A_EXT-NEXT: AMOSWAP_D_RL
; A_EXT-NEXT: AMOSWAP_W
; A_EXT-NEXT: AMOSWAP_W_AQ
; A_EXT-NEXT: AMOSWAP_W_AQ_RL
; A_EXT-NEXT: AMOSWAP_W_RL
; A_EXT-NEXT: AMOXOR_D
; A_EXT-NEXT: AMOXOR_D_AQ
; A_EXT-NEXT: AMOXOR_D_AQ_RL
; A_EXT-NEXT: AMOXOR_D_RL
; A_EXT-NEXT: AMOXOR_W
; A_EXT-NEXT: AMOXOR_W_AQ
; A_EXT-NEXT: AMOXOR_W_AQ_RL
; A_EXT-NEXT: AMOXOR_W_RL
; A_EXT-NEXT: LR_D
; A_EXT-NEXT: LR_D_AQ
; A_EXT-NEXT: LR_D_AQ_RL
; A_EXT-NEXT: LR_D_RL
; A_EXT-NEXT: LR_W
; A_EXT-NEXT: LR_W_AQ
; A_EXT-NEXT: LR_W_AQ_RL
; A_EXT-NEXT: LR_W_RL
; A_EXT-NEXT: SC_D
; A_EXT-NEXT: SC_D_AQ
; A_EXT-NEXT: SC_D_AQ_RL
; A_EXT-NEXT: SC_D_RL
; A_EXT-NEXT: SC_W
; A_EXT-NEXT: SC_W_AQ
; A_EXT-NEXT: SC_W_AQ_RL
; A_EXT-NEXT: SC_W_RL
; A_EXT-EMPTY:

; A_AND_C_EXT: AMOADD_D
; A_AND_C_EXT-NEXT: AMOADD_D_AQ
; A_AND_C_EXT-NEXT: AMOADD_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOADD_D_RL
; A_AND_C_EXT-NEXT: AMOADD_W
; A_AND_C_EXT-NEXT: AMOADD_W_AQ
; A_AND_C_EXT-NEXT: AMOADD_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOADD_W_RL
; A_AND_C_EXT-NEXT: AMOAND_D
; A_AND_C_EXT-NEXT: AMOAND_D_AQ
; A_AND_C_EXT-NEXT: AMOAND_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOAND_D_RL
; A_AND_C_EXT-NEXT: AMOAND_W
; A_AND_C_EXT-NEXT: AMOAND_W_AQ
; A_AND_C_EXT-NEXT: AMOAND_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOAND_W_RL
; A_AND_C_EXT-NEXT: AMOMAXU_D
; A_AND_C_EXT-NEXT: AMOMAXU_D_AQ
; A_AND_C_EXT-NEXT: AMOMAXU_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOMAXU_D_RL
; A_AND_C_EXT-NEXT: AMOMAXU_W
; A_AND_C_EXT-NEXT: AMOMAXU_W_AQ
; A_AND_C_EXT-NEXT: AMOMAXU_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOMAXU_W_RL
; A_AND_C_EXT-NEXT: AMOMAX_D
; A_AND_C_EXT-NEXT: AMOMAX_D_AQ
; A_AND_C_EXT-NEXT: AMOMAX_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOMAX_D_RL
; A_AND_C_EXT-NEXT: AMOMAX_W
; A_AND_C_EXT-NEXT: AMOMAX_W_AQ
; A_AND_C_EXT-NEXT: AMOMAX_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOMAX_W_RL
; A_AND_C_EXT-NEXT: AMOMINU_D
; A_AND_C_EXT-NEXT: AMOMINU_D_AQ
; A_AND_C_EXT-NEXT: AMOMINU_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOMINU_D_RL
; A_AND_C_EXT-NEXT: AMOMINU_W
; A_AND_C_EXT-NEXT: AMOMINU_W_AQ
; A_AND_C_EXT-NEXT: AMOMINU_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOMINU_W_RL
; A_AND_C_EXT-NEXT: AMOMIN_D
; A_AND_C_EXT-NEXT: AMOMIN_D_AQ
; A_AND_C_EXT-NEXT: AMOMIN_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOMIN_D_RL
; A_AND_C_EXT-NEXT: AMOMIN_W
; A_AND_C_EXT-NEXT: AMOMIN_W_AQ
; A_AND_C_EXT-NEXT: AMOMIN_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOMIN_W_RL
; A_AND_C_EXT-NEXT: AMOOR_D
; A_AND_C_EXT-NEXT: AMOOR_D_AQ
; A_AND_C_EXT-NEXT: AMOOR_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOOR_D_RL
; A_AND_C_EXT-NEXT: AMOOR_W
; A_AND_C_EXT-NEXT: AMOOR_W_AQ
; A_AND_C_EXT-NEXT: AMOOR_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOOR_W_RL
; A_AND_C_EXT-NEXT: AMOSWAP_D
; A_AND_C_EXT-NEXT: AMOSWAP_D_AQ
; A_AND_C_EXT-NEXT: AMOSWAP_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOSWAP_D_RL
; A_AND_C_EXT-NEXT: AMOSWAP_W
; A_AND_C_EXT-NEXT: AMOSWAP_W_AQ
; A_AND_C_EXT-NEXT: AMOSWAP_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOSWAP_W_RL
; A_AND_C_EXT-NEXT: AMOXOR_D
; A_AND_C_EXT-NEXT: AMOXOR_D_AQ
; A_AND_C_EXT-NEXT: AMOXOR_D_AQ_RL
; A_AND_C_EXT-NEXT: AMOXOR_D_RL
; A_AND_C_EXT-NEXT: AMOXOR_W
; A_AND_C_EXT-NEXT: AMOXOR_W_AQ
; A_AND_C_EXT-NEXT: AMOXOR_W_AQ_RL
; A_AND_C_EXT-NEXT: AMOXOR_W_RL
; A_AND_C_EXT-NEXT: C_ADD
; A_AND_C_EXT-NEXT: C_ADDI
; A_AND_C_EXT-NEXT: C_ADDI16SP
; A_AND_C_EXT-NEXT: C_ADDI4SPN
; A_AND_C_EXT-NEXT: C_ADDIW
; A_AND_C_EXT-NEXT: C_ADDI_HINT_IMM_ZERO
; A_AND_C_EXT-NEXT: C_ADDW
; A_AND_C_EXT-NEXT: C_ADD_HINT
; A_AND_C_EXT-NEXT: C_AND
; A_AND_C_EXT-NEXT: C_ANDI
; A_AND_C_EXT-NEXT: C_BEQZ
; A_AND_C_EXT-NEXT: C_BNEZ
; A_AND_C_EXT-NEXT: C_EBREAK
; A_AND_C_EXT-NEXT: C_FLD
; A_AND_C_EXT-NEXT: C_FLDSP
; A_AND_C_EXT-NEXT: C_FLW
; A_AND_C_EXT-NEXT: C_FLWSP
; A_AND_C_EXT-NEXT: C_FSD
; A_AND_C_EXT-NEXT: C_FSDSP
; A_AND_C_EXT-NEXT: C_FSW
; A_AND_C_EXT-NEXT: C_FSWSP
; A_AND_C_EXT-NEXT: C_J
; A_AND_C_EXT-NEXT: C_JAL
; A_AND_C_EXT-NEXT: C_JALR
; A_AND_C_EXT-NEXT: C_JR
; A_AND_C_EXT-NEXT: C_LD
; A_AND_C_EXT-NEXT: C_LDSP
; A_AND_C_EXT-NEXT: C_LI
; A_AND_C_EXT-NEXT: C_LI_HINT
; A_AND_C_EXT-NEXT: C_LUI
; A_AND_C_EXT-NEXT: C_LUI_HINT
; A_AND_C_EXT-NEXT: C_LW
; A_AND_C_EXT-NEXT: C_LWSP
; A_AND_C_EXT-NEXT: C_MV
; A_AND_C_EXT-NEXT: C_MV_HINT
; A_AND_C_EXT-NEXT: C_NOP
; A_AND_C_EXT-NEXT: C_NOP_HINT
; A_AND_C_EXT-NEXT: C_OR
; A_AND_C_EXT-NEXT: C_SD
; A_AND_C_EXT-NEXT: C_SDSP
; A_AND_C_EXT-NEXT: C_SLLI
; A_AND_C_EXT-NEXT: C_SLLI64_HINT
; A_AND_C_EXT-NEXT: C_SLLI_HINT
; A_AND_C_EXT-NEXT: C_SRAI
; A_AND_C_EXT-NEXT: C_SRAI64_HINT
; A_AND_C_EXT-NEXT: C_SRLI
; A_AND_C_EXT-NEXT: C_SRLI64_HINT
; A_AND_C_EXT-NEXT: C_SUB
; A_AND_C_EXT-NEXT: C_SUBW
; A_AND_C_EXT-NEXT: C_SW
; A_AND_C_EXT-NEXT: C_SWSP
; A_AND_C_EXT-NEXT: C_UNIMP
; A_AND_C_EXT-NEXT: C_XOR
; A_AND_C_EXT-NEXT: LR_D
; A_AND_C_EXT-NEXT: LR_D_AQ
; A_AND_C_EXT-NEXT: LR_D_AQ_RL
; A_AND_C_EXT-NEXT: LR_D_RL
; A_AND_C_EXT-NEXT: LR_W
; A_AND_C_EXT-NEXT: LR_W_AQ
; A_AND_C_EXT-NEXT: LR_W_AQ_RL
; A_AND_C_EXT-NEXT: LR_W_RL
; A_AND_C_EXT-NEXT: SC_D
; A_AND_C_EXT-NEXT: SC_D_AQ
; A_AND_C_EXT-NEXT: SC_D_AQ_RL
; A_AND_C_EXT-NEXT: SC_D_RL
; A_AND_C_EXT-NEXT: SC_W
; A_AND_C_EXT-NEXT: SC_W_AQ
; A_AND_C_EXT-NEXT: SC_W_AQ_RL
; A_AND_C_EXT-NEXT: SC_W_RL
; A_AND_C_EXT-EMPTY:

; DC_EXT: C_FLD
; DC_EXT-NEXT: C_FLDSP
; DC_EXT-NEXT: C_FLW
; DC_EXT-NEXT: C_FLWSP
; DC_EXT-NEXT: C_FSD
; DC_EXT-NEXT: C_FSDSP
; DC_EXT-NEXT: C_FSW
; DC_EXT-NEXT: C_FSWSP
; DC_EXT-EMPTY:

; D_EXT_EXCLUDED_C: FADD_D
; D_EXT_EXCLUDED_C-NEXT: FADD_S
; D_EXT_EXCLUDED_C-NEXT: FCLASS_D
; D_EXT_EXCLUDED_C-NEXT: FCLASS_S
; D_EXT_EXCLUDED_C-NEXT: FCVTMOD_W_D
; D_EXT_EXCLUDED_C-NEXT: FCVT_D_H
; D_EXT_EXCLUDED_C-NEXT: FCVT_D_L
; D_EXT_EXCLUDED_C-NEXT: FCVT_D_LU
; D_EXT_EXCLUDED_C-NEXT: FCVT_D_S
; D_EXT_EXCLUDED_C-NEXT: FCVT_D_W
; D_EXT_EXCLUDED_C-NEXT: FCVT_D_WU
; D_EXT_EXCLUDED_C-NEXT: FCVT_H_D
; D_EXT_EXCLUDED_C-NEXT: FCVT_LU_D
; D_EXT_EXCLUDED_C-NEXT: FCVT_LU_S
; D_EXT_EXCLUDED_C-NEXT: FCVT_L_D
; D_EXT_EXCLUDED_C-NEXT: FCVT_L_S
; D_EXT_EXCLUDED_C-NEXT: FCVT_S_D
; D_EXT_EXCLUDED_C-NEXT: FCVT_S_L
; D_EXT_EXCLUDED_C-NEXT: FCVT_S_LU
; D_EXT_EXCLUDED_C-NEXT: FCVT_S_W
; D_EXT_EXCLUDED_C-NEXT: FCVT_S_WU
; D_EXT_EXCLUDED_C-NEXT: FCVT_WU_D
; D_EXT_EXCLUDED_C-NEXT: FCVT_WU_S
; D_EXT_EXCLUDED_C-NEXT: FCVT_W_D
; D_EXT_EXCLUDED_C-NEXT: FCVT_W_S
; D_EXT_EXCLUDED_C-NEXT: FDIV_D
; D_EXT_EXCLUDED_C-NEXT: FDIV_S
; D_EXT_EXCLUDED_C-NEXT: FEQ_D
; D_EXT_EXCLUDED_C-NEXT: FEQ_S
; D_EXT_EXCLUDED_C-NEXT: FLD
; D_EXT_EXCLUDED_C-NEXT: FLEQ_D
; D_EXT_EXCLUDED_C-NEXT: FLE_D
; D_EXT_EXCLUDED_C-NEXT: FLE_S
; D_EXT_EXCLUDED_C-NEXT: FLI_D
; D_EXT_EXCLUDED_C-NEXT: FLTQ_D
; D_EXT_EXCLUDED_C-NEXT: FLT_D
; D_EXT_EXCLUDED_C-NEXT: FLT_S
; D_EXT_EXCLUDED_C-NEXT: FLW
; D_EXT_EXCLUDED_C-NEXT: FMADD_D
; D_EXT_EXCLUDED_C-NEXT: FMADD_S
; D_EXT_EXCLUDED_C-NEXT: FMAXM_D
; D_EXT_EXCLUDED_C-NEXT: FMAX_D
; D_EXT_EXCLUDED_C-NEXT: FMAX_S
; D_EXT_EXCLUDED_C-NEXT: FMINM_D
; D_EXT_EXCLUDED_C-NEXT: FMIN_D
; D_EXT_EXCLUDED_C-NEXT: FMIN_S
; D_EXT_EXCLUDED_C-NEXT: FMSUB_D
; D_EXT_EXCLUDED_C-NEXT: FMSUB_S
; D_EXT_EXCLUDED_C-NEXT: FMUL_D
; D_EXT_EXCLUDED_C-NEXT: FMUL_S
; D_EXT_EXCLUDED_C-NEXT: FMVH_X_D
; D_EXT_EXCLUDED_C-NEXT: FMVP_D_X
; D_EXT_EXCLUDED_C-NEXT: FMV_D_X
; D_EXT_EXCLUDED_C-NEXT: FMV_W_X
; D_EXT_EXCLUDED_C-NEXT: FMV_X_D
; D_EXT_EXCLUDED_C-NEXT: FMV_X_W
; D_EXT_EXCLUDED_C-NEXT: FNMADD_D
; D_EXT_EXCLUDED_C-NEXT: FNMADD_S
; D_EXT_EXCLUDED_C-NEXT: FNMSUB_D
; D_EXT_EXCLUDED_C-NEXT: FNMSUB_S
; D_EXT_EXCLUDED_C-NEXT: FROUNDNX_D
; D_EXT_EXCLUDED_C-NEXT: FROUND_D
; D_EXT_EXCLUDED_C-NEXT: FSD
; D_EXT_EXCLUDED_C-NEXT: FSGNJN_D
; D_EXT_EXCLUDED_C-NEXT: FSGNJN_S
; D_EXT_EXCLUDED_C-NEXT: FSGNJX_D
; D_EXT_EXCLUDED_C-NEXT: FSGNJX_S
; D_EXT_EXCLUDED_C-NEXT: FSGNJ_D
; D_EXT_EXCLUDED_C-NEXT: FSGNJ_S
; D_EXT_EXCLUDED_C-NEXT: FSQRT_D
; D_EXT_EXCLUDED_C-NEXT: FSQRT_S
; D_EXT_EXCLUDED_C-NEXT: FSUB_D
; D_EXT_EXCLUDED_C-NEXT: FSUB_S
; D_EXT_EXCLUDED_C-NEXT: FSW
; D_EXT_EXCLUDED_C-EMPTY:

; V_EXT_EXCLUDED_D_F: VAADDU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VAADDU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VAADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VAADD_VX
; V_EXT_EXCLUDED_D_F-NEXT: VADC_VIM
; V_EXT_EXCLUDED_D_F-NEXT: VADC_VVM
; V_EXT_EXCLUDED_D_F-NEXT: VADC_VXM
; V_EXT_EXCLUDED_D_F-NEXT: VADD_VI
; V_EXT_EXCLUDED_D_F-NEXT: VADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VADD_VX
; V_EXT_EXCLUDED_D_F-NEXT: VAND_VI
; V_EXT_EXCLUDED_D_F-NEXT: VAND_VV
; V_EXT_EXCLUDED_D_F-NEXT: VAND_VX
; V_EXT_EXCLUDED_D_F-NEXT: VASUBU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VASUBU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VASUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VASUB_VX
; V_EXT_EXCLUDED_D_F-NEXT: VCOMPRESS_VM
; V_EXT_EXCLUDED_D_F-NEXT: VCPOP_M
; V_EXT_EXCLUDED_D_F-NEXT: VDIVU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VDIVU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VDIV_VV
; V_EXT_EXCLUDED_D_F-NEXT: VDIV_VX
; V_EXT_EXCLUDED_D_F-NEXT: VFADD_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFCLASS_V
; V_EXT_EXCLUDED_D_F-NEXT: VFCVT_F_XU_V
; V_EXT_EXCLUDED_D_F-NEXT: VFCVT_F_X_V
; V_EXT_EXCLUDED_D_F-NEXT: VFCVT_RTZ_XU_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFCVT_RTZ_X_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFCVT_XU_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFCVT_X_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFDIV_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFDIV_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFIRST_M
; V_EXT_EXCLUDED_D_F-NEXT: VFMACC_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFMACC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFMADD_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFMADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFMAX_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFMAX_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFMERGE_VFM
; V_EXT_EXCLUDED_D_F-NEXT: VFMIN_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFMIN_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFMSAC_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFMSAC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFMSUB_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFMSUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFMUL_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFMUL_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFMV_F_S
; V_EXT_EXCLUDED_D_F-NEXT: VFMV_S_F
; V_EXT_EXCLUDED_D_F-NEXT: VFMV_V_F
; V_EXT_EXCLUDED_D_F-NEXT: VFNCVT_F_F_W
; V_EXT_EXCLUDED_D_F-NEXT: VFNCVT_F_XU_W
; V_EXT_EXCLUDED_D_F-NEXT: VFNCVT_F_X_W
; V_EXT_EXCLUDED_D_F-NEXT: VFNCVT_ROD_F_F_W
; V_EXT_EXCLUDED_D_F-NEXT: VFNCVT_RTZ_XU_F_W
; V_EXT_EXCLUDED_D_F-NEXT: VFNCVT_RTZ_X_F_W
; V_EXT_EXCLUDED_D_F-NEXT: VFNCVT_XU_F_W
; V_EXT_EXCLUDED_D_F-NEXT: VFNCVT_X_F_W
; V_EXT_EXCLUDED_D_F-NEXT: VFNMACC_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFNMACC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFNMADD_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFNMADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFNMSAC_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFNMSAC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFNMSUB_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFNMSUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFRDIV_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFREC7_V
; V_EXT_EXCLUDED_D_F-NEXT: VFREDMAX_VS
; V_EXT_EXCLUDED_D_F-NEXT: VFREDMIN_VS
; V_EXT_EXCLUDED_D_F-NEXT: VFREDOSUM_VS
; V_EXT_EXCLUDED_D_F-NEXT: VFREDUSUM_VS
; V_EXT_EXCLUDED_D_F-NEXT: VFRSQRT7_V
; V_EXT_EXCLUDED_D_F-NEXT: VFRSUB_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFSGNJN_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFSGNJN_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFSGNJX_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFSGNJX_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFSGNJ_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFSGNJ_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFSLIDE1DOWN_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFSLIDE1UP_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFSQRT_V
; V_EXT_EXCLUDED_D_F-NEXT: VFSUB_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFSUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFWADD_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFWADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFWADD_WF
; V_EXT_EXCLUDED_D_F-NEXT: VFWADD_WV
; V_EXT_EXCLUDED_D_F-NEXT: VFWCVT_F_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFWCVT_F_XU_V
; V_EXT_EXCLUDED_D_F-NEXT: VFWCVT_F_X_V
; V_EXT_EXCLUDED_D_F-NEXT: VFWCVT_RTZ_XU_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFWCVT_RTZ_X_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFWCVT_XU_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFWCVT_X_F_V
; V_EXT_EXCLUDED_D_F-NEXT: VFWMACC_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFWMACC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFWMSAC_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFWMSAC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFWMUL_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFWMUL_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFWNMACC_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFWNMACC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFWNMSAC_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFWNMSAC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFWREDOSUM_VS
; V_EXT_EXCLUDED_D_F-NEXT: VFWREDUSUM_VS
; V_EXT_EXCLUDED_D_F-NEXT: VFWSUB_VF
; V_EXT_EXCLUDED_D_F-NEXT: VFWSUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VFWSUB_WF
; V_EXT_EXCLUDED_D_F-NEXT: VFWSUB_WV
; V_EXT_EXCLUDED_D_F-NEXT: VID_V
; V_EXT_EXCLUDED_D_F-NEXT: VIOTA_M
; V_EXT_EXCLUDED_D_F-NEXT: VL1RE16_V
; V_EXT_EXCLUDED_D_F-NEXT: VL1RE32_V
; V_EXT_EXCLUDED_D_F-NEXT: VL1RE64_V
; V_EXT_EXCLUDED_D_F-NEXT: VL1RE8_V
; V_EXT_EXCLUDED_D_F-NEXT: VL2RE16_V
; V_EXT_EXCLUDED_D_F-NEXT: VL2RE32_V
; V_EXT_EXCLUDED_D_F-NEXT: VL2RE64_V
; V_EXT_EXCLUDED_D_F-NEXT: VL2RE8_V
; V_EXT_EXCLUDED_D_F-NEXT: VL4RE16_V
; V_EXT_EXCLUDED_D_F-NEXT: VL4RE32_V
; V_EXT_EXCLUDED_D_F-NEXT: VL4RE64_V
; V_EXT_EXCLUDED_D_F-NEXT: VL4RE8_V
; V_EXT_EXCLUDED_D_F-NEXT: VL8RE16_V
; V_EXT_EXCLUDED_D_F-NEXT: VL8RE32_V
; V_EXT_EXCLUDED_D_F-NEXT: VL8RE64_V
; V_EXT_EXCLUDED_D_F-NEXT: VL8RE8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLE16FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLE16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLE32FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLE32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLE64FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLE64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLE8FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLE8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLM_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXEI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXEI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXEI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXEI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG2EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG2EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG2EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG2EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG3EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG3EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG3EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG3EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG4EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG4EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG4EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG4EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG5EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG5EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG5EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG5EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG6EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG6EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG6EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG6EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG7EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG7EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG7EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG7EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG8EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG8EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG8EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLOXSEG8EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSE16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSE32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSE64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSE8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG2E16FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG2E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG2E32FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG2E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG2E64FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG2E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG2E8FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG2E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG3E16FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG3E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG3E32FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG3E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG3E64FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG3E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG3E8FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG3E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG4E16FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG4E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG4E32FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG4E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG4E64FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG4E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG4E8FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG4E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG5E16FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG5E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG5E32FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG5E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG5E64FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG5E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG5E8FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG5E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG6E16FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG6E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG6E32FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG6E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG6E64FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG6E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG6E8FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG6E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG7E16FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG7E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG7E32FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG7E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG7E64FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG7E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG7E8FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG7E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG8E16FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG8E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG8E32FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG8E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG8E64FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG8E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG8E8FF_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSEG8E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG2E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG2E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG2E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG2E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG3E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG3E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG3E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG3E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG4E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG4E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG4E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG4E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG5E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG5E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG5E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG5E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG6E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG6E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG6E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG6E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG7E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG7E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG7E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG7E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG8E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG8E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG8E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLSSEG8E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXEI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXEI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXEI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXEI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG2EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG2EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG2EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG2EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG3EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG3EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG3EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG3EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG4EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG4EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG4EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG4EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG5EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG5EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG5EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG5EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG6EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG6EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG6EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG6EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG7EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG7EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG7EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG7EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG8EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG8EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG8EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VLUXSEG8EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VMACC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMACC_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMADC_VI
; V_EXT_EXCLUDED_D_F-NEXT: VMADC_VIM
; V_EXT_EXCLUDED_D_F-NEXT: VMADC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMADC_VVM
; V_EXT_EXCLUDED_D_F-NEXT: VMADC_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMADC_VXM
; V_EXT_EXCLUDED_D_F-NEXT: VMADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMADD_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMANDN_MM
; V_EXT_EXCLUDED_D_F-NEXT: VMAND_MM
; V_EXT_EXCLUDED_D_F-NEXT: VMAXU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMAXU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMAX_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMAX_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMERGE_VIM
; V_EXT_EXCLUDED_D_F-NEXT: VMERGE_VVM
; V_EXT_EXCLUDED_D_F-NEXT: VMERGE_VXM
; V_EXT_EXCLUDED_D_F-NEXT: VMFEQ_VF
; V_EXT_EXCLUDED_D_F-NEXT: VMFEQ_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMFGE_VF
; V_EXT_EXCLUDED_D_F-NEXT: VMFGT_VF
; V_EXT_EXCLUDED_D_F-NEXT: VMFLE_VF
; V_EXT_EXCLUDED_D_F-NEXT: VMFLE_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMFLT_VF
; V_EXT_EXCLUDED_D_F-NEXT: VMFLT_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMFNE_VF
; V_EXT_EXCLUDED_D_F-NEXT: VMFNE_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMINU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMINU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMIN_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMIN_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMNAND_MM
; V_EXT_EXCLUDED_D_F-NEXT: VMNOR_MM
; V_EXT_EXCLUDED_D_F-NEXT: VMORN_MM
; V_EXT_EXCLUDED_D_F-NEXT: VMOR_MM
; V_EXT_EXCLUDED_D_F-NEXT: VMSBC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMSBC_VVM
; V_EXT_EXCLUDED_D_F-NEXT: VMSBC_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSBC_VXM
; V_EXT_EXCLUDED_D_F-NEXT: VMSBF_M
; V_EXT_EXCLUDED_D_F-NEXT: VMSEQ_VI
; V_EXT_EXCLUDED_D_F-NEXT: VMSEQ_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMSEQ_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSGTU_VI
; V_EXT_EXCLUDED_D_F-NEXT: VMSGTU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSGT_VI
; V_EXT_EXCLUDED_D_F-NEXT: VMSGT_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSIF_M
; V_EXT_EXCLUDED_D_F-NEXT: VMSLEU_VI
; V_EXT_EXCLUDED_D_F-NEXT: VMSLEU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMSLEU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSLE_VI
; V_EXT_EXCLUDED_D_F-NEXT: VMSLE_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMSLE_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSLTU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMSLTU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSLT_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMSLT_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSNE_VI
; V_EXT_EXCLUDED_D_F-NEXT: VMSNE_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMSNE_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMSOF_M
; V_EXT_EXCLUDED_D_F-NEXT: VMULHSU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMULHSU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMULHU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMULHU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMULH_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMULH_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMUL_VV
; V_EXT_EXCLUDED_D_F-NEXT: VMUL_VX
; V_EXT_EXCLUDED_D_F-NEXT: VMV1R_V
; V_EXT_EXCLUDED_D_F-NEXT: VMV2R_V
; V_EXT_EXCLUDED_D_F-NEXT: VMV4R_V
; V_EXT_EXCLUDED_D_F-NEXT: VMV8R_V
; V_EXT_EXCLUDED_D_F-NEXT: VMV_S_X
; V_EXT_EXCLUDED_D_F-NEXT: VMV_V_I
; V_EXT_EXCLUDED_D_F-NEXT: VMV_V_V
; V_EXT_EXCLUDED_D_F-NEXT: VMV_V_X
; V_EXT_EXCLUDED_D_F-NEXT: VMV_X_S
; V_EXT_EXCLUDED_D_F-NEXT: VMXNOR_MM
; V_EXT_EXCLUDED_D_F-NEXT: VMXOR_MM
; V_EXT_EXCLUDED_D_F-NEXT: VNCLIPU_WI
; V_EXT_EXCLUDED_D_F-NEXT: VNCLIPU_WV
; V_EXT_EXCLUDED_D_F-NEXT: VNCLIPU_WX
; V_EXT_EXCLUDED_D_F-NEXT: VNCLIP_WI
; V_EXT_EXCLUDED_D_F-NEXT: VNCLIP_WV
; V_EXT_EXCLUDED_D_F-NEXT: VNCLIP_WX
; V_EXT_EXCLUDED_D_F-NEXT: VNMSAC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VNMSAC_VX
; V_EXT_EXCLUDED_D_F-NEXT: VNMSUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VNMSUB_VX
; V_EXT_EXCLUDED_D_F-NEXT: VNSRA_WI
; V_EXT_EXCLUDED_D_F-NEXT: VNSRA_WV
; V_EXT_EXCLUDED_D_F-NEXT: VNSRA_WX
; V_EXT_EXCLUDED_D_F-NEXT: VNSRL_WI
; V_EXT_EXCLUDED_D_F-NEXT: VNSRL_WV
; V_EXT_EXCLUDED_D_F-NEXT: VNSRL_WX
; V_EXT_EXCLUDED_D_F-NEXT: VOR_VI
; V_EXT_EXCLUDED_D_F-NEXT: VOR_VV
; V_EXT_EXCLUDED_D_F-NEXT: VOR_VX
; V_EXT_EXCLUDED_D_F-NEXT: VREDAND_VS
; V_EXT_EXCLUDED_D_F-NEXT: VREDMAXU_VS
; V_EXT_EXCLUDED_D_F-NEXT: VREDMAX_VS
; V_EXT_EXCLUDED_D_F-NEXT: VREDMINU_VS
; V_EXT_EXCLUDED_D_F-NEXT: VREDMIN_VS
; V_EXT_EXCLUDED_D_F-NEXT: VREDOR_VS
; V_EXT_EXCLUDED_D_F-NEXT: VREDSUM_VS
; V_EXT_EXCLUDED_D_F-NEXT: VREDXOR_VS
; V_EXT_EXCLUDED_D_F-NEXT: VREMU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VREMU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VREM_VV
; V_EXT_EXCLUDED_D_F-NEXT: VREM_VX
; V_EXT_EXCLUDED_D_F-NEXT: VRGATHEREI16_VV
; V_EXT_EXCLUDED_D_F-NEXT: VRGATHER_VI
; V_EXT_EXCLUDED_D_F-NEXT: VRGATHER_VV
; V_EXT_EXCLUDED_D_F-NEXT: VRGATHER_VX
; V_EXT_EXCLUDED_D_F-NEXT: VRSUB_VI
; V_EXT_EXCLUDED_D_F-NEXT: VRSUB_VX
; V_EXT_EXCLUDED_D_F-NEXT: VS1R_V
; V_EXT_EXCLUDED_D_F-NEXT: VS2R_V
; V_EXT_EXCLUDED_D_F-NEXT: VS4R_V
; V_EXT_EXCLUDED_D_F-NEXT: VS8R_V
; V_EXT_EXCLUDED_D_F-NEXT: VSADDU_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSADDU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSADDU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSADD_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSADD_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSBC_VVM
; V_EXT_EXCLUDED_D_F-NEXT: VSBC_VXM
; V_EXT_EXCLUDED_D_F-NEXT: VSE16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSE32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSE64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSE8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSETIVLI
; V_EXT_EXCLUDED_D_F-NEXT: VSETVL
; V_EXT_EXCLUDED_D_F-NEXT: VSETVLI
; V_EXT_EXCLUDED_D_F-NEXT: VSEXT_VF2
; V_EXT_EXCLUDED_D_F-NEXT: VSEXT_VF4
; V_EXT_EXCLUDED_D_F-NEXT: VSEXT_VF8
; V_EXT_EXCLUDED_D_F-NEXT: VSLIDE1DOWN_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSLIDE1UP_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSLIDEDOWN_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSLIDEDOWN_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSLIDEUP_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSLIDEUP_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSLL_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSLL_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSLL_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSMUL_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSMUL_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSM_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXEI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXEI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXEI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXEI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG2EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG2EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG2EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG2EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG3EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG3EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG3EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG3EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG4EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG4EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG4EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG4EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG5EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG5EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG5EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG5EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG6EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG6EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG6EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG6EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG7EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG7EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG7EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG7EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG8EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG8EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG8EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSOXSEG8EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSRA_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSRA_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSRA_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSRL_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSRL_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSRL_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSSE16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSE32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSE64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSE8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG2E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG2E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG2E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG2E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG3E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG3E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG3E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG3E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG4E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG4E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG4E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG4E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG5E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG5E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG5E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG5E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG6E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG6E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG6E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG6E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG7E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG7E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG7E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG7E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG8E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG8E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG8E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSEG8E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSRA_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSSRA_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSSRA_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSSRL_VI
; V_EXT_EXCLUDED_D_F-NEXT: VSSRL_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSSRL_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG2E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG2E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG2E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG2E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG3E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG3E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG3E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG3E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG4E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG4E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG4E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG4E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG5E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG5E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG5E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG5E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG6E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG6E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG6E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG6E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG7E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG7E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG7E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG7E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG8E16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG8E32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG8E64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSSEG8E8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSSUBU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSSUBU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSSUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSSUB_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VSUB_VX
; V_EXT_EXCLUDED_D_F-NEXT: VSUXEI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXEI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXEI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXEI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG2EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG2EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG2EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG2EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG3EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG3EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG3EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG3EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG4EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG4EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG4EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG4EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG5EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG5EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG5EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG5EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG6EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG6EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG6EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG6EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG7EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG7EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG7EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG7EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG8EI16_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG8EI32_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG8EI64_V
; V_EXT_EXCLUDED_D_F-NEXT: VSUXSEG8EI8_V
; V_EXT_EXCLUDED_D_F-NEXT: VWADDU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWADDU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWADDU_WV
; V_EXT_EXCLUDED_D_F-NEXT: VWADDU_WX
; V_EXT_EXCLUDED_D_F-NEXT: VWADD_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWADD_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWADD_WV
; V_EXT_EXCLUDED_D_F-NEXT: VWADD_WX
; V_EXT_EXCLUDED_D_F-NEXT: VWMACCSU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWMACCSU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWMACCUS_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWMACCU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWMACCU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWMACC_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWMACC_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWMULSU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWMULSU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWMULU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWMULU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWMUL_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWMUL_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWREDSUMU_VS
; V_EXT_EXCLUDED_D_F-NEXT: VWREDSUM_VS
; V_EXT_EXCLUDED_D_F-NEXT: VWSUBU_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWSUBU_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWSUBU_WV
; V_EXT_EXCLUDED_D_F-NEXT: VWSUBU_WX
; V_EXT_EXCLUDED_D_F-NEXT: VWSUB_VV
; V_EXT_EXCLUDED_D_F-NEXT: VWSUB_VX
; V_EXT_EXCLUDED_D_F-NEXT: VWSUB_WV
; V_EXT_EXCLUDED_D_F-NEXT: VWSUB_WX
; V_EXT_EXCLUDED_D_F-NEXT: VXOR_VI
; V_EXT_EXCLUDED_D_F-NEXT: VXOR_VV
; V_EXT_EXCLUDED_D_F-NEXT: VXOR_VX
; V_EXT_EXCLUDED_D_F-NEXT: VZEXT_VF2
; V_EXT_EXCLUDED_D_F-NEXT: VZEXT_VF4
; V_EXT_EXCLUDED_D_F-NEXT: VZEXT_VF8
; V_EXT_EXCLUDED_D_F-EMPTY:

; XTHeadFMemIdx_EXT: TH_FLRD
; XTHeadFMemIdx_EXT-NEXT: TH_FLRW
; XTHeadFMemIdx_EXT-NEXT: TH_FLURD
; XTHeadFMemIdx_EXT-NEXT: TH_FLURW
; XTHeadFMemIdx_EXT-NEXT: TH_FSRD
; XTHeadFMemIdx_EXT-NEXT: TH_FSRW
; XTHeadFMemIdx_EXT-NEXT: TH_FSURD
; XTHeadFMemIdx_EXT-NEXT: TH_FSURW
; XTHeadFMemIdx_EXT-EMPTY:
