[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMX2571NJKR production of TEXAS INSTRUMENTS from the text:Fast \nlockInt. charge \npump\n5V charge \npumpR-dividerPhase \ndetector\nµWIREPrescaler\nN-divider\nOutput \ndividerOutput \ndivider\nG4\x03\nmodulator\nTransmit / Receive\nTo receive mixer\nFin CPoutExt FLoutXO\nSPI CE FSKOP \nMUX\nTrCtlVCO \nMUXCP \nMUXVcc3p3\nVccIO\nLock \ndect\nMUXout5V CP \nsupply\n100pFTo driver amplifier0.1µF3.3V\n0.1µF3.3V/5V\nSoC / DSP100pF\nEnable0.1µF2.2µFVrefVCO\nVregVCOLMX2571\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016\nLMX2571 Low-Power, High-Performance PLLatinum ™RFSynthesizer\nwithFSKModulation\n11Features\n1•AnyFrequency from 10MHz to1344 MHz\n•Low Phase Noise andSpurs\n––123dBc/Hz at12.5 kHzOffset at480MHz\n––145dBc/Hz at1MHz Offset at480MHz\n–Normalized PLL Noise Floor of–231dBc/Hz\n–Spurious Better Than –75dBc/Hz\n•New FastLock toReduce Lock Time\n•ANovel Technique toRemove Integer Boundary\nSpurs\n•Integrated 5-VCharge Pump andOutput Divider\nforExternal VCO Operation\n•2-,4-and8-Level orArbitrary Level Direct Digital\nFSK Modulation\n•One TX/RX Output orTwo Fanout Outputs\n•Crystal, XOorDifferential Reference Clock Input\n•Low Current Consumption\n–39-mA Typical Synthesizer Mode (Internal\nVCO)\n–9-mA Typical PLL Mode (External VCO)\n•24-Bit Fractional-N Delta Sigma Modulator\n2Applications\n•Duplex Mode Digital Professional 2-Way Radio\n–dPMR, DMR, PDT, P25 Phase I\n•Low Power Radio Communication Systems\n–Satcom Modem\n–Wireless Microphone\n–Propriety Wireless Connectivity\n•Handheld Test andMeasurement Equipment3Description\nThe LMX2571 isalow-power, high-performance,\nwideband PLLatinum ™ RF synthesizer that\nintegrates adelta-sigma fractional NPLL, multiple\ncore voltage-controlled oscillator (VCO),\nprogrammable output dividers andtwooutput buffers.\nThe VCO cores work upto5.376 GHz resulting in\ncontinuous output frequency range of10MHz to\n1344 MHz.\nThis synthesizer can also beused with anexternal\nVCO. Tothatend, adedicated 5-Vcharge pump and\nanoutput divider areavailable forthisconfiguration.\nA unique programmable multiplier is also\nincorporated tohelp improve spurs, allowing the\nsystem touse every channel even ifitfalls onan\ninteger boundary.\nThe output has anintegrated SPDT switch that can\nbeused asatransmit/receive switch inFDD radio\napplication. Both outputs can also beturned onto\nprovide 2outputs atthesame time.\nThe LMX2571 supports direct digital FSK modulation\nthrough programming orpins. Discrete level FSK,\npulse shaping FSK, and analog FMmodulation are\nsupported.\nAnew FastLock technique canbeused allowing the\nuser tostep from one frequency tothenext inless\nthan 1.5mseven when anexternal VCO isused with\nanarrow band loop filter.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLMX2571 WQFN (36) 6.00 mm×6.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n2LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Timing Requirements ............................................... 7\n6.7 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 10\n7.3 Feature Description ................................................. 11\n7.4 Device Functional Modes ........................................ 147.5 Programming .......................................................... 15\n7.6 Register Maps ......................................................... 16\n8Application andImplementation ........................ 35\n8.1 Application Information ............................................ 35\n8.2 Typical Applications ............................................... 44\n8.3 Do\'sandDon\'ts....................................................... 53\n9Power Supply Recommendations ...................... 54\n10Layout ................................................................... 55\n10.1 Layout Guidelines ................................................. 55\n10.2 Layout Example .................................................... 55\n11Device andDocumentation Support ................. 56\n11.1 Device Support .................................................... 56\n11.2 Documentation Support ....................................... 56\n11.3 Trademarks ........................................................... 56\n11.4 Electrostatic Discharge Caution ............................ 56\n11.5 Glossary ................................................................ 56\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 56\n4Revision History\nChanges from Original (March 2015) toRevision A Page\n•Updated frequency forexternal VCO Mode. ......................................................................................................................... 5\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18MUXout 36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n24\n23\n22\n21\n20\n19CLK\nDATA\nLE\nNC\nVccIO\nRFoutRx\nRFoutTx\nTrCtl0\nDAPOSCin*GNDOSCinVccIOVcpExtGNDCPoutExtFLout1FLout2Vcc3p3\nNC\nCPout\nFin\nGND\nVrefVCO\nVregVCO\nVcc3p3\nCEVcc3p3\nBypass1\nBypass2\nFSK_DV\nFSK_D2\nFSK_D1\nFSK_D0\nNC\nVcc3p3\n3LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nNJK Package\n36-Pin WQFN\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nBypass1 2 Bypass Place a100-nF capacitor toGND.\nBypass2 3 Bypass Place a100-nF capacitor toGND.\nCE 19 Input Chip Enable input. Active HIGH powers onthedevice.\nCLK 11 Input MICROWIRE clock input.\nCPout 25 Output Internal VCO charge pump access point toconnect toa2ndorder loop filter.\nCPoutExt 30 Output 5-Vcharge pump output used inPLL mode (external VCO).\nDAP 0 GND TheDAP should begrounded.\nDATA 12 Input MICROWIRE serial data input.\nFin 24 InputHigh frequency ACcoupled input pinforanexternal VCO. Leave itopen orACcoupled toGND ifnot\nbeing used.\nFSK_D0 7 Input FSK data bit0(FSK PINmode) /I2SFSinput (FSK I2Smode).\nFSK_D1 6 Input FSK data bit1(FSK PINmode) /I2SDATA input (FSK I2Smode).\nFSK_D2 5 Input FSK data bit2(FSK PINmode).\nFSK_DV 4 Input FSK data valid input (FSK PINmode) /I2SCLK input (FSK I2Smode).\nFLout1 29 Output FastLock output control 1forexternal switch. Output isHIGH when F1isselected.\nFLout2 28 Output FastLock output control 2forexternal switch. Output isHIGH when F2isselected.\nGND 23 GND VCO ground.\nGND 31 GND Charge pump ground.\nGND 35 GND OSCin ground.\nLE 13 Input MICROWIRE latch enable input.\nMUXout 10 Output Multiplexed output thatcanbeassigned tolock detect orreadback serial data output.\nNC 8,14, 26 NC Donotconnect these pins.\nOSCin 34 Input Reference clock input.\nOSCin* 36 Input Complementary reference clock input.\nRFoutRx 16 Output RFoutput used todrive receive mixer. Selectable open drain orpush-pull output.\nRFoutTx 17 Output RFoutput used todrive transmit signal. Selectable open drain orpush-pull output.\nTrCtl 18 Input Transmit/Receive control. This pincontrols theRFoutput portandtheoutput frequency selection.\n4LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE DESCRIPTION\nNAME NO.\nVcc3p31,9,20,\n27Supply Connect to3.3-V supply.\nVccIO 15,33 Supply Supply fordigital logic interface. Connect to3.3-V supply.\nVcpExt 32 SupplySupply for5-Vcharge pump. Connect to5-Vsupply inPLL mode. Connect toeither 3.3-V or5-V\nsupply insynthesizer mode.\nVrefVCO 22 Bypass LDO output. Place a100-nF capacitor toGND.\nVregVCO 21 Bypass Bias circuitry fortheVCO. Place a2.2-µFcapacitor toGND.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Power supply voltage –0.3 3.6 V\nVIO IOsupply voltage –0.3 3.6 V\nVIN IOinput voltage VCC+0.3 V\nVCP Charge pump supply voltage 5.25 V\nTJ Junction temperature 150 °C\nTSTG Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVCC Power supply voltage 3.15 3.45 V\nVIO IOsupply voltage VCC V\nVCP Charge pump supply voltagePLL mode (external VCO) 5\nV\nSynthesizer mode (internal VCO) VCC 5\nTA Ambient temperature –40 85 °C\nTJ Junction temperature 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)LMX2571\nUNIT WQFN (NJK)\n36PINS\nRθJA Junction-to-ambient thermal resistance 32.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 14.5 °C/W\n5LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedThermal Information (continued)\nTHERMAL METRIC(1)LMX2571\nUNIT WQFN (NJK)\n36PINS\nRθJB Junction-to-board thermal resistance 6.3 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 6.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 2.0 °C/W\n(1) fOSCin =19.44 MHz, MULT =1,Prescaler =4,fPD=19.44 MHz, oneRFoutput, output type =push pull, output power =–3dBm\n(2) fOSCin =19.44 MHz, MULT =1,Prescaler =2,fPD=19.44 MHz, oneRFoutput, output type =push pull, output power =–3dBm\n(3) fOSCin =19.44 MHz, MULT =5,Prescaler =2,fPD=19.44 MHz, oneRFoutput, output type =push pull, output power =–3dBm\n(4) fOSCin =19.44 MHz, MULT =5,Prescaler =2,fPD=97.2 MHz, oneRFoutput, output type =push pull, output power =–3dBm\n(5) fOSCin =19.44 MHz, MULT =1,fPD=19.44 MHz, output from VCO\n(6) fOSCin =19.44 MHz, MULT =1,fPD=19.44 MHz, oneRFoutput, output type =push pull, output power =–3dBm\n(7) fOSCin =19.44 MHz, MULT =1,fPD=19.44 MHz, twoRFoutputs, output type =push pull, output power =–3dBm\n(8) SeeOSCin Configuration fordefinition ofOSCin input voltage.\n(9) This isreferring tothetotal base charge pump current. InPLL mode, thisisequal toEXTVCO_CP_IDN +EXTVCO_CP_IUP. In\nsynthesizer mode, thisisequal toCP_IDN +CP_IUP. See Table 6,Table 7andTable 8fordetails.6.5 Electrical Characteristics\n3.15 V≤VCC≤3.45 V,VIO=VCC,–40°C≤TA≤85°C,except asspecified. Typical values areatVCC=VIO=3.3V,VCP=3.3\nVor5Vinsynthesizer mode, VCP=5VinPLL mode, TA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCURRENT CONSUMPTION\nICCTotal current insynthesizer mode (internal\nVCO)\nfOUT=480MHz\nSEOSCinConfiguration A(1)39\nmAConfiguration B(2)44\nConfiguration C(3)46\nConfiguration D(4)51\nIPLL Total current inPLL mode (external VCO)Configuration E(5)9\nConfiguration F(6)15\nConfiguration G(7)21\nICCPD Power down currentCE=0VorPOWERDOWN bit=1\nVCC=3.3V,Push-pull output0.9\nOSCIN REFERENCE INPUT\nfOSCin OSCin frequency range Single-ended ordifferential input 10 150 MHz\nVOSCin OSCin input voltage(8)Single-ended input 1.4 3.3\nV\nDifferential input 0.15 1.5\nCRYSTAL REFERENCE INPUT\nfXTAL Crystal frequency range Fundamental model, ESR <200Ω 10 40 MHz\nCIN OSCin input capacitance 1 pF\nMULT\nfMULTin MULT input frequency MULT >Pre-divider\nNotsupported with crystal reference input10 30 MHz\nfMULTout MULT output frequency 60 130 MHz\nPLL\nfPD Phase detector frequency 130 MHz\nKPD Charge pump current(9)Programmable minimum\nvalueInternal charge pump 312.5\nµA5-Vcharge pump 625\nPerprogrammable stepInternal charge pump 312.5\n5-Vcharge pump 625\nProgrammable maximum\nvalueInternal charge pump 7187.5\n5-Vcharge pump 6875\n6LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\n3.15 V≤VCC≤3.45 V,VIO=VCC,–40°C≤TA≤85°C,except asspecified. Typical values areatVCC=VIO=3.3V,VCP=3.3\nVor5Vinsynthesizer mode, VCP=5VinPLL mode, TA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(10) Measured with aclean OSCin signal with ahigh slew rateusing awide loop bandwidth. Thenoise metrics model thePLL noise foran\ninfinite loop bandwidth as:\nPLL_Total =10*log[10(PLL_Flat /10)+10(PLL_Flicker /10)]\nPLL_Flat =PN1Hz +20*log(N) +10*log(f PD)\nPLL_Flicker =PN10kHz –10*log(Offset /10kHz) +20*log(f OUT/1GHz)\n(11) Forexternal VCO frequencies above 1.4GHz, there arerestrictions ontheoutput divider andregister R70 needs tobeprogrammed to\n0x046110.\n(12) TheVCO gain changes asafunction oftheVCO core andfrequency. See Integrated VCO fordetails.\n(13) Nottested inproduction. Ensured bycharacterization. Allowable temperature driftrefers toprogramming thedevice ataninitial\ntemperature andallowing thistemperature todriftWITHOUT reprogramming thedevice, andstillhave thedevice stay inlock. This\nchange could beupordown intemperature andthespecification does notapply totemperatures thatgooutside therecommended\noperating temperatures ofthedevice.\n(14) Thedata showed here simply specifies therange ofdiscrete FSK level thatissupported inPINmode. PINmode supports 2-,4-and8-\nlevel ofFSK modulation. Ifarbitrary level ofFSK modulation isdesired, useFSK SPI™FAST mode orFSK I2Smode. SeeDirect Digital\nFSK Modulation fordetails.\n(15) Thebaud rateislimited bytheloop bandwidth ofthePLL loop. Asageneral ruleofthumb, itisdesirable tohave theloop bandwidth at\nleast twice thebaud rate.\n(16) fPD=100MHz, DEN =224,CHDIV1 =5,CHDIV2 =2,Prescaler =2,FSK step value =32716, 32819. Themaximum achievable\nfrequency deviation depends ontheconfiguration, seeDirect Digital FSK Modulation fordetails.PNPLL_1/f Normalized PLL 1/fnoise(10)\nAtmaximum charge pump\ncurrentInternal charge pump –124\ndBc/Hz\n5-Vcharge pump –120\nPNPLL_Flat Normalized PLL noise floor(10)Internal charge pump –231\ndBc/Hz\n5-Vcharge pump –226\nfRFin External VCO input frequency(11)EXTVCO_CHDIV=1 100 2000\nMHz EXTVCO_CHDIV=8,10 100 1900\nEXTVCO_CHDIV=2,3,4,5,6,7,9 100 1400\nPRFin External VCO input power0.1GHz≤fRFin<1GHz –10\ndBm 1GHz≤fRFin≤1.4GHz –5\n1.4GHz <fRFin≤2GHz 0\nVCO\nfVCO VCO frequency 4300 5376 MHz\nKVCO VCO gain(12)fVCO=4800 MHz 56 MHz/V\n|ΔTCL| Allowable temperature drift(13)VCO notbeing re-calibrated, –40°C≤TA≤85°C 125 °C\ntVCOCal VCO calibration time fOSCin =fPD=100MHz 140 µs\nPNVCO Open loop VCO phase noise fOUT=480MHz100Hzoffset –32.4\ndBc/Hz1kHzoffset –62.3\n10kHzoffset –92.1\n100kHzoffset –121.1\n1MHz offset –144.5\n10MHz offset –156.8\nRFOUTPUT\nfOUT RFoutput frequencySynthesizer mode 10 1344\nMHz\nPLL mode, RFoutput from buffer 10 1400\nPTX,PRX RFoutput power\nfOUT=480MHz Power control bit=60 dBm\nH2RFout Second harmonic –25 dBc\nDIGITAL FSK MODULATION\nFSK Level FSK level(14)FSK PINmode 2 8\nFSK Baud FSK baud rate(15)Loop bandwidth =200kHz 100 kSPs\nFSK Dev FSK deviation Configuration H(16)±39 kHz\nDIGITAL INTERFACE\nVIH High level input voltage 1.4 VIO V\nVIL Low level input voltage 0.4 V\nIIH High level input current VIH=1.75 V –25 25 µA\nLSB MSB\ntCStCH\ntCEStCWLtCWH tES\ntEWHDATA\nCLK\nLE\n7LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\n3.15 V≤VCC≤3.45 V,VIO=VCC,–40°C≤TA≤85°C,except asspecified. Typical values areatVCC=VIO=3.3V,VCP=3.3\nVor5Vinsynthesizer mode, VCP=5VinPLL mode, TA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIIL Low level input current VIL=0V –25 25 µA\nVOH High level output voltage IOH=500µA 2 V\nVOL Low level output voltage IOL=–500µA 0 0.4 V\n6.6 Timing Requirements\n3.15 V≤VCC≤3.45 V,VIO=VCC,–40°C≤TA≤85°C,except asspecified. Typical values areatVCC=VIO=3.3V,TA=25\n°C.\nMIN NOM MAX UNIT\nMICROWIRE TIMING\ntES Clock toenable lowtime\nSee Figure 15 ns\ntCS Data toclock setup time 2 ns\ntCH Data toclock hold time 2 ns\ntCWH Clock pulse width high 5 ns\ntCWL Clock pulse width low 5 ns\ntCES Enable toclock setup time 5 ns\ntEWH Enable pulse width high 2 ns\nFigure 1.MICROWIRE Timing Diagram\nThere areseveral other considerations forprogramming:\n•Aslew rate ofatleast 30V/µsisrecommended fortheCLK, DATA andLE.The same apply forother digital\ncontrol signals such asFSK_D[0:2] andFSK_DV signals.\n•The DATA isclocked intoashift register oneach rising edge oftheCLK signal. Ontherising edge oftheLE\nsignal, thedata issent from theshift register toanactive register.\n•TheLEpinmay beheld high after programming, causing theLMX2571 toignore clock pulses.\n•When CLK orDATA lines areshared between devices, itisrecommended todivide down thevoltage tothe\nCLK, DATA, andLEpins closer totheminimum voltage. This provides better noise immunity.\n•IftheCLK andDATA lines aretoggled while theVCO isinlock, asissometimes thecase when these lines\nareshared with other parts, thephase noise may bedegraded during thetime ofthisprogramming.\n8LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated6.7 Typical Characteristics\natTA=25°C(unless otherwise noted0\nOSCin =19.44 MHz fOUT=200MHz Synthesizer mode\nFigure 2.Typical Close Loop Phase NoiseOSCin =19.44 MHz fOUT=500MHz Synthesizer mode\nFigure 3.Typical Close Loop Phase Noise\nOSCin =19.44 MHz fOUT=900MHz Synthesizer mode\nFigure 4.Typical Close Loop Phase NoiseOSCin =19.44 MHz fOUT=1200 MHz Synthesizer mode\nFigure 5.Typical Close Loop Phase Noise\nFSK Baud =4.8kSPS FSK PINmode\nFigure 6.4FSK Direct Digital ModulationReference clock isaFMmodulated signal with fMOD =2.4kHz\nFigure 7.FMModulation viaReference Clock\nOffset /HzPhase Noise /dBc/Hz\n102103104105106107-160-150-140-130-120-110-100-90-80\nModeled flicker noise\nModeled flat noise\nOSCin noise\nModel total noise\nActual measurement\nOffset /HzPhase Noise /dBc/Hz\n102103104105106107-160-150-140-130-120-110-100-90-80\nModeled flicker noise\nModeled flat noise\nOSCin noise\nModeled total noise\nActual measurement\n9LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C(unless otherwise noted0\nSwitching between int.andext.VCO aswellasTxandRxport\nFigure 8.Output Port andVCO SwitchingFreq. jump =50MHz LBW =4kHz PLL mode\nFigure 9.FastLock with SPST Switch\nStart: 100MHz Stop: 2000 MHz\nFigure 10.Fininput impedanceStart: 10MHz Stop: 300MHz\nFigure 11.OSCin input impedance\nfOUT=1228.8 MHz fPD=122.88 MHz Synthesizer mode\nFigure 12.Normalized PLL 1/fNoise andNoise FloorfOUT=430.08 MHz fPD=61.44 MHz PLL mode\nFigure 13.Normalized PLL 1/fNoise andNoise Floor\nFast \nlockInt. charge \npump\n5V charge \npumpR-dividerPhase \ndetector\nµWIREPrescaler\nN-divider\nOutput \ndividerOutput \ndivider\nG4\x03\nmodulator\nTransmit / Receive\nRFoutRxRFoutTx\nFinCPout\nCPoutExt FLoutOSCin\nSPI CE FSKOP \nMUX\nTrCtlVCO \nMUXCP \nMUXPower \nsupply\nLock \ndect\nMUXout5V CP \nsupplyVcc3p3\nVccIO VcpExt\nEnable\n10LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMX2571 isafrequency synthesizer with low-noise, high-performance integrated VCOs. The 5-GHz VCO\ncores, together with theoutput channel dividers, can produce frequencies from 10MHz to1344 MHz. The\nLMX2571 supports two operation modes, synthesizer mode and PLL mode. Insynthesizer mode, theentire\ndevice isutilized; inPLL mode theinternal VCO isbypassed, and anexternal VCO isrequired toimplement a\ncomplete synthesizer.\nThe reference clock input supports acrystal used fortheon-chip oscillator, AC-coupled differential clock signals,\nandDC-coupled single-ended clock signals such asXOorCMOS clock devices.\nThe PLL isafractional-N PLL with programmable Delta Sigma modulator (first order tofourth order). The\nfractional denominator isofvariable length and upto24-bits long, providing afrequency step with very fine\nresolution.\nThe internal VCO can bebypassed, allowing theuse ofanexternal VCO. Aseparate 5-V charge pump is\ndedicated fortheexternal VCO, eliminating theneed foranop-amp tosupport 5-VVCOs. Anew advanced\nFastLock technique isdeveloped toshorten thelock time toless than 1.5ms,even there isavery narrow loop\nbandwidth.\nAunique programmable multiplier isincorporated intheR-divider. The multiplier isused toavoid and reduce\ninteger boundary spurs ortoincrease thephase detector frequency forhigher performance.\nThe LMX2571 supports direct digital FSK modulation, thus allowing achange intheoutput frequency by\nchanging theN-divider value. TheN-divider value canbeprogrammed through MICROWIRE interface orthrough\npins. Discrete 2-,4-and 8-level FSK, aswell asarbitrary-level FSK, aresupported. Arbitrary-level FSK canbe\nused toconstruct pulse-shaping FSK oranalog-FM modulation.\nThe output hasanintegrated T/Rswitch, andthedivided-down internal orexternal VCO signal canbeoutput to\neither theTXport ortheRXport. The switch canalso beconfigured asa1:2fanout buffer, providing thesignal\nonboth outputs atthesame time. Inaddition toport switching, theoutput frequency canbeswitched between\ntwopre-defined frequencies, F1and F2,simultaneously. This feature isideal foruse inFDD duplex system\nwhere theTXfrequency isdifferent from RX(LO) frequency.\nThe LMX2571 requires only asingle 3.3-V power supply. Digital logic interface is1.8-V input compatible. The\nanalog blocks power supplies useintegrated LDOs, eliminating theneed forhigh performance external LDOs.\nProgramming ofthedevice isachieved through theMICROWIRE interface. The device canbepowered down\nthrough aregister programming ortoggling theChip Enable (CE) pin.\n7.2 Functional Block Diagram\nPre-\ndividerMULTPost-\ndividerOSCin Phase detector\n11LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Reference Oscillator Input\nThe OSCin andOSCin* pins areused asfrequency reference inputs tothedevice. The OSCin pincanbedriven\nsingle-ended with aCMOS clock oracrystal oscillator. The on-chip crystal oscillator canalso beused with an\nexternal crystal asthereference clock. Differential clock input isalso supported, making iteasily tointerface with\nhigh performance system clock devices such asTI’sLMK series clock devices.\nBecause theOSCin orOSCin* signal isused asaclock forVCO calibration, aproper signal needs tobeapplied\nattheOSCin and/or OSCin* pinatthetime ofprogramming theR0register. Ahigher slew rate tends toyield the\nbest fractional spurs andphase noise, soasquare wave signal isbest fortheOSCin and/or OSCin*pins. Ifusing\nasine wave, higher frequencies tend toyield better phase noise and fractional spurs due totheir higher slew\nrates.\n7.3.2 R-Dividers andMultiplier\nTheR-divider consists ofaPre-divider, aMultiplier (MULT), andaPost-divider.\nFigure 14.R-Divider\nBoth thePre- andPost-dividers divide frequency down while theMULT multiplies frequency up.The purpose of\nadding amultiplier istoavoid andreduce integer boundary spurs ortoincrease thephase-detector frequency for\nhigher performance. SeeMULT Multiplier fordetails. Thephase detector frequency, fPD,istherefore equal to\nfPD=(fOSCin /Pre-divider) *(MULT /Post-divider) (1)\nWhen using theMultiplier (MULT >1),there aresome points toremember:\n•TheMultiplier must begreater than thePre-divider.\n•Crystal mode must bedisabled (XTAL_EN=0).\n•Using themultiplier may addnoise, especially formultiplier values greater than 6.\n7.3.3 PLL Phase Detector andCharge Pump\nThe phase detector compares theoutputs ofthePost-divider and N-divider and generates acorrection current\ncorresponding tothephase error. This charge pump current isprogrammable todifferent strengths.\n7.3.4 PLL N-Divider andFractional Circuitry\nThe total N-divider value isdetermined byNinteger +NUM /DEN. The N-divider includes fractional compensation\nandcanachieve anyfractional denominator (DEN) from 1to16,777,215 (224–1).The integer portion, Ninteger ,is\nthewhole part oftheN-divider value and thefractional portion, Nfrac=NUM /DEN, istheremaining fraction.\nNinteger ,NUM andDEN areprogrammable.\nThe order ofthedelta sigma modulator isalso programmable from integer mode tofourth order. There are\nseveral dithering modes that arealso programmable. Dithering isused toreduce fractional spurs. Inorder to\nmake thefractional spurs consistent, themodulator isreset anytime thattheR0register isprogrammed.\n7.3.5 Partially Integrated Loop Filter\nThe LMX2571 integrates thethird and fourth pole oftheloop filter. The values fortheresistors can be\nprogrammed independently through theMICROWIRE interface. The larger thevalues oftheresistors, the\nstronger theattenuation oftheinternal loop filter. This partially integrated loop filter can only beused in\nsynthesizer mode.\nCHDIV1\n4,5,6,7CHDIV2\n1,2,4,8,16,32,64OP MUXInt. \nVCOCHDIV3\n1,2,3,Y,9,10Ext. \nVCOOP MUX\nInt. charge \npumpCPout\n50pF 100pF\n12LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 15.Integrated Loop Filter\n7.3.6 Low-Noise, Fully Integrated VCO\nThe LMX2571 includes afully integrated VCO. The VCO generates afrequency which varies with thetuning\nvoltage from theloop filter. Output oftheVCO isfedtoaprescaler before going totheN-divider. The prescaler\nvalue isselectable between 2and 4.Ingeneral, prescaler equals 2willresult inbetter phase noise especially\nwhen thePLL isoperated infractional-N mode. Iftheprescaler equals 4,however, thedevice willconsume less\ncurrent. TheVCO frequency isrelated totheother frequencies andPrescaler asfollows:\nfVCO=fPD*N-divider *Prescaler (2)\nInorder toreduce theVCO tuning gain, thus improving theVCO phase noise performance, theVCO frequency\nrange isdivided intoseveral different frequency bands. This creates theneed forfrequency calibration inorder to\ndetermine thecorrect frequency band given adesired output frequency. TheVCO isalso calibrated foramplitude\ntooptimize phase noise. These calibration routines areactivated anytime that theR0register isprogrammed\nwith theFCAL_EN bitequals one. Itisimportant thatavalid OSCin signal must present before VCO calibration\nbegins.\nThis device willsupport afullsweep ofthevalid temperature range of125°C(–40°Cto85°C)without having to\nre-calibrate theVCO. This isimportant forcontinuous operation ofthesynthesizer under themost extreme\ntemperature variation.\n7.3.7 External VCO Support\nThe LMX2571 supports anexternal VCO inPLL mode. InPLL mode, theinternal VCO anditsassociated charge\npump arepowered down, anda5-Vcharge pump isswitched intosupport external VCO. Noextra external low\nnoise op-amp isrequired tosupport 5-Vtuning range VCO. The external VCO output canbeobtained directly\nfrom theVCO orfrom thedevice ’sRFoutput buffer.\n7.3.8 Programmable RFOutput Divider\nThe internal VCO RFoutput divider consists oftwo sub-dividers; thetotal division value isequal tothe\nmultiplication ofthem. Asaresult, theminimum division is4while themaximum division is448.\nFigure 16.VCO Output Divider\nThere isonly oneoutput divider when external VCO isbeing used. This divider supports even andodddivision,\nanditsvalues areprogrammable between 1and10.\n7.3.9 Programmable RFOutput Buffer\nThe RFoutput buffer type isselectable between push-pull and open drain. Ifopen drain buffer isselected,\nexternal pullup toVccIO isrequired. Regardless ofoutput type, output power can beprogrammed tovarious\nlevels. The RFoutput buffer canbedisabled while stillkeeping thePLL inlock. SeeRFOutput Buffer Type for\ndetails.\nLSB\nBit 0MSB\nBit 15I2S DATA\n(FSK_D1)\nI2S CLK\n(FSK_DV)\nI2S FS\n(FSK_D0)\nFSK_D[0:2]\nFSK_DV\n13LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.10 Integrated TX,RXSwitch\nThe LMX2571 integrates aT/Rswitch which iscontrolled bytheTrCtl pin.The output from theinternal VCO or\nexternal VCO divider willberouted toeither theRFoutTx orRFoutRx ports, depending onthestate oftheTrCtl\npin.The TrCtl pinnotonly controls theoutput port, butmay also switch theoutput frequency simultaneously. For\nexample, ifTrCtl =1,theactive port isRFoutTx with anoutput frequency ofF1.When TrCtl changes from 1to0,\ntheactive port could beRFoutRx with anoutput frequency ofF2.LMX2571 hastwosets ofregister tostore the\nconfigurations forF1andF2.\nThe T/R switch could also beconfigured asafanout buffer tooutput thesame signal atboth RFoutTx and\nRFoutRx ports atthesame time. Allofthese features arealso programmable, seeProgramming andFrequency\nandOutput PortSwitching withTrCtl Pinfordetails.\n7.3.11 Powerdown\nThe LMX2571 can bepowered upand down using theCEpinorthePOWERDOWN bit.Allregisters are\npreserved inmemory while itispowered down. When thedevice comes outofthepowered down state, either by\nresuming thePOWERDOWN bittozero orbypulling back CEpinHIGH (ifitwas powered down byCEpin), itis\nrequired thatregister R0with FCAL_EN=1 beprogrammed again tore-calibrate thedevice.\n7.3.12 Lock Detect\nThe MUXout pinoftheLMX2571 can beconfigured tooutput asignal that indicates when thePLL isbeing\nlocked. Iflock detect isenabled while theMUXout pinisconfigured asalock-detect output, when thedevice is\nlocked theMUXout pinoutput isalogic HIGH voltage. When thedevice isunlocked, MUXout output isalogic\nLOW voltage.\n7.3.13 FSK Modulation\nDirect digital FSK modulation issupported inLMX2571. FSK modulation isachieved bychanging theoutput\nfrequency bychanging theN-divider value. TheLMX2571 supports fourdifferent types ofFSK operation.\n1.FSK PIN mode. LMX2571 supports 2-,4-and 8-level FSK modulation inPIN mode. Inthismode, symbols\naredirectly fedtotheFSK_D0, FSK_D1, andFSK_D2 pins. Symbol clock isfedtotheFSK_DV pin.Symbols\narelatched intothedevice ontherising edge ofthesymbol clock. The maximum supported symbol clock\nrate is1MHz. The device haseight dedicated registers topre-store thedesired FSK frequency deviations,\nwith each register corresponding tooneoftheFSK symbols. The LMX2571 willchange itsoutput frequency\naccording tothestates ontheFSK pins; noextra register programming isrequired.\n2.FSK SPI mode. This mode isidentical totheFSK PIN mode with theexception that thecontrol forthe\nselected FSK level isnotperformed with external pins butwith register R34. Each time when register R34 is\nprogrammed, change only theFSK_DEV_SEL field toselect thedesired FSK frequency deviation asstored\ninthededicated registers.\n3.FSK SPIFAST mode. Inthismode, instead ofselecting one ofthepre-stored FSK level, change theFSK\ndeviation directly bywriting totheregister R33, FSK_DEV_SPI_FAST field. Asaresult, thismode supports\narbitrary-FSK level, which isuseful toconstruct pulse-shaping oranalog-FM modulation.\n4.FSK I2Smode. This mode issimilar totheFSK SPI FAST mode, buttheprogramming format isanI2S\nformat ondedicated pins instead ofSPI. The benefit ofusing I2Sisthat thisinterface could beshared and\nsynchronous toother digital audio interfaces. The same FSK data input pins thatareused inFSK PINmode\narere-used tosupport I2Sprogramming. Inthismode only the16bitsofDATA field isrequired toprogram.\nThe data istransmitted onthehigh orlow side oftheframe sync (programmable inregister R34,\nFSK_I2S_FS_POL). The unused side oftheframe sync needs tobeatleast oneclock cycle. Inother words,\n17(16+1)CLK cycles arerequired ataminimum foroneI2Sframe. Maximum I2Sclock rateis100MHz.\nFigure 17.FSK PINMode Timing Figure 18.FSK I2SMode Timing\nData\n= IgnoredR/W\n= 1\n9th-24thDATA\nCLK\nLEAddress\n7-bit\n1st2nd-8th\nRead back register value\n16-bitMUXout\n14LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFeature Description (continued)\nSeeDirect Digital FSK Modulation forFSK operation details.\n7.3.14 FastLock\nThe LMX2571 includes aFastLock feature that canbeused toimprove thelock times inPLL mode when the\nloop bandwidth issmall. Ingeneral, thelock time isapproximately equal to4divided bytheloop bandwidth. Ifthe\nloop bandwidth is1kHz, then thelock time would be4ms. However, ifthefPDismuch higher than theloop\nbandwidth, cycle slipping may occur, and theactual lock time willbemuch longer. Traditional fastlock usually\nreduces lock time byincreasing loop bandwidth during frequency switching. However, there isalimitation onthe\nachievable maximum loop bandwidth duetolimitation oncharge-pump current andloop filter component values.\nInsome cases, thiskind offastlock technique willmake cycle slipeven worse.\nThe LMX2571 adopts anew FastLock approach thateliminates thecycle slipproblem. With anexternal analog\nSPST switch inconjunction with LMX2571 ’sFastLock control, thelock time fora100-MHz frequency switch\ncould besettled inless than 1.5ms.SeeFastLock withExternal VCO fordetails.\n7.3.15 Register Readback\nThe LMX2571 allows anyofitsregisters toberead back. The MUXout pincanbeprogrammed tosupport either\nlock-detect output orregister-readback serial-data output. Toread back acertain register value, follow the\nfollowing steps:\n1.SettheR/W bitto1;thedata field contents areignored.\n2.Send theregister tothedevice; readback serial data willbeoutput starting atthe9thclock cycle.\nFigure 19.Register Readback Timing Diagram\n7.4 Device Functional Modes\n7.4.1 Operation Mode\nThedevice canbeoperated insynthesizer mode orPLL mode.\n1.Synthesizer mode. Theinternal VCO willbeadopted.\n2.PLL mode. Thedevice isoperated asastandalone PLL; anexternal VCO isrequired tocomplete theloop.\n7.4.2 Duplex Mode\nLMX2571 supports fast frequency switching between twopre-defined register sets, F1and F2.This feature is\ngood forduplex operation. Thedevice supports three duplex modes:\n1.Synthesizer duplex mode. Both F1andF2areoperated insynthesizer mode.\n2.PLL duplex mode. Both F1andF2areoperated inPLL mode.\n3.Synthesizer/PLL duplex mode. Inthismode, F1andF2willbeoperated indifferent operation mode.\n7.4.3 FSK Mode\nLMX2571 supports fourdirect digital FSK modulation modes.\n1.FSK PIN mode. 2-,4-and 8-level FSK modulation. Modulation data isfedtothedevice through dedicated\npins.\n2.FSK SPI mode. 2-,4-and 8-level FSK modulation. Pre-defined FSK deviation isselected through SPI\nprogramming.\n15LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\n3.FSK SPIFAST mode. This mode supports arbitrary-level FSK modulation. Desired FSK deviation iswritten\ntothedevice through SPIprogramming.\n4.FSK I2Smode. Arbitrary-level FSK modulation issupported. Desired FSK deviation isfedtothedevice\nthrough dedicated pins.\n7.5 Programming\nTheLMX2571 isprogrammed using several 24-bit registers. A24-bit shift register isused asatemporary register\ntoindirectly program theon-chip registers. The shift register consists ofadata field, anaddress field, andaR/W\nbit.The MSB istheR/W bit.0means register write while 1means register read. The following 7bits, ADDR[6:0],\nform theaddress field which isused todecode theinternal register address. The remaining 16bitsform thedata\nfield DATA[15:0]. While LEislow, serial data isclocked intotheshift register upon therising edge ofclock. Serial\ndata isshifted MSB firstintotheshift register when programming. When LEgoes high, data istransferred from\nthedata field intotheselected active register bank. See Figure 1fortiming diagram details.\n7.5.1 Recommended Initial Power onProgramming Sequence\nWhen thedevice isfirstpowered up,itneeds tobeinitialized, andtheordering ofthisprogramming isimportant.\nThe sequence islisted below. After thissequence iscompleted, thedevice should berunning andlocked tothe\nproper frequency.\n1.Apply power tothedevice andensure theVccpins areattheproper levels.\n2.IfCEisLOW, pullitHIGH.\n3.Wait 100µsfortheinternal LDOs tobecome stable.\n4.Ensure thatavalid reference isapplied totheOSCin pin.\n5.Program register R0with RESET=1. This willensure alltheregisters arereset totheir default values.\n6.Program insequence registers R60, R58, R53, …,R1andthen R0.\n7.5.2 Recommended Sequence forChanging Frequencies\nTherecommended sequence forchanging frequencies indifferent scenarios isasfollows:\n1.IftheN-divider ischanging, program therelevant registers, then program R0with FCAL_EN =1.\n2.InFSK SPImode, FSK SPIFAST mode, andFSK I2Smode, thefractional numerator ischanging; program\ntherelevant registers only.\n3.Ifswitching frequency between F1andF2,program therelevant control registers only ortoggle theTrCtl pin.\nSeeFrequency andOutput PortSwitching withTrCtl Pinfordetails.\nLMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\n16\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6 Register Maps\nREG\n.23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR\nR/W ADDRESS[6:0] DATA[15:0]\nR60 R/W 0 1 1 1 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 3C4000h\nR58 R/W 0 1 1 1 0 1 0 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 3A0C00h\nR53 R/W 0 1 1 0 1 0 1 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 0 352802h\nR47 R/W 0 1 0 1 1 1 1 0 DITHERING 0 0 0 0 0 0 0 0 0 0 0 0 0 2F0000h\nR46 R/W 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1VCO_\nSEL_\nSTRTVCO_SEL 2E001Ah\nR42 R/W 0 1 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0EXTVCO\n_CP\n_POLEXTVCO_CP_IDN 2A0210h\nR41 R/W 0 1 0 1 0 0 1 0 0 0 0 EXTVCO_CP_IUP EXTVCO_CP_GAIN CP_IDN 290810h\nR40 R/W 0 1 0 1 0 0 0 0 0 0 CP_IUP CP_GAIN 0 1 1 1 0 0 28101Ch\nR39 R/W 0 1 0 0 1 1 1 0 0 0 1 0 0 0 1 1 1 1 1SDO_LD_\nSEL0 1 LD_EN 2711F0h\nR35 R/W 0 1 0 0 0 1 1 0 0 MULT_WAITOUTBUF\n_AUTO\nMUTEOUTBUF\n_TX\n_TYPEOUTBUF\n_RX\n_TYPE230647h\nR34 R/W 0 1 0 0 0 1 0IPBUF\nDIFF_\nTERMIPBUF_\nSE_DIFF\n_SELXTAL_PWRCTRL XTAL_EN 0FSK_I2S_\nFS_POLFSK_I2S_\nCLK_POLFSK_LEVEL FSK_DEV_SELFSK_\nMODE_\nSEL0FSK_\nMODE_\nSEL1221000h\nR33 R/W 0 1 0 0 0 0 1 FSK_DEV_SPI_FAST 210000h\nR32 R/W 0 1 0 0 0 0 0 FSK_DEV7_F2 200000h\nR31 R/W 0 0 1 1 1 1 1 FSK_DEV6_F2 1F0000h\nR30 R/W 0 0 1 1 1 1 0 FSK_DEV5_F2 1E0000h\nR29 R/W 0 0 1 1 1 0 1 FSK_DEV4_F2 1D0000h\nR28 R/W 0 0 1 1 1 0 0 FSK_DEV3_F2 1C0000h\nR27 R/W 0 0 1 1 0 1 1 FSK_DEV2_F2 1B0000h\nR26 R/W 0 0 1 1 0 1 0 FSK_DEV1_F2 1A0000h\nR25 R/W 0 0 1 1 0 0 1 FSK_DEV0_F2 190000h\nR24 R/W 0 0 1 1 0 0 0 0 0 0 0 0FSK_EN_\nF2EXTVCO_CHDIV_F2EXTVCO\n_SEL\n_F2OUTBUF_TX_PWR_F2 180010h\nR23 R/W 0 0 1 0 1 1 1 0 0 0 OUTBUF_RX_PWR_F2OUTBUF\n_TX_EN\n_F2OUTBUF\n_RX_EN\n_F20 0 0 LF_R4_F2 1710A4h\nR22 R/W 0 0 1 0 1 1 0 LF_R3_F2 CHDIV2_F2 CHDIV1_F2 PFD_DELAY_F2 MULT_F2 168584h\nR21 R/W 0 0 1 0 1 0 1 PLL_R_F2 PLL_R_PRE_F2 150101h\nR20 R/W 0 0 1 0 1 0 0PLL_N_\nPRE_F2FRAC_ORDER_F2 PLL_N_F2 140028h\nR19 R/W 0 0 1 0 0 1 1 PLL_DEN_F2[15:0] 130000h\nR18 R/W 0 0 1 0 0 1 0 PLL_NUM_F2[15:0] 120000h\nR17 R/W 0 0 1 0 0 0 1 PLL_DEN_F2[23:16] PLL_NUM_F2[23:16] 110000h\nLMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\n17\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedRegister Maps (continued)\nREG\n.23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 POR\nR/W ADDRESS[6:0] DATA[15:0]\nR16 R/W 0 0 1 0 0 0 0 FSK_DEV7_F1 100000h\nR15 R/W 0 0 0 1 1 1 1 FSK_DEV6_F1 F0000h\nR14 R/W 0 0 0 1 1 1 0 FSK_DEV5_F1 E0000h\nR13 R/W 0 0 0 1 1 0 1 FSK_DEV4_F1 D0000h\nR12 R/W 0 0 0 1 1 0 0 FSK_DEV3_F1 C0000h\nR11 R/W 0 0 0 1 0 1 1 FSK_DEV2_F1 B0000h\nR10 R/W 0 0 0 1 0 1 0 FSK_DEV1_F1 A0000h\nR9 R/W 0 0 0 1 0 0 1 FSK_DEV0_F1 90000h\nR8 R/W 0 0 0 1 0 0 0 0 0 0 0 0FSK_EN_\nF1EXTVCO_CHDIV_F1EXTVCO\n_SEL\n_F1OUTBUF_TX_PWR_F1 80010h\nR7 R/W 0 0 0 0 1 1 1 0 0 0 OUTBUF_RX_PWR_F1OUTBUF\n_TX_EN\n_F1OUTBUF\n_RX_EN\n_F10 0 0 LF_R4_F1 710A4h\nR6 R/W 0 0 0 0 1 1 0 LF_R3_F1 CHDIV2_F1 CHDIV1_F1 PFD_DELAY_F1 MULT_F1 68584h\nR5 R/W 0 0 0 0 1 0 1 PLL_R_F1 PLL_R_PRE_F1 50101h\nR4 R/W 0 0 0 0 1 0 0PLL_N_\nPRE_F1FRAC_ORDER_F1 PLL_N_F1 40028h\nR3 R/W 0 0 0 0 0 1 1 PLL_DEN_F1[15:0] 30000h\nR2 R/W 0 0 0 0 0 1 0 PLL_NUM_F1[15:0] 20000h\nR1 R/W 0 0 0 0 0 0 1 PLL_DEN_F1[23:16] PLL_NUM_F1[23:16] 10000h\nR0 R/W 0 0 0 0 0 0 0 0 0 RESETPOWER\nDOWNRXTX_\nCTRLRXTX_\nPOLF1F2_\nINITF1F2_\nCTRLF1F2_\nMODEF1F2_\nSEL0 0 0 0 1 FCAL_EN 3h\n18LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedThe POR value isthepower-on reset value thatisassigned when thedevice ispowered uportheRESET bitis\nasserted. POR isnotadefault working mode, allregisters arerequired toprogram properly inorder tomake the\ndevice works asdesired.\n7.6.1 R60Register (offset =3Ch) [reset =4000h]\nFigure 20.R60Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-4000h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 1.R60Register Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 4000hProgram A000h tothisfield.\n7.6.2 R58Register (offset =3Ah) [reset =C00h]\nFigure 21.R58Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0\nR/W-C00h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 2.R58Register Field Descriptions\nBit Field Type Reset Description\n15-0 R/W C00hProgram 8C00h tothisfield.\n7.6.3 R53Register (offset =35h) [reset =2802h]\nFigure 22.R53Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 0\nR/W-2802h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 3.R53Register Field Descriptions\nBit Field Type Reset Description\n15-0 R/W 2802hProgram 7806h tothisfield.\n19LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.4 R47Register (offset =2Fh) [reset =0h]\nFigure 23.R47Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 DITHERING 0 0 0 0 0 0 0 0 0 0 0 0 0\nR/W-\n0hR/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 4.R47Register Field Descriptions\nBit Field Type Reset Description\n15 R/W 0hProgram 0htothisfield.\n14-13 DITHERING R/W 0hSetthelevel ofdithering. This feature isused tomitigate spurs\nlevel incertain usecase byincreasing thelevel ofrandomness\nintheDelta Sigma modulator, typically done attheexpense of\nnoise atcertain offset.\n0=Disabled\n1=Weak\n2=Medium\n3=Strong\n12-0 R/W 0hProgram 0htothisfield.\n7.6.5 R46Register (offset =2Eh) [reset =1Ah]\nFigure 24.R46Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 0 0 0 0 0 1 1 VCO_\nSEL_S\nTRTVCO_SEL\nR/W-1Ah\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 5.R46Register Field Descriptions\nBit Field Type Reset Description\n15-3 R/W 3hProgram 3htothisfield.\n2 VCO_SEL_STRT R/W 0h Enables VCO calibration tostart with theVCO core being\nselected inVCO_SEL. Please note thatprogramming tothis\nregister isoptional. That is,youdonotneed toprogram this\nregister, thedefault POR value ofthisregister willensure that\ntheright VCO core willbepicked upautomatically.\n0=Disabled\n1=Enabled\n1-0 VCO_SEL R/W 2h SettheVCO core tostart calibration with. Please note that\nprogramming tothisregister isoptional. That is,youdonotneed\ntoprogram thisregister, thedefault POR value ofthisregister\nwillensure thattheright VCO core willbepicked up\nautomatically.\n0=VCOL\n1=VCOM\n2=VCOH\n7.6.6 R42Register (offset =2Ah) [reset =210h]\n20LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFigure 25.R42Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 0 1 0 0 0 EXTV\nCO_C\nP_PO\nLEXTVCO_CP_IDN\nR/W-8h R/W-\n0hR/W-10h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 6.R42Register Field Descriptions\nBit Field Type Reset Description\n15-6 R/W 8hProgram 8htothisfield.\n5 EXTVCO_CP_POL R/W 0hSets thephase detector polarity forexternal VCO inPLL mode\noperation. Positive means VCO frequency increases directly\nproportional toVtune voltage.\n0=Positive\n1=Negative\n4-0 EXTVCO_CP_IDN R/W 10hSet thebase charge pump current forexternal VCO inPLL\nmode operation. The total base charge pump current isequal to\nEXTVCO_CP_IDN +EXTVCO_CP_IUP. EXTVCO_CP_IDN\nmust beequal toEXTVCO_CP_IUP. Only even number values\naresupported.\n0=Tri-state\n2=312.5 µA\n4=625µA\n...\n30=3437.5 µA\n7.6.7 R41Register (offset =29h) [reset =810h]\nFigure 26.R41Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 EXTVCO_CP_IUP EXTVCO_CP_\nGAINCP_IDN\nR/W-0h R/W-10h R/W-0h R/W-10h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 7.R41Register Field Descriptions\nBit Field Type Reset Description\n15-12 R/W 0hProgram 0htothisfield.\n11-7 EXTVCO_CP_IUP R/W 10hSet thebase charge pump current forexternal VCO inPLL\nmode operation. The total base charge pump current isequal to\nEXTVCO_CP_IDN +EXTVCO_CP_IUP. EXTVCO_CP_IDN\nmust beequal toEXTVCO_CP_IUP. Only even number values\naresupported.\n0=Tri-state\n2=312.5 µA\n4=625µA\n...\n30=3437.5 µA\n21LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable 7.R41Register Field Descriptions (continued)\nBit Field Type Reset Description\n6-5 EXTVCO_CP_GAIN R/W 0hSetthemultiplication factor tothebase charge pump current for\nexternal VCO inPLL mode operation. Forexample, ifthegain\nhere is2xand ifthe total base charge pump current\n(EXTVCO_CP_IDN +EXTVCO_CP_IUP) is2.5mA, then the\nfinal charge pump current applied totheloop filter is5mA. The\ngain values arenotprecise. They areprovided asaquick way to\nboost thetotal charge pump current fordebug purposes or\nspecific applications.\n0=1x\n1=2x\n2=1.5x\n3=2.5x\n4-0 CP_IDN R/W 10hSet the base charge pump current forinternal VCO in\nsynthesizer mode operation. Thetotal base charge pump current\nisequal toCP_IDN +CP_IUP. CP_IDN must beequal to\nCP_IUP.\n0=Tri-state\n1=156.25 µA\n2=312.5 µA\n3=468.75 µA\n...\n31=3593.75 µA\n22LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.8 R40Register (offset =28h) [reset =101Ch]\nFigure 27.R40Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 CP_IUP CP_GAIN 0 1 1 1 0 0\nR/W-0h R/W-10h R/W-0h R/W-1Ch\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 8.R40Register Field Descriptions\nBit Field Type Reset Description\n15-13 R/W 0hProgram 0htothisfield.\n12-8 CP_IUP R/W 10hSet the base charge pump current forinternal VCO in\nsynthesizer mode operation. Thetotal base charge pump current\nisequal toCP_IDN +CP_IUP. CP_IDN must beequal to\nCP_IUP.\n0=Tri-state\n1=156.25 µA\n2=312.5 µA\n3=468.75 µA\n...\n31=3593.75 µA\n7-6 CP_GAIN R/W 0hSetthemultiplication factor tothebase charge pump current for\ninternal VCO insynthesizer mode operation. Forexample, ifthe\ngain here is2xand ifthetotal base charge pump current\n(CP_IDN +CP_IUP) is2.5mA, then thefinal charge pump\ncurrent applied totheloop filter is5mA. The gain values arenot\nprecise. They areprovided asaquick way toboost thetotal\ncharge pump current for debug purposes orspecific\napplications.\n0=1x\n1=2x\n2=1.5x\n3=2.5x\n5-0 R/W 1ChProgram 1Ch tothisfield.\n7.6.9 R39Register (offset =27h) [reset =11F0h]\nFigure 28.R39Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 1 0 0 0 1 1 1 1 1 SDO_\nLD_SE\nL0 1 LD_E\nN\nR/W-11Fh R/W-\n0hR/W-0h R/W-\n0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 9.R39Register Field Descriptions\nBit Field Type Reset Description\n15-4 R/W 11FhProgram 11Fh tothisfield.\n3 SDO_LD_SEL R/W 0hDefines theMUXout pinfunction.\n0=Register readback serial data output\n1=Lock detect output\n2-1 R/W 0hProgram 1htothisfield.\n23LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable 9.R39Register Field Descriptions (continued)\nBit Field Type Reset Description\n0 LD_EN R/W 0hEnables lock detect function.\n0=Disabled\n1=Enabled\n7.6.10 R35Register (offset =23h) [reset =647h]\nFigure 29.R35Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 MULT_WAIT OUTB\nUF_A\nUTOM\nUTEOUTB\nUF_TX\n_TYPEOUTB\nUF_R\nX_TYP\nE\nR/W-0h R/W-C8h R/W-\n1hR/W-\n1hR/W-\n1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 10.R35Register Field Descriptions\nBit Field Type Reset Description\n15-14 R/W 0hProgram 0htothisfield.\n13-3 MULT_WAIT R/W C8hA20-µssettling time isrequired forMULT, ifitisenabled. These\nbits set the correct settling time according tothe OSCin\nfrequency. Forexample, ifOSCin frequency is100 MHz, set\nthese bits to2000. Nomatter ifMULT isenabled ornot, the\nconfigured MULT settling time forms part ofthetotal frequency\nswitching time.\n0=Donotusethissetting\n1=1OSCin clock cycle\n...\n2047 =2047 OSCin clock cycles\n2 OUTBUF_AUTOMUTE R/W 1hIfthis bitisset, theoutput buffers willbemuted until PLL is\nlocked. This bitapplies tothe following events: (a)device\ninitialization (b)manually change VCO frequency, and (c)F1F2\nswitching. However, ifthe PLL isunlocked afterward (for\nexample, OSCin isremoved), theoutput buffers willnotbe\nmuted andwillremain active.\n0=Disabled\n1=Enabled\n1 OUTBUF_TX_TYPE R/W 1hSets theoutput buffer type ofRFoutTx. Ifthebuffer isopen drain\noutput, apullup toVccIO isrequired. See RFOutput Buffer Type\nfordetails.\n0=Open drain\n1=Push pull\n0 OUTBUF_RX_TYPE R/W 1hSets theoutput buffer type ofRFoutRx. Ifthebuffer isopen\ndrain output, apullup toVccIO isrequired. See RFOutput Buffer\nType fordetails.\n0=Open drain\n1=Push pull\n24LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.11 R34Register (offset =22h) [reset =1000h]\nFigure 30.R34Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nIPBUF\nDIFF_\nTERMIPBUF\n_SE_D\nIFF_S\nELXTAL_PWRCTRL XTAL_\nEN0 FSK_I\n2S_FS\n_POLFSK_I\n2S_CL\nK_PO\nLFSK_LEVEL FSK_DEV_SEL FSK_\nMODE\n_SEL0FSK_\nMODE\n_SEL1\nR/W-\n0hR/W-\n0hR/W-2h R/W-\n0hR/W-\n0hR/W-\n0hR/W-\n0hR/W-0h R/W-0h R/W-\n0hR/W-\n0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 11.R34Register Field Descriptions\nBit Field Type Reset Description\n15 IPBUFDIFF_TERM R/W 0hEnables independent 50Ωinput termination onboth OSCin and\nOSCin* pins. This function isvalid even ifOSCin input is\nconfigured assingle-ended input.\n0=Disabled\n1=Enabled\n14 IPBUF_SE_DIFF_SEL R/W 0hSelects between single-ended anddifferential OSCin input.\n0=Single-ended input\n1=Differential input\n13-11 XTAL_PWRCTRL R/W 2hSetthevalue oftheseries resistor being used tolimit thepower\ndissipation through thecrystal when crystal isbeing used as\nOSCin input. See OSCin Configuration fordetails.\n0=0Ω\n1=100Ω\n2=200Ω\n3=300Ω\n4-7=Reserved\n10 XTAL_EN R/W 0hEnables thecrystal oscillator buffer foruseasOSCin input. This\nbitwilloverwrite IPBUF_SE_DIFF_SEL.\n0=Disabled\n1=Enabled\n9 R/W 0hProgram 0htothisfield.\n8 FSK_I2S_FS_POL R/W 0hSets thepolarity oftheI2SFrame Sync input inFSK I2Smode.\n0=Active HIGH\n1=Active LOW\n7 FSK_I2S_CLK_POL R/W 0hSets thepolarity oftheI2SCLK input inFSK I2Smode.\n0=Rising edge strobe\n1=Falling edge strobe\n6-5 FSK_LEVEL R/W 0hDefine thedesired FSK level inFSK PIN mode and FSK SPI\nmode. When thisbitiszero, FSK operation inthese modes is\ndisabled even ifFSK_EN_Fx =1.\n0=Disabled\n1=2FSK\n2=4FSK\n3=8FSK\n4-2 FSK_DEV_SEL R/W 0hInFSK SPImode, these bitsselect oneoftheFSK deviations as\ndefined inregisters R25-32 orR9-16.\n0=FSK_DEV0_Fx\n1=FSK_DEV1_Fx\n...\n7=FSK_DEV7_Fx\n25LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable 11.R34Register Field Descriptions (continued)\nBit Field Type Reset Description\n1 FSK_MODE_SEL0 R/W 0hFSK_MODE_SEL0 and FSK_MODE_SEL1 define the FSK\noperation mode. FSK_MODE_SEL[1:0] =\n00=FSK PINmode\n01=FSK SPImode\n10=FSK I2Smode\n11=FSK SPIFAST mode\n0 FSK_MODE_SEL1 R/W 0hSame asabove.\n7.6.12 R33Register (offset =21h) [reset =0h]\nFigure 31.R33Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV_SPI_FAST\nR/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 12.R33Register Field Descriptions\nBit Field Type Reset Description\n15-0 FSK_DEV_SPI_FAST R/W 0hDefine thedesired frequency deviation inFSK SPIFAST mode.\nSee Direct Digital FSK Modulation fordetails.\n7.6.13 R25toR32Register (offset =19hto20h) [reset =0h]\nFigure 32.R25toR32Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV0_F2 toFSK_DEV7_F2\nR/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 13.R25toR32Register Field Descriptions\nBit Field Type Reset Description\n15-0 FSK_DEV0_F2 toFSK_DEV7_F2 R/W 0hDefine thedesired frequency deviation inFSK PIN mode and\nFSK SPImode. See Direct Digital FSK Modulation fordetails.\n26LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.14 R24Register (offset =18h) [reset =10h]\nFigure 33.R24Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 FSK_E\nN_F2EXTVCO_CHDIV_F2 EXTV\nCO_S\nEL_F2OUTBUF_TX_PWR_F2\nR/W-0h R/W-\n0hR/W-0h R/W-\n0hR/W-10h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 14.R24Register Field Descriptions\nBit Field Type Reset Description\n15-11 R/W 0hProgram 0htothisfield.\n10 FSK_EN_F2 R/W 0hEnables FSK operation inallFSK operation modes. When this\nbitisset,fractional denominator DEN should bezero. See Direct\nDigital FSK Modulation fordetails.\n0=Disabled\n1=Enabled\n9-6 EXTVCO_CHDIV_F2 R/W 0hSetthevalue oftheoutput channel divider, CHDIV3, when using\nexternal VCO inPLL mode.\n0=Divide by1\n1=Reserved\n2=Divide by2\n3=Divide by3\n...\n10=Divide by10\n11-15 =Reserved\n5 EXTVCO_SEL_F2 R/W 0hSelects synthesizer mode (internal VCO) orPLL mode (external\nVCO) operation.\n0=Synthesizer mode\n1=PLL mode\n4-0 OUTBUF_TX_PWR_F2 R/W 10hSettheoutput power atRFoutTx port. See RFOutput Buffer\nPower Control fordetails.\n27LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.15 R23Register (offset =17h) [reset =10A4h]\nFigure 34.R23Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 OUTBUF_RX_PWR_F2 OUTB\nUF_TX\n_EN_F\n2OUTB\nUF_R\nX_EN_\nF20 0 0 LF_R4_F2\nR/W-0h R/W-10h R/W-\n1hR/W-\n0hR/W-4h R/W-4h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 15.R23Register Field Descriptions\nBit Field Type Reset Description\n15-13 R/W 0hProgram 0htothisfield.\n12-8 OUTBUF_RX_PWR_F2 R/W 10hSettheoutput power atRFoutRx port. See RFOutput Buffer\nPower Control fordetails.\n7 OUTBUF_TX_EN_F2 R/W 1hEnables RFoutTx port.\n0=Disabled\n1=Enabled\n6 OUTBUF_RX_EN_F2 R/W 0hEnables RFoutRx port.\n0=Disabled\n1=Enabled\n5-3 R/W 4hProgram 0htothisfield.\n2-0 LF_R4_F2 R/W 4hSettheresistor value forthe4thpole oftheinternal loop filter.\nTheshunt capacitor ofthatpole is100pF.\n0=Bypass\n1=3.2kΩ\n2=1.6kΩ\n3=1.1kΩ\n4=800Ω\n5=640Ω\n6=533Ω\n7=457Ω\n7.6.16 R22Register (offset =16h) [reset =8584h]\nFigure 35.R22Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nLF_R3_F2 CHDIV2_F2 CHDIV1_F2 PFD_DELAY_F2 MULT_F2\nR/W-4h R/W-1h R/W-1h R/W-4h R/W-4h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 16.R22Register Descriptions\nBit Field Type Reset Description\n15-13 LF_R3_F2 R/W 4hSettheresistor value forthe3rdpole oftheinternal loop filter.\nTheshunt capacitor ofthatpole is50pF.\n0=Bypass\n1=3.2kΩ\n2=1.6kΩ\n3=1.1kΩ\n4=800Ω\n5=640Ω\n6=533Ω\n7=457Ω\n28LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable 16.R22Register Descriptions (continued)\nBit Field Type Reset Description\n12-10 CHDIV2_F2 R/W 1hSetthevalue oftheoutput channel divider, CHDIV2, when using\ninternal VCO insynthesizer mode.\n0=Divide by1\n1=Divide by2\n2=Divide by4\n3=Divide by8\n4=Divide by16\n5=Divide by32\n6=Divide by64\n9-8 CHDIV1_F2 R/W 1hSetthevalue oftheoutput channel divider, CHDIV1, when using\ninternal VCO insynthesizer mode.\n0=Divide by4\n1=Divide by5\n2=Divide by6\n3=Divide by7\n7-5 PFD_DELAY_F2 R/W 4hUsed tooptimize spurs andphase noise. Suggested values are:\nInteger mode (NUM =0):usePFD_DELAY ≤5\nFractional mode with N-divider <22:usePFD_DELAY ≤4\nFractional mode with N-divider ≥22:usePFD_DELAY ≥3\n4-0 MULT_F2 R/W 4hSettheMULT multiplier value. MULT value must begreater than\nPre-divider value. MULT isnotsupported when crystal isbeing\nused asthereference clock input. See MULT Multiplier for\ndetails.\n0=Reserved\n1=Bypass\n2=2x\n...\n13=13x\n14-31 =Reserved\n7.6.17 R21Register (offset =15h) [reset =101h]\nFigure 36.R21Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_R_F2 PLL_R_PRE_F2\nR/W-1h R/W-1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 17.R21Register Descriptions\nBit Field Type Reset Description\n15-8 PLL_R_F2 R/W 1hSettheOSCin buffer Post-divider value.\n7-0 PLL_R_PRE_F2 R/W 1hSet theOSCin buffer Pre-divider value. This value must be\nsmaller than MULT value.\n29LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.18 R20Register (offset =14h) [reset =28h]\nFigure 37.R20Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_N\n_PRE_\nF2FRAC_ORDER_F2 PLL_N_F2\nR/W-\n0hR/W-0h R/W-28h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 18.R20Register Descriptions\nBit Field Type Reset Description\n15 PLL_N_PRE_F2 R/W 0hSets thePrescaler value.\n0=Divide by2\n1=Divide by4\n14-12 FRAC_ORDER_F2 R/W 0hSelect theorder oftheDelta Sigma modulator.\n0=Integer mode\n1=1storder\n2=2ndorder\n3=3rdorder\n4-7=4thorder\n11-0 PLL_N_F2 R/W 28hSettheinteger portion oftheN-divider value. Maximum value is\n1023.\n7.6.19 R19Register (offset =13h) [reset =0h]\nFigure 38.R19Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_DEN_F2[15:0]\nR/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 19.R19Register Field Descriptions\nBit Field Type Reset Description\n15-0 PLL_DEN_F2[15:0] R/W 0hSettheLSB bitsofthefractional denominator oftheN-divider.\n7.6.20 R18Register (offset =12h) [reset =0h]\nFigure 39.R18Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_NUM_F2[15:0]\nR/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 20.R18Register Field Descriptions\nBit Field Type Reset Description\n15-0 PLL_NUM_F2[15:0] R/W 0hSettheLSB bitsofthefractional numerator oftheN-divider.\n30LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.21 R17Register (offset =11h) [reset =0h]\nFigure 40.R17Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_DEN_F2[23:16] PLL_NUM_F2[23:16]\nR/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 21.R17Register Descriptions\nBit Field Type Reset Description\n15-8 PLL_DEN_F2[23:16] R/W 0hSettheMSB bitsofthefractional denominator oftheN-divider.\n7-0 PLL_NUM_F2[23:16] R/W 0hSettheMSB bitsofthefractional numerator oftheN-divider.\n7.6.22 R9toR16Register (offset =9hto10h) [reset =0h]\nFigure 41.R9toR16Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nFSK_DEV0_F1 toFSK_DEV7_F1\nR/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 22.R9toR16Register Field Descriptions\nBit Field Type Reset Description\n15-0 FSK_DEV0_F1 toFSK_DEV7_F1 R/W 0hSee Table 13.\n7.6.23 R8Register (offset =8h)[reset =10h]\nFigure 42.R8Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 0 0 FSK_E\nN_F1EXTVCO_CHDIV_F1 EXTV\nCO_S\nEL_F1OUTBUF_TX_PWR_F1\nR/W-0h R/W-\n0hR/W-0h R/W-\n0hR/W-10h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 23.R8Register Field Descriptions\nBit Field Type Reset Description\n15-11 R/W 0hProgram 0htothisfield.\n10 FSK_EN_F1 R/W 0hSee Table 14.\n9-6 EXTVCO_CHDIV_F1 R/W 0hSee Table 14.\n5 EXTVCO_SEL_F1 R/W 0hSee Table 14.\n4-0 OUTBUF_TX_PWR_F1 R/W 10hSee Table 14.\n31LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.24 R7Register (offset =7h)[reset =10A4h]\nFigure 43.R7Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 0 OUTBUF_RX_PWR_F1 OUTB\nUF_TX\n_EN_F\n1OUTB\nUF_R\nX_EN_\nF10 0 0 LF_R4_F1\nR/W-0h R/W-10h R/W-\n1hR/W-\n0hR/W-4h R/W-4h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 24.R7Register Field Descriptions\nBit Field Type Reset Description\n15-13 R/W 0hProgram 0htothisfield.\n12-8 OUTBUF_RX_PWR_F1 R/W 10hSee Table 15.\n7 OUTBUF_TX_EN_F1 R/W 1hSee Table 15.\n6 OUTBUF_RX_EN_F1 R/W 0hSee Table 15.\n5-3 R/W 4hProgram 0htothisfield.\n2-0 LF_R4_F1 R/W 4hSee Table 15.\n7.6.25 R6Register (offset =6h)[reset =8584h]\nFigure 44.R6Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nLF_R3_F1 CHDIV2_F1 CHDIV1_F1 PFD_DELAY_F1 MULT_F1\nR/W-4h R/W-1h R/W-1h R/W-4h R/W-4h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 25.R6Register Descriptions\nBit Field Type Reset Description\n15-13 LF_R3_F1 R/W 4hSee Table 16.\n12-10 CHDIV2_F1 R/W 1hSee Table 16.\n9-8 CHDIV1_F1 R/W 1hSee Table 16.\n7-5 PFD_DELAY_F1 R/W 4hSee Table 16.\n4-0 MULT_F1 R/W 4hSee Table 16.\n32LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.26 R5Register (offset =5h)[reset =101h]\nFigure 45.R5Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_R_F1 PLL_R_PRE_F1\nR/W-1h R/W-1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 26.R5Register Descriptions\nBit Field Type Reset Description\n15-8 PLL_R_F1 R/W 1hSee Table 17.\n7-0 PLL_R_PRE_F1 R/W 1hSee Table 17.\n7.6.27 R4Register (offset =4h)[reset =28h]\nFigure 46.R4Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_N\n_PRE_\nF1FRAC_ORDER_F1 PLL_N_F1\nR/W-\n0hR/W-0h R/W-28h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 27.R4Register Descriptions\nBit Field Type Reset Description\n15 PLL_N_PRE_F1 R/W 0hSee Table 18.\n14-12 FRAC_ORDER_F1 R/W 0hSee Table 18.\n11-0 PLL_N_F1 R/W 28hSee Table 18.\n7.6.28 R3Register (offset =3h)[reset =0h]\nFigure 47.R3Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_DEN_F1[15:0]\nR/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 28.R3Register Field Descriptions\nBit Field Type Reset Description\n15-0 PLL_DEN_F1[15:0] R/W 0hSee Table 19.\n33LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.29 R2Register (offset =2h)[reset =0h]\nFigure 48.R2Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_NUM_F1[15:0]\nR/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 29.R2Register Field Descriptions\nBit Field Type Reset Description\n15-0 PLL_NUM_F1[15:0] R/W 0hSee Table 20.\n7.6.30 R1Register (offset =1h)[reset =0h]\nFigure 49.R1Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nPLL_DEN_F1[23:16] PLL_NUM_F1[23:16]\nR/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 30.R1Register Descriptions\nBit Field Type Reset Description\n15-8 PLL_DEN_F1[23:16] R/W 0hSee Table 21.\n7-0 PLL_NUM_F1[23:16] R/W 0hSee Table 21.\n34LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated7.6.31 R0Register (offset =0h)[reset =3h]\nFigure 50.R0Register\n15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\n0 0 RESE\nTPOWE\nRDOW\nNRXTX\n_CTRLRXTX\n_POLF1F2_I\nNITF1F2_\nCTRLF1F2_\nMODEF1F2_\nSEL0 0 0 0 1 FCAL_\nEN\nR/W-0h R/W-\n0hR/W-\n0hR/W-\n0hR/W-\n0hR/W-\n0hR/W-\n0hR/W-\n0hR/W-\n0hR/W-1h R/W-\n1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 31.R0Register Field Descriptions\nBit Field Type Reset Description\n15-14 R/W 0hProgram 0htothisfield.\n13 RESET R/W 0hResets alltheregisters tothedefault values. This bitisself-clearing.\n0=Normal operation\n1=Reset\n12 POWERDOWN R/W 0hPowers down thedevice. When thedevice comes outofthepowered down state,\neither byresuming this bittozero orbypulling back CEpinHIGH (ifitwas\npowered down byCEpin), itisrequired that register R0with FCAL_EN =1be\nprogrammed again tore-calibrate thedevice. A100-µswait-time isrecommended\nbefore programming R0.\n0=Normal operation\n1=Power down\n11 RXTX_CTRL R/W 0hSets thecontrol mode ofTX/RX switching.\n0=Switching iscontrolled byregister programming\n1=Switching iscontrolled bytoggling theTrCtl pin\n10 RXTX_POL R/W 0hDefines thepolarity oftheTrCtl pin.\n0=Active LOW =TX\n1=Active HIGH =TX\n9 F1F2_INIT R/W 0hToggling thisbitre-calibrates F1F2 ifF1,F2aremodified after calibration. This bit\nisnotself-clear, soitisrequired toclear thebitvalue after use. See Register R0\nF1F2_INIT, F1F2_MODE usage fordetails.\n0=Clear bitvalue\n1=Re-calibrate\n8 F1F2_CTRL R/W 0hSets the control mode ofF1/F2 switching. Switching byTrCtl pin requires\nF1F2_MODE =1.\n0=Switching iscontrolled byregister programming\n1=Switching iscontrolled bytoggling theTrCtl pin\n7 F1F2_MODE R/W 0hCalibrates F1and F2during device initialization (initial power onprogramming). It\nalso enables F1-F2 switching with theTrCtl pin.Even ifthisbitisnotset,F1-F2\nswitching isstillpossible butthefirstswitching time willnotbeoptimized because\neither F1orF2willonly becalibrated. IfF1-F2 switching isnotrequired, setthisbit\ntozero. See Register R0F1F2_INIT, F1F2_MODE usage fordetails.\n0=Disable F1F2 calibration\n1=Enable F1F2 calibration\n6 F1F2_SEL R/W 0hSelects F1orF2configuration registers.\n0=F1registers\n1=F2registers\n5-1 R/W 1hProgram 1htothisfield.\n0 FCAL_EN R/W 1hActivates allkinds ofcalibrations, suggest keep itenabled allthetime. Ifitis\ndesired thattheR0register beprogrammed without activating thiscalibration, then\nthisbitcanbesettozero.\n0=Disabled\n1=Enabled\nfDEV * DEN\nfPD*CHDIV1 * CHDIV2\nPrescalerRound\nfDEV * DEN\nfPD*CHDIV3 Round\nPositive \nswingNegative \nswingNominal carrier frequencyInstantaneous carrier frequency\nfDEV0\nfDEV1\nFrequencyFSK_DEV311 10 00 01FSK_DEV2 FSK_DEV0 FSK_DEV14FSK symbol:\n35LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Direct Digital FSK Modulation\nInfractional mode, thefinest delta frequency difference between twoprogrammable output frequencies isequal\nto\nf1–f2=Δfmin=fPD*{[(N+1)/DEN] –(N/DEN)} =fPD/DEN (3)\nInother words, when thefractional numerator isincremented by1(one step), theoutput frequency willchange\nbyΔfmin.Atwosteps increment willtherefore change thefrequency by2*Δfmin.\nInFSK operation, theinstantaneous carrier frequency iskept changing among some pre-defined frequencies. In\ngeneral, theinstantaneous carrier frequency isdefined asacertain frequency deviation from thenominal carrier\nfrequency. Thefrequency deviation could bepositive andnegative.\nFigure 51.General FSK Definition Figure 52.Typical 4FSK Definition\nThe following equations define thenumber ofsteps required forthedesired frequency deviation with respect to\nthenominal carrier frequency output attheRFoutTx orRFoutRx port.\nTable 32.FSK Step Equations\nPOLARITY SYNTHESIZER MODE PLL MODE\nPOSITIVE SWING\n(4) (5)\nNEGATIVE SWING 2\'scomplement ofEquation 4 (6)2\'scomplement ofEquation 5 (7)\nInFSK PINmode andFSK SPImdoe, register R25-32 andR9-16 areused tostore thedesired FSK frequency\ndeviations interm ofthenumber ofstep asdefined intheabove equations. The order oftheregisters, 0to7,\ndepends ontheapplication system. Atypical 4FSK definition isshown inFigure 52.Inthiscase, FSK_DEV0_Fx\nandFSK_DEV1_Fx shall becalculated using Equation 4orEquation 5while FSK_DEV2_Fx andFSK_DEV3_Fx\nshall becalculated using Equation 6orEquation 7.\nForexample, ifFSK PINmode isenabled inF1tosupport 4FSK modulation, set\nFSK_MODE_SEL1 =0\nFSK_MODE_SEL0 =0\nFSK_LEVEL =2\nFSK_EN_F1 =1\nTimeFreq. dev.\nt0 t1 t2 t3 t4t5 t6 t7 t8 t9+2kHz\n-2kHz\nFSK_D0\nFSK_D1\nFSK_DV\nTimeFreq.\n36LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable 33.FSK PINMode Example\nRAW FSK DATA STREAM INPUT EQUIVALENT SYMBOL INPUT REGISTER SELECTED RFOUTPUT\n10 FSK_DEV2_F1\n11 FSK_DEV3_F1\n10 FSK_DEV2_F1\n11 FSK_DEV3_F1\n01 FSK_DEV1_F1\n00 FSK_DEV0_F1\n... ...\nFSK SPI mode assumes theuser knows which symbol tosend; user can directly write toregister R34,\nFSK_DEV_SEL toselect thedesired frequency deviation.\nForexample, toenable thedevice tosupport 4FSK modulation atF1using FSK SPImode, set\nFSK_MODE_SEL1 =0\nFSK_MODE_SEL0 =1\nFSK_LEVEL =2\nFSK_EN_F1 =1\nTable 34.FSK SPIMode Example\nDESIRED SYMBOL WRITE REGISTER FSK_DEV_SEL REGISTER SELECTED\n10 2 FSK_DEV2_F1\n11 3 FSK_DEV3_F1\n10 2 FSK_DEV2_F1\n11 3 FSK_DEV3_F1\n01 1 FSK_DEV1_F1\n00 0 FSK_DEV0_F1\n... ... …\nBoth theFSK PIN mode and FSK SPImode support upto8levels ofFSK. Tosupport anarbitrary-level FSK,\nuseFSK SPIFAST mode orFSK I2Smode. Constructing pulse-shaping FSK modulation byover-sampling the\nFSK modulation waveform isoneoftheusecases ofthese modes.\nAnalog-FM modulation canalso beproduced inthese modes. Forexample, with a1-kHz sine wave modulation\nsignal with peak frequency deviation of±2kHz, thesignal canbeover-sampled, say10times. Each sample point\ncorresponding toascaled frequency deviation.\nFigure 53.Over-Sampling Modulation Signal\nFSK_D1\nt0 t1FSK_DV\nFSK_D0\n37LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated(1) Synthesizer mode, fVCO=4800 MHz, fOUT=480MHz, fPD=100MHz, Prescaler =2,DEN =224,Use Equation 4andEquation 6to\ncalculate thestep value.InFSK SPIFAST mode, write thedesired FSK steps directly toregister R33, FSK_DEV_SPI_FAST. Toenable\nthismode, set\nFSK_MODE_SEL1 =1\nFSK_MODE_SEL0 =1\nFSK_EN_F1 =1\nTable 35.FSK SPIFAST Mode Example\nTIME FREQUENCY\nDEVIATIONCORRESPONDING FSK\nSTEPS(1)BINARY EQUIVALENT WRITE TO\nFSK_DEV_SPI_FAST\nt0 618.034 Hz 518 0000 0010 0000 0110 518\nt1 1618.034 Hz 1357 0000 0101 0100 1101 1357\nt2 2000 Hz 1678 0000 0110 1000 1110 1678\n… … … … …\nt6 –1618.034 Hz 64178 1111 1010 1011 0010 64178\nt7 –2000 Hz 63857 1111 1001 0111 0001 63857\n… … … … …\nInFSK I2Smode, clock inthedesired binary format FSK steps intheFSK_D1 pin.\nFigure 54.FSK I2SMode Example\nToenable FSK I2Smode, set\nFSK_MODE_SEL1 =1\nFSK_MODE_SEL0 =0\nFSK_EN_F1 =1\n8.1.2 Frequency andOutput Port Switching with TrCtl Pin\nRegister R0,RXTX_CTRL, andRXTX_POL areused todefine theoutput port switching behavior with theTrCtl\npin.Toenable switching with TrCtl pin,setRXTX_CTRL=1.\nTable 36.TrCtl PinUsage\nRXTX_CTRL RXTX_POL TrCtl PIN RFoutTx RFoutRx\n1 0 0 Active\n1 0 1 Active\n1 1 0 Active\n1 1 1 Active\nRegister R0,F1F2_CTRL, andF1F2_SEL define theoperation ofthefrequency switching between thetwopre-\ndefined frequencies F1andF2.Toswitch frequency using theTrCtl pin,setF1F2_CTRL to1.F1F2_SEL selects\ntheoutput frequency forthecurrent status. Forexample, ifthecurrent active output frequency isF1,toggling\nTrCtl pinwillchange theoutput frequency toF2.Toggling TrCtl pinagain willchange theoutput frequency back\ntoF1.\n8.1.3 OSCin Configuration\nOSCin supports single-end clock, differential clock aswellascrystal. Register R34 defines OSCin configuration.\nVOSCin\nCMOSVOSCin\nSine wave DifferentialVOSCin\nOSCin\nOSCin*\nOSCin\nOSCin*VT\nVT 0.1µF\n50Q\x0350Q\x03\nOSCin\nOSCin*RdC1\nC2\n38LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable 37.OSCin Configuration\nOSCin TYPE SINGLE-ENDED CLOCK DIFFERENTIAL CLOCK CRYSTAL\nConnection\nDiagram\nRegister Setting IPBUF_SE_DIFF_SEL =0 IPBUF_SE_DIFF_SEL =1\nIPBUFDIFF_TERM =1XTAL_EN =1\nXTAL_PWRCTRL =Crystal dependent\nSingle-ended anddifferential input clock definitions areasfollows:\nFigure 55.Input Clock Definition\nThe integrated crystal-oscillator circuit supports afundamental mode, AT-cute crystal. The load capacitance, CL,\nisspecific tothecrystal, butusually ontheorder of18to20pF.While CLisspecified forcrystal, theOSCin input\ncapacitance, CIN(1pFtypical), ofthedevice andPCB stray capacitance, CSTRAY (approximately 1to3pF), can\naffect thediscrete load capacitor values, C1andC2.\nFortheparallel resonant circuit, thediscrete capacitor values canbecalculated asfollows:\nCL=(C1*C2)/(C1+C2)+CIN+CSTRAY (8)\nTypically, C1=C2foroptimum symmetry, soEquation 8canberewritten interms ofC1only:\nCL=C12/(2*C1)+CIN+CSTRAY (9)\nFinally, solve forC1:\nC1=2*(CL–CIN–CSTRAY ) (10)\nElectrical Characteristics provide crystal interface specifications with conditions thatensure start-up ofthecrystal,\nbutitdoes notspecify crystal power dissipation. The designer willneed toensure thecrystal power dissipation\ndoes notexceed themaximum drive level specified bythecrystal manufacturer. Over-driving thecrystal can\ncause premature aging, frequency shift, and eventual failure. Drive level should beheld atasufficient level\nnecessary tostart-up and maintain steady-state operation. The power dissipated inthecrystal, PXTAL,can be\ncomputed by:\nPXTAL=IRMS2*RESR*(1+Co/CL)2\nwhere\n•IRMSisthermscurrent through thecrystal\n•RESRisthemaximum equivalent series resistance specified forthecrystal\n•CListheload capacitance specified forthecrystal\n•Coistheminimum shunt capacitance specified forthecrystal\n•IRMScanbemeasured using acurrent probe (forexample, Tektronix CT-6 orequivalent) placed onthelegof\nthecrystal connected toOSCin pinwith theoscillation circuit active. (11)\nThe internal configurable resistor, Rd,can beused tolimit thecrystal drive level, ifnecessary. Ifthepower\ndissipated intheselected crystal ishigher than thedrive level specified forthecrystal with Rdshorted, then a\nlarger resistor value ismandatory toavoid over-driving thecrystal. However, ifthepower dissipated inthecrystal\nisless than thedrive level with Rdshorted, then azero value forRdcanbeused. Asastarting point, asuggested\nvalue forRdis200Ω.\nFCAL_EN=1\nF1F2_MODE=1\nF1F2_INIT=0F1\nF1\'\nt0Change F1, F2\nF1F2_INIT=1F2\'\nF2\nt1 t2 t3 t4 t5 t6t7 t10Freq\nTimeF1F2_INIT=0\nt8t9 t11\n39LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.1.4 Register R0F1F2_INIT, F1F2_MODE usage\nThese register bitsareused todefine thecalibration behavior. Correct setting isimportant toensure that every\nF1-F2 switching time isoptimized. Figure 56illustrates theusage ofthese register bits.\nFigure 56.F1F2_INIT, F1F2_MODE Usage\nBefore t0:Device initialization\n•Power upthedevice.\n•Write allregisters tothedevice.\n–Ensure FCAL_EN =1toenable calibration.\n–SetF1F2_MODE =1tomake both F1and F2being calibrated during initialization. IfF1F2_MODE =0,\nonly theoutput frequency (F1inthisexample) willbecalibrated, F2willnotbecalibrated. Furthermore, if\nF1F2 switching istriggered bytheTrCtl pin,F1F2_MODE must beequal to1.\n–SetF1F2_INIT =0.Although thesetting ofthisbitisirrelevant andnotimportant here butifF1F2_INIT =\n1,change itback tozero before attempting tochange thefrequency from F1toF2.\nAtt0:Locked toF1\nAfter initialization, both F1andF2arecalibrated. Thecalibration data isstored intheinternal memory.\nAtt1:Switch toF2.\nSince FCAL_EN =1,calibration willstart over again when theoutput isswitching from F1toF2.F2calibration\nbegins based onthelastcalibration data, which isthecalibration data obtained att0.Iftheenvironment (for\nexample, temperature) does notchange much, thenew calibration data willbesimilar totheolddata. Asaresult,\nthecalibration time isminimal andtherefore, theswitching time willbeshort.\nAtt2:Switch back toF1\nAgain, F1calibration starts over and begins with thelastcalibration data asobtained att0.Calibration time is\nagain very short, asistheswitching time.\nAtt3:Switch again toF2\nThis time, thecalibration begins with thecalibration data obtained att1,which isthelastcalibration data.\nAtt4:Switch back toF1\nCalibration begins with thecalibration data obtained att2,which isthelastcalibration data.\nAtt5:Setnew F1,F2frequency\n•Write totherelevant registers tosetthenew F1andF2frequency (forexample, change theN-divider values)\n•Initiate calibration byre-writing register R0\n–SetF1F2_INIT=1. Both F1\'andF2\'willbecalibrated\nAtt6:Locked toF1\'\nF1\'andF2\'calibration completed andtheir calibration data areready.\nAtt7:Release F1F2_INIT bit\nThis bithastobereset tozero orotherwise both F1\'andF2\'willbecalibrated every time they aretoggling.\nAtt8:F1\'calibration data isupdated\nSince F1F2_INIT islocated inregister R0,when writing F1F2_INIT =0tothedevice, calibration isonce again\ntriggered. However, only F1\'willbere-calibrated, thecalibration data ofF2\'remains unchanged.\nAtt9:Switch toF2\'\nF2\'calibration begins with thecalibration data obtained att6,which isthelastcalibration data. Calibration time is\nagain very short, asistheswitching time.\nS1 S2\nC2b C2aR2 R2\nC2Ordinary 2nd \norder loop filterWith FastLock \ncontrol switches\nC2a=C2b=C2\n40LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedAtt10:Switch back toF1\'\nF1\'calibration starts over andbegins with thelastcalibration data asobtained att8.\nAtt11:Switch again toF2\'\nThecalibration begins with thecalibration data obtained att9,which isthelastcalibration data.\nAsillustrated above, register F1F2_INIT must beused properly inorder toensure that every F1-F2 switching\ntime isoptimized.\n8.1.5 FastLock with External VCO\nFastlock may berequired inPLL mode where anexternal VCO with anarrow loop bandwidth isdesired. The\nLMX2571 adopts anew FastLock approach tosupport thevery fastswitching time requirement inPLL mode.\nThere aretwocontrol pins inthechip, FLout1 andFLout2. Each pinisused tocontrol aSPST analog switch, S1\nandS2.The loop filter value with orwithout FastLock isthesame, except thatwith FastLock, onemore C2and\ntwoSPST switches areneeded.\nFigure 57.FastLock with SPST Switches\nWhen LMX2571 islocked toF1,FLout1 willclose theswitch S1.When LMX2571 islocked toF2,either by\ntoggling theTrCtl pinorprogram register R0,F1F2_SEL, S1willbereleased while S2willbeclosed byFLout2.\nAlthough S1isreleased, thecharge stored inC2a remains unchanged. Thus, when theoutput isswitched back\ntoF1,theVtune voltage isalmost correct, no(orlittle) charging ordischarging toC2a isrequired which speeds\nuptheswitching time. Forexample, ifVtune forF1andF2are1Vand2V,respectively, without FastLock, when\ntheswitching frequency shifts from F1toF2,C2willhave tobere-charged from 1Vto2V—thisisabig\nvoltage jump. With FastLock, when S2isclosed, Vtune isalmost equal to2Vbecause C2b maintains the\ncharge. Only atinyvoltage jump (re-charge) isrequired tomake itreach thefinal Vtune voltage.\nFigure 58andFigure 59compare thefrequency switching time using different switching methods. Inboth cases,\ntheloop bandwidth is4kHz while fPDis28MHz. Figure 58shows theswitching time forafrequency jump from\n430 MHz to480 MHz with SPST switches. Frequency switching istoggled bytheTrCtl pin. Switching time is\napproximately 1ms.Frequency switching inFigure 59isdone inthetraditional way. That is,change theoutput\nfrequency bywriting totherelevant registers such asN-divider values. Inthiscase, because fPDisvery much\nbigger than theloop bandwidth, cycle slipping jeopardizes theswitching time tomore than 20ms.\nOffset /HzPhase Noise /dBc/Hz\n103104105106107-160-150-140-130-120-110-100-90-80\nCrystal\nTCXO\nLVPECL\n41LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFigure 58.F1F2 Switching With SPST Switches Figure 59.Change F1Frequency ViaSPIProgramming\n8.1.6 OSCin Slew Rate\nAphase-lock loop consists ofaclean reference clock, aPLL, andaVCO. Each ofthese contributes tothetotal\nphase noise. The LMX2571 isahigh-performance PLL with integrated VCO. Both PLL noise andVCO noise are\nvery good. Typical PLL 1/fnoise andnoise floor are–124dBc/Hz and–231dBc/Hz, respectively. Togetthebest\npossible phase-noise performance from thedevice thequality ofthereference clock isvery important because it\nmay add noise totheloop. First ofall,thephase noise ofthereference clock must begood sothat thefinal\nperformance ofthesystem isnotdegraded. Furthermore, using reference clock with arather high slew rate(such\nasasquare wave) ishighly preferred. Driving thedevice input with alower slew rate clock willdegrade the\ndevice phase noise.\nForagiven frequency, asine wave clock has theslowest slew rate, especially when thefrequency islow. A\nCMOS clock ordifferential clock have much faster slew rates andarerecommended. Figure 60shows aphase-\nnoise comparison with different types ofreference clocks. Output frequency is480 MHz while theinput clock\nfrequency is26MHz. Asonecanseethere isa5-dB difference inphase noise when using aclipped sine wave\nTCXO compared toadifferential LVPECL clock. The internal crystal oscillator oftheLMX2571 performance is\nalso very good. Iftemperature compensation isnotrequired, usecrystal asthereference clock isavery good\nprice-performance option.\nFigure 60.Phase Noise vsInput Clock\nVccIO\n39nH\n2.7pF100pF\n100pFRFoutTx\n100pFRFoutTx\nPower control bitPout /dBm\nCurrent /mA\n036912151821242730 33-18 44-15 46-12 48-9 50-6 52-3 540 563 586 60\nfout=1200MHz\nfout=480MHz\nfout=150MHz\nCurrent, fout=480MHz\n42LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.1.7 RFOutput Buffer Power Control\nRegisters OUTBUF_TX_PWR_Fx andOUTBUF_RX_PWR_Fx areused tosettheoutput power attheRFoutTx\nandRFoutRx ports. Figure 61shows atypical output power vspower control bitplotinsynthesizer mode. VCO\nfrequency was 4800 MHz, andchannel dividers were settoproduce theshown output frequencies.\nFigure 61.Configurable RFOutput Power\n8.1.8 RFOutput Buffer Type\nRegisters R35, OUTBUF_TX_TYPE, OUTBUF_RX_TYPE areused toconfigure theRFoutput buffer type\nbetween open drain andpush-pull. Push-pull iseasy touse; allthatisrequired isaDC-blocking capacitor atthe\noutput. Theoutput waveform issquare wave andtherefore, harmonics rich. Open-drain output provides anoption\ntoreduce theharmonics using anLCresonant pullup network atitsoutput. Table 38summarizes anexample an\nopen-drain vspush-pull application.\nTable 38.RFOutput Buffer Type\nBUFFER TYPE OPEN DRAIN PUSH-PULL\nConnection\nDiagram\nOutput Power 470MHz 480MHz 490MHz 470MHz 480MHz 490MHz\nfo 2.7dBm 2.8dBm 2.8dBm –0.1dBm 0dBm 0.1dBm\n2fo –31dBc –30.7 dBc –30.5 dBc –30.4 dBc –30.2 dBc –30dBc\n3fo –17.3 dBc –17.9 dBc –18.1 dBc –11.9 dBc –12.1 dBc –12.4 dBc\n4fo –39dBc –40.4 dBc –41.6 dBc –28.5 dBc –28.4 dBc –28.1 dBc\n5fo –18.1 dBc –17.8 dBc –17.6 dBc –15.6 dBc –15.6 dBc –15.7 dBc\n6fo –27.6 dBc –27.2 dBc –28.5 dBc –29.5 dBc –29.8 dBc –29.3 dBc\nClearly, with aproper LCpullupinopen drain architecture, the3rdto5thharmonics could bereduced.\n8.1.9 MULT Multiplier\nThe main purpose ofthemultiplier, MULT, intheR–divider istopush thein-band fractional spurs faraway from\nthecarrier such that thespurs could befiltered outbytheloop filter. Inafractional engine, thefractional spurs\nappear atamultiple offPD*Nfrac.Incases where both fPDand Nfracaresmall, thefractional spurs willappear\nvery close tothecarrier. These kinds ofspurs arecalled in-band spurs.\n43LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable 39.MULT Application Example\nUSE CASE OSCin\n/MHzPRE-DIVIDER MULT POST-DIVIDER fPD/MHz VCO\n/MHzNinteger Nfrac SPURS\n/MHz\nI 19.2 1 1 1 19.2 460.8 24 0 0\nII 19.2 1 1 1 19.2 461 24 0.0104167 0.2\nIII 19.2 1 5 4 24 461 19 0.2083333 5\nInCase I,theVCO frequency isaninteger multiple ofthefPD,soNfraciszero andthere arenospurs. However,\ninCase II,thespur appears atanoffset of200 kHz. Ifthis spur cannot bereduced byother typical spur-\nreduction techniques such asdithering, user can enable theMULT toovercome thisproblem. IftheMULT is\nenabled asdepicted inCase III,thespurs canbepushed toanoffset of5MHz. Inthiscase, theMULT together\nwith thePost-divider changes thephase detector toalittle bithigher frequency. Asaconsequence, thespurs are\npushed further away from thecarrier andarereduced more bytheloop filter.\nAnother usecase ofMULT istomake higher phase-detector frequency. Forexample, ifOSCin is20MHz, user\ncan setMULT to5tomake fPDgoto100 MHz. Asaresult, theN-divider value willbereduced by5times;\ntherefore, thePLL phase noise isreduced. Awide loop bandwidth canthen beused toreduce theVCO noise.\nConsequently, thesynthesizer close-in phase noise would bevery good.\nThe MULT multiplier isanactive device innature, whenever itisenabled, itwilladdnoise totheloop. Forbest\nphase noise performance, itisrecommended tosetMULT notgreater than 6.\nTousetheMULT, beware oftherestriction asindicated intheElectrical Characteristics table andTable 16.\n8.1.10 Integrated VCO\nThe integrated VCO iscomposed of3VCO cores. The approximate frequency ranges forthethree VCO cores\nwith their gains isasfollows:\nTable 40.Approximate VCO Ranges andVCO Gain\nVCO CORE TYPICAL FREQUENCY RANGE (MHz) TYPICAL VCO GAIN (MHz/V)\nLOW HIGH LOW MID HIGH\nVCOL 4200 4700 46 52 61\nVCOM 4560 5100 50 56 65\nVCOH 4920 5520 55 63 73\nOSCin\n26MHzPre-div\n1MULT\n4Post-div\n1PDF\n104MHzVCO\n4510MHz\nN\n21.68269231Prescaler\n2CHDIV1\n5CHDIV2\n1Output\n902MHz\nOSCin\nOSCin*Vcc3p3\nVrefVCO\nVregVCO0.1µF3.3V\nVccIO0.1µF3.3V\nBypass0.1µF\nRFoutTx\nRFoutRxCLKDATALECE\nFSK_DVFSK_D1FSK_D0TrCtlCPout\n0.1µF2.2µF100pF\n100pF\nLMX2571XO\n26MHz\n390pF 4.7nF680QVcpExt0.1µF3.3V\n44LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.2 Typical Applications\n8.2.1 Synthesizer Duplex Mode\nInthisexample, theinternal VCO isbeing used. The PLL willbeputinfractional mode tosupport 4FSK direct\ndigital modulation using FSK PINmode. Both frequency (F1, F2)switching aswell asRFoutput port switching is\ntoggled bytheTrCtl pin.MULT multiplier intheR-divider willbeused toreduce spurs.\nFigure 62.Typical Synthesizer Duplex Mode Application Schematic\n8.2.1.1 Design Requirements\nOSCin frequency =26MHz, LVCMOS\nRFoutTx frequency =902MHz\nRFoutRx frequency =928MHz\nFrequency switching time≤500µs\n4FSK modulation onTX,baud rate=20kSPs\nFrequency deviation =±10kHzand±30kHz\nFSK error≤1%\nSpurs≤–72dBc\nLock detect isrequired toindicate lock status\nOutput power <1dBm\n8.2.1.2 Detailed Design Procedure\nFirst ofall,calculate allthefrequencies ineach functional block.\nFigure 63.F1Frequency Plan\nAssign F1frequency tobe902MHz. With CHDIV1 =5andCHDIV2 =1,thetotal division is5.Asaresult, the\nVCO frequency willbe902*5=4510 MHz, which iswithin theVCO tuning range.\nOSCin is26MHz, putPre-divider =1tomeet theMULT input frequency range requirement.\nTomeet themaximum MULT output frequency requirement, possible MULT values are3to5.Play around the\nallowable MULT values and Post-divider values togettheoptimum phase noise and spurs performance.\nAssuming MULT =4andPost-divider =1returns thebest performance, then fPD=104MHz.\nN-divider =21.68269231, thatmeans Ninteger =21while Nfrac=0.68269231. Tousethedirect digital modulation\nfeature, putfractional denominator, DEN =0.The actual DEN value is,infact, equal to224=16777216. Sothe\nfractional numerator, NUM, isequal toNfrac*DEN =11453676.\n45LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTypical Applications (continued)\nUse Equation 4andEquation 6tocalculate therequired FSK steps. For+10 kHz frequency deviation, theFSK\nstep value isequal to[10000 *16777216 /(104 *106)]*(5*1/2)=4033. For–10kHz frequency deviation, the\nFSK step value isequal to2\'scomplement of4033 =61502. Similarly, theFSK step values for±30kHz\nfrequency deviation are12099 and53436.\nAlltherequired configuration values forF2, 928 MHz can becalculated inthesimilar fashion and are\nsummarized asfollows:\nTable 41.Frequency Plan Summary\nCONFIGURATION PARAMETER F1(902 MHz) F2(928 MHz)\nPre-divider 1 1\nMULT 4 4\nPost-divider 1 1\nPDF 104MHz 104MHz\nVCO 4510 MHz 4640 MHz\nN-divider 21.68269231 22.30769231\nNinteger 21 22\nDEN 0 0\nNUM 11453676 5162220\nCHDIV1 5 5\nCHDIV2 1 1\nFSK_DEV0 4033\nFSK_DEV1 12099\nFSK_DEV2 61502\nFSK_DEV3 53436\nAssume here thatthebase charge pump current =1250 µA,CPGain =1xand3rdorder Delta Sigma Modulator\nwithout dithering isadopted inboth frequency sets. Theregister settings aresummarized asfollows:\nTable 42.Register Settings Summary\nCONFIGURATION\nPARAMETERSREGISTER BIT COMMON SETTING F1SPECIFIC SETTING F2SPECIFIC SETTING\nVCO calibration FCAL_EN 1=Enabled\nLock detect SDO_LE_SEL 1=Lock detect output\nLD_EN 1=Enabled\nOSCin buffer type IPBUF_SE_DIFF_SEL 0=SEinput buffer\nDithering DITHERING 0=Disabled\nCharge pump gain CP_GAIN 1=1x\nBase charge pump current CP_IUP 8=1250 µA\nCP_IDN 8=1250 µA\nMULT settling time MULT_WAIT 520=20µs\nOutput buffer type OUTBUF_RX_TYPE 1=Push pull\nOUTBUF_TX_TYPE 1=Push pull\nOutput buffer auto mute OUTBUF_AUTOMUTE 0=Disabled\nTrCtl pinpolarity RXTX_POL 0=Active LOW =TX\nTXRXswitching mode RXTX_CTRL 1=TrCtl pincontrol\nEnable F1F2initialization F1F2_MODE 1=Enabled\nF1F2switching mode F1F2_CTRL 1=Control byTrCtl pin\nPre-divider PLL_R_PRE_F1 1\nPLL_R_PRE_F2 1\nMULT multiplier MULT_F1 4\nMULT_F2 4\n46LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedTable 42.Register Settings Summary (continued)\nCONFIGURATION\nPARAMETERSREGISTER BIT COMMON SETTING F1SPECIFIC SETTING F2SPECIFIC SETTING\nPost-divider PLL_R_F1 1\nPLL_R_F2 1\nΔΣmodulator order FRAC_ORDER_F1 3=3rdorder\nFRAC_ORDER_F2 3=3rdorder\nPFD delay PFD_DELAY_F1 5=8clock cycles\nPFD_DELAY_F2 5=8clock cycles\nCHDIV1 divider CHDIV1_F1 1=Divide by5\nCHDIV1_F2 1=Divide by5\nCHDIV2 divider CHDIV2_F1 0=Divide by1\nCHDIV2_F2 0=Divide by1\nInternal 3rdpole loop filter LF_R3_F1 4=800Ω\nLF_R3_F2 4=800Ω\nInternal 4thpole loop filter LF_R4_F1 4=800Ω\nLF_R4_F2 4=800Ω\nOutput portselection OUTBUF_TX_EN_F1 1=TXportenabled\nOUTBUF_RX_EN_F2 1=RXportenabled\nOutput power control OUTBUF_TX_PWR_F1 6\nOUTBUF_RX_PWR_F2 6\nFSK mode FSK_MODE_SEL1\nFSK_MODE_SEL000=FSK PINmode\nFSK level FSK_LEVEL 2=4FSK\nEnable FSK modulation FSK_EN_F1 1=Enabled\nFSK deviation at00 FSK_DEV0_F1 4033 =+10kHz\nFSK deviation at01 FSK_DEV1_F1 12099 =+30kHz\nFSK deviation at10 FSK_DEV2_F1 61502 =-10kHz\nFSK deviation at11 FSK_DEV3_F1 53436 =-30kHz\nFractional denominator PLL_DEN_F1[23:16] 0\nPLL_DEN_F1[15:0] 0\nPLL_DEN_F2[23:16] 0\nPLL_DEN_F2[15:0] 0\nFractional numerator PLL_NUM_F1[23:16] 174\nPLL_NUM_F1[15:0] 50412\nPLL_NUM_F2[23:16] 78\nPLL_NUM_F2[15:0] 50412\nNinteger PLL_N_F1 21\nPLL_N_F2 22\nPrescaler PLL_N_PRE_F1 0=Divide by2\nPLL_N_PRE_F2 0=Divide by2\n47LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.2.1.3 Synthesizer Duplex Mode Application Curves\nFigure 64.F1(TX) Phase Noise andSpurs Figure 65.F2(RX) Phase Noise andSpurs\nFigure 66.F1(TX) toF2(RX) Switching Figure 67.F2(RX) toF1(TX) Switching\n48LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFigure 68.F1toF2Switching Time Figure 69.F2toF1Switching Time\nFigure 70.4FSK ModulationFigure 71.4FSK Modulation Quality\nOSCin\n16.8MHzPre-div\n1MULT\n5Post-div\n3PDF\n28MHzVCO\n430MHz\nN\n15.35714286CHDIV3\n1Output\n430MHz\nOSCin\nOSCin*Vcc3p3\nVrefVCO\nVregVCO0.1µF3.3V\nVccIO0.1µF3.3V\nBypass0.1µF\nFinCLKDATALECETrCtlCPoutExt\n0.1µF2.2µF100pF\nLMX2571XO\n16.8MHz\nFLout1\nFLout2\n4.7µF 4.7µF10QRFoutTx100pF\n100pF\n50Q 39nF39nF470nF10Q10QVCO\n430-480MHzVcpExt0.1µF5V\nTS5A21366\n49LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.2.2 PLL Duplex Mode\nInthisexample, theinternal VCO willbebypassed, andthedevice isused tolock toanexternal VCO. TI’sdual\nSPST analog switch, TS5A21366 isused tofacilitate FastLock between twofrequencies.\nFigure 72.Typical PLL Duplex Mode Application Schematic\n8.2.2.1 Design Requirements\nOSCin frequency =16.8 MHz, LVCMOS\nF1frequency =430MHz\nF2frequency =480MHz\nFrequency switching time≤1.5mswithin 100-Hz frequency tolerance\n8.2.2.2 Detailed Design Procedure\nAgain, weneed tofigure outallthefrequencies ineach functional block first.\nFigure 73.Frequency Plan inPLL Duplex Mode\nFollow theprevious example todetermine allthenecessary configurations. Table 43isthesummary inthis\nexample.\nTable 43.PLL Duplex Mode Frequency Plan Summary\nCONFIGURATION PARAMETER F1(430 MHz) F2(480 MHz)\nPre-divider 1 1\nMULT 5 5\nPost-divider 3 3\nPDF 28MHz 28MHz\nVCO 430MHz 480MHz\nN-divider 15.35714286 17.14285714\nNinteger 15 17\nDEN 1234567 1234567\nNUM 440917 176367\n50LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedToenable external VCO operation, setthefollowing bits:\nTable 44.PLL Duplex Mode Register Settings Summary\nCONFIGURATION PARAMETER REGISTER BITS SETTING\nCharge pump polarity EXTVCO_CP_POL 0=Positive\nExternal VCO charge pump gain EXTVCO_CP_GAIN 1=1x\nBase charge pump currentEXTVCO_CP_IUP 8=1250 µA\nEXTVCO_CP_IDN 8=1250 µA\nSelect PLL mode operation EXTVCO_SEL_F1, EXTVCO_SEL_F2 1=External VCO\nCHDIV3 divider EXTVCO_CHDIV_F1, EXTVCO_CHDIV_F2 0=Bypass\nMake sure thatregister R0,FCAL_EN issetsothatFastLock isenabled.\nTheloop bandwidth hadbeen design tobearound 4kHz, while phase margin isabout 40degrees.\n8.2.2.3 PLL Duplex Mode Application Curves\nFigure 74.F1toF2Switching Figure 75.F2toF1Switching\nFigure 76.F1toF2Switching Time Figure 77.F2toF1Switching Time\nOSCin\n19.2MHzPre-div\n1MULT\n5Post-div\n1PDF\n96MHzVCO\n5400MHz\nN\n28.125Prescaler\n2CHDIV1\n5CHDIV2\n2Output\n540MHzOSCin\n19.2MHzPre-div\n1MULT\n1Post-div\n1PDF\n19.2MHzVCO\n440MHz\nN\n22.91666687CHDIV3\n1Output\n440MHz\nOSCin\nOSCin*Vcc3p3\nVrefVCO\nVregVCO0.1µF3.3V\nVccIO0.1µF3.3V\nBypass0.1µF\nFinCLKDATALECETrCtlCPoutExt0.1µF2.2µF100pF LMX2571XO\n19.2MHz\n4.7µF10QRFoutTx100pF\n100pF\n50Q 39nF39nF470nF10Q10QVCO\n430-480MHzRFoutRx100pFVcpExt0.1µF5V\n51LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.2.3 Synthesizer/PLL Duplex Mode\nThis example willdemonstrate thedevice\'s capability inswitching twofrequencies using internal and external\nVCO. VCO switching istoggled bytheTrCtl pin.Direct digital FSK modulation isenabled inTXusing FSK I2S\nmode.\nFigure 78.Typical Synthesizer/PLL Duplex Mode Application Schematic\n8.2.3.1 Design Requirements\nOSCin frequency =19.2 MHz, LVCMOS\nRFoutRX frequency =440MHz, external VCO =F1\nRFoutTx frequency =540MHz, internal VCO =F2\nFrequency switching time≤1.5mswithin 100-Hz frequency tolerance\nArbitrary FSK modulation tosimulate analog FMmodulation (10times and20times over-sampling rate)\nFMmodulation frequency =1kHz\nFrequency deviation =±2000 Hz\nSpurs≤–72dBc\n8.2.3.2 Detailed Design Procedure\nFrequency plans inTXandRXpaths areasfollows:\nFigure 79.TXandRXFrequency Plans\nFollow theprevious examples todetermine allthenecessary configurations. Toenable FSK I2Smode, set\nFSK_MODE_SEL1=1\nFSK_MODE_SEL=0\nFSK_EN_F2=1\n52LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated8.2.3.3 Synthesizer/PLL Duplex Mode Application Curves\nFigure 80.External VCO toInternal VCO Switching Figure 81.Internal VCO toExternal VCO Switching\nFigure 82.External VCO toInternal VCO Switching Time Figure 83.Internal VCO toExternal VCO Switching Time\n100nFVregVCO\n2.2µFVregVCO\nVregVCO DECOUPLINGINCORRECT CORRECT\nVcpExt3.3V or 5V: Synthesizer mode\n5V: PLL mode\nVcpExt\nVcpExt SUPPLY\nDAP DAP\nDAP PIN\n53LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments IncorporatedFigure 84.Simulated FMModulation (10times over-\nsampling)Figure 85.Simulated FMModulation (20times over-\nsampling)\n8.3 Do\'sandDon\'ts\nFigure 86.Do\'sandDon\'ts\n54LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated9Power Supply Recommendations\nItisrecommended toplace 100 nFcapacitor close toeach ofthepower supply pins. Iffractional spurs area\nlarge concern, using aferrite bead toeach ofthese power supply pins may reduce spurs toasmall degree.\nVcpExt isthepower supply pinforthe5-Vcharge pump. InPLL mode, the5-Vcharge pump isactive anda5V\nisrequired atVcpExt pin.Insynthesizer mode, although the5-Vcharge pump isnotactive, either a3.3-V\nor5-Vsupply isstillneeded atthispin.\nBecause LMX2571 hasintegrated LDOs, therequirement toexternal power supply isrelaxed. Inaddition toLDO,\nLMX2571 isable tooperate with DC-DC converter. The switching noise from theDC-DC converter would not\naffect performance oftheLMX2571. Table 45listssome ofthesuggested DC-DC converters.\nTable 45.Recommended DC-DC Converters\nPART NUMBER TOPOLOGY VIN VOUT IOUT SWITCHING FREQUENCY\nTPS560200 Buck 4.5Vto17V 0.8Vto6.5V 500mA 600kHz\nTPS62050 Buck 2.7Vto10V 0.7Vto6V 800mA 1MHz\nTPS62160 Buck 3Vto17V 0.9Vto6V 1000 mA 2.25 MHz\nTPS562200 Buck 4.5Vto17V 0.76 Vto7V 2000 mA 650kHz\nTPS63050 Buck Boost 2.5Vto5.5V 2.5Vto5.5V 500mAto1A 2.5MHz\n55LMX2571\nwww.ti.com SNAS654A –MARCH 2015 –REVISED JULY 2016\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nSee EVM instructions fordetails. Ingeneral, thelayout guidelines aresimilar tomost other PLL devices. The\nfollowings aresome guidelines specific tothedevice.\n•Itmay bebeneficial toseparate main ground andOSCin ground, crosstalk spurs might bereduced.\n•Don\'t route anytraces thatcarry switching signal close tothecharge pump traces andexternal VCO.\n•When using FSK I2Smode onthisdevice, care should betaken toavoid coupling between theI2Sclock and\nanyofthePLL circuit.\n10.2 Layout Example\nFigure 87.Layout Example\n56LMX2571\nSNAS654A –MARCH 2015 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: LMX2571Submit Documentation Feedback Copyright ©2015 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\nTexas Instruments has several software tools toaidinthedevelopment process including CodeLoader for\nprogramming, Clock Design Tool forloop filter and phase noise/spur simulation, and theClock Architect fora\nsystem solution finder. Allthese tools areavailable atwww.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\nSemiconductor andICPackage Thermal Metrics (SPRA953 )\nTS5A21366 0.75-ΩDual SPST Analog Switch with 1.8-V Compatible Input Logic\nTPS560200 4.5V to17V Input, 500mA Synchronous Step Down SWIFT ™Converter\nTPS62050 800-mA Synchronous Step-Down Converter\nTPS62160 3V-17V 1AStep-Down Converters with DCS-Control\nTPS562200 4.5Vto17VInput, 2-ASynchronous Step-Down Voltage Regulator inSOT-23\nTPS63050 Tiny Single Inductor Buck Boost Converter\n11.3 Trademarks\nPLLatinum isatrademark ofTexas Instruments.\nSPIisatrademark ofMotorola.\nAllother trademarks aretheproperty oftheir respective owners.\n11.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMX2571NJKR ACTIVE WQFN NJK 362500RoHS & Green SN Level-3-260C-168 HR -40 to 85 LMX2571\nLMX2571NJKT ACTIVE WQFN NJK 36250RoHS & Green SN Level-3-260C-168 HR -40 to 85 LMX2571\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMX2571NJKR WQFN NJK362500 330.0 16.4 6.36.31.512.016.0 Q1\nLMX2571NJKT WQFN NJK36250 178.0 16.4 6.36.31.512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMX2571NJKR WQFN NJK 362500 356.0 356.0 35.0\nLMX2571NJKT WQFN NJK 36250 208.0 191.0 35.0\nPack Materials-Page 2\nMECHANICAL  DATA\nNJK0036A\nwww .ti.comSQA36A (Rev A)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMX2571NJKR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCC (Power Supply Voltage): 3.15V to 3.45V
  - VIO (IO Supply Voltage): 3.3V
  - VCP (Charge Pump Supply Voltage): 5V (for PLL mode)
  
- **Current Ratings:**
  - Total current in synthesizer mode (internal VCO): 39 mA (typical)
  - Total current in PLL mode (external VCO): 9 mA (typical)
  
- **Power Consumption:**
  - Power down current: 0.9 mA
  - Typical current consumption in synthesizer mode: 39 mA

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - WQFN (36 pins), dimensions: 6.00 mm x 6.00 mm

- **Special Features:**
  - FastLock technology for reduced lock time (< 1.5 ms)
  - Integrated 5V charge pump for external VCO operation
  - Supports direct digital FSK modulation (2-, 4-, and 8-level)
  - Integrated T/R switch for transmit/receive applications
  - Programmable output dividers and buffers

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 per JEDEC J-STD-020E

#### Description:
The **LMX2571** is a low-power, high-performance RF synthesizer designed for wideband applications. It integrates a delta-sigma fractional-N PLL, multiple voltage-controlled oscillator (VCO) cores, programmable output dividers, and two output buffers. The device can generate frequencies from 10 MHz to 1344 MHz, making it suitable for various RF applications. The integrated VCO cores can operate up to 5.376 GHz, and the device supports both internal and external VCO configurations.

#### Typical Applications:
- **Duplex Mode Digital Professional 2-Way Radio:** Used in digital mobile radio standards such as dPMR, DMR, PDT, and P25 Phase I.
- **Low Power Radio Communication Systems:** Ideal for applications like Satcom modems, wireless microphones, and proprietary wireless connectivity.
- **Handheld Test and Measurement Equipment:** Utilized in devices requiring precise frequency generation and modulation.
- **FSK Modulation Applications:** Supports direct digital FSK modulation for data transmission, making it suitable for wireless communication systems.

The LMX2571 is particularly advantageous in systems requiring fast frequency switching and low phase noise, making it a versatile choice for modern RF applications.