// Seed: 2797725181
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7
);
  assign id_0 = id_3;
  assign id_6 = id_4[(1'b0)];
  logic id_8;
endmodule
