Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: S-2021.06-SP3
Date   : Mon Dec  5 15:43:48 2022
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: locx_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: locx_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  locx_reg[1]/CK (DFF_X1)                0.0000     0.0000 r
  locx_reg[1]/Q (DFF_X1)                 0.0564     0.0564 r
  U2722/ZN (OAI21_X1)                    0.0182     0.0747 f
  locx_reg[1]/D (DFF_X1)                 0.0000     0.0747 f
  data arrival time                                 0.0747

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  locx_reg[1]/CK (DFF_X1)                0.0000     0.0500 r
  library hold time                      0.0004     0.0504
  data required time                                0.0504
  -----------------------------------------------------------
  data required time                                0.0504
  data arrival time                                -0.0747
  -----------------------------------------------------------
  slack (MET)                                       0.0243


1
