{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703944434140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703944434141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 21:53:54 2023 " "Processing started: Sat Dec 30 21:53:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703944434141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944434141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944434141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703944434568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703944434568 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.v 1 1 " "Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944440446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944440446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703944440446 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944440483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944440483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:A0 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:A0\"" {  } { { "main.v" "A0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944440483 ""}
{ "Warning" "WSGN_SEARCH_FILE" "move_cursor.v 1 1 " "Using design file move_cursor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 move_cursor " "Found entity 1: move_cursor" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944440494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944440494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_cursor move_cursor:M1 " "Elaborating entity \"move_cursor\" for hierarchy \"move_cursor:M1\"" {  } { { "main.v" "M1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944440494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(15) " "Verilog HDL assignment warning at move_cursor.v(15): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944440494 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(16) " "Verilog HDL assignment warning at move_cursor.v(16): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944440495 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(21) " "Verilog HDL assignment warning at move_cursor.v(21): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944440495 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(26) " "Verilog HDL assignment warning at move_cursor.v(26): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944440495 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(30) " "Verilog HDL assignment warning at move_cursor.v(30): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944440495 "|main|move_cursor:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 move_cursor.v(31) " "Verilog HDL assignment warning at move_cursor.v(31): truncated value with size 32 to match size of target (8)" {  } { { "move_cursor.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/move_cursor.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944440495 "|main|move_cursor:M1"}
{ "Warning" "WSGN_SEARCH_FILE" "choose_pattern.v 1 1 " "Using design file choose_pattern.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 choose_pattern " "Found entity 1: choose_pattern" {  } { { "choose_pattern.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/choose_pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944440509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944440509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_pattern choose_pattern:N1 " "Elaborating entity \"choose_pattern\" for hierarchy \"choose_pattern:N1\"" {  } { { "main.v" "N1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944440510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "change_speed.v 1 1 " "Using design file change_speed.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 change_speed " "Found entity 1: change_speed" {  } { { "change_speed.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944440520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944440520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_speed change_speed:P1 " "Elaborating entity \"change_speed\" for hierarchy \"change_speed:P1\"" {  } { { "main.v" "P1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944440520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "load_pattern.v 1 1 " "Using design file load_pattern.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 load_pattern " "Found entity 1: load_pattern" {  } { { "load_pattern.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/load_pattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944440533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944440533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_pattern load_pattern:G1 " "Elaborating entity \"load_pattern\" for hierarchy \"load_pattern:G1\"" {  } { { "main.v" "G1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944440534 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conway_fsm.v(28) " "Verilog HDL information at conway_fsm.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/conway_fsm.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703944440545 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conway_fsm.v 1 1 " "Using design file conway_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conway_fsm " "Found entity 1: conway_fsm" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/conway_fsm.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944440545 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944440545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conway_fsm conway_fsm:F1 " "Elaborating entity \"conway_fsm\" for hierarchy \"conway_fsm:F1\"" {  } { { "main.v" "F1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944440546 ""}
{ "Warning" "WSGN_SEARCH_FILE" "count_alive.v 1 1 " "Using design file count_alive.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 count_alive " "Found entity 1: count_alive" {  } { { "count_alive.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/count_alive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944449449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944449449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_alive count_alive:X1 " "Elaborating entity \"count_alive\" for hierarchy \"count_alive:X1\"" {  } { { "main.v" "X1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944449449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(31) " "Verilog HDL information at display.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703944449613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944449614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944449614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:M2 " "Elaborating entity \"display\" for hierarchy \"display:M2\"" {  } { { "main.v" "M2" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944449614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(93) " "Verilog HDL assignment warning at display.v(93): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944449618 "|main|display:M2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(97) " "Verilog HDL assignment warning at display.v(97): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944449618 "|main|display:M2"}
{ "Warning" "WSGN_SEARCH_FILE" "display_matrix.v 1 1 " "Using design file display_matrix.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_matrix " "Found entity 1: display_matrix" {  } { { "display_matrix.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944449647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944449647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_matrix display_matrix:M4 " "Elaborating entity \"display_matrix\" for hierarchy \"display_matrix:M4\"" {  } { { "main.v" "M4" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944449648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_matrix.v(162) " "Verilog HDL assignment warning at display_matrix.v(162): truncated value with size 32 to match size of target (3)" {  } { { "display_matrix.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703944449648 "|main|display_matrix:M4"}
{ "Warning" "WSGN_SEARCH_FILE" "display_seven.v 1 1 " "Using design file display_seven.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_seven " "Found entity 1: display_seven" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944449658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703944449658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_seven display_seven:M3 " "Elaborating entity \"display_seven\" for hierarchy \"display_seven:M3\"" {  } { { "main.v" "M3" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944449658 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display_matrix:M4\|Ram0 " "RAM logic \"display_matrix:M4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "display_matrix.v" "Ram0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_matrix.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1703944452378 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1703944452378 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Mod0\"" {  } { { "display_seven.v" "Mod0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703944463076 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Div0\"" {  } { { "display_seven.v" "Div0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703944463076 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Mod1\"" {  } { { "display_seven.v" "Mod1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703944463076 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Div1\"" {  } { { "display_seven.v" "Div1" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703944463076 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Mod2\"" {  } { { "display_seven.v" "Mod2" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703944463076 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Div2\"" {  } { { "display_seven.v" "Div2" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703944463076 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_seven:M3\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_seven:M3\|Mod3\"" {  } { { "display_seven.v" "Mod3" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703944463076 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "change_speed:P1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"change_speed:P1\|Div0\"" {  } { { "change_speed.v" "Div0" { Text "C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703944463076 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703944463076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Mod0\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944463113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Mod0 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463114 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703944463114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j3m " "Found entity 1: lpm_divide_j3m" {  } { { "db/lpm_divide_j3m.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_j3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Div0\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944463173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Div0 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463173 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703944463173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Mod1\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944463207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Mod1 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463208 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703944463208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Div1\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944463212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Div1 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463212 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703944463212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_kbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_pve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_pve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_pve " "Found entity 1: alt_u_div_pve" {  } { { "db/alt_u_div_pve.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_pve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_seven:M3\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"display_seven:M3\|lpm_divide:Div2\"" {  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944463278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_seven:M3\|lpm_divide:Div2 " "Instantiated megafunction \"display_seven:M3\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463278 ""}  } { { "display_seven.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/display_seven.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703944463278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_tcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_c2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "change_speed:P1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"change_speed:P1\|lpm_divide:Div0\"" {  } { { "change_speed.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944463343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "change_speed:P1\|lpm_divide:Div0 " "Instantiated megafunction \"change_speed:P1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703944463343 ""}  } { { "change_speed.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/change_speed.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703944463343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/db/alt_u_div_qve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703944463402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944463402 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dot_col\[0\] GND " "Pin \"dot_col\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/23.1std/projects/conway/main.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1703944504235 "|main|dot_col[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1703944504235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703944504906 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1703944546145 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/23.1std/projects/conway/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/23.1std/projects/conway/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944546449 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703944547077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703944547077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22011 " "Implemented 22011 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703944547868 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703944547868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21933 " "Implemented 21933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703944547868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703944547868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5150 " "Peak virtual memory: 5150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703944547903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 21:55:47 2023 " "Processing ended: Sat Dec 30 21:55:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703944547903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703944547903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703944547903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703944547903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703944548928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703944548928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 21:55:48 2023 " "Processing started: Sat Dec 30 21:55:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703944548928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1703944548928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t AutoProgrammer.tcl quartus_map main main " "Command: quartus_sh -t AutoProgrammer.tcl quartus_map main main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1703944548928 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_map main main " "Quartus(args): quartus_map main main" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1703944548928 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "AutoProgrammer.tcl " "Evaluation of Tcl script AutoProgrammer.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1703944548941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703944548941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 21:55:48 2023 " "Processing ended: Sat Dec 30 21:55:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703944548941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703944548941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703944548941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1703944548941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1703944549958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703944549959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 21:55:49 2023 " "Processing started: Sat Dec 30 21:55:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703944549959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703944549959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703944549959 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703944550053 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1703944550054 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1703944550054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703944550285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703944550285 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703944550373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703944550399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703944550399 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703944550676 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703944550697 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703944551065 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1703944554546 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 1468 global CLKCTRL_G11 " "rst~inputCLKENA0 with 1468 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1703944554817 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1703944554817 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 126 global CLKCTRL_G6 " "clk~inputCLKENA0 with 126 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1703944554817 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1703944554817 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_P22 " "Refclk input I/O pad rst is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1703944554817 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1703944554817 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1703944554817 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703944554818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703944554907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703944554912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703944554922 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703944554931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703944554931 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703944554936 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703944555809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703944555810 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703944555979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703944555979 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703944555981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703944556914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1703944556921 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703944556921 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "show_cursor " "Node \"show_cursor\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "show_cursor" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703944557155 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1703944557155 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703944557155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703944558745 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1703944560217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:03 " "Fitter placement preparation operations ending: elapsed time is 00:02:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703944681965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703944832444 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703944851012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703944851012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703944853108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Router estimated average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "51 X11_Y23 X21_Y33 " "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/23.1std/projects/conway/" { { 1 { 0 "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33"} { { 12 { 0 ""} 11 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703944874790 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703944874790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1703945121238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:27 " "Fitter routing operations ending: elapsed time is 00:04:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703945121248 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 35.55 " "Total time spent on timing analysis during the Fitter is 35.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703945150230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703945150328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703945154363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703945154372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703945158949 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:33 " "Fitter post-fit operations ending: elapsed time is 00:00:33" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703945183090 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1703945183651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/23.1std/projects/conway/output_files/main.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/23.1std/projects/conway/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703945184346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7052 " "Peak virtual memory: 7052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703945188002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:06:28 2023 " "Processing ended: Sat Dec 30 22:06:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703945188002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:39 " "Elapsed time: 00:10:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703945188002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:31:12 " "Total CPU time (on all processors): 00:31:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703945188002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703945188002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703945188989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703945188989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 22:06:28 2023 " "Processing started: Sat Dec 30 22:06:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703945188989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1703945188989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t AutoProgrammer.tcl quartus_fit main main " "Command: quartus_sh -t AutoProgrammer.tcl quartus_fit main main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1703945188989 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_fit main main " "Quartus(args): quartus_fit main main" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1703945188989 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "AutoProgrammer.tcl " "Evaluation of Tcl script AutoProgrammer.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1703945189002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703945189002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:06:29 2023 " "Processing ended: Sat Dec 30 22:06:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703945189002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703945189002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703945189002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1703945189002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1703945189815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703945189816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 22:06:29 2023 " "Processing started: Sat Dec 30 22:06:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703945189816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703945189816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703945189816 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703945191018 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703945195589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703945195835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:06:35 2023 " "Processing ended: Sat Dec 30 22:06:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703945195835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703945195835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703945195835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703945195835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703945196746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703945196746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 22:06:36 2023 " "Processing started: Sat Dec 30 22:06:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703945196746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1703945196746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t AutoProgrammer.tcl quartus_asm main main " "Command: quartus_sh -t AutoProgrammer.tcl quartus_asm main main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1703945196746 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_asm main main " "Quartus(args): quartus_asm main main" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1703945196746 ""}
{ "Info" "0" "" "Running AutoProgrammer for main" {  } {  } 0 0 "Running AutoProgrammer for main" 0 0 "Shell" 0 0 1703945196759 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "AutoProgrammer.tcl " "Evaluation of Tcl script AutoProgrammer.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1703945202174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703945202174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:06:42 2023 " "Processing ended: Sat Dec 30 22:06:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703945202174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703945202174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703945202174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1703945202174 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Shell" 0 -1 1703945202783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1703945203208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703945203208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 22:06:42 2023 " "Processing started: Sat Dec 30 22:06:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703945203208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703945203208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703945203208 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703945203305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703945204422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703945204422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945204448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945204448 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703945205445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945205445 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:E0\|div_clk clk_div:E0\|div_clk " "create_clock -period 1.000 -name clk_div:E0\|div_clk clk_div:E0\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703945205474 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703945205474 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:D0\|div_clk clk_div:D0\|div_clk " "create_clock -period 1.000 -name clk_div:D0\|div_clk clk_div:D0\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703945205474 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:B0\|div_clk clk_div:B0\|div_clk " "create_clock -period 1.000 -name clk_div:B0\|div_clk clk_div:B0\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703945205474 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:C0\|div_clk clk_div:C0\|div_clk " "create_clock -period 1.000 -name clk_div:C0\|div_clk clk_div:C0\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703945205474 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:A0\|div_clk clk_div:A0\|div_clk " "create_clock -period 1.000 -name clk_div:A0\|div_clk clk_div:A0\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703945205474 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703945205474 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703945205582 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703945209173 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703945209175 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703945209189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703945210092 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703945210092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.937 " "Worst-case setup slack is -19.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.937          -15583.851 clk_div:B0\|div_clk  " "  -19.937          -15583.851 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.927            -265.172 clk_div:A0\|div_clk  " "  -11.927            -265.172 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.066            -490.552 clk  " "   -6.066            -490.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.957             -39.476 clk_div:E0\|div_clk  " "   -2.957             -39.476 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.957             -25.065 clk_div:D0\|div_clk  " "   -2.957             -25.065 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893             -44.541 clk_div:C0\|div_clk  " "   -2.893             -44.541 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945210098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.270 " "Worst-case hold slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 clk_div:C0\|div_clk  " "    0.270               0.000 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 clk_div:B0\|div_clk  " "    0.330               0.000 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 clk_div:A0\|div_clk  " "    0.371               0.000 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clk  " "    0.440               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 clk_div:E0\|div_clk  " "    0.598               0.000 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 clk_div:D0\|div_clk  " "    0.941               0.000 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945210226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703945210231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703945210234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.711 " "Worst-case minimum pulse width slack is -0.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711           -1257.287 clk_div:B0\|div_clk  " "   -0.711           -1257.287 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597             -11.282 clk_div:D0\|div_clk  " "   -0.597             -11.282 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555             -16.119 clk_div:C0\|div_clk  " "   -0.555             -16.119 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545             -35.914 clk_div:A0\|div_clk  " "   -0.545             -35.914 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539            -117.915 clk  " "   -0.539            -117.915 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.857 clk_div:E0\|div_clk  " "   -0.538             -20.857 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945210239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945210239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703945210399 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703945210452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703945215422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703945219794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703945220073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703945220073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.444 " "Worst-case setup slack is -21.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.444          -15139.395 clk_div:B0\|div_clk  " "  -21.444          -15139.395 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.994            -263.774 clk_div:A0\|div_clk  " "  -11.994            -263.774 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.257            -489.197 clk  " "   -6.257            -489.197 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.983             -24.625 clk_div:D0\|div_clk  " "   -2.983             -24.625 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.942             -39.206 clk_div:E0\|div_clk  " "   -2.942             -39.206 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.874             -44.238 clk_div:C0\|div_clk  " "   -2.874             -44.238 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945220079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.237 " "Worst-case hold slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 clk_div:C0\|div_clk  " "    0.237               0.000 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clk_div:B0\|div_clk  " "    0.297               0.000 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk_div:A0\|div_clk  " "    0.378               0.000 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 clk  " "    0.448               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 clk_div:E0\|div_clk  " "    0.506               0.000 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 clk_div:D0\|div_clk  " "    0.974               0.000 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945220206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703945220212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703945220215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.697 " "Worst-case minimum pulse width slack is -0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697           -1232.921 clk_div:B0\|div_clk  " "   -0.697           -1232.921 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652             -11.820 clk_div:D0\|div_clk  " "   -0.652             -11.820 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.597            -122.838 clk  " "   -0.597            -122.838 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590             -36.179 clk_div:A0\|div_clk  " "   -0.590             -36.179 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.382 clk_div:E0\|div_clk  " "   -0.538             -21.382 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -15.865 clk_div:C0\|div_clk  " "   -0.538             -15.865 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945220219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945220219 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703945220377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703945220591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703945224883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703945229179 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703945229306 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703945229306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.667 " "Worst-case setup slack is -9.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.667           -8745.843 clk_div:B0\|div_clk  " "   -9.667           -8745.843 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.093            -128.548 clk_div:A0\|div_clk  " "   -6.093            -128.548 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.331            -181.659 clk  " "   -3.331            -181.659 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.287              -9.877 clk_div:D0\|div_clk  " "   -1.287              -9.877 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226             -16.549 clk_div:C0\|div_clk  " "   -1.226             -16.549 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195             -13.781 clk_div:E0\|div_clk  " "   -1.195             -13.781 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945229312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.009 " "Worst-case hold slack is -0.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.009 clk_div:A0\|div_clk  " "   -0.009              -0.009 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 clk_div:B0\|div_clk  " "   -0.002              -0.002 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk_div:E0\|div_clk  " "    0.000               0.000 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clk_div:C0\|div_clk  " "    0.087               0.000 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 clk_div:D0\|div_clk  " "    0.346               0.000 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945229439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703945229445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703945229448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.507 " "Worst-case minimum pulse width slack is -0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507             -16.086 clk  " "   -0.507             -16.086 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310            -147.607 clk_div:B0\|div_clk  " "   -0.310            -147.607 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -2.443 clk_div:D0\|div_clk  " "   -0.248              -2.443 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -3.282 clk_div:A0\|div_clk  " "   -0.220              -3.282 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -1.455 clk_div:C0\|div_clk  " "   -0.192              -1.455 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -2.756 clk_div:E0\|div_clk  " "   -0.151              -2.756 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945229453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945229453 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703945229609 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703945233707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703945233828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703945233828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.760 " "Worst-case setup slack is -8.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.760           -7577.043 clk_div:B0\|div_clk  " "   -8.760           -7577.043 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.343            -113.714 clk_div:A0\|div_clk  " "   -5.343            -113.714 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.976            -155.211 clk  " "   -2.976            -155.211 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.083             -14.463 clk_div:C0\|div_clk  " "   -1.083             -14.463 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054              -8.432 clk_div:D0\|div_clk  " "   -1.054              -8.432 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.014             -11.378 clk_div:E0\|div_clk  " "   -1.014             -11.378 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945233835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.071 " "Worst-case hold slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.160 clk_div:E0\|div_clk  " "   -0.071              -0.160 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.113 clk_div:B0\|div_clk  " "   -0.058              -0.113 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 clk_div:C0\|div_clk  " "    0.068               0.000 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 clk_div:A0\|div_clk  " "    0.087               0.000 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 clk_div:D0\|div_clk  " "    0.319               0.000 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945233964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703945233969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703945233972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.507 " "Worst-case minimum pulse width slack is -0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507             -16.251 clk  " "   -0.507             -16.251 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227             -88.918 clk_div:B0\|div_clk  " "   -0.227             -88.918 clk_div:B0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -2.100 clk_div:D0\|div_clk  " "   -0.215              -2.100 clk_div:D0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -2.190 clk_div:A0\|div_clk  " "   -0.177              -2.190 clk_div:A0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -2.004 clk_div:E0\|div_clk  " "   -0.110              -2.004 clk_div:E0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.813 clk_div:C0\|div_clk  " "   -0.109              -0.813 clk_div:C0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703945233976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703945233976 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703945235375 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703945235380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5458 " "Peak virtual memory: 5458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703945235530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:07:15 2023 " "Processing ended: Sat Dec 30 22:07:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703945235530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703945235530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703945235530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703945235530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1703945236545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703945236545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 22:07:16 2023 " "Processing started: Sat Dec 30 22:07:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703945236545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1703945236545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t AutoProgrammer.tcl quartus_sta main main " "Command: quartus_sh -t AutoProgrammer.tcl quartus_sta main main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1703945236545 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_sta main main " "Quartus(args): quartus_sta main main" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1703945236545 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "AutoProgrammer.tcl " "Evaluation of Tcl script AutoProgrammer.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1703945236558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703945236558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:07:16 2023 " "Processing ended: Sat Dec 30 22:07:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703945236558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703945236558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703945236558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1703945236558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1703945237415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703945237415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 22:07:17 2023 " "Processing started: Sat Dec 30 22:07:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703945237415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703945237415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703945237415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1703945238786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/intelFPGA_lite/23.1std/projects/conway/simulation/questa/ simulation " "Generated file main.vo in folder \"C:/intelFPGA_lite/23.1std/projects/conway/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1703945241636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703945241783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:07:21 2023 " "Processing ended: Sat Dec 30 22:07:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703945241783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703945241783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703945241783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703945241783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1703945242718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703945242718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 30 22:07:22 2023 " "Processing started: Sat Dec 30 22:07:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703945242718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1703945242718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t AutoProgrammer.tcl quartus_eda main main " "Command: quartus_sh -t AutoProgrammer.tcl quartus_eda main main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1703945242718 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_eda main main " "Quartus(args): quartus_eda main main" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1703945242718 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "AutoProgrammer.tcl " "Evaluation of Tcl script AutoProgrammer.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1703945242731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703945242731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 30 22:07:22 2023 " "Processing ended: Sat Dec 30 22:07:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703945242731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703945242731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703945242731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1703945242731 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1703945243353 ""}
