Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Apr 24 17:10:38 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.534        0.000                      0                  185        0.166        0.000                      0                  185        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.534        0.000                      0                  185        0.166        0.000                      0                  185        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 2.394ns (53.806%)  route 2.055ns (46.194%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.347 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.436 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.670 r  tx/clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.670    tx/clk_cnt_reg[28]_i_1_n_4
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[31]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.056    14.205    tx/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.390ns (53.765%)  route 2.055ns (46.235%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.347 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.436 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.666 r  tx/clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.666    tx/clk_cnt_reg[28]_i_1_n_6
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.056    14.205    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 2.341ns (53.249%)  route 2.055ns (46.751%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.347 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.436 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.617 r  tx/clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.617    tx/clk_cnt_reg[28]_i_1_n_5
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.056    14.205    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 2.319ns (53.014%)  route 2.055ns (46.986%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.972ns = ( 13.972 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.347 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.436 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.436    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X86Y129        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.595 r  tx/clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.595    tx/clk_cnt_reg[28]_i_1_n_7
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.194    13.972    tx/clk_IBUF_BUFG
    SLICE_X86Y129        FDRE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.212    14.184    
                         clock uncertainty           -0.035    14.149    
    SLICE_X86Y129        FDRE (Setup_fdre_C_D)        0.056    14.205    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.205    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 2.305ns (52.863%)  route 2.055ns (47.137%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.347 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.581 r  tx/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.581    tx/clk_cnt_reg[24]_i_1_n_4
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 2.301ns (52.820%)  route 2.055ns (47.180%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.347 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.577 r  tx/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.577    tx/clk_cnt_reg[24]_i_1_n_6
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[25]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.252ns (52.283%)  route 2.055ns (47.717%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.347 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.528 r  tx/clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.528    tx/clk_cnt_reg[24]_i_1_n_5
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[26]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 2.230ns (52.038%)  route 2.055ns (47.962%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.347 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.347    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X86Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.506 r  tx/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.506    tx/clk_cnt_reg[24]_i_1_n_7
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/clk_cnt_reg[24]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y128        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 2.216ns (51.881%)  route 2.055ns (48.119%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.492 r  tx/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.492    tx/clk_cnt_reg[20]_i_1_n_4
    SLICE_X86Y127        FDRE                                         r  tx/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDRE                                         r  tx/clk_cnt_reg[23]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y127        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 2.212ns (51.836%)  route 2.055ns (48.164%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 13.970 - 10.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.290     4.221    tx/clk_IBUF_BUFG
    SLICE_X86Y122        FDRE                                         r  tx/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y122        FDRE (Prop_fdre_C_Q)         0.341     4.562 f  tx/clk_cnt_reg[2]/Q
                         net (fo=3, routed)           0.554     5.116    tx/clk_cnt_reg[2]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.097     5.213 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.213    tx/state1_carry_i_7_n_0
    SLICE_X87Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.625 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.007     5.632    tx/state1_carry_n_0
    SLICE_X87Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.721 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.721    tx/state1_carry__0_n_0
    SLICE_X87Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.810 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.810    tx/state1_carry__1_n_0
    SLICE_X87Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.899 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.486     7.386    tx/state1_carry__2_n_0
    SLICE_X86Y122        LUT2 (Prop_lut2_I1_O)        0.097     7.483 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.483    tx/clk_cnt[0]_i_6_n_0
    SLICE_X86Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.895 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.984 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.984    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X86Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.073 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.080    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X86Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.169 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.169    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X86Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.258 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.258    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X86Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.488 r  tx/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.488    tx/clk_cnt_reg[20]_i_1_n_6
    SLICE_X86Y127        FDRE                                         r  tx/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.192    13.970    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDRE                                         r  tx/clk_cnt_reg[21]/C
                         clock pessimism              0.212    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X86Y127        FDRE (Setup_fdre_C_D)        0.056    14.203    tx/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -8.488    
  -------------------------------------------------------------------
                         slack                                  5.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.261%)  route 0.110ns (43.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    wrapper/clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  wrapper/nfsr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  wrapper/nfsr_reg[14]/Q
                         net (fo=1, routed)           0.110     1.760    wrapper/nfsr_reg_n_0_[14]
    SLICE_X82Y128        FDSE                                         r  wrapper/nfsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.025    wrapper/clk_IBUF_BUFG
    SLICE_X82Y128        FDSE                                         r  wrapper/nfsr_reg[13]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X82Y128        FDSE (Hold_fdse_C_D)         0.072     1.594    wrapper/nfsr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nfsr_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.931%)  route 0.131ns (48.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.507    clk_IBUF_BUFG
    SLICE_X87Y125        FDRE                                         r  nfsr_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  nfsr_byte_reg[0]/Q
                         net (fo=1, routed)           0.131     1.779    tx/Q[0]
    SLICE_X87Y124        FDRE                                         r  tx/data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X87Y124        FDRE                                         r  tx/data_r_reg[0]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.070     1.612    tx/data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.947%)  route 0.107ns (43.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    wrapper/clk_IBUF_BUFG
    SLICE_X83Y128        FDSE                                         r  wrapper/nfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDSE (Prop_fdse_C_Q)         0.141     1.650 r  wrapper/nfsr_reg[7]/Q
                         net (fo=2, routed)           0.107     1.757    wrapper/nfsr_reg_n_0_[7]
    SLICE_X84Y128        FDSE                                         r  wrapper/nfsr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.025    wrapper/clk_IBUF_BUFG
    SLICE_X84Y128        FDSE                                         r  wrapper/nfsr_reg[6]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X84Y128        FDSE (Hold_fdse_C_D)         0.064     1.587    wrapper/nfsr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nfsr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.931%)  route 0.131ns (48.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.507    clk_IBUF_BUFG
    SLICE_X87Y125        FDRE                                         r  nfsr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y125        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  nfsr_byte_reg[1]/Q
                         net (fo=1, routed)           0.131     1.779    tx/Q[1]
    SLICE_X87Y124        FDRE                                         r  tx/data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X87Y124        FDRE                                         r  tx/data_r_reg[1]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.066     1.608    tx/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.467%)  route 0.116ns (41.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    wrapper/clk_IBUF_BUFG
    SLICE_X84Y128        FDRE                                         r  wrapper/nfsr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  wrapper/nfsr_reg[23]/Q
                         net (fo=1, routed)           0.116     1.790    wrapper/nfsr_reg_n_0_[23]
    SLICE_X87Y128        FDRE                                         r  wrapper/nfsr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.026    wrapper/clk_IBUF_BUFG
    SLICE_X87Y128        FDRE                                         r  wrapper/nfsr_reg[22]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X87Y128        FDRE (Hold_fdre_C_D)         0.070     1.616    wrapper/nfsr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.888%)  route 0.121ns (46.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.510    wrapper/clk_IBUF_BUFG
    SLICE_X87Y128        FDRE                                         r  wrapper/nfsr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  wrapper/nfsr_reg[20]/Q
                         net (fo=2, routed)           0.121     1.772    wrapper/nfsr_reg_n_0_[20]
    SLICE_X87Y127        FDRE                                         r  wrapper/nfsr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     2.025    wrapper/clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  wrapper/nfsr_reg[19]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.070     1.593    wrapper/nfsr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 wrapper/nfsr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper/nfsr_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.839%)  route 0.148ns (51.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.509    wrapper/clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  wrapper/nfsr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  wrapper/nfsr_reg[16]/Q
                         net (fo=2, routed)           0.148     1.798    wrapper/nfsr_reg_n_0_[16]
    SLICE_X84Y128        FDSE                                         r  wrapper/nfsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.025    wrapper/clk_IBUF_BUFG
    SLICE_X84Y128        FDSE                                         r  wrapper/nfsr_reg[15]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X84Y128        FDSE (Hold_fdse_C_D)         0.085     1.608    wrapper/nfsr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nfsr_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.507    clk_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  nfsr_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  nfsr_byte_reg[4]/Q
                         net (fo=1, routed)           0.112     1.784    tx/Q[4]
    SLICE_X89Y124        FDRE                                         r  tx/data_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X89Y124        FDRE                                         r  tx/data_r_reg[4]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X89Y124        FDRE (Hold_fdre_C_D)         0.070     1.590    tx/data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nfsr_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.507    clk_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  nfsr_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  nfsr_byte_reg[6]/Q
                         net (fo=1, routed)           0.112     1.784    tx/Q[6]
    SLICE_X89Y124        FDRE                                         r  tx/data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X89Y124        FDRE                                         r  tx/data_r_reg[6]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X89Y124        FDRE (Hold_fdre_C_D)         0.070     1.590    tx/data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nfsr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.507    clk_IBUF_BUFG
    SLICE_X88Y124        FDRE                                         r  nfsr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  nfsr_byte_reg[5]/Q
                         net (fo=1, routed)           0.112     1.784    tx/Q[5]
    SLICE_X89Y124        FDRE                                         r  tx/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.022    tx/clk_IBUF_BUFG
    SLICE_X89Y124        FDRE                                         r  tx/data_r_reg[5]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X89Y124        FDRE (Hold_fdre_C_D)         0.066     1.586    tx/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y125   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y125   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y125   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y124   buffer_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y124   byte_index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y123   byte_index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y123   byte_index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y125   nfsr_byte_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y125   nfsr_byte_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124   buffer_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124   buffer_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   byte_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   byte_index_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y125   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124   buffer_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y124   buffer_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   byte_index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y124   byte_index_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 3.571ns (69.940%)  route 1.535ns (30.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.393     4.611 r  tx/sig_reg/Q
                         net (fo=7, routed)           1.535     6.146    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178     9.323 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     9.323    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.420ns (73.663%)  route 0.508ns (26.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.507    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDSE (Prop_fdse_C_Q)         0.164     1.671 r  tx/sig_reg/Q
                         net (fo=7, routed)           0.508     2.179    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.435 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     3.435    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 1.423ns (24.923%)  route 4.286ns (75.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.002     5.708    tx/rstn
    SLICE_X88Y126        FDSE                                         r  tx/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.190     3.968    tx/clk_IBUF_BUFG
    SLICE_X88Y126        FDSE                                         r  tx/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 1.423ns (24.923%)  route 4.286ns (75.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.002     5.708    tx/rstn
    SLICE_X88Y126        FDRE                                         r  tx/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.190     3.968    tx/clk_IBUF_BUFG
    SLICE_X88Y126        FDRE                                         r  tx/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 1.423ns (24.923%)  route 4.286ns (75.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          1.002     5.708    tx/rstn
    SLICE_X88Y126        FDRE                                         r  tx/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.190     3.968    tx/clk_IBUF_BUFG
    SLICE_X88Y126        FDRE                                         r  tx/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/sig_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.423ns (25.357%)  route 4.188ns (74.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.904     5.611    tx/rstn
    SLICE_X88Y125        FDSE                                         r  tx/sig_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDSE                                         r  tx/sig_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/tx_done_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 1.423ns (25.357%)  route 4.188ns (74.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.904     5.611    tx/rstn
    SLICE_X88Y125        FDSE                                         r  tx/tx_done_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDSE                                         r  tx/tx_done_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.423ns (25.562%)  route 4.143ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.859     5.566    tx/rstn
    SLICE_X86Y124        FDRE                                         r  tx/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X86Y124        FDRE                                         r  tx/clk_cnt_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.423ns (25.562%)  route 4.143ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.859     5.566    tx/rstn
    SLICE_X86Y124        FDRE                                         r  tx/clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X86Y124        FDRE                                         r  tx/clk_cnt_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.423ns (25.562%)  route 4.143ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.859     5.566    tx/rstn
    SLICE_X86Y124        FDRE                                         r  tx/clk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X86Y124        FDRE                                         r  tx/clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.423ns (25.562%)  route 4.143ns (74.438%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.859     5.566    tx/rstn
    SLICE_X86Y124        FDRE                                         r  tx/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X86Y124        FDRE                                         r  tx/clk_cnt_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tx/data_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.423ns (25.577%)  route 4.140ns (74.423%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          3.284     4.610    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.097     4.707 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.856     5.562    tx/rstn
    SLICE_X87Y124        FDRE                                         r  tx/data_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.189     3.967    tx/clk_IBUF_BUFG
    SLICE_X87Y124        FDRE                                         r  tx/data_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            wrapper/obit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.189ns  (logic 0.290ns (13.270%)  route 1.898ns (86.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.898     2.144    wrapper/rstn_IBUF
    SLICE_X85Y126        LUT4 (Prop_lut4_I1_O)        0.045     2.189 r  wrapper/obit_i_1/O
                         net (fo=1, routed)           0.000     2.189    wrapper/obit_i_1_n_0
    SLICE_X85Y126        FDRE                                         r  wrapper/obit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.022    wrapper/clk_IBUF_BUFG
    SLICE_X85Y126        FDRE                                         r  wrapper/obit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.314ns  (logic 0.334ns (14.451%)  route 1.980ns (85.549%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.762     2.007    rstn_IBUF
    SLICE_X85Y125        LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  tmp_byte[1]_i_2/O
                         net (fo=1, routed)           0.218     2.270    wrapper/tmp_byte_reg[1]
    SLICE_X85Y125        LUT3 (Prop_lut3_I1_O)        0.044     2.314 r  wrapper/tmp_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     2.314    wrapper_n_6
    SLICE_X85Y125        FDRE                                         r  tmp_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  tmp_byte_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            transmit_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.366ns  (logic 0.290ns (12.274%)  route 2.076ns (87.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.929     2.174    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.147     2.366    tx_n_0
    SLICE_X83Y125        FDRE                                         r  transmit_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X83Y125        FDRE                                         r  transmit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.375ns  (logic 0.380ns (16.017%)  route 1.995ns (83.983%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.727     1.973    tx/rstn_IBUF
    SLICE_X83Y125        LUT4 (Prop_lut4_I0_O)        0.045     2.018 r  tx/transmit_i_4/O
                         net (fo=1, routed)           0.050     2.067    tx/transmit3_out
    SLICE_X83Y125        LUT6 (Prop_lut6_I4_O)        0.045     2.112 r  tx/transmit_i_3/O
                         net (fo=1, routed)           0.218     2.330    tx/transmit_i_3_n_0
    SLICE_X83Y125        LUT3 (Prop_lut3_I1_O)        0.045     2.375 r  tx/transmit_i_1/O
                         net (fo=1, routed)           0.000     2.375    tx_n_6
    SLICE_X83Y125        FDRE                                         r  transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X83Y125        FDRE                                         r  transmit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.380ns  (logic 0.290ns (12.203%)  route 2.090ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.929     2.174    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.161     2.380    tx_n_0
    SLICE_X84Y125        FDSE                                         r  FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X84Y125        FDSE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.380ns  (logic 0.290ns (12.203%)  route 2.090ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.929     2.174    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.161     2.380    tx_n_0
    SLICE_X84Y125        FDRE                                         r  FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X84Y125        FDRE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.380ns  (logic 0.290ns (12.203%)  route 2.090ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.929     2.174    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.161     2.380    tx_n_0
    SLICE_X84Y125        FDRE                                         r  FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X84Y125        FDRE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            pause_reg_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.380ns  (logic 0.290ns (12.203%)  route 2.090ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.929     2.174    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.161     2.380    tx_n_0
    SLICE_X84Y125        FDSE                                         r  pause_reg_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X84Y125        FDSE                                         r  pause_reg_inv/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_byte_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.380ns  (logic 0.290ns (12.203%)  route 2.090ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.929     2.174    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.161     2.380    tx_n_0
    SLICE_X85Y125        FDRE                                         r  tmp_byte_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  tmp_byte_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_byte_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.380ns  (logic 0.290ns (12.203%)  route 2.090ns (87.797%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=12, routed)          1.929     2.174    tx/rstn_IBUF
    SLICE_X85Y125        LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=97, routed)          0.161     2.380    tx_n_0
    SLICE_X85Y125        FDRE                                         r  tmp_byte_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.021    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  tmp_byte_reg[1]/C





