0.6
2018.2
Jun 14 2018
20:41:02
E:/FYP/FPGA_XILINX 2/Up_Down_Coounter/Up_Down_Counter/Up_Down_Counter.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/FYP/FPGA_XILINX 2/Up_Down_Coounter/Up_Down_Counter/Up_Down_Counter.srcs/sim_1/new/Up_Down_Counter_Tb.v,1691495940,verilog,,,,Up_Down_Counter_Tb,,,,,,,,
E:/FYP/FPGA_XILINX 2/Up_Down_Coounter/Up_Down_Counter/Up_Down_Counter.srcs/sources_1/new/Up_Down_Counter.v,1691496394,verilog,,E:/FYP/FPGA_XILINX 2/Up_Down_Coounter/Up_Down_Counter/Up_Down_Counter.srcs/sim_1/new/Up_Down_Counter_Tb.v,,Up_Down_Counter,,,,,,,,
