# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../ejercicio_6.srcs/sources_1/ip/clk_wiz_0_1" \
"tb_memoria_time_impl.v" \

sv xil_defaultlib  --include "../../../../../ejercicio_6.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../../ejercicio_6.srcs/sources_1/imports/Desktop/package.sv" \
"../../../../../ejercicio_6.srcs/sim_1/imports/new/tb_memoria.sv" \

# Do not sort compile order
nosort
