vcs -sverilog -debug -full64 ../define/*.sv ../pkg/*.sv ../Simulate/top/*.sv ../Simulate/interface/*.sv ../Simulate/Code/*.sv ../RTL/*.sv ../RTL/Basecell/*.sv  +define+RTLsim

