{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726631006586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726631006586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 13:43:26 2024 " "Processing started: Wed Sep 18 13:43:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726631006586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631006586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631006586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726631007215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726631007215 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab4_task2.v(54) " "Verilog HDL Module Instantiation warning at lab4_task2.v(54): ignored dangling comma in List of Port Connections" {  } { { "Part 2/lab4_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/lab4_task2.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726631014605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 2/lab4_task2.v 2 2 " "Found 2 design units, including 2 entities, in source file part 2/lab4_task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_task2 " "Found entity 1: lab4_task2" {  } { { "Part 2/lab4_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/lab4_task2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014620 ""} { "Info" "ISGN_ENTITY_NAME" "2 game_of_life " "Found entity 2: game_of_life" {  } { { "Part 2/lab4_task2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/lab4_task2.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 2/jtag_uart_module.v 2 2 " "Found 2 design units, including 2 entities, in source file part 2/jtag_uart_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 JTAG_UART_MODULE " "Found entity 1: JTAG_UART_MODULE" {  } { { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014620 ""} { "Info" "ISGN_ENTITY_NAME" "2 risingedgedetect " "Found entity 2: risingedgedetect" {  } { { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 1/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file part 1/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "Part 1/bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 1/sequence_detector_part_3.v 1 1 " "Found 1 design units, including 1 entities, in source file part 1/sequence_detector_part_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector_part_3 " "Found entity 1: sequence_detector_part_3" {  } { { "Part 1/sequence_detector_part_3.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_part_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 1/sequence_detector_part_2.v 1 1 " "Found 1 design units, including 1 entities, in source file part 1/sequence_detector_part_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector_part_2 " "Found entity 1: sequence_detector_part_2" {  } { { "Part 1/sequence_detector_part_2.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_part_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D sequence_detector_part_1.v(11) " "Verilog HDL Declaration information at sequence_detector_part_1.v(11): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "Part 1/sequence_detector_part_1.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_part_1.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726631014636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 1/sequence_detector_part_1.v 2 2 " "Found 2 design units, including 2 entities, in source file part 1/sequence_detector_part_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector_part_1 " "Found entity 1: sequence_detector_part_1" {  } { { "Part 1/sequence_detector_part_1.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_part_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014652 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "Part 1/sequence_detector_part_1.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_part_1.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014652 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "lpm_shiftreg lpm_shiftreg_0.v " "Entity \"lpm_shiftreg\" obtained from \"lpm_shiftreg_0.v\" instead of from Quartus Prime megafunction library" {  } { { "lpm_shiftreg_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/lpm_shiftreg_0.v" 39 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1726631014652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_shiftreg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/lpm_shiftreg_0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 1/mod_10_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file part 1/mod_10_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10_counter " "Found entity 1: mod_10_counter" {  } { { "Part 1/mod_10_counter.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/mod_10_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 1/sequence_detector_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file part 1/sequence_detector_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector_tb " "Found entity 1: sequence_detector_tb" {  } { { "Part 1/sequence_detector_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 2/jtag_intro.v 1 1 " "Found 1 design units, including 1 entities, in source file part 2/jtag_intro.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_intro " "Found entity 1: jtag_intro" {  } { { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 2/jtag_uart/synthesis/jtag_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file part 2/jtag_uart/synthesis/jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart " "Found entity 1: jtag_uart" {  } { { "Part 2/jtag_uart/synthesis/jtag_uart.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/jtag_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_jtag_uart_0_sim_scfifo_w " "Found entity 1: jtag_uart_jtag_uart_0_sim_scfifo_w" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014683 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_jtag_uart_0_scfifo_w " "Found entity 2: jtag_uart_jtag_uart_0_scfifo_w" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014683 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_jtag_uart_0_sim_scfifo_r " "Found entity 3: jtag_uart_jtag_uart_0_sim_scfifo_r" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014683 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_jtag_uart_0_scfifo_r " "Found entity 4: jtag_uart_jtag_uart_0_scfifo_r" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014683 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_jtag_uart_0 " "Found entity 5: jtag_uart_jtag_uart_0" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631014683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631014683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jtag_intro " "Elaborating entity \"jtag_intro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726631014746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAG_UART_MODULE JTAG_UART_MODULE:jtag_uart " "Elaborating entity \"JTAG_UART_MODULE\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\"" {  } { { "Part 2/jtag_intro.v" "jtag_uart" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631014792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 JTAG_UART_MODULE.v(34) " "Verilog HDL assignment warning at JTAG_UART_MODULE.v(34): truncated value with size 32 to match size of target (21)" {  } { { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726631014792 "|jtag_intro|JTAG_UART_MODULE:jtag_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risingedgedetect JTAG_UART_MODULE:jtag_uart\|risingedgedetect:pe " "Elaborating entity \"risingedgedetect\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|risingedgedetect:pe\"" {  } { { "Part 2/JTAG_UART_MODULE.v" "pe" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631014808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0 JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"jtag_uart_jtag_uart_0\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\"" {  } { { "Part 2/JTAG_UART_MODULE.v" "jtag_uart_0" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631014824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0_scfifo_w JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w " "Elaborating entity \"jtag_uart_jtag_uart_0_scfifo_w\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\"" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "the_jtag_uart_jtag_uart_0_scfifo_w" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631014871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "wfifo" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015106 ""}  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726631015106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_k421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k421 " "Found entity 1: scfifo_k421" {  } { { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631015153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631015153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k421 JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated " "Elaborating entity \"scfifo_k421\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m901.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m901.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m901 " "Found entity 1: a_dpfifo_m901" {  } { { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631015185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631015185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m901 JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo " "Elaborating entity \"a_dpfifo_m901\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\"" {  } { { "db/scfifo_k421.tdf" "dpfifo" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_iaf " "Found entity 1: a_fefifo_iaf" {  } { { "db/a_fefifo_iaf.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_fefifo_iaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631015216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631015216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_iaf JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|a_fefifo_iaf:fifo_state " "Elaborating entity \"a_fefifo_iaf\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|a_fefifo_iaf:fifo_state\"" {  } { { "db/a_dpfifo_m901.tdf" "fifo_state" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/cntr_037.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631015263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631015263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|a_fefifo_iaf:fifo_state\|cntr_037:count_usedw " "Elaborating entity \"cntr_037\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|a_fefifo_iaf:fifo_state\|cntr_037:count_usedw\"" {  } { { "db/a_fefifo_iaf.tdf" "count_usedw" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_fefifo_iaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qn1 " "Found entity 1: altsyncram_3qn1" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631015326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631015326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qn1 JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram " "Elaborating entity \"altsyncram_3qn1\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\"" {  } { { "db/a_dpfifo_m901.tdf" "FIFOram" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/cntr_k2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631015405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631015405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|cntr_k2b:rd_ptr_count " "Elaborating entity \"cntr_k2b\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|cntr_k2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_m901.tdf" "rd_ptr_count" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0_scfifo_r JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r " "Elaborating entity \"jtag_uart_jtag_uart_0_scfifo_r\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\"" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "the_jtag_uart_jtag_uart_0_scfifo_r" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "jtag_uart_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631015813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 3 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 3 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726631015813 ""}  } { { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726631015813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631016285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631016426 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1726631016945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.18.13:43:39 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2024.09.18.13:43:39 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631019881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631021817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631021942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631023594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631023704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631023799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631023909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631023924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631023929 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1726631024632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631024820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631024820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631024894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631024894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631024898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631024898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631024945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631024945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631025039 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631025039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631025039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726631025103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631025103 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[0\] " "Synthesized away node \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 39 2 0 } } { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } } { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } } { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631026281 "|jtag_intro|JTAG_UART_MODULE:jtag_uart|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_k421:auto_generated|a_dpfifo_m901:dpfifo|altsyncram_3qn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[1\] " "Synthesized away node \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 69 2 0 } } { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } } { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } } { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631026281 "|jtag_intro|JTAG_UART_MODULE:jtag_uart|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_k421:auto_generated|a_dpfifo_m901:dpfifo|altsyncram_3qn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[2\] " "Synthesized away node \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 99 2 0 } } { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } } { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } } { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631026281 "|jtag_intro|JTAG_UART_MODULE:jtag_uart|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_k421:auto_generated|a_dpfifo_m901:dpfifo|altsyncram_3qn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[3\] " "Synthesized away node \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 129 2 0 } } { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } } { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } } { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631026281 "|jtag_intro|JTAG_UART_MODULE:jtag_uart|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_k421:auto_generated|a_dpfifo_m901:dpfifo|altsyncram_3qn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[4\] " "Synthesized away node \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 159 2 0 } } { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } } { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } } { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631026281 "|jtag_intro|JTAG_UART_MODULE:jtag_uart|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_k421:auto_generated|a_dpfifo_m901:dpfifo|altsyncram_3qn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[5\] " "Synthesized away node \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 189 2 0 } } { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } } { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } } { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631026281 "|jtag_intro|JTAG_UART_MODULE:jtag_uart|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_k421:auto_generated|a_dpfifo_m901:dpfifo|altsyncram_3qn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[6\] " "Synthesized away node \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 219 2 0 } } { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } } { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } } { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631026281 "|jtag_intro|JTAG_UART_MODULE:jtag_uart|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_k421:auto_generated|a_dpfifo_m901:dpfifo|altsyncram_3qn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[7\] " "Synthesized away node \"JTAG_UART_MODULE:jtag_uart\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_k421:auto_generated\|a_dpfifo_m901:dpfifo\|altsyncram_3qn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_3qn1.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/altsyncram_3qn1.tdf" 249 2 0 } } { "db/a_dpfifo_m901.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/a_dpfifo_m901.tdf" 43 2 0 } } { "db/scfifo_k421.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/db/scfifo_k421.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "Part 2/JTAG_UART_MODULE.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/JTAG_UART_MODULE.v" 30 0 0 } } { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 13 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631026281 "|jtag_intro|JTAG_UART_MODULE:jtag_uart|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_k421:auto_generated|a_dpfifo_m901:dpfifo|altsyncram_3qn1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726631026281 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726631026281 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726631026910 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726631027052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726631027052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631027130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726631027445 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726631027499 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726631027499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631027588 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "jtag_uart 19 " "Ignored 19 assignments for entity \"jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1726631027902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631028091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726631028941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726631028941 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631029209 "|jtag_intro|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631029209 "|jtag_intro|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Part 2/jtag_intro.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 2/jtag_intro.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726631029209 "|jtag_intro|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726631029209 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726631029209 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726631029209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726631029209 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726631029209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726631029209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726631029240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 13:43:49 2024 " "Processing ended: Wed Sep 18 13:43:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726631029240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726631029240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726631029240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726631029240 ""}
