#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 11 10:18:15 2022
# Process ID: 12469
# Current directory: /home/cdickins/reuse/gyro2tester-main_v1/vivado
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro2tester-main_v1/vivado/vivado.log
# Journal file: /home/cdickins/reuse/gyro2tester-main_v1/vivado/vivado.jou
# Running On: xsjcdickins40x, OS: Linux, CPU Frequency: 2600.248 MHz, CPU Physical cores: 8, Host memory: 33556 MB
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro2tester-main_v1/vivado/project/gyro2_tester.xpr
update_compile_order -fileset sources_1
set_property AUTO_INCREMENTAL_CHECKPOINT 0 [get_runs synth_1]
set_property incremental_checkpoint {} [get_runs synth_1]
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main_v1/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
add_files -norecurse /home/cdickins/reuse/gyro2tester-main_v1/vivado/ip_repo/common/data_processor.sv
update_compile_order -fileset sources_1
update_files -from_files /home/cdickins/reuse/gyro2tester-main_v1/vivado/ip_repo/common/data_processor.v -to_files /home/cdickins/reuse/gyro2tester-main_v1/vivado/ip_repo/common/data_processor.sv -filesets [get_filesets *]
set_property file_type Verilog [get_files  /home/cdickins/reuse/gyro2tester-main_v1/vivado/ip_repo/common/data_processor.v]
create_bd_cell -type module -reference data_processor data_processor_0
set_property location {2 1046 -157} [get_bd_cells data_processor_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells smartconnect_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0
endgroup
set_property location {2 953 11} [get_bd_cells axis_switch_0]
set_property location {3 1185 11} [get_bd_cells axis_switch_0]
set_property -dict [list CONFIG.NUM_MI {1} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {0}] [get_bd_cells axis_switch_0]
set_property location {4 1961 -180} [get_bd_cells axis_switch_0]
set_property location {4 1877 -214} [get_bd_cells axis_switch_0]
delete_bd_objs [get_bd_intf_nets axis_stream_fifo_0_M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins data_processor_0/m_axis] [get_bd_intf_pins axis_switch_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/S01_AXIS] [get_bd_intf_pins RxFIFO/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_switch_0/S_AXI_CTRL] -boundary_type upper [get_bd_intf_pins AXI_Register_Demux/M00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_1
endgroup
set_property location {5 1888 32} [get_bd_cells axis_switch_1]
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {2} CONFIG.ROUTING_MODE {1} CONFIG.DECODER_REG {1}] [get_bd_cells axis_switch_1]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M00_AXIS] [get_bd_intf_pins data_processor_0/s_axis]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/M01_AXIS] [get_bd_intf_pins TxFIFO/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_net [get_bd_pins axis_switch_0/aclk] [get_bd_pins data_processor_0/clk]
connect_bd_net [get_bd_pins axis_switch_0/s_axi_ctrl_aclk] [get_bd_pins axis_switch_0/aclk]
connect_bd_net [get_bd_pins axis_switch_0/aresetn] [get_bd_pins data_processor_0/reset]
connect_bd_net [get_bd_pins axis_switch_0/s_axi_ctrl_aresetn] [get_bd_pins axis_switch_0/aresetn]
connect_bd_intf_net [get_bd_intf_pins axis_switch_1/S_AXI_CTRL] -boundary_type upper [get_bd_intf_pins AXI_Register_Demux/M06_AXI]
connect_bd_net [get_bd_pins data_processor_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins data_processor_0/reset] [get_bd_pins clk_reset_domain/peripheral_aresetn]
delete_bd_objs [get_bd_cells smartconnect_0]
connect_bd_net [get_bd_pins axis_switch_1/aresetn] [get_bd_pins clk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_switch_1/s_axi_ctrl_aresetn] [get_bd_pins clk_reset_domain/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_switch_1/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_switch_1/s_axi_ctrl_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
update_compile_order -fileset sources_1
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axis_switch_0/S_AXI_CTRL/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axis_switch_1/S_AXI_CTRL/Reg] -force
save_bd_design
reset_run synth_1
launch_runs synth_1 -cluster_configuration lsf
wait_on_run synth_1
launch_runs impl_1 -cluster_configuration lsf
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
