m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/simulation/modelsim
vparityChecker
Z1 !s110 1699943759
!i10b 1
!s100 >9?Ymm5ZPSZ:l>`8NJ?EJ3
I^@;[3Q@;MT6O64NmdU0K73
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699942998
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityChecker.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityChecker.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1699943759.000000
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityChecker.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityChecker.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker
Z7 tCvgOpt 0
nparity@checker
vparityCheckerTestbench
R1
!i10b 1
!s100 >5CW`V26;1;=DOOkBFb<Q1
IdCJZm9_o8lm6BLmF;XX<R1
R2
R0
w1699943689
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityCheckerTestbench.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityCheckerTestbench.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityCheckerTestbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/parityChecker/parityCheckerTestbench.v|
!i113 1
R5
R6
R7
nparity@checker@testbench
