#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri May 17 13:20:35 2024
# Process ID: 76246
# Current directory: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1
# Command line: vivado -log buildup_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source buildup_wrapper.tcl -notrace
# Log file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper.vdi
# Journal file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/vivado.jou
# Running On: Laptop, OS: Linux, CPU Frequency: 1247.571 MHz, CPU Physical cores: 8, Host memory: 16108 MB
#-----------------------------------------------------------
source buildup_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1314.371 ; gain = 0.023 ; free physical = 2332 ; free virtual = 8040
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/SPI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/block_encoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacob/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top buildup_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_0/buildup_AND_gate_0_0.dcp' for cell 'buildup_i/AND_gate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_1/buildup_AND_gate_0_1.dcp' for cell 'buildup_i/AND_gate_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_2/buildup_AND_gate_0_2.dcp' for cell 'buildup_i/AND_gate_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_AND_gate_0_3/buildup_AND_gate_0_3.dcp' for cell 'buildup_i/AND_gate_3'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_Falling_edge_detector_0_0/buildup_Falling_edge_detector_0_0.dcp' for cell 'buildup_i/Falling_edge_detector_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_NOT_gate_0_0/buildup_NOT_gate_0_0.dcp' for cell 'buildup_i/NOT_gate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_NOT_gate_0_1/buildup_NOT_gate_0_1.dcp' for cell 'buildup_i/NOT_gate_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_Rising_edge_detector_0_0/buildup_Rising_edge_detector_0_0.dcp' for cell 'buildup_i/Rising_edge_detector_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_block_encoder_0_1/buildup_block_encoder_0_1.dcp' for cell 'buildup_i/block_encoder_pan'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_block_encoder_0_0/buildup_block_encoder_0_0.dcp' for cell 'buildup_i/block_encoder_tilt'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_clock_divider_0_0/buildup_clock_divider_0_0.dcp' for cell 'buildup_i/clock_divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_counter_1_0/buildup_counter_1_0.dcp' for cell 'buildup_i/counter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_2/buildup_pwm_gen_0_2.dcp' for cell 'buildup_i/pwm_pan'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_pwm_gen_0_3/buildup_pwm_gen_0_3.dcp' for cell 'buildup_i/pwm_tilt'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_spi_sub_0_0/buildup_spi_sub_0_0.dcp' for cell 'buildup_i/spi_sub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_2/buildup_synchronizer_0_2.dcp' for cell 'buildup_i/synchronizer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_3/buildup_synchronizer_0_3.dcp' for cell 'buildup_i/synchronizer_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_4/buildup_synchronizer_0_4.dcp' for cell 'buildup_i/synchronizer_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_5/buildup_synchronizer_0_5.dcp' for cell 'buildup_i/synchronizer_3'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_6/buildup_synchronizer_0_6.dcp' for cell 'buildup_i/synchronizer_4'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_7/buildup_synchronizer_0_7.dcp' for cell 'buildup_i/synchronizer_5'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_8/buildup_synchronizer_0_8.dcp' for cell 'buildup_i/synchronizer_6'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_9/buildup_synchronizer_0_9.dcp' for cell 'buildup_i/synchronizer_7'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_10/buildup_synchronizer_0_10.dcp' for cell 'buildup_i/synchronizer_8'
INFO: [Project 1-454] Reading design checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.gen/sources_1/bd/buildup/ip/buildup_synchronizer_0_11/buildup_synchronizer_0_11.dcp' for cell 'buildup_i/synchronizer_9'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1669.777 ; gain = 0.000 ; free physical = 1984 ; free virtual = 7692
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/PYNQ-Z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1911.211 ; gain = 0.000 ; free physical = 1885 ; free virtual = 7593
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

36 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.246 ; gain = 596.875 ; free physical = 1885 ; free virtual = 7593
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2000.992 ; gain = 89.746 ; free physical = 1865 ; free virtual = 7573

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d47c45b1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2497.852 ; gain = 496.859 ; free physical = 1447 ; free virtual = 7155

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: d47c45b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: d47c45b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850
Phase 1 Initialization | Checksum: d47c45b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: d47c45b1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: d47c45b1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850
Phase 2 Timer Update And Timing Data Collection | Checksum: d47c45b1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 204d0d911

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850
Retarget | Checksum: 204d0d911
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 6 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 204d0d911

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850
Constant propagation | Checksum: 204d0d911
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 193c4592d

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2805.656 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850
Sweep | Checksum: 193c4592d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 139 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 23187e7b9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.672 ; gain = 32.016 ; free physical = 1142 ; free virtual = 6850
BUFG optimization | Checksum: 23187e7b9
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23187e7b9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.672 ; gain = 32.016 ; free physical = 1142 ; free virtual = 6850
Shift Register Optimization | Checksum: 23187e7b9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 23187e7b9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2837.672 ; gain = 32.016 ; free physical = 1142 ; free virtual = 6850
Post Processing Netlist | Checksum: 23187e7b9
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 192c28a36

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2837.672 ; gain = 32.016 ; free physical = 1142 ; free virtual = 6850

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.672 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850
Phase 9.2 Verifying Netlist Connectivity | Checksum: 192c28a36

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2837.672 ; gain = 32.016 ; free physical = 1142 ; free virtual = 6850
Phase 9 Finalization | Checksum: 192c28a36

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2837.672 ; gain = 32.016 ; free physical = 1142 ; free virtual = 6850
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               6  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 192c28a36

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2837.672 ; gain = 32.016 ; free physical = 1142 ; free virtual = 6850
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.672 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 192c28a36

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.672 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 192c28a36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.672 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.672 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850
Ending Netlist Obfuscation Task | Checksum: 192c28a36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.672 ; gain = 0.000 ; free physical = 1142 ; free virtual = 6850
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.672 ; gain = 926.426 ; free physical = 1142 ; free virtual = 6850
INFO: [runtcl-4] Executing : report_drc -file buildup_wrapper_drc_opted.rpt -pb buildup_wrapper_drc_opted.pb -rpx buildup_wrapper_drc_opted.rpx
Command: report_drc -file buildup_wrapper_drc_opted.rpt -pb buildup_wrapper_drc_opted.pb -rpx buildup_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1124 ; free virtual = 6832
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1124 ; free virtual = 6832
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1124 ; free virtual = 6832
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1115 ; free virtual = 6823
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1115 ; free virtual = 6823
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1114 ; free virtual = 6823
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1114 ; free virtual = 6823
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1088 ; free virtual = 6797
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 130cb96c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1088 ; free virtual = 6797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1088 ; free virtual = 6797

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe8949a5

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6787

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f87c9dc7

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6787

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f87c9dc7

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6787
Phase 1 Placer Initialization | Checksum: 1f87c9dc7

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1078 ; free virtual = 6787

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f87c9dc7

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1077 ; free virtual = 6786

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f87c9dc7

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1077 ; free virtual = 6786

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f87c9dc7

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1077 ; free virtual = 6786

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1fdd6865e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6755
Phase 2 Global Placement | Checksum: 1fdd6865e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6755

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fdd6865e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6755

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20a4c6e46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6755

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25863723b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6755

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5c81876

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6755

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2135c2154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1041 ; free virtual = 6750

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2135c2154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2135c2154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750
Phase 3 Detail Placement | Checksum: 2135c2154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2135c2154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2135c2154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2135c2154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750
Phase 4.3 Placer Reporting | Checksum: 2135c2154

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e3921aea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750
Ending Placer Task | Checksum: 11c8ff34f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6750
73 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file buildup_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1042 ; free virtual = 6751
INFO: [runtcl-4] Executing : report_utilization -file buildup_wrapper_utilization_placed.rpt -pb buildup_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file buildup_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6755
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1047 ; free virtual = 6756
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1062 ; free virtual = 6772
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1062 ; free virtual = 6772
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1057 ; free virtual = 6767
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1057 ; free virtual = 6767
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1057 ; free virtual = 6767
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1057 ; free virtual = 6767
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1050 ; free virtual = 6760
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1050 ; free virtual = 6760
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6756
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1046 ; free virtual = 6756
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1045 ; free virtual = 6755
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1045 ; free virtual = 6755
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1044 ; free virtual = 6755
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2925.715 ; gain = 0.000 ; free physical = 1044 ; free virtual = 6755
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cd573b7a ConstDB: 0 ShapeSum: 4f38b7d5 RouteDB: 0
Post Restoration Checksum: NetGraph: 2fb19119 | NumContArr: e16b1a5c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2966ea0af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2959.973 ; gain = 34.258 ; free physical = 912 ; free virtual = 6622

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2966ea0af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.973 ; gain = 66.258 ; free physical = 880 ; free virtual = 6590

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2966ea0af

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2991.973 ; gain = 66.258 ; free physical = 880 ; free virtual = 6590
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 273
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 273
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 31b01acd8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6555

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 31b01acd8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6555

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 32087b6cc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6554
Phase 3 Initial Routing | Checksum: 32087b6cc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6554

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 25a3d7b6e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6554
Phase 4 Rip-up And Reroute | Checksum: 25a3d7b6e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6554

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 25a3d7b6e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6554

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 25a3d7b6e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6554
Phase 6 Post Hold Fix | Checksum: 25a3d7b6e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6554

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.030496 %
  Global Horizontal Routing Utilization  = 0.0327079 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 13.5135%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 25a3d7b6e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 845 ; free virtual = 6554

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25a3d7b6e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 844 ; free virtual = 6554

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24567e7d3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 844 ; free virtual = 6554
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 14f588d4a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 844 ; free virtual = 6554
Ending Routing Task | Checksum: 14f588d4a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 844 ; free virtual = 6554

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3027.270 ; gain = 101.555 ; free physical = 844 ; free virtual = 6554
INFO: [runtcl-4] Executing : report_drc -file buildup_wrapper_drc_routed.rpt -pb buildup_wrapper_drc_routed.pb -rpx buildup_wrapper_drc_routed.rpx
Command: report_drc -file buildup_wrapper_drc_routed.rpt -pb buildup_wrapper_drc_routed.pb -rpx buildup_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file buildup_wrapper_methodology_drc_routed.rpt -pb buildup_wrapper_methodology_drc_routed.pb -rpx buildup_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file buildup_wrapper_methodology_drc_routed.rpt -pb buildup_wrapper_methodology_drc_routed.pb -rpx buildup_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file buildup_wrapper_power_routed.rpt -pb buildup_wrapper_power_summary_routed.pb -rpx buildup_wrapper_power_routed.rpx
Command: report_power -file buildup_wrapper_power_routed.rpt -pb buildup_wrapper_power_summary_routed.pb -rpx buildup_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file buildup_wrapper_route_status.rpt -pb buildup_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file buildup_wrapper_timing_summary_routed.rpt -pb buildup_wrapper_timing_summary_routed.pb -rpx buildup_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file buildup_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file buildup_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file buildup_wrapper_bus_skew_routed.rpt -pb buildup_wrapper_bus_skew_routed.pb -rpx buildup_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.293 ; gain = 0.000 ; free physical = 817 ; free virtual = 6528
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3128.293 ; gain = 0.000 ; free physical = 820 ; free virtual = 6531
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.293 ; gain = 0.000 ; free physical = 820 ; free virtual = 6531
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3128.293 ; gain = 0.000 ; free physical = 810 ; free virtual = 6521
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.293 ; gain = 0.000 ; free physical = 810 ; free virtual = 6521
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.293 ; gain = 0.000 ; free physical = 808 ; free virtual = 6520
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3128.293 ; gain = 0.000 ; free physical = 808 ; free virtual = 6520
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/impl_1/buildup_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force buildup_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/spi_sub_0/U0/MISO_reg_i_2_n_0 is a gated clock net sourced by a combinational pin buildup_i/spi_sub_0/U0/MISO_reg_i_2/O, cell buildup_i/spi_sub_0/U0/MISO_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net buildup_i/spi_sub_0/U0/next_state is a gated clock net sourced by a combinational pin buildup_i/spi_sub_0/U0/FSM_onehot_next_state_reg[4]_i_1/O, cell buildup_i/spi_sub_0/U0/FSM_onehot_next_state_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./buildup_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3363.145 ; gain = 106.789 ; free physical = 514 ; free virtual = 6228
INFO: [Common 17-206] Exiting Vivado at Fri May 17 13:21:52 2024...
