Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 12 05:17:11 2024
| Host         : DESKTOP-0G38QBS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nds_capture_lastmin_top_control_sets_placed.rpt
| Design       : nds_capture_lastmin_top
| Device       : xc7s50
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           41 |
| No           | No                    | Yes                    |              54 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+---------------------------+------------------+----------------+--------------+
|      Clock Signal      | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------+---------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out2 |               |                           |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 | vga/vc        | vga/AR[0]                 |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1 |               | vga/AR[0]                 |                5 |             12 |         2.40 |
|  vga/E[0]              |               |                           |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out1 |               | hdmi_tx_0/inst/encr/AR[0] |               22 |             42 |         1.91 |
|  clk_wiz/inst/clk_out1 |               |                           |               37 |            105 |         2.84 |
+------------------------+---------------+---------------------------+------------------+----------------+--------------+


