+incdir+D:/intelFPGA_lite/20.1/modelsim_ase/verilog_src/uvm-1.2/src
+incdir+C:/work/design/ramen_timer/sim/model
+define+UVM_HDL_NO_DPI
+define+UVM_NO_DPI
+define+UVM_CMDLINE_NO_DPI
+define+UVM_REGEX_NO_DPI


