// Seed: 1798165189
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output wor id_2,
    input wire id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri id_6
);
  assign id_6 = 1;
  assign id_5 = id_1;
  assign id_2 = id_3;
  reg id_8 = !1, id_9, id_10, id_11;
  always @(1 or posedge 1) id_9 <= 1'b0;
  if (1'b0) begin : LABEL_0
  end else if (id_4 + id_4) begin : LABEL_0
    wire id_12;
  end else begin : LABEL_0
    wire id_13;
  end
  assign id_10 = 1;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12
  );
endmodule
