#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Jun 25 22:14:22 2015
# Process ID: 9988
# Log file: C:/Users/Administrator/Desktop/lab2/lab2/vivado.log
# Journal file: C:/Users/Administrator/Desktop/lab2/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/lab2/lab2/lab2.xpr
INFO: [Project 1-313] Project file moved from 'C:/xup/embedded/labs/lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2014.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 696.652 ; gain = 145.047
update_compile_order -fileset sim_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_gpio_0_1 system_axi_gpio_0_0 system_rst_processing_system7_0_100M_0 system_processing_system7_0_axi_periph_0 system_processing_system7_0_0}]
Upgrading 'C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/system.bd'
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sw_4bit
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - btns_4bit
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/system.bd>
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 3 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_1 (AXI GPIO 2.0) from revision 3 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.upgrade_log'.
WARNING: [IP_Flow 19-3501] Upgraded system_processing_system7_0_0 from ZYNQ7 Processing System 5.3 to ZYNQ7 Processing System 5.5, with warnings. Please review the upgrade log 'c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'system_processing_system7_0_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 1 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_axi_periph_0/system_processing_system7_0_axi_periph_0.upgrade_log'.
create_bd_cell: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 762.422 ; gain = 7.547
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 3 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'system_processing_system7_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
upgrade_ip: Time (s): cpu = 00:01:25 ; elapsed = 00:01:21 . Memory (MB): peak = 776.633 ; gain = 77.117
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells sw_4bit]
endgroup
save_bd_design
Wrote  : <C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.vhd" into library xil_defaultlib [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/hdl/system.vhd" into library work [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/hdl/system.vhd:1]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system.hwh
VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : <C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Exporting to file C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system.hwh
VHDL Output written to : system.vhd
VHDL Output written to : system_wrapper.vhd
Wrote  : <C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_4bit .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_axi_gpio_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_4bit .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Thu Jun 25 22:19:36 2015] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab2/lab2/lab2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 871.949 ; gain = 69.426
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/vivado/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/vivado/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/sw_4bit/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/btns_4bit/U0'
Parsing XDC File [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[0]'. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[0]'. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[1]'. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[1]'. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[2]'. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[2]'. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[3]'. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_4bit_tri_i[3]'. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [C:/Users/Administrator/Desktop/lab2/lab2/lab2.srcs/constrs_1/imports/lab2/lab2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1149.258 ; gain = 277.309
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw_4bit_tri_o[0]}]]
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
place_ports {sw_4bit_tri_o[0]} W20
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
WARNING: [Power 33-264] No Signal attached to port sw_4bit_tri_o[0].
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1538.172 ; gain = 0.000
[Thu Jun 25 22:30:07 2015] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/lab2/lab2/lab2.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.172 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/.Xil/Vivado-9988-USER-20120726WN/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/.Xil/Vivado-9988-USER-20120726WN/dcp/system_wrapper_board.xdc]
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/.Xil/Vivado-9988-USER-20120726WN/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/.Xil/Vivado-9988-USER-20120726WN/dcp/system_wrapper_early.xdc]
Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/.Xil/Vivado-9988-USER-20120726WN/dcp/system_wrapper.xdc]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/lab2/lab2/.Xil/Vivado-9988-USER-20120726WN/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1538.172 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1538.172 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1538.172 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 22:42:14 2015...
