// Seed: 3964764945
module module_0 (
    input wor id_0,
    output uwire id_1,
    output tri1 id_2,
    output wand id_3
    , id_33,
    input uwire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri1 id_9,
    input supply1 id_10,
    input uwire id_11,
    input uwire id_12,
    output uwire id_13,
    input wire id_14
    , id_34,
    input wor id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri1 id_18,
    input wand module_0,
    input uwire id_20,
    output supply1 id_21,
    output uwire id_22,
    input tri id_23,
    input wand id_24,
    input supply1 id_25,
    input wand id_26,
    output wire id_27,
    output uwire id_28,
    input tri1 id_29,
    input supply0 id_30,
    input supply1 id_31
    , id_35
);
  parameter id_36 = 1;
  initial $clog2(51);
  ;
  logic [-1 'h0 *  -1 : ""] id_37;
  assign id_35 = id_11;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input supply0 id_2
    , id_13,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6
    , id_14,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    output wire id_10,
    input uwire id_11
);
  wire id_15;
  assign id_14 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_1,
      id_6,
      id_9,
      id_4,
      id_7,
      id_4,
      id_1,
      id_5,
      id_9,
      id_7,
      id_7,
      id_6,
      id_8,
      id_11,
      id_4,
      id_3,
      id_4,
      id_7,
      id_9,
      id_1,
      id_10,
      id_2,
      id_8,
      id_9,
      id_9,
      id_5,
      id_5,
      id_4,
      id_8,
      id_9
  );
endmodule
