// SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC
//
// SPDX-License-Identifier: Apache-2.0

////////////////////////////////////////////////////////////////////////
// File generated by
// ${ROOT}/src/meta/reg_flow/create_reg_cctb.py
// from
// ${ROOT}/src/hardware/tensix/registers/rdl/maps/trisc_thread_map.rdl
//
// Constants for Tensix registers
//
////////////////////////////////////////////////////////////////////////

#pragma once

#define CFG_STATE_SIZE 94

////////////////////////////////////////////////////////////////////////
// Registers for ALU
////////////////////////////////////////////////////////////////////////

#define ALU_CFGREG_BASE_ADDR32 0

#define ALU_FORMAT_SPEC_REG_SrcA_val_ADDR32 0
#define ALU_FORMAT_SPEC_REG_SrcA_val_SHAMT  0
#define ALU_FORMAT_SPEC_REG_SrcA_val_MASK   0xff
#define ALU_FORMAT_SPEC_REG_SrcA_val_RMW    ALU_FORMAT_SPEC_REG_SrcA_val_ADDR32, ALU_FORMAT_SPEC_REG_SrcA_val_SHAMT, ALU_FORMAT_SPEC_REG_SrcA_val_MASK

#define ALU_FORMAT_SPEC_REG_SrcA_override_ADDR32 0
#define ALU_FORMAT_SPEC_REG_SrcA_override_SHAMT  8
#define ALU_FORMAT_SPEC_REG_SrcA_override_MASK   0x100
#define ALU_FORMAT_SPEC_REG_SrcA_override_RMW \
    ALU_FORMAT_SPEC_REG_SrcA_override_ADDR32, ALU_FORMAT_SPEC_REG_SrcA_override_SHAMT, ALU_FORMAT_SPEC_REG_SrcA_override_MASK

#define ALU_FORMAT_SPEC_REG_SrcB_val_ADDR32 0
#define ALU_FORMAT_SPEC_REG_SrcB_val_SHAMT  9
#define ALU_FORMAT_SPEC_REG_SrcB_val_MASK   0x1fe00
#define ALU_FORMAT_SPEC_REG_SrcB_val_RMW    ALU_FORMAT_SPEC_REG_SrcB_val_ADDR32, ALU_FORMAT_SPEC_REG_SrcB_val_SHAMT, ALU_FORMAT_SPEC_REG_SrcB_val_MASK

#define ALU_FORMAT_SPEC_REG_SrcB_override_ADDR32 0
#define ALU_FORMAT_SPEC_REG_SrcB_override_SHAMT  17
#define ALU_FORMAT_SPEC_REG_SrcB_override_MASK   0x20000
#define ALU_FORMAT_SPEC_REG_SrcB_override_RMW \
    ALU_FORMAT_SPEC_REG_SrcB_override_ADDR32, ALU_FORMAT_SPEC_REG_SrcB_override_SHAMT, ALU_FORMAT_SPEC_REG_SrcB_override_MASK

#define ALU_FORMAT_SPEC_REG_Dstacc_val_ADDR32 0
#define ALU_FORMAT_SPEC_REG_Dstacc_val_SHAMT  18
#define ALU_FORMAT_SPEC_REG_Dstacc_val_MASK   0x3fc0000
#define ALU_FORMAT_SPEC_REG_Dstacc_val_RMW    ALU_FORMAT_SPEC_REG_Dstacc_val_ADDR32, ALU_FORMAT_SPEC_REG_Dstacc_val_SHAMT, ALU_FORMAT_SPEC_REG_Dstacc_val_MASK

#define ALU_FORMAT_SPEC_REG_Dstacc_override_ADDR32 0
#define ALU_FORMAT_SPEC_REG_Dstacc_override_SHAMT  26
#define ALU_FORMAT_SPEC_REG_Dstacc_override_MASK   0x4000000
#define ALU_FORMAT_SPEC_REG_Dstacc_override_RMW \
    ALU_FORMAT_SPEC_REG_Dstacc_override_ADDR32, ALU_FORMAT_SPEC_REG_Dstacc_override_SHAMT, ALU_FORMAT_SPEC_REG_Dstacc_override_MASK

#define ALU_ROUNDING_MODE_Fpu_srnd_en_ADDR32 1
#define ALU_ROUNDING_MODE_Fpu_srnd_en_SHAMT  0
#define ALU_ROUNDING_MODE_Fpu_srnd_en_MASK   0x1
#define ALU_ROUNDING_MODE_Fpu_srnd_en_RMW    ALU_ROUNDING_MODE_Fpu_srnd_en_ADDR32, ALU_ROUNDING_MODE_Fpu_srnd_en_SHAMT, ALU_ROUNDING_MODE_Fpu_srnd_en_MASK

#define UNUSED0_ADDR32 1
#define UNUSED0_SHAMT  1
#define UNUSED0_MASK   0x6
#define UNUSED0_RMW    UNUSED0_ADDR32, UNUSED0_SHAMT, UNUSED0_MASK

#define ALU_ROUNDING_MODE_Padding_ADDR32 1
#define ALU_ROUNDING_MODE_Padding_SHAMT  3
#define ALU_ROUNDING_MODE_Padding_MASK   0x1ff8
#define ALU_ROUNDING_MODE_Padding_RMW    ALU_ROUNDING_MODE_Padding_ADDR32, ALU_ROUNDING_MODE_Padding_SHAMT, ALU_ROUNDING_MODE_Padding_MASK

#define ALU_ROUNDING_MODE_GS_LF_ADDR32 1
#define ALU_ROUNDING_MODE_GS_LF_SHAMT  13
#define ALU_ROUNDING_MODE_GS_LF_MASK   0x2000
#define ALU_ROUNDING_MODE_GS_LF_RMW    ALU_ROUNDING_MODE_GS_LF_ADDR32, ALU_ROUNDING_MODE_GS_LF_SHAMT, ALU_ROUNDING_MODE_GS_LF_MASK

#define ALU_ROUNDING_MODE_Bfp8_HF_ADDR32 1
#define ALU_ROUNDING_MODE_Bfp8_HF_SHAMT  14
#define ALU_ROUNDING_MODE_Bfp8_HF_MASK   0x4000
#define ALU_ROUNDING_MODE_Bfp8_HF_RMW    ALU_ROUNDING_MODE_Bfp8_HF_ADDR32, ALU_ROUNDING_MODE_Bfp8_HF_SHAMT, ALU_ROUNDING_MODE_Bfp8_HF_MASK

#define ALU_FORMAT_SPEC_REG0_SrcA_ADDR32 1
#define ALU_FORMAT_SPEC_REG0_SrcA_SHAMT  15
#define ALU_FORMAT_SPEC_REG0_SrcA_MASK   0x7f8000
#define ALU_FORMAT_SPEC_REG0_SrcA_RMW    ALU_FORMAT_SPEC_REG0_SrcA_ADDR32, ALU_FORMAT_SPEC_REG0_SrcA_SHAMT, ALU_FORMAT_SPEC_REG0_SrcA_MASK

#define ALU_FORMAT_SPEC_REG1_SrcB_ADDR32 1
#define ALU_FORMAT_SPEC_REG1_SrcB_SHAMT  23
#define ALU_FORMAT_SPEC_REG1_SrcB_MASK   0x7f800000
#define ALU_FORMAT_SPEC_REG1_SrcB_RMW    ALU_FORMAT_SPEC_REG1_SrcB_ADDR32, ALU_FORMAT_SPEC_REG1_SrcB_SHAMT, ALU_FORMAT_SPEC_REG1_SrcB_MASK

#define ALU_FORMAT_SPEC_REG2_Dstacc_ADDR32 2
#define ALU_FORMAT_SPEC_REG2_Dstacc_SHAMT  0
#define ALU_FORMAT_SPEC_REG2_Dstacc_MASK   0xff
#define ALU_FORMAT_SPEC_REG2_Dstacc_RMW    ALU_FORMAT_SPEC_REG2_Dstacc_ADDR32, ALU_FORMAT_SPEC_REG2_Dstacc_SHAMT, ALU_FORMAT_SPEC_REG2_Dstacc_MASK

#define ALU_ACC_CTRL_Fp32_enabled_ADDR32 2
#define ALU_ACC_CTRL_Fp32_enabled_SHAMT  8
#define ALU_ACC_CTRL_Fp32_enabled_MASK   0x100
#define ALU_ACC_CTRL_Fp32_enabled_RMW    ALU_ACC_CTRL_Fp32_enabled_ADDR32, ALU_ACC_CTRL_Fp32_enabled_SHAMT, ALU_ACC_CTRL_Fp32_enabled_MASK

#define ALU_ACC_CTRL_SFPU_Fp32_enabled_ADDR32 2
#define ALU_ACC_CTRL_SFPU_Fp32_enabled_SHAMT  9
#define ALU_ACC_CTRL_SFPU_Fp32_enabled_MASK   0x200
#define ALU_ACC_CTRL_SFPU_Fp32_enabled_RMW    ALU_ACC_CTRL_SFPU_Fp32_enabled_ADDR32, ALU_ACC_CTRL_SFPU_Fp32_enabled_SHAMT, ALU_ACC_CTRL_SFPU_Fp32_enabled_MASK

#define ALU_ACC_CTRL_INT8_math_enabled_ADDR32 2
#define ALU_ACC_CTRL_INT8_math_enabled_SHAMT  10
#define ALU_ACC_CTRL_INT8_math_enabled_MASK   0x400
#define ALU_ACC_CTRL_INT8_math_enabled_RMW    ALU_ACC_CTRL_INT8_math_enabled_ADDR32, ALU_ACC_CTRL_INT8_math_enabled_SHAMT, ALU_ACC_CTRL_INT8_math_enabled_MASK

#define UNUSED1_ADDR32 2
#define UNUSED1_SHAMT  11
#define UNUSED1_MASK   0xfffff800
#define UNUSED1_RMW    UNUSED1_ADDR32, UNUSED1_SHAMT, UNUSED1_MASK

#define ALU_ACC_CTRL_Zero_Flag_disabled_src_ADDR32 3
#define ALU_ACC_CTRL_Zero_Flag_disabled_src_SHAMT  0
#define ALU_ACC_CTRL_Zero_Flag_disabled_src_MASK   0x1
#define ALU_ACC_CTRL_Zero_Flag_disabled_src_RMW \
    ALU_ACC_CTRL_Zero_Flag_disabled_src_ADDR32, ALU_ACC_CTRL_Zero_Flag_disabled_src_SHAMT, ALU_ACC_CTRL_Zero_Flag_disabled_src_MASK

#define ALU_ACC_CTRL_Zero_Flag_disabled_dst_ADDR32 3
#define ALU_ACC_CTRL_Zero_Flag_disabled_dst_SHAMT  1
#define ALU_ACC_CTRL_Zero_Flag_disabled_dst_MASK   0x2
#define ALU_ACC_CTRL_Zero_Flag_disabled_dst_RMW \
    ALU_ACC_CTRL_Zero_Flag_disabled_dst_ADDR32, ALU_ACC_CTRL_Zero_Flag_disabled_dst_SHAMT, ALU_ACC_CTRL_Zero_Flag_disabled_dst_MASK

#define UNUSED2_ADDR32 3
#define UNUSED2_SHAMT  2
#define UNUSED2_MASK   0x3ffc
#define UNUSED2_RMW    UNUSED2_ADDR32, UNUSED2_SHAMT, UNUSED2_MASK

#define RISC_DEST_ACCESS_CTRL_SEC0_no_swizzle_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC0_no_swizzle_SHAMT  14
#define RISC_DEST_ACCESS_CTRL_SEC0_no_swizzle_MASK   0x4000
#define RISC_DEST_ACCESS_CTRL_SEC0_no_swizzle_RMW \
    RISC_DEST_ACCESS_CTRL_SEC0_no_swizzle_ADDR32, RISC_DEST_ACCESS_CTRL_SEC0_no_swizzle_SHAMT, RISC_DEST_ACCESS_CTRL_SEC0_no_swizzle_MASK

#define RISC_DEST_ACCESS_CTRL_SEC0_unsigned_int_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC0_unsigned_int_SHAMT  15
#define RISC_DEST_ACCESS_CTRL_SEC0_unsigned_int_MASK   0x8000
#define RISC_DEST_ACCESS_CTRL_SEC0_unsigned_int_RMW \
    RISC_DEST_ACCESS_CTRL_SEC0_unsigned_int_ADDR32, RISC_DEST_ACCESS_CTRL_SEC0_unsigned_int_SHAMT, RISC_DEST_ACCESS_CTRL_SEC0_unsigned_int_MASK

#define RISC_DEST_ACCESS_CTRL_SEC0_fmt_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC0_fmt_SHAMT  16
#define RISC_DEST_ACCESS_CTRL_SEC0_fmt_MASK   0x70000
#define RISC_DEST_ACCESS_CTRL_SEC0_fmt_RMW    RISC_DEST_ACCESS_CTRL_SEC0_fmt_ADDR32, RISC_DEST_ACCESS_CTRL_SEC0_fmt_SHAMT, RISC_DEST_ACCESS_CTRL_SEC0_fmt_MASK

#define RISC_DEST_ACCESS_CTRL_SEC1_no_swizzle_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC1_no_swizzle_SHAMT  19
#define RISC_DEST_ACCESS_CTRL_SEC1_no_swizzle_MASK   0x80000
#define RISC_DEST_ACCESS_CTRL_SEC1_no_swizzle_RMW \
    RISC_DEST_ACCESS_CTRL_SEC1_no_swizzle_ADDR32, RISC_DEST_ACCESS_CTRL_SEC1_no_swizzle_SHAMT, RISC_DEST_ACCESS_CTRL_SEC1_no_swizzle_MASK

#define RISC_DEST_ACCESS_CTRL_SEC1_unsigned_int_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC1_unsigned_int_SHAMT  20
#define RISC_DEST_ACCESS_CTRL_SEC1_unsigned_int_MASK   0x100000
#define RISC_DEST_ACCESS_CTRL_SEC1_unsigned_int_RMW \
    RISC_DEST_ACCESS_CTRL_SEC1_unsigned_int_ADDR32, RISC_DEST_ACCESS_CTRL_SEC1_unsigned_int_SHAMT, RISC_DEST_ACCESS_CTRL_SEC1_unsigned_int_MASK

#define RISC_DEST_ACCESS_CTRL_SEC1_fmt_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC1_fmt_SHAMT  21
#define RISC_DEST_ACCESS_CTRL_SEC1_fmt_MASK   0xe00000
#define RISC_DEST_ACCESS_CTRL_SEC1_fmt_RMW    RISC_DEST_ACCESS_CTRL_SEC1_fmt_ADDR32, RISC_DEST_ACCESS_CTRL_SEC1_fmt_SHAMT, RISC_DEST_ACCESS_CTRL_SEC1_fmt_MASK

#define RISC_DEST_ACCESS_CTRL_SEC2_no_swizzle_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC2_no_swizzle_SHAMT  24
#define RISC_DEST_ACCESS_CTRL_SEC2_no_swizzle_MASK   0x1000000
#define RISC_DEST_ACCESS_CTRL_SEC2_no_swizzle_RMW \
    RISC_DEST_ACCESS_CTRL_SEC2_no_swizzle_ADDR32, RISC_DEST_ACCESS_CTRL_SEC2_no_swizzle_SHAMT, RISC_DEST_ACCESS_CTRL_SEC2_no_swizzle_MASK

#define RISC_DEST_ACCESS_CTRL_SEC2_unsigned_int_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC2_unsigned_int_SHAMT  25
#define RISC_DEST_ACCESS_CTRL_SEC2_unsigned_int_MASK   0x2000000
#define RISC_DEST_ACCESS_CTRL_SEC2_unsigned_int_RMW \
    RISC_DEST_ACCESS_CTRL_SEC2_unsigned_int_ADDR32, RISC_DEST_ACCESS_CTRL_SEC2_unsigned_int_SHAMT, RISC_DEST_ACCESS_CTRL_SEC2_unsigned_int_MASK

#define RISC_DEST_ACCESS_CTRL_SEC2_fmt_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC2_fmt_SHAMT  26
#define RISC_DEST_ACCESS_CTRL_SEC2_fmt_MASK   0x1c000000
#define RISC_DEST_ACCESS_CTRL_SEC2_fmt_RMW    RISC_DEST_ACCESS_CTRL_SEC2_fmt_ADDR32, RISC_DEST_ACCESS_CTRL_SEC2_fmt_SHAMT, RISC_DEST_ACCESS_CTRL_SEC2_fmt_MASK

#define RISC_DEST_ACCESS_CTRL_SEC3_no_swizzle_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC3_no_swizzle_SHAMT  29
#define RISC_DEST_ACCESS_CTRL_SEC3_no_swizzle_MASK   0x20000000
#define RISC_DEST_ACCESS_CTRL_SEC3_no_swizzle_RMW \
    RISC_DEST_ACCESS_CTRL_SEC3_no_swizzle_ADDR32, RISC_DEST_ACCESS_CTRL_SEC3_no_swizzle_SHAMT, RISC_DEST_ACCESS_CTRL_SEC3_no_swizzle_MASK

#define RISC_DEST_ACCESS_CTRL_SEC3_unsigned_int_ADDR32 3
#define RISC_DEST_ACCESS_CTRL_SEC3_unsigned_int_SHAMT  30
#define RISC_DEST_ACCESS_CTRL_SEC3_unsigned_int_MASK   0x40000000
#define RISC_DEST_ACCESS_CTRL_SEC3_unsigned_int_RMW \
    RISC_DEST_ACCESS_CTRL_SEC3_unsigned_int_ADDR32, RISC_DEST_ACCESS_CTRL_SEC3_unsigned_int_SHAMT, RISC_DEST_ACCESS_CTRL_SEC3_unsigned_int_MASK

#define STATE_RESET_EN_ADDR32 4
#define STATE_RESET_EN_SHAMT  0
#define STATE_RESET_EN_MASK   0x1
#define STATE_RESET_EN_RMW    STATE_RESET_EN_ADDR32, STATE_RESET_EN_SHAMT, STATE_RESET_EN_MASK

#define DEST_REGW_BASE_Base_ADDR32 6
#define DEST_REGW_BASE_Base_SHAMT  0
#define DEST_REGW_BASE_Base_MASK   0xffff
#define DEST_REGW_BASE_Base_RMW    DEST_REGW_BASE_Base_ADDR32, DEST_REGW_BASE_Base_SHAMT, DEST_REGW_BASE_Base_MASK

#define DEST_SP_BASE_Base_ADDR32 7
#define DEST_SP_BASE_Base_SHAMT  0
#define DEST_SP_BASE_Base_MASK   0xffff
#define DEST_SP_BASE_Base_RMW    DEST_SP_BASE_Base_ADDR32, DEST_SP_BASE_Base_SHAMT, DEST_SP_BASE_Base_MASK

#define RISC_DEST_ACCESS_CTRL_SEC3_fmt_ADDR32 7
#define RISC_DEST_ACCESS_CTRL_SEC3_fmt_SHAMT  16
#define RISC_DEST_ACCESS_CTRL_SEC3_fmt_MASK   0x70000
#define RISC_DEST_ACCESS_CTRL_SEC3_fmt_RMW    RISC_DEST_ACCESS_CTRL_SEC3_fmt_ADDR32, RISC_DEST_ACCESS_CTRL_SEC3_fmt_SHAMT, RISC_DEST_ACCESS_CTRL_SEC3_fmt_MASK

#define DISABLE_IMPLIED_SRCS_FORMAT_ADDR32 7
#define DISABLE_IMPLIED_SRCS_FORMAT_SHAMT  19
#define DISABLE_IMPLIED_SRCS_FORMAT_MASK   0x80000
#define DISABLE_IMPLIED_SRCS_FORMAT_RMW    DISABLE_IMPLIED_SRCS_FORMAT_ADDR32, DISABLE_IMPLIED_SRCS_FORMAT_SHAMT, DISABLE_IMPLIED_SRCS_FORMAT_MASK

#define SFPU_SRCS_BANK0_FORMAT_ADDR32 7
#define SFPU_SRCS_BANK0_FORMAT_SHAMT  20
#define SFPU_SRCS_BANK0_FORMAT_MASK   0xf00000
#define SFPU_SRCS_BANK0_FORMAT_RMW    SFPU_SRCS_BANK0_FORMAT_ADDR32, SFPU_SRCS_BANK0_FORMAT_SHAMT, SFPU_SRCS_BANK0_FORMAT_MASK

#define SFPU_SRCS_BANK1_FORMAT_ADDR32 7
#define SFPU_SRCS_BANK1_FORMAT_SHAMT  24
#define SFPU_SRCS_BANK1_FORMAT_MASK   0xf000000
#define SFPU_SRCS_BANK1_FORMAT_RMW    SFPU_SRCS_BANK1_FORMAT_ADDR32, SFPU_SRCS_BANK1_FORMAT_SHAMT, SFPU_SRCS_BANK1_FORMAT_MASK

#define DEST_TARGET_REG_CFG_MATH_SEC0_Offset_ADDR32 8
#define DEST_TARGET_REG_CFG_MATH_SEC0_Offset_SHAMT  0
#define DEST_TARGET_REG_CFG_MATH_SEC0_Offset_MASK   0xfff
#define DEST_TARGET_REG_CFG_MATH_SEC0_Offset_RMW \
    DEST_TARGET_REG_CFG_MATH_SEC0_Offset_ADDR32, DEST_TARGET_REG_CFG_MATH_SEC0_Offset_SHAMT, DEST_TARGET_REG_CFG_MATH_SEC0_Offset_MASK

#define DEST_TARGET_REG_CFG_MATH_SEC1_Offset_ADDR32 9
#define DEST_TARGET_REG_CFG_MATH_SEC1_Offset_SHAMT  0
#define DEST_TARGET_REG_CFG_MATH_SEC1_Offset_MASK   0xfff
#define DEST_TARGET_REG_CFG_MATH_SEC1_Offset_RMW \
    DEST_TARGET_REG_CFG_MATH_SEC1_Offset_ADDR32, DEST_TARGET_REG_CFG_MATH_SEC1_Offset_SHAMT, DEST_TARGET_REG_CFG_MATH_SEC1_Offset_MASK

#define DEST_TARGET_REG_CFG_MATH_SEC2_Offset_ADDR32 10
#define DEST_TARGET_REG_CFG_MATH_SEC2_Offset_SHAMT  0
#define DEST_TARGET_REG_CFG_MATH_SEC2_Offset_MASK   0xfff
#define DEST_TARGET_REG_CFG_MATH_SEC2_Offset_RMW \
    DEST_TARGET_REG_CFG_MATH_SEC2_Offset_ADDR32, DEST_TARGET_REG_CFG_MATH_SEC2_Offset_SHAMT, DEST_TARGET_REG_CFG_MATH_SEC2_Offset_MASK

#define DEST_TARGET_REG_CFG_MATH_SEC3_Offset_ADDR32 11
#define DEST_TARGET_REG_CFG_MATH_SEC3_Offset_SHAMT  0
#define DEST_TARGET_REG_CFG_MATH_SEC3_Offset_MASK   0xfff
#define DEST_TARGET_REG_CFG_MATH_SEC3_Offset_RMW \
    DEST_TARGET_REG_CFG_MATH_SEC3_Offset_ADDR32, DEST_TARGET_REG_CFG_MATH_SEC3_Offset_SHAMT, DEST_TARGET_REG_CFG_MATH_SEC3_Offset_MASK

////////////////////////////////////////////////////////////////////////
// Registers for THCON
////////////////////////////////////////////////////////////////////////

#define THCON_CFGREG_BASE_ADDR32 12

#define THCON_UNPACKER0_REG0_OUT_DATA_FORMAT_ADDR32 12
#define THCON_UNPACKER0_REG0_OUT_DATA_FORMAT_SHAMT  0
#define THCON_UNPACKER0_REG0_OUT_DATA_FORMAT_MASK   0xff
#define THCON_UNPACKER0_REG0_OUT_DATA_FORMAT_RMW \
    THCON_UNPACKER0_REG0_OUT_DATA_FORMAT_ADDR32, THCON_UNPACKER0_REG0_OUT_DATA_FORMAT_SHAMT, THCON_UNPACKER0_REG0_OUT_DATA_FORMAT_MASK

#define THCON_UNPACKER0_REG0_TRANSPOSE_ADDR32 12
#define THCON_UNPACKER0_REG0_TRANSPOSE_SHAMT  8
#define THCON_UNPACKER0_REG0_TRANSPOSE_MASK   0x100
#define THCON_UNPACKER0_REG0_TRANSPOSE_RMW    THCON_UNPACKER0_REG0_TRANSPOSE_ADDR32, THCON_UNPACKER0_REG0_TRANSPOSE_SHAMT, THCON_UNPACKER0_REG0_TRANSPOSE_MASK

#define THCON_UNPACKER0_REG0_TILIZE_SRC_ADDR_OFFSET_ADDR32 12
#define THCON_UNPACKER0_REG0_TILIZE_SRC_ADDR_OFFSET_SHAMT  9
#define THCON_UNPACKER0_REG0_TILIZE_SRC_ADDR_OFFSET_MASK   0x1ffffe00
#define THCON_UNPACKER0_REG0_TILIZE_SRC_ADDR_OFFSET_RMW \
    THCON_UNPACKER0_REG0_TILIZE_SRC_ADDR_OFFSET_ADDR32, THCON_UNPACKER0_REG0_TILIZE_SRC_ADDR_OFFSET_SHAMT, THCON_UNPACKER0_REG0_TILIZE_SRC_ADDR_OFFSET_MASK

#define THCON_UNPACKER0_REG0_ENABLE_ARG_FIFO_ADDR32 12
#define THCON_UNPACKER0_REG0_ENABLE_ARG_FIFO_SHAMT  29
#define THCON_UNPACKER0_REG0_ENABLE_ARG_FIFO_MASK   0x20000000
#define THCON_UNPACKER0_REG0_ENABLE_ARG_FIFO_RMW \
    THCON_UNPACKER0_REG0_ENABLE_ARG_FIFO_ADDR32, THCON_UNPACKER0_REG0_ENABLE_ARG_FIFO_SHAMT, THCON_UNPACKER0_REG0_ENABLE_ARG_FIFO_MASK

#define THCON_UNPACKER0_REG0_ARG_FIFO_MODE_ADDR32 12
#define THCON_UNPACKER0_REG0_ARG_FIFO_MODE_SHAMT  30
#define THCON_UNPACKER0_REG0_ARG_FIFO_MODE_MASK   0x40000000
#define THCON_UNPACKER0_REG0_ARG_FIFO_MODE_RMW \
    THCON_UNPACKER0_REG0_ARG_FIFO_MODE_ADDR32, THCON_UNPACKER0_REG0_ARG_FIFO_MODE_SHAMT, THCON_UNPACKER0_REG0_ARG_FIFO_MODE_MASK

#define THCON_UNPACKER0_REG0_SELF_CHECK_EN_ADDR32 12
#define THCON_UNPACKER0_REG0_SELF_CHECK_EN_SHAMT  31
#define THCON_UNPACKER0_REG0_SELF_CHECK_EN_MASK   0x80000000
#define THCON_UNPACKER0_REG0_SELF_CHECK_EN_RMW \
    THCON_UNPACKER0_REG0_SELF_CHECK_EN_ADDR32, THCON_UNPACKER0_REG0_SELF_CHECK_EN_SHAMT, THCON_UNPACKER0_REG0_SELF_CHECK_EN_MASK

#define THCON_UNPACKER0_REG0_WRAP_TILE_DIM_ADDR32 13
#define THCON_UNPACKER0_REG0_WRAP_TILE_DIM_SHAMT  0
#define THCON_UNPACKER0_REG0_WRAP_TILE_DIM_MASK   0x3ffff
#define THCON_UNPACKER0_REG0_WRAP_TILE_DIM_RMW \
    THCON_UNPACKER0_REG0_WRAP_TILE_DIM_ADDR32, THCON_UNPACKER0_REG0_WRAP_TILE_DIM_SHAMT, THCON_UNPACKER0_REG0_WRAP_TILE_DIM_MASK

#define THCON_UNPACKER0_REG0_UNPACR_STRIDE_SET_STRIDE_ADDR32 13
#define THCON_UNPACKER0_REG0_UNPACR_STRIDE_SET_STRIDE_SHAMT  18
#define THCON_UNPACKER0_REG0_UNPACR_STRIDE_SET_STRIDE_MASK   0x40000
#define THCON_UNPACKER0_REG0_UNPACR_STRIDE_SET_STRIDE_RMW                                                      \
    THCON_UNPACKER0_REG0_UNPACR_STRIDE_SET_STRIDE_ADDR32, THCON_UNPACKER0_REG0_UNPACR_STRIDE_SET_STRIDE_SHAMT, \
        THCON_UNPACKER0_REG0_UNPACR_STRIDE_SET_STRIDE_MASK

#define THCON_UNPACKER0_REG0_SET_STRIDE_MODE_ADDR32 13
#define THCON_UNPACKER0_REG0_SET_STRIDE_MODE_SHAMT  19
#define THCON_UNPACKER0_REG0_SET_STRIDE_MODE_MASK   0x80000
#define THCON_UNPACKER0_REG0_SET_STRIDE_MODE_RMW \
    THCON_UNPACKER0_REG0_SET_STRIDE_MODE_ADDR32, THCON_UNPACKER0_REG0_SET_STRIDE_MODE_SHAMT, THCON_UNPACKER0_REG0_SET_STRIDE_MODE_MASK

#define THCON_UNPACKER0_REG0_UNUSED1_ADDR32 13
#define THCON_UNPACKER0_REG0_UNUSED1_SHAMT  20
#define THCON_UNPACKER0_REG0_UNUSED1_MASK   0xfff00000
#define THCON_UNPACKER0_REG0_UNUSED1_RMW    THCON_UNPACKER0_REG0_UNUSED1_ADDR32, THCON_UNPACKER0_REG0_UNUSED1_SHAMT, THCON_UNPACKER0_REG0_UNUSED1_MASK

#define THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_ADDR32 14
#define THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_SHAMT  0
#define THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_MASK   0xffff
#define THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_RMW \
    THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_ADDR32, THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_SHAMT, THCON_UNPACKER0_REG0_UNPACK_STRIDE_COL_MASK_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32 16
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_SHAMT  0
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_MASK   0xff
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK0_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK1_ADDR32 16
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK1_SHAMT  8
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK1_MASK   0xff00
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK1_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK1_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK1_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK1_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK2_ADDR32 16
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK2_SHAMT  16
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK2_MASK   0xff0000
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK2_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK2_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK2_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK2_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK3_ADDR32 16
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK3_SHAMT  24
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK3_MASK   0xff000000
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK3_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK3_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK3_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK3_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32 17
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_SHAMT  0
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_MASK   0xff
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK4_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK5_ADDR32 17
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK5_SHAMT  8
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK5_MASK   0xff00
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK5_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK5_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK5_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK5_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK6_ADDR32 17
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK6_SHAMT  16
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK6_MASK   0xff0000
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK6_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK6_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK6_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK6_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK7_ADDR32 17
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK7_SHAMT  24
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK7_MASK   0xff000000
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK7_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK7_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK7_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_ROW_MASK7_MASK

#define THCON_UNPACKER0_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_ADDR32 18
#define THCON_UNPACKER0_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_SHAMT  0
#define THCON_UNPACKER0_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_MASK   0xffff
#define THCON_UNPACKER0_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_RMW                                                        \
    THCON_UNPACKER0_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_ADDR32, THCON_UNPACKER0_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_SHAMT, \
        THCON_UNPACKER0_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_MASK

#define THCON_UNPACKER0_REG1_UNPACK_TILIZE_DST_Z_STRIDE_ADDR32 18
#define THCON_UNPACKER0_REG1_UNPACK_TILIZE_DST_Z_STRIDE_SHAMT  16
#define THCON_UNPACKER0_REG1_UNPACK_TILIZE_DST_Z_STRIDE_MASK   0xff0000
#define THCON_UNPACKER0_REG1_UNPACK_TILIZE_DST_Z_STRIDE_RMW                                                        \
    THCON_UNPACKER0_REG1_UNPACK_TILIZE_DST_Z_STRIDE_ADDR32, THCON_UNPACKER0_REG1_UNPACK_TILIZE_DST_Z_STRIDE_SHAMT, \
        THCON_UNPACKER0_REG1_UNPACK_TILIZE_DST_Z_STRIDE_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_VAL_SOURCE_ADDR32 18
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_VAL_SOURCE_SHAMT  24
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_VAL_SOURCE_MASK   0x1000000
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_VAL_SOURCE_RMW                                                      \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_VAL_SOURCE_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_VAL_SOURCE_SHAMT, \
        THCON_UNPACKER0_REG1_UNPACK_STRIDE_VAL_SOURCE_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32 18
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_SHAMT  25
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_MASK   0x2000000
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_NO_WRITE_MASK

#define THCON_UNPACKER0_REG1_UNUSED0_ADDR32 18
#define THCON_UNPACKER0_REG1_UNUSED0_SHAMT  26
#define THCON_UNPACKER0_REG1_UNUSED0_MASK   0xfc000000
#define THCON_UNPACKER0_REG1_UNUSED0_RMW    THCON_UNPACKER0_REG1_UNUSED0_ADDR32, THCON_UNPACKER0_REG1_UNUSED0_SHAMT, THCON_UNPACKER0_REG1_UNUSED0_MASK

#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32 19
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_SHAMT  0
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_MASK   0xffffffff
#define THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_RMW \
    THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32, THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_SHAMT, THCON_UNPACKER0_REG1_UNPACK_STRIDE_MASK_VAL_MASK

#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32 20
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_SHAMT  0
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_MASK   0xffff
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_RMW \
    THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_SHAMT, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_0_MASK

#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_1_ADDR32 20
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_1_SHAMT  16
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_1_MASK   0xffff0000
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_1_RMW \
    THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_1_ADDR32, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_1_SHAMT, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_1_MASK

#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32 21
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_SHAMT  0
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_MASK   0xffff
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_RMW \
    THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_SHAMT, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_2_MASK

#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_3_ADDR32 21
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_3_SHAMT  16
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_3_MASK   0xffff0000
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_3_RMW \
    THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_3_ADDR32, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_3_SHAMT, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_3_MASK

#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32 22
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_SHAMT  0
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_MASK   0xffff
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_RMW \
    THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_SHAMT, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_4_MASK

#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_5_ADDR32 22
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_5_SHAMT  16
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_5_MASK   0xffff0000
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_5_RMW \
    THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_5_ADDR32, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_5_SHAMT, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_5_MASK

#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32 23
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_SHAMT  0
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_MASK   0xffff
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_RMW \
    THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_SHAMT, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_6_MASK

#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_7_ADDR32 23
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_7_SHAMT  16
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_7_MASK   0xffff0000
#define THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_7_RMW \
    THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_7_ADDR32, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_7_SHAMT, THCON_UNPACKER0_REG2_UNPACK_STRIDE_OFFSET_7_MASK

#define THCON_UNPACKER1_REG0_OUT_DATA_FORMAT_ADDR32 24
#define THCON_UNPACKER1_REG0_OUT_DATA_FORMAT_SHAMT  0
#define THCON_UNPACKER1_REG0_OUT_DATA_FORMAT_MASK   0xff
#define THCON_UNPACKER1_REG0_OUT_DATA_FORMAT_RMW \
    THCON_UNPACKER1_REG0_OUT_DATA_FORMAT_ADDR32, THCON_UNPACKER1_REG0_OUT_DATA_FORMAT_SHAMT, THCON_UNPACKER1_REG0_OUT_DATA_FORMAT_MASK

#define THCON_UNPACKER1_REG0_TRANSPOSE_ADDR32 24
#define THCON_UNPACKER1_REG0_TRANSPOSE_SHAMT  8
#define THCON_UNPACKER1_REG0_TRANSPOSE_MASK   0x100
#define THCON_UNPACKER1_REG0_TRANSPOSE_RMW    THCON_UNPACKER1_REG0_TRANSPOSE_ADDR32, THCON_UNPACKER1_REG0_TRANSPOSE_SHAMT, THCON_UNPACKER1_REG0_TRANSPOSE_MASK

#define THCON_UNPACKER1_REG0_TILIZE_SRC_ADDR_OFFSET_ADDR32 24
#define THCON_UNPACKER1_REG0_TILIZE_SRC_ADDR_OFFSET_SHAMT  9
#define THCON_UNPACKER1_REG0_TILIZE_SRC_ADDR_OFFSET_MASK   0x1ffffe00
#define THCON_UNPACKER1_REG0_TILIZE_SRC_ADDR_OFFSET_RMW \
    THCON_UNPACKER1_REG0_TILIZE_SRC_ADDR_OFFSET_ADDR32, THCON_UNPACKER1_REG0_TILIZE_SRC_ADDR_OFFSET_SHAMT, THCON_UNPACKER1_REG0_TILIZE_SRC_ADDR_OFFSET_MASK

#define THCON_UNPACKER1_REG0_ENABLE_ARG_FIFO_ADDR32 24
#define THCON_UNPACKER1_REG0_ENABLE_ARG_FIFO_SHAMT  29
#define THCON_UNPACKER1_REG0_ENABLE_ARG_FIFO_MASK   0x20000000
#define THCON_UNPACKER1_REG0_ENABLE_ARG_FIFO_RMW \
    THCON_UNPACKER1_REG0_ENABLE_ARG_FIFO_ADDR32, THCON_UNPACKER1_REG0_ENABLE_ARG_FIFO_SHAMT, THCON_UNPACKER1_REG0_ENABLE_ARG_FIFO_MASK

#define THCON_UNPACKER1_REG0_ARG_FIFO_MODE_ADDR32 24
#define THCON_UNPACKER1_REG0_ARG_FIFO_MODE_SHAMT  30
#define THCON_UNPACKER1_REG0_ARG_FIFO_MODE_MASK   0x40000000
#define THCON_UNPACKER1_REG0_ARG_FIFO_MODE_RMW \
    THCON_UNPACKER1_REG0_ARG_FIFO_MODE_ADDR32, THCON_UNPACKER1_REG0_ARG_FIFO_MODE_SHAMT, THCON_UNPACKER1_REG0_ARG_FIFO_MODE_MASK

#define THCON_UNPACKER1_REG0_UNUSED0_ADDR32 24
#define THCON_UNPACKER1_REG0_UNUSED0_SHAMT  31
#define THCON_UNPACKER1_REG0_UNUSED0_MASK   0x80000000
#define THCON_UNPACKER1_REG0_UNUSED0_RMW    THCON_UNPACKER1_REG0_UNUSED0_ADDR32, THCON_UNPACKER1_REG0_UNUSED0_SHAMT, THCON_UNPACKER1_REG0_UNUSED0_MASK

#define THCON_UNPACKER1_REG0_WRAP_TILE_DIM_ADDR32 25
#define THCON_UNPACKER1_REG0_WRAP_TILE_DIM_SHAMT  0
#define THCON_UNPACKER1_REG0_WRAP_TILE_DIM_MASK   0x3ffff
#define THCON_UNPACKER1_REG0_WRAP_TILE_DIM_RMW \
    THCON_UNPACKER1_REG0_WRAP_TILE_DIM_ADDR32, THCON_UNPACKER1_REG0_WRAP_TILE_DIM_SHAMT, THCON_UNPACKER1_REG0_WRAP_TILE_DIM_MASK

#define THCON_UNPACKER1_REG0_UNPACR_STRIDE_SET_STRIDE_ADDR32 25
#define THCON_UNPACKER1_REG0_UNPACR_STRIDE_SET_STRIDE_SHAMT  18
#define THCON_UNPACKER1_REG0_UNPACR_STRIDE_SET_STRIDE_MASK   0x40000
#define THCON_UNPACKER1_REG0_UNPACR_STRIDE_SET_STRIDE_RMW                                                      \
    THCON_UNPACKER1_REG0_UNPACR_STRIDE_SET_STRIDE_ADDR32, THCON_UNPACKER1_REG0_UNPACR_STRIDE_SET_STRIDE_SHAMT, \
        THCON_UNPACKER1_REG0_UNPACR_STRIDE_SET_STRIDE_MASK

#define THCON_UNPACKER1_REG0_SET_STRIDE_MODE_ADDR32 25
#define THCON_UNPACKER1_REG0_SET_STRIDE_MODE_SHAMT  19
#define THCON_UNPACKER1_REG0_SET_STRIDE_MODE_MASK   0x80000
#define THCON_UNPACKER1_REG0_SET_STRIDE_MODE_RMW \
    THCON_UNPACKER1_REG0_SET_STRIDE_MODE_ADDR32, THCON_UNPACKER1_REG0_SET_STRIDE_MODE_SHAMT, THCON_UNPACKER1_REG0_SET_STRIDE_MODE_MASK

#define THCON_UNPACKER1_REG0_UNUSED1_ADDR32 25
#define THCON_UNPACKER1_REG0_UNUSED1_SHAMT  20
#define THCON_UNPACKER1_REG0_UNUSED1_MASK   0xfff00000
#define THCON_UNPACKER1_REG0_UNUSED1_RMW    THCON_UNPACKER1_REG0_UNUSED1_ADDR32, THCON_UNPACKER1_REG0_UNUSED1_SHAMT, THCON_UNPACKER1_REG0_UNUSED1_MASK

#define THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_ADDR32 26
#define THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_SHAMT  0
#define THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_MASK   0xffff
#define THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_RMW \
    THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_ADDR32, THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_SHAMT, THCON_UNPACKER1_REG0_UNPACK_STRIDE_COL_MASK_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32 28
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_SHAMT  0
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_MASK   0xff
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK0_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK1_ADDR32 28
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK1_SHAMT  8
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK1_MASK   0xff00
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK1_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK1_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK1_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK1_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK2_ADDR32 28
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK2_SHAMT  16
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK2_MASK   0xff0000
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK2_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK2_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK2_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK2_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK3_ADDR32 28
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK3_SHAMT  24
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK3_MASK   0xff000000
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK3_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK3_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK3_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK3_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32 29
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_SHAMT  0
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_MASK   0xff
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK4_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK5_ADDR32 29
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK5_SHAMT  8
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK5_MASK   0xff00
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK5_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK5_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK5_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK5_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK6_ADDR32 29
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK6_SHAMT  16
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK6_MASK   0xff0000
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK6_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK6_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK6_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK6_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK7_ADDR32 29
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK7_SHAMT  24
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK7_MASK   0xff000000
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK7_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK7_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK7_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_ROW_MASK7_MASK

#define THCON_UNPACKER1_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_ADDR32 30
#define THCON_UNPACKER1_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_SHAMT  0
#define THCON_UNPACKER1_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_MASK   0xffff
#define THCON_UNPACKER1_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_RMW                                                        \
    THCON_UNPACKER1_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_ADDR32, THCON_UNPACKER1_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_SHAMT, \
        THCON_UNPACKER1_REG1_UNPACK_TILIZE_SRC_Z_STRIDE_MASK

#define THCON_UNPACKER1_REG1_UNPACK_TILIZE_DST_Z_STRIDE_ADDR32 30
#define THCON_UNPACKER1_REG1_UNPACK_TILIZE_DST_Z_STRIDE_SHAMT  16
#define THCON_UNPACKER1_REG1_UNPACK_TILIZE_DST_Z_STRIDE_MASK   0xff0000
#define THCON_UNPACKER1_REG1_UNPACK_TILIZE_DST_Z_STRIDE_RMW                                                        \
    THCON_UNPACKER1_REG1_UNPACK_TILIZE_DST_Z_STRIDE_ADDR32, THCON_UNPACKER1_REG1_UNPACK_TILIZE_DST_Z_STRIDE_SHAMT, \
        THCON_UNPACKER1_REG1_UNPACK_TILIZE_DST_Z_STRIDE_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_VAL_SOURCE_ADDR32 30
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_VAL_SOURCE_SHAMT  24
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_VAL_SOURCE_MASK   0x1000000
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_VAL_SOURCE_RMW                                                      \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_VAL_SOURCE_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_VAL_SOURCE_SHAMT, \
        THCON_UNPACKER1_REG1_UNPACK_STRIDE_VAL_SOURCE_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32 30
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_SHAMT  25
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_MASK   0x2000000
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_NO_WRITE_MASK

#define THCON_UNPACKER1_REG1_UNUSED0_ADDR32 30
#define THCON_UNPACKER1_REG1_UNUSED0_SHAMT  26
#define THCON_UNPACKER1_REG1_UNUSED0_MASK   0xfc000000
#define THCON_UNPACKER1_REG1_UNUSED0_RMW    THCON_UNPACKER1_REG1_UNUSED0_ADDR32, THCON_UNPACKER1_REG1_UNUSED0_SHAMT, THCON_UNPACKER1_REG1_UNUSED0_MASK

#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32 31
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_SHAMT  0
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_MASK   0xffffffff
#define THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_RMW \
    THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32, THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_SHAMT, THCON_UNPACKER1_REG1_UNPACK_STRIDE_MASK_VAL_MASK

#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32 32
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_SHAMT  0
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_MASK   0xffff
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_RMW \
    THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_SHAMT, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_0_MASK

#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_1_ADDR32 32
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_1_SHAMT  16
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_1_MASK   0xffff0000
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_1_RMW \
    THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_1_ADDR32, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_1_SHAMT, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_1_MASK

#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32 33
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_SHAMT  0
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_MASK   0xffff
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_RMW \
    THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_SHAMT, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_2_MASK

#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_3_ADDR32 33
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_3_SHAMT  16
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_3_MASK   0xffff0000
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_3_RMW \
    THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_3_ADDR32, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_3_SHAMT, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_3_MASK

#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32 34
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_SHAMT  0
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_MASK   0xffff
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_RMW \
    THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_SHAMT, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_4_MASK

#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_5_ADDR32 34
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_5_SHAMT  16
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_5_MASK   0xffff0000
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_5_RMW \
    THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_5_ADDR32, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_5_SHAMT, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_5_MASK

#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32 35
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_SHAMT  0
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_MASK   0xffff
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_RMW \
    THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_SHAMT, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_6_MASK

#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_7_ADDR32 35
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_7_SHAMT  16
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_7_MASK   0xffff0000
#define THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_7_RMW \
    THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_7_ADDR32, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_7_SHAMT, THCON_UNPACKER1_REG2_UNPACK_STRIDE_OFFSET_7_MASK

#define THCON_UNPACKER2_REG0_OUT_DATA_FORMAT_ADDR32 36
#define THCON_UNPACKER2_REG0_OUT_DATA_FORMAT_SHAMT  0
#define THCON_UNPACKER2_REG0_OUT_DATA_FORMAT_MASK   0xff
#define THCON_UNPACKER2_REG0_OUT_DATA_FORMAT_RMW \
    THCON_UNPACKER2_REG0_OUT_DATA_FORMAT_ADDR32, THCON_UNPACKER2_REG0_OUT_DATA_FORMAT_SHAMT, THCON_UNPACKER2_REG0_OUT_DATA_FORMAT_MASK

#define THCON_UNPACKER2_REG0_UNUSED0_ADDR32 36
#define THCON_UNPACKER2_REG0_UNUSED0_SHAMT  8
#define THCON_UNPACKER2_REG0_UNUSED0_MASK   0x100
#define THCON_UNPACKER2_REG0_UNUSED0_RMW    THCON_UNPACKER2_REG0_UNUSED0_ADDR32, THCON_UNPACKER2_REG0_UNUSED0_SHAMT, THCON_UNPACKER2_REG0_UNUSED0_MASK

#define THCON_UNPACKER2_REG0_ENABLE_ARG_FIFO_ADDR32 36
#define THCON_UNPACKER2_REG0_ENABLE_ARG_FIFO_SHAMT  9
#define THCON_UNPACKER2_REG0_ENABLE_ARG_FIFO_MASK   0x200
#define THCON_UNPACKER2_REG0_ENABLE_ARG_FIFO_RMW \
    THCON_UNPACKER2_REG0_ENABLE_ARG_FIFO_ADDR32, THCON_UNPACKER2_REG0_ENABLE_ARG_FIFO_SHAMT, THCON_UNPACKER2_REG0_ENABLE_ARG_FIFO_MASK

#define THCON_UNPACKER2_REG0_ARG_FIFO_MODE_ADDR32 36
#define THCON_UNPACKER2_REG0_ARG_FIFO_MODE_SHAMT  10
#define THCON_UNPACKER2_REG0_ARG_FIFO_MODE_MASK   0x400
#define THCON_UNPACKER2_REG0_ARG_FIFO_MODE_RMW \
    THCON_UNPACKER2_REG0_ARG_FIFO_MODE_ADDR32, THCON_UNPACKER2_REG0_ARG_FIFO_MODE_SHAMT, THCON_UNPACKER2_REG0_ARG_FIFO_MODE_MASK

#define THCON_UNPACKER2_REG0_UNUSED1_ADDR32 36
#define THCON_UNPACKER2_REG0_UNUSED1_SHAMT  11
#define THCON_UNPACKER2_REG0_UNUSED1_MASK   0xfffff800
#define THCON_UNPACKER2_REG0_UNUSED1_RMW    THCON_UNPACKER2_REG0_UNUSED1_ADDR32, THCON_UNPACKER2_REG0_UNUSED1_SHAMT, THCON_UNPACKER2_REG0_UNUSED1_MASK

#define THCON_UNPACKER2_REG0_WRAP_TILE_DIM_ADDR32 37
#define THCON_UNPACKER2_REG0_WRAP_TILE_DIM_SHAMT  0
#define THCON_UNPACKER2_REG0_WRAP_TILE_DIM_MASK   0x3ffff
#define THCON_UNPACKER2_REG0_WRAP_TILE_DIM_RMW \
    THCON_UNPACKER2_REG0_WRAP_TILE_DIM_ADDR32, THCON_UNPACKER2_REG0_WRAP_TILE_DIM_SHAMT, THCON_UNPACKER2_REG0_WRAP_TILE_DIM_MASK

#define THCON_UNPACKER2_REG0_INSTRN_LOOP_COUNT_ADDR32 37
#define THCON_UNPACKER2_REG0_INSTRN_LOOP_COUNT_SHAMT  18
#define THCON_UNPACKER2_REG0_INSTRN_LOOP_COUNT_MASK   0x3fc0000
#define THCON_UNPACKER2_REG0_INSTRN_LOOP_COUNT_RMW \
    THCON_UNPACKER2_REG0_INSTRN_LOOP_COUNT_ADDR32, THCON_UNPACKER2_REG0_INSTRN_LOOP_COUNT_SHAMT, THCON_UNPACKER2_REG0_INSTRN_LOOP_COUNT_MASK

#define THCON_UNPACKER2_REG0_INSTRN_COUNT_ADDR32 37
#define THCON_UNPACKER2_REG0_INSTRN_COUNT_SHAMT  26
#define THCON_UNPACKER2_REG0_INSTRN_COUNT_MASK   0xc000000
#define THCON_UNPACKER2_REG0_INSTRN_COUNT_RMW \
    THCON_UNPACKER2_REG0_INSTRN_COUNT_ADDR32, THCON_UNPACKER2_REG0_INSTRN_COUNT_SHAMT, THCON_UNPACKER2_REG0_INSTRN_COUNT_MASK

#define THCON_UNPACKER2_REG0_UNUSED2_ADDR32 37
#define THCON_UNPACKER2_REG0_UNUSED2_SHAMT  28
#define THCON_UNPACKER2_REG0_UNUSED2_MASK   0xf0000000
#define THCON_UNPACKER2_REG0_UNUSED2_RMW    THCON_UNPACKER2_REG0_UNUSED2_ADDR32, THCON_UNPACKER2_REG0_UNUSED2_SHAMT, THCON_UNPACKER2_REG0_UNUSED2_MASK

#define THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_ADDR32 38
#define THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_SHAMT  0
#define THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_MASK   0xffff
#define THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_RMW \
    THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_ADDR32, THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_SHAMT, THCON_UNPACKER2_REG0_UNPACK_STRIDE_COL_MASK_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32 40
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_SHAMT  0
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_MASK   0xff
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK0_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK1_ADDR32 40
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK1_SHAMT  8
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK1_MASK   0xff00
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK1_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK1_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK1_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK1_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK2_ADDR32 40
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK2_SHAMT  16
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK2_MASK   0xff0000
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK2_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK2_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK2_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK2_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK3_ADDR32 40
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK3_SHAMT  24
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK3_MASK   0xff000000
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK3_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK3_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK3_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK3_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32 41
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_SHAMT  0
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_MASK   0xff
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK4_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK5_ADDR32 41
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK5_SHAMT  8
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK5_MASK   0xff00
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK5_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK5_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK5_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK5_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK6_ADDR32 41
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK6_SHAMT  16
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK6_MASK   0xff0000
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK6_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK6_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK6_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK6_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK7_ADDR32 41
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK7_SHAMT  24
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK7_MASK   0xff000000
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK7_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK7_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK7_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_ROW_MASK7_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_VAL_SOURCE_ADDR32 42
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_VAL_SOURCE_SHAMT  0
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_VAL_SOURCE_MASK   0x1
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_VAL_SOURCE_RMW                                                      \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_VAL_SOURCE_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_VAL_SOURCE_SHAMT, \
        THCON_UNPACKER2_REG1_UNPACK_STRIDE_VAL_SOURCE_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32 42
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_SHAMT  1
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_MASK   0x2
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_NO_WRITE_MASK

#define THCON_UNPACKER2_REG1_UNUSED0_ADDR32 42
#define THCON_UNPACKER2_REG1_UNUSED0_SHAMT  2
#define THCON_UNPACKER2_REG1_UNUSED0_MASK   0x3ffffc
#define THCON_UNPACKER2_REG1_UNUSED0_RMW    THCON_UNPACKER2_REG1_UNUSED0_ADDR32, THCON_UNPACKER2_REG1_UNUSED0_SHAMT, THCON_UNPACKER2_REG1_UNUSED0_MASK

#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32 43
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_SHAMT  0
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_MASK   0xffffffff
#define THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_RMW \
    THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_ADDR32, THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_SHAMT, THCON_UNPACKER2_REG1_UNPACK_STRIDE_MASK_VAL_MASK

#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32 44
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_SHAMT  0
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_MASK   0xffff
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_RMW \
    THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_ADDR32, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_SHAMT, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_0_MASK

#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_1_ADDR32 44
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_1_SHAMT  16
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_1_MASK   0xffff0000
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_1_RMW \
    THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_1_ADDR32, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_1_SHAMT, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_1_MASK

#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32 45
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_SHAMT  0
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_MASK   0xffff
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_RMW \
    THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_ADDR32, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_SHAMT, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_2_MASK

#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_3_ADDR32 45
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_3_SHAMT  16
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_3_MASK   0xffff0000
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_3_RMW \
    THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_3_ADDR32, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_3_SHAMT, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_3_MASK

#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32 46
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_SHAMT  0
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_MASK   0xffff
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_RMW \
    THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_ADDR32, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_SHAMT, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_4_MASK

#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_5_ADDR32 46
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_5_SHAMT  16
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_5_MASK   0xffff0000
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_5_RMW \
    THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_5_ADDR32, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_5_SHAMT, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_5_MASK

#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32 47
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_SHAMT  0
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_MASK   0xffff
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_RMW \
    THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_ADDR32, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_SHAMT, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_6_MASK

#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_7_ADDR32 47
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_7_SHAMT  16
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_7_MASK   0xffff0000
#define THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_7_RMW \
    THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_7_ADDR32, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_7_SHAMT, THCON_UNPACKER2_REG2_UNPACK_STRIDE_OFFSET_7_MASK

#define THCON_PACKER0_REG0_IN_DATA_FORMAT_ADDR32 48
#define THCON_PACKER0_REG0_IN_DATA_FORMAT_SHAMT  0
#define THCON_PACKER0_REG0_IN_DATA_FORMAT_MASK   0xff
#define THCON_PACKER0_REG0_IN_DATA_FORMAT_RMW \
    THCON_PACKER0_REG0_IN_DATA_FORMAT_ADDR32, THCON_PACKER0_REG0_IN_DATA_FORMAT_SHAMT, THCON_PACKER0_REG0_IN_DATA_FORMAT_MASK

#define THCON_PACKER0_REG0_READ_MODE_ADDR32 48
#define THCON_PACKER0_REG0_READ_MODE_SHAMT  8
#define THCON_PACKER0_REG0_READ_MODE_MASK   0x300
#define THCON_PACKER0_REG0_READ_MODE_RMW    THCON_PACKER0_REG0_READ_MODE_ADDR32, THCON_PACKER0_REG0_READ_MODE_SHAMT, THCON_PACKER0_REG0_READ_MODE_MASK

#define THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_ADDR32 48
#define THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_SHAMT  10
#define THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_MASK   0xc00
#define THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_RMW \
    THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_ADDR32, THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_SHAMT, THCON_PACKER0_REG0_DEST_REG_WRAP_MODE_MASK

#define THCON_PACKER0_REG0_L1_ACC_ADDR32 48
#define THCON_PACKER0_REG0_L1_ACC_SHAMT  12
#define THCON_PACKER0_REG0_L1_ACC_MASK   0x1000
#define THCON_PACKER0_REG0_L1_ACC_RMW    THCON_PACKER0_REG0_L1_ACC_ADDR32, THCON_PACKER0_REG0_L1_ACC_SHAMT, THCON_PACKER0_REG0_L1_ACC_MASK

#define THCON_PACKER0_REG0_ZERO_WRITE_ADDR32 48
#define THCON_PACKER0_REG0_ZERO_WRITE_SHAMT  13
#define THCON_PACKER0_REG0_ZERO_WRITE_MASK   0x2000
#define THCON_PACKER0_REG0_ZERO_WRITE_RMW    THCON_PACKER0_REG0_ZERO_WRITE_ADDR32, THCON_PACKER0_REG0_ZERO_WRITE_SHAMT, THCON_PACKER0_REG0_ZERO_WRITE_MASK

#define THCON_PACKER0_REG0_EXP_THRESHOLD_EN_ADDR32 48
#define THCON_PACKER0_REG0_EXP_THRESHOLD_EN_SHAMT  14
#define THCON_PACKER0_REG0_EXP_THRESHOLD_EN_MASK   0x4000
#define THCON_PACKER0_REG0_EXP_THRESHOLD_EN_RMW \
    THCON_PACKER0_REG0_EXP_THRESHOLD_EN_ADDR32, THCON_PACKER0_REG0_EXP_THRESHOLD_EN_SHAMT, THCON_PACKER0_REG0_EXP_THRESHOLD_EN_MASK

#define THCON_PACKER0_REG0_EXP_THRESHOLD_ADDR32 48
#define THCON_PACKER0_REG0_EXP_THRESHOLD_SHAMT  15
#define THCON_PACKER0_REG0_EXP_THRESHOLD_MASK   0x7f8000
#define THCON_PACKER0_REG0_EXP_THRESHOLD_RMW \
    THCON_PACKER0_REG0_EXP_THRESHOLD_ADDR32, THCON_PACKER0_REG0_EXP_THRESHOLD_SHAMT, THCON_PACKER0_REG0_EXP_THRESHOLD_MASK

#define THCON_PACKER0_REG0_INT_DESCALE_ENABLE_ADDR32 48
#define THCON_PACKER0_REG0_INT_DESCALE_ENABLE_SHAMT  23
#define THCON_PACKER0_REG0_INT_DESCALE_ENABLE_MASK   0x800000
#define THCON_PACKER0_REG0_INT_DESCALE_ENABLE_RMW \
    THCON_PACKER0_REG0_INT_DESCALE_ENABLE_ADDR32, THCON_PACKER0_REG0_INT_DESCALE_ENABLE_SHAMT, THCON_PACKER0_REG0_INT_DESCALE_ENABLE_MASK

#define THCON_PACKER0_REG0_INT_DESCALE_MODE_ADDR32 48
#define THCON_PACKER0_REG0_INT_DESCALE_MODE_SHAMT  25
#define THCON_PACKER0_REG0_INT_DESCALE_MODE_MASK   0xe000000
#define THCON_PACKER0_REG0_INT_DESCALE_MODE_RMW \
    THCON_PACKER0_REG0_INT_DESCALE_MODE_ADDR32, THCON_PACKER0_REG0_INT_DESCALE_MODE_SHAMT, THCON_PACKER0_REG0_INT_DESCALE_MODE_MASK

#define THCON_PACKER0_REG0_STOCH_RND_EN_ADDR32 48
#define THCON_PACKER0_REG0_STOCH_RND_EN_SHAMT  28
#define THCON_PACKER0_REG0_STOCH_RND_EN_MASK   0x10000000
#define THCON_PACKER0_REG0_STOCH_RND_EN_RMW    THCON_PACKER0_REG0_STOCH_RND_EN_ADDR32, THCON_PACKER0_REG0_STOCH_RND_EN_SHAMT, THCON_PACKER0_REG0_STOCH_RND_EN_MASK

#define THCON_PACKER0_REG0_SELF_CHECK_EN_ADDR32 48
#define THCON_PACKER0_REG0_SELF_CHECK_EN_SHAMT  29
#define THCON_PACKER0_REG0_SELF_CHECK_EN_MASK   0x20000000
#define THCON_PACKER0_REG0_SELF_CHECK_EN_RMW \
    THCON_PACKER0_REG0_SELF_CHECK_EN_ADDR32, THCON_PACKER0_REG0_SELF_CHECK_EN_SHAMT, THCON_PACKER0_REG0_SELF_CHECK_EN_MASK

#define THCON_PACKER0_REG0_UNUSED0_ADDR32 48
#define THCON_PACKER0_REG0_UNUSED0_SHAMT  30
#define THCON_PACKER0_REG0_UNUSED0_MASK   0xc0000000
#define THCON_PACKER0_REG0_UNUSED0_RMW    THCON_PACKER0_REG0_UNUSED0_ADDR32, THCON_PACKER0_REG0_UNUSED0_SHAMT, THCON_PACKER0_REG0_UNUSED0_MASK

#define THCON_PACKER0_REG0_SRC_ADDR_OFFSET_ADDR32 49
#define THCON_PACKER0_REG0_SRC_ADDR_OFFSET_SHAMT  0
#define THCON_PACKER0_REG0_SRC_ADDR_OFFSET_MASK   0xfffff
#define THCON_PACKER0_REG0_SRC_ADDR_OFFSET_RMW \
    THCON_PACKER0_REG0_SRC_ADDR_OFFSET_ADDR32, THCON_PACKER0_REG0_SRC_ADDR_OFFSET_SHAMT, THCON_PACKER0_REG0_SRC_ADDR_OFFSET_MASK

#define THCON_PACKER0_REG0_UNUSED1_ADDR32 49
#define THCON_PACKER0_REG0_UNUSED1_SHAMT  20
#define THCON_PACKER0_REG0_UNUSED1_MASK   0xfff00000
#define THCON_PACKER0_REG0_UNUSED1_RMW    THCON_PACKER0_REG0_UNUSED1_ADDR32, THCON_PACKER0_REG0_UNUSED1_SHAMT, THCON_PACKER0_REG0_UNUSED1_MASK

#define THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_ADDR32 50
#define THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_SHAMT  0
#define THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_MASK   0xfffff
#define THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_RMW \
    THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_ADDR32, THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_SHAMT, THCON_PACKER0_REG0_UNTILIZE_DST_ADDR_OFFSET_MASK

#define THCON_PACKER0_REG0_UNUSED2_ADDR32 50
#define THCON_PACKER0_REG0_UNUSED2_SHAMT  20
#define THCON_PACKER0_REG0_UNUSED2_MASK   0xfff00000
#define THCON_PACKER0_REG0_UNUSED2_RMW    THCON_PACKER0_REG0_UNUSED2_ADDR32, THCON_PACKER0_REG0_UNUSED2_SHAMT, THCON_PACKER0_REG0_UNUSED2_MASK

#define THCON_PACKER0_REG0_WRAP_TILE_DIM_ADDR32 51
#define THCON_PACKER0_REG0_WRAP_TILE_DIM_SHAMT  0
#define THCON_PACKER0_REG0_WRAP_TILE_DIM_MASK   0x3ffff
#define THCON_PACKER0_REG0_WRAP_TILE_DIM_RMW \
    THCON_PACKER0_REG0_WRAP_TILE_DIM_ADDR32, THCON_PACKER0_REG0_WRAP_TILE_DIM_SHAMT, THCON_PACKER0_REG0_WRAP_TILE_DIM_MASK

#define THCON_PACKER0_REG1_EDGE_MASK0_ADDR32 52
#define THCON_PACKER0_REG1_EDGE_MASK0_SHAMT  0
#define THCON_PACKER0_REG1_EDGE_MASK0_MASK   0xffff
#define THCON_PACKER0_REG1_EDGE_MASK0_RMW    THCON_PACKER0_REG1_EDGE_MASK0_ADDR32, THCON_PACKER0_REG1_EDGE_MASK0_SHAMT, THCON_PACKER0_REG1_EDGE_MASK0_MASK

#define THCON_PACKER0_REG1_EDGE_MASK1_ADDR32 52
#define THCON_PACKER0_REG1_EDGE_MASK1_SHAMT  16
#define THCON_PACKER0_REG1_EDGE_MASK1_MASK   0xffff0000
#define THCON_PACKER0_REG1_EDGE_MASK1_RMW    THCON_PACKER0_REG1_EDGE_MASK1_ADDR32, THCON_PACKER0_REG1_EDGE_MASK1_SHAMT, THCON_PACKER0_REG1_EDGE_MASK1_MASK

#define THCON_PACKER0_REG1_EDGE_MASK2_ADDR32 53
#define THCON_PACKER0_REG1_EDGE_MASK2_SHAMT  0
#define THCON_PACKER0_REG1_EDGE_MASK2_MASK   0xffff
#define THCON_PACKER0_REG1_EDGE_MASK2_RMW    THCON_PACKER0_REG1_EDGE_MASK2_ADDR32, THCON_PACKER0_REG1_EDGE_MASK2_SHAMT, THCON_PACKER0_REG1_EDGE_MASK2_MASK

#define THCON_PACKER0_REG1_EDGE_MASK3_ADDR32 53
#define THCON_PACKER0_REG1_EDGE_MASK3_SHAMT  16
#define THCON_PACKER0_REG1_EDGE_MASK3_MASK   0xffff0000
#define THCON_PACKER0_REG1_EDGE_MASK3_RMW    THCON_PACKER0_REG1_EDGE_MASK3_ADDR32, THCON_PACKER0_REG1_EDGE_MASK3_SHAMT, THCON_PACKER0_REG1_EDGE_MASK3_MASK

#define THCON_PACKER0_REG1_EDGE_MASK_MODE_ADDR32 54
#define THCON_PACKER0_REG1_EDGE_MASK_MODE_SHAMT  0
#define THCON_PACKER0_REG1_EDGE_MASK_MODE_MASK   0x3
#define THCON_PACKER0_REG1_EDGE_MASK_MODE_RMW \
    THCON_PACKER0_REG1_EDGE_MASK_MODE_ADDR32, THCON_PACKER0_REG1_EDGE_MASK_MODE_SHAMT, THCON_PACKER0_REG1_EDGE_MASK_MODE_MASK

#define THCON_PACKER0_REG1_PACK_UNTILIZE_SRC_Z_STRIDE_ADDR32 54
#define THCON_PACKER0_REG1_PACK_UNTILIZE_SRC_Z_STRIDE_SHAMT  2
#define THCON_PACKER0_REG1_PACK_UNTILIZE_SRC_Z_STRIDE_MASK   0x3fc
#define THCON_PACKER0_REG1_PACK_UNTILIZE_SRC_Z_STRIDE_RMW                                                      \
    THCON_PACKER0_REG1_PACK_UNTILIZE_SRC_Z_STRIDE_ADDR32, THCON_PACKER0_REG1_PACK_UNTILIZE_SRC_Z_STRIDE_SHAMT, \
        THCON_PACKER0_REG1_PACK_UNTILIZE_SRC_Z_STRIDE_MASK

#define THCON_PACKER0_REG1_PACK_UNTILIZE_DST_Z_STRIDE_ADDR32 54
#define THCON_PACKER0_REG1_PACK_UNTILIZE_DST_Z_STRIDE_SHAMT  10
#define THCON_PACKER0_REG1_PACK_UNTILIZE_DST_Z_STRIDE_MASK   0x3fffc00
#define THCON_PACKER0_REG1_PACK_UNTILIZE_DST_Z_STRIDE_RMW                                                      \
    THCON_PACKER0_REG1_PACK_UNTILIZE_DST_Z_STRIDE_ADDR32, THCON_PACKER0_REG1_PACK_UNTILIZE_DST_Z_STRIDE_SHAMT, \
        THCON_PACKER0_REG1_PACK_UNTILIZE_DST_Z_STRIDE_MASK

#define THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_ADDR32 55
#define THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_SHAMT  0
#define THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_MASK   0xffff
#define THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_RMW \
    THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_ADDR32, THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_SHAMT, THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_0_MASK

#define THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_1_ADDR32 55
#define THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_1_SHAMT  16
#define THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_1_MASK   0xffff0000
#define THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_1_RMW \
    THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_1_ADDR32, THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_1_SHAMT, THCON_PACKER0_REG1_PACK_STRIDE_OFFSET_1_MASK

#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_ADDR32 56
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_SHAMT  0
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_MASK   0xffffffff
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_RMW \
    THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_ADDR32, THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_SHAMT, THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE0_MASK

#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_ADDR32 57
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_SHAMT  0
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_MASK   0xffffffff
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_RMW \
    THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_ADDR32, THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_SHAMT, THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE1_MASK

#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_ADDR32 58
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_SHAMT  0
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_MASK   0xffffffff
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_RMW \
    THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_ADDR32, THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_SHAMT, THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE2_MASK

#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_ADDR32 59
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_SHAMT  0
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_MASK   0xffffffff
#define THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_RMW \
    THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_ADDR32, THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_SHAMT, THCON_PACKER0_REG2_EDGE_MASK_SELECT_FACE3_MASK

#define THCON_PACKER0_REG3_RELU_MODE_ADDR32 60
#define THCON_PACKER0_REG3_RELU_MODE_SHAMT  0
#define THCON_PACKER0_REG3_RELU_MODE_MASK   0x3
#define THCON_PACKER0_REG3_RELU_MODE_RMW    THCON_PACKER0_REG3_RELU_MODE_ADDR32, THCON_PACKER0_REG3_RELU_MODE_SHAMT, THCON_PACKER0_REG3_RELU_MODE_MASK

#define THCON_PACKER0_REG3_PACK_STRIDE_VAL_SOURCE_ADDR32 60
#define THCON_PACKER0_REG3_PACK_STRIDE_VAL_SOURCE_SHAMT  2
#define THCON_PACKER0_REG3_PACK_STRIDE_VAL_SOURCE_MASK   0x4
#define THCON_PACKER0_REG3_PACK_STRIDE_VAL_SOURCE_RMW \
    THCON_PACKER0_REG3_PACK_STRIDE_VAL_SOURCE_ADDR32, THCON_PACKER0_REG3_PACK_STRIDE_VAL_SOURCE_SHAMT, THCON_PACKER0_REG3_PACK_STRIDE_VAL_SOURCE_MASK

#define THCON_PACKER0_REG3_PACK_STRIDE_NO_WRITE_ADDR32 60
#define THCON_PACKER0_REG3_PACK_STRIDE_NO_WRITE_SHAMT  3
#define THCON_PACKER0_REG3_PACK_STRIDE_NO_WRITE_MASK   0x8
#define THCON_PACKER0_REG3_PACK_STRIDE_NO_WRITE_RMW \
    THCON_PACKER0_REG3_PACK_STRIDE_NO_WRITE_ADDR32, THCON_PACKER0_REG3_PACK_STRIDE_NO_WRITE_SHAMT, THCON_PACKER0_REG3_PACK_STRIDE_NO_WRITE_MASK

#define THCON_PACKER0_REG3_PACK_STRIDE_ROW_MASK_ADDR32 60
#define THCON_PACKER0_REG3_PACK_STRIDE_ROW_MASK_SHAMT  4
#define THCON_PACKER0_REG3_PACK_STRIDE_ROW_MASK_MASK   0xf0
#define THCON_PACKER0_REG3_PACK_STRIDE_ROW_MASK_RMW \
    THCON_PACKER0_REG3_PACK_STRIDE_ROW_MASK_ADDR32, THCON_PACKER0_REG3_PACK_STRIDE_ROW_MASK_SHAMT, THCON_PACKER0_REG3_PACK_STRIDE_ROW_MASK_MASK

#define THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_ADDR32 60
#define THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_SHAMT  8
#define THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_MASK   0xffff00
#define THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_RMW \
    THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_ADDR32, THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_SHAMT, THCON_PACKER0_REG3_PACK_STRIDE_COL_MASK_MASK

#define THCON_PACKER0_REG3_UNUSED0_ADDR32 60
#define THCON_PACKER0_REG3_UNUSED0_SHAMT  24
#define THCON_PACKER0_REG3_UNUSED0_MASK   0xff000000
#define THCON_PACKER0_REG3_UNUSED0_RMW    THCON_PACKER0_REG3_UNUSED0_ADDR32, THCON_PACKER0_REG3_UNUSED0_SHAMT, THCON_PACKER0_REG3_UNUSED0_MASK

#define THCON_PACKER0_REG3_RELU_THRESHOLD_ADDR32 61
#define THCON_PACKER0_REG3_RELU_THRESHOLD_SHAMT  0
#define THCON_PACKER0_REG3_RELU_THRESHOLD_MASK   0xffffffff
#define THCON_PACKER0_REG3_RELU_THRESHOLD_RMW \
    THCON_PACKER0_REG3_RELU_THRESHOLD_ADDR32, THCON_PACKER0_REG3_RELU_THRESHOLD_SHAMT, THCON_PACKER0_REG3_RELU_THRESHOLD_MASK

#define THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_ADDR32 62
#define THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_SHAMT  0
#define THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_MASK   0xffffffff
#define THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_RMW \
    THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_ADDR32, THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_SHAMT, THCON_PACKER0_REG3_PACK_STRIDE_MASK_VAL_MASK

#define THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_ADDR32 63
#define THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_SHAMT  0
#define THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_MASK   0xffff
#define THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_RMW \
    THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_ADDR32, THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_SHAMT, THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_2_MASK

#define THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_3_ADDR32 63
#define THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_3_SHAMT  16
#define THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_3_MASK   0xffff0000
#define THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_3_RMW \
    THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_3_ADDR32, THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_3_SHAMT, THCON_PACKER0_REG3_PACK_STRIDE_OFFSET_3_MASK

#define THCON_PACKER1_REG0_IN_DATA_FORMAT_ADDR32 64
#define THCON_PACKER1_REG0_IN_DATA_FORMAT_SHAMT  0
#define THCON_PACKER1_REG0_IN_DATA_FORMAT_MASK   0xff
#define THCON_PACKER1_REG0_IN_DATA_FORMAT_RMW \
    THCON_PACKER1_REG0_IN_DATA_FORMAT_ADDR32, THCON_PACKER1_REG0_IN_DATA_FORMAT_SHAMT, THCON_PACKER1_REG0_IN_DATA_FORMAT_MASK

#define THCON_PACKER1_REG0_UNUSED0_ADDR32 64
#define THCON_PACKER1_REG0_UNUSED0_SHAMT  8
#define THCON_PACKER1_REG0_UNUSED0_MASK   0xf00
#define THCON_PACKER1_REG0_UNUSED0_RMW    THCON_PACKER1_REG0_UNUSED0_ADDR32, THCON_PACKER1_REG0_UNUSED0_SHAMT, THCON_PACKER1_REG0_UNUSED0_MASK

#define THCON_PACKER1_REG0_L1_ACC_ADDR32 64
#define THCON_PACKER1_REG0_L1_ACC_SHAMT  12
#define THCON_PACKER1_REG0_L1_ACC_MASK   0x1000
#define THCON_PACKER1_REG0_L1_ACC_RMW    THCON_PACKER1_REG0_L1_ACC_ADDR32, THCON_PACKER1_REG0_L1_ACC_SHAMT, THCON_PACKER1_REG0_L1_ACC_MASK

#define THCON_PACKER1_REG0_ZERO_WRITE_ADDR32 64
#define THCON_PACKER1_REG0_ZERO_WRITE_SHAMT  13
#define THCON_PACKER1_REG0_ZERO_WRITE_MASK   0x2000
#define THCON_PACKER1_REG0_ZERO_WRITE_RMW    THCON_PACKER1_REG0_ZERO_WRITE_ADDR32, THCON_PACKER1_REG0_ZERO_WRITE_SHAMT, THCON_PACKER1_REG0_ZERO_WRITE_MASK

#define THCON_PACKER1_REG0_EXP_THRESHOLD_EN_ADDR32 64
#define THCON_PACKER1_REG0_EXP_THRESHOLD_EN_SHAMT  14
#define THCON_PACKER1_REG0_EXP_THRESHOLD_EN_MASK   0x4000
#define THCON_PACKER1_REG0_EXP_THRESHOLD_EN_RMW \
    THCON_PACKER1_REG0_EXP_THRESHOLD_EN_ADDR32, THCON_PACKER1_REG0_EXP_THRESHOLD_EN_SHAMT, THCON_PACKER1_REG0_EXP_THRESHOLD_EN_MASK

#define THCON_PACKER1_REG0_EXP_THRESHOLD_ADDR32 64
#define THCON_PACKER1_REG0_EXP_THRESHOLD_SHAMT  15
#define THCON_PACKER1_REG0_EXP_THRESHOLD_MASK   0x7f8000
#define THCON_PACKER1_REG0_EXP_THRESHOLD_RMW \
    THCON_PACKER1_REG0_EXP_THRESHOLD_ADDR32, THCON_PACKER1_REG0_EXP_THRESHOLD_SHAMT, THCON_PACKER1_REG0_EXP_THRESHOLD_MASK

#define THCON_PACKER1_REG0_INT_DESCALE_ENABLE_ADDR32 64
#define THCON_PACKER1_REG0_INT_DESCALE_ENABLE_SHAMT  23
#define THCON_PACKER1_REG0_INT_DESCALE_ENABLE_MASK   0x800000
#define THCON_PACKER1_REG0_INT_DESCALE_ENABLE_RMW \
    THCON_PACKER1_REG0_INT_DESCALE_ENABLE_ADDR32, THCON_PACKER1_REG0_INT_DESCALE_ENABLE_SHAMT, THCON_PACKER1_REG0_INT_DESCALE_ENABLE_MASK

#define THCON_PACKER1_REG0_INT_DESCALE_MODE_ADDR32 64
#define THCON_PACKER1_REG0_INT_DESCALE_MODE_SHAMT  25
#define THCON_PACKER1_REG0_INT_DESCALE_MODE_MASK   0xe000000
#define THCON_PACKER1_REG0_INT_DESCALE_MODE_RMW \
    THCON_PACKER1_REG0_INT_DESCALE_MODE_ADDR32, THCON_PACKER1_REG0_INT_DESCALE_MODE_SHAMT, THCON_PACKER1_REG0_INT_DESCALE_MODE_MASK

#define THCON_PACKER1_REG0_STOCH_RND_EN_ADDR32 64
#define THCON_PACKER1_REG0_STOCH_RND_EN_SHAMT  28
#define THCON_PACKER1_REG0_STOCH_RND_EN_MASK   0x10000000
#define THCON_PACKER1_REG0_STOCH_RND_EN_RMW    THCON_PACKER1_REG0_STOCH_RND_EN_ADDR32, THCON_PACKER1_REG0_STOCH_RND_EN_SHAMT, THCON_PACKER1_REG0_STOCH_RND_EN_MASK

#define THCON_PACKER1_REG0_UNUSED1_ADDR32 64
#define THCON_PACKER1_REG0_UNUSED1_SHAMT  29
#define THCON_PACKER1_REG0_UNUSED1_MASK   0xe0000000
#define THCON_PACKER1_REG0_UNUSED1_RMW    THCON_PACKER1_REG0_UNUSED1_ADDR32, THCON_PACKER1_REG0_UNUSED1_SHAMT, THCON_PACKER1_REG0_UNUSED1_MASK

#define THCON_PACKER1_REG0_SRC_ADDR_OFFSET_ADDR32 65
#define THCON_PACKER1_REG0_SRC_ADDR_OFFSET_SHAMT  0
#define THCON_PACKER1_REG0_SRC_ADDR_OFFSET_MASK   0xfffff
#define THCON_PACKER1_REG0_SRC_ADDR_OFFSET_RMW \
    THCON_PACKER1_REG0_SRC_ADDR_OFFSET_ADDR32, THCON_PACKER1_REG0_SRC_ADDR_OFFSET_SHAMT, THCON_PACKER1_REG0_SRC_ADDR_OFFSET_MASK

#define THCON_PACKER1_REG0_INSTRN_LOOP_COUNT_ADDR32 65
#define THCON_PACKER1_REG0_INSTRN_LOOP_COUNT_SHAMT  20
#define THCON_PACKER1_REG0_INSTRN_LOOP_COUNT_MASK   0xff00000
#define THCON_PACKER1_REG0_INSTRN_LOOP_COUNT_RMW \
    THCON_PACKER1_REG0_INSTRN_LOOP_COUNT_ADDR32, THCON_PACKER1_REG0_INSTRN_LOOP_COUNT_SHAMT, THCON_PACKER1_REG0_INSTRN_LOOP_COUNT_MASK

#define THCON_PACKER1_REG0_INSTRN_COUNT_ADDR32 65
#define THCON_PACKER1_REG0_INSTRN_COUNT_SHAMT  28
#define THCON_PACKER1_REG0_INSTRN_COUNT_MASK   0x30000000
#define THCON_PACKER1_REG0_INSTRN_COUNT_RMW    THCON_PACKER1_REG0_INSTRN_COUNT_ADDR32, THCON_PACKER1_REG0_INSTRN_COUNT_SHAMT, THCON_PACKER1_REG0_INSTRN_COUNT_MASK

#define THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_ADDR32 65
#define THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_SHAMT  30
#define THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_MASK   0x40000000
#define THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_RMW \
    THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_ADDR32, THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_SHAMT, THCON_PACKER1_REG0_DISABLE_SRCS_OFFSET_MASK

#define THCON_PACKER1_REG0_UNUSED2_ADDR32 65
#define THCON_PACKER1_REG0_UNUSED2_SHAMT  31
#define THCON_PACKER1_REG0_UNUSED2_MASK   0x80000000
#define THCON_PACKER1_REG0_UNUSED2_RMW    THCON_PACKER1_REG0_UNUSED2_ADDR32, THCON_PACKER1_REG0_UNUSED2_SHAMT, THCON_PACKER1_REG0_UNUSED2_MASK

#define THCON_PACKER1_REG0_WRAP_TILE_DIM_ADDR32 66
#define THCON_PACKER1_REG0_WRAP_TILE_DIM_SHAMT  0
#define THCON_PACKER1_REG0_WRAP_TILE_DIM_MASK   0x3ffff
#define THCON_PACKER1_REG0_WRAP_TILE_DIM_RMW \
    THCON_PACKER1_REG0_WRAP_TILE_DIM_ADDR32, THCON_PACKER1_REG0_WRAP_TILE_DIM_SHAMT, THCON_PACKER1_REG0_WRAP_TILE_DIM_MASK

#define THCON_PACKER1_REG1_EDGE_MASK0_ADDR32 68
#define THCON_PACKER1_REG1_EDGE_MASK0_SHAMT  0
#define THCON_PACKER1_REG1_EDGE_MASK0_MASK   0xffff
#define THCON_PACKER1_REG1_EDGE_MASK0_RMW    THCON_PACKER1_REG1_EDGE_MASK0_ADDR32, THCON_PACKER1_REG1_EDGE_MASK0_SHAMT, THCON_PACKER1_REG1_EDGE_MASK0_MASK

#define THCON_PACKER1_REG1_EDGE_MASK1_ADDR32 68
#define THCON_PACKER1_REG1_EDGE_MASK1_SHAMT  16
#define THCON_PACKER1_REG1_EDGE_MASK1_MASK   0xffff0000
#define THCON_PACKER1_REG1_EDGE_MASK1_RMW    THCON_PACKER1_REG1_EDGE_MASK1_ADDR32, THCON_PACKER1_REG1_EDGE_MASK1_SHAMT, THCON_PACKER1_REG1_EDGE_MASK1_MASK

#define THCON_PACKER1_REG1_EDGE_MASK2_ADDR32 69
#define THCON_PACKER1_REG1_EDGE_MASK2_SHAMT  0
#define THCON_PACKER1_REG1_EDGE_MASK2_MASK   0xffff
#define THCON_PACKER1_REG1_EDGE_MASK2_RMW    THCON_PACKER1_REG1_EDGE_MASK2_ADDR32, THCON_PACKER1_REG1_EDGE_MASK2_SHAMT, THCON_PACKER1_REG1_EDGE_MASK2_MASK

#define THCON_PACKER1_REG1_EDGE_MASK3_ADDR32 69
#define THCON_PACKER1_REG1_EDGE_MASK3_SHAMT  16
#define THCON_PACKER1_REG1_EDGE_MASK3_MASK   0xffff0000
#define THCON_PACKER1_REG1_EDGE_MASK3_RMW    THCON_PACKER1_REG1_EDGE_MASK3_ADDR32, THCON_PACKER1_REG1_EDGE_MASK3_SHAMT, THCON_PACKER1_REG1_EDGE_MASK3_MASK

#define THCON_PACKER1_REG1_EDGE_MASK_MODE_ADDR32 70
#define THCON_PACKER1_REG1_EDGE_MASK_MODE_SHAMT  0
#define THCON_PACKER1_REG1_EDGE_MASK_MODE_MASK   0x3
#define THCON_PACKER1_REG1_EDGE_MASK_MODE_RMW \
    THCON_PACKER1_REG1_EDGE_MASK_MODE_ADDR32, THCON_PACKER1_REG1_EDGE_MASK_MODE_SHAMT, THCON_PACKER1_REG1_EDGE_MASK_MODE_MASK

#define THCON_PACKER1_REG1_UNUSED0_ADDR32 70
#define THCON_PACKER1_REG1_UNUSED0_SHAMT  2
#define THCON_PACKER1_REG1_UNUSED0_MASK   0xfffffffc
#define THCON_PACKER1_REG1_UNUSED0_RMW    THCON_PACKER1_REG1_UNUSED0_ADDR32, THCON_PACKER1_REG1_UNUSED0_SHAMT, THCON_PACKER1_REG1_UNUSED0_MASK

#define THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_ADDR32 71
#define THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_SHAMT  0
#define THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_MASK   0xffff
#define THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_RMW \
    THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_ADDR32, THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_SHAMT, THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_0_MASK

#define THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_1_ADDR32 71
#define THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_1_SHAMT  16
#define THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_1_MASK   0xffff0000
#define THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_1_RMW \
    THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_1_ADDR32, THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_1_SHAMT, THCON_PACKER1_REG1_PACK_STRIDE_OFFSET_1_MASK

#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_ADDR32 72
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_SHAMT  0
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_MASK   0xffffffff
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_RMW \
    THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_ADDR32, THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_SHAMT, THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE0_MASK

#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_ADDR32 73
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_SHAMT  0
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_MASK   0xffffffff
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_RMW \
    THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_ADDR32, THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_SHAMT, THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE1_MASK

#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_ADDR32 74
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_SHAMT  0
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_MASK   0xffffffff
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_RMW \
    THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_ADDR32, THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_SHAMT, THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE2_MASK

#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_ADDR32 75
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_SHAMT  0
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_MASK   0xffffffff
#define THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_RMW \
    THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_ADDR32, THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_SHAMT, THCON_PACKER1_REG2_EDGE_MASK_SELECT_FACE3_MASK

#define THCON_PACKER1_REG3_RELU_MODE_ADDR32 76
#define THCON_PACKER1_REG3_RELU_MODE_SHAMT  0
#define THCON_PACKER1_REG3_RELU_MODE_MASK   0x3
#define THCON_PACKER1_REG3_RELU_MODE_RMW    THCON_PACKER1_REG3_RELU_MODE_ADDR32, THCON_PACKER1_REG3_RELU_MODE_SHAMT, THCON_PACKER1_REG3_RELU_MODE_MASK

#define THCON_PACKER1_REG3_PACK_STRIDE_VAL_SOURCE_ADDR32 76
#define THCON_PACKER1_REG3_PACK_STRIDE_VAL_SOURCE_SHAMT  2
#define THCON_PACKER1_REG3_PACK_STRIDE_VAL_SOURCE_MASK   0x4
#define THCON_PACKER1_REG3_PACK_STRIDE_VAL_SOURCE_RMW \
    THCON_PACKER1_REG3_PACK_STRIDE_VAL_SOURCE_ADDR32, THCON_PACKER1_REG3_PACK_STRIDE_VAL_SOURCE_SHAMT, THCON_PACKER1_REG3_PACK_STRIDE_VAL_SOURCE_MASK

#define THCON_PACKER1_REG3_PACK_STRIDE_NO_WRITE_ADDR32 76
#define THCON_PACKER1_REG3_PACK_STRIDE_NO_WRITE_SHAMT  3
#define THCON_PACKER1_REG3_PACK_STRIDE_NO_WRITE_MASK   0x8
#define THCON_PACKER1_REG3_PACK_STRIDE_NO_WRITE_RMW \
    THCON_PACKER1_REG3_PACK_STRIDE_NO_WRITE_ADDR32, THCON_PACKER1_REG3_PACK_STRIDE_NO_WRITE_SHAMT, THCON_PACKER1_REG3_PACK_STRIDE_NO_WRITE_MASK

#define THCON_PACKER1_REG3_PACK_STRIDE_ROW_MASK_ADDR32 76
#define THCON_PACKER1_REG3_PACK_STRIDE_ROW_MASK_SHAMT  4
#define THCON_PACKER1_REG3_PACK_STRIDE_ROW_MASK_MASK   0xf0
#define THCON_PACKER1_REG3_PACK_STRIDE_ROW_MASK_RMW \
    THCON_PACKER1_REG3_PACK_STRIDE_ROW_MASK_ADDR32, THCON_PACKER1_REG3_PACK_STRIDE_ROW_MASK_SHAMT, THCON_PACKER1_REG3_PACK_STRIDE_ROW_MASK_MASK

#define THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_ADDR32 76
#define THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_SHAMT  8
#define THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_MASK   0xffff00
#define THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_RMW \
    THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_ADDR32, THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_SHAMT, THCON_PACKER1_REG3_PACK_STRIDE_COL_MASK_MASK

#define THCON_PACKER1_REG3_UNUSED0_ADDR32 76
#define THCON_PACKER1_REG3_UNUSED0_SHAMT  24
#define THCON_PACKER1_REG3_UNUSED0_MASK   0xff000000
#define THCON_PACKER1_REG3_UNUSED0_RMW    THCON_PACKER1_REG3_UNUSED0_ADDR32, THCON_PACKER1_REG3_UNUSED0_SHAMT, THCON_PACKER1_REG3_UNUSED0_MASK

#define THCON_PACKER1_REG3_RELU_THRESHOLD_ADDR32 77
#define THCON_PACKER1_REG3_RELU_THRESHOLD_SHAMT  0
#define THCON_PACKER1_REG3_RELU_THRESHOLD_MASK   0xffffffff
#define THCON_PACKER1_REG3_RELU_THRESHOLD_RMW \
    THCON_PACKER1_REG3_RELU_THRESHOLD_ADDR32, THCON_PACKER1_REG3_RELU_THRESHOLD_SHAMT, THCON_PACKER1_REG3_RELU_THRESHOLD_MASK

#define THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_ADDR32 78
#define THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_SHAMT  0
#define THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_MASK   0xffffffff
#define THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_RMW \
    THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_ADDR32, THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_SHAMT, THCON_PACKER1_REG3_PACK_STRIDE_MASK_VAL_MASK

#define THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_ADDR32 79
#define THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_SHAMT  0
#define THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_MASK   0xffff
#define THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_RMW \
    THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_ADDR32, THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_SHAMT, THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_2_MASK

#define THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_3_ADDR32 79
#define THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_3_SHAMT  16
#define THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_3_MASK   0xffff0000
#define THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_3_RMW \
    THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_3_ADDR32, THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_3_SHAMT, THCON_PACKER1_REG3_PACK_STRIDE_OFFSET_3_MASK

////////////////////////////////////////////////////////////////////////
// Registers for GLOBAL
////////////////////////////////////////////////////////////////////////

#define GLOBAL_CFGREG_BASE_ADDR32 80

#define PRNG_SEED_Seed_Val_ADDR32 80
#define PRNG_SEED_Seed_Val_SHAMT  0
#define PRNG_SEED_Seed_Val_MASK   0xffffffff
#define PRNG_SEED_Seed_Val_RMW    PRNG_SEED_Seed_Val_ADDR32, PRNG_SEED_Seed_Val_SHAMT, PRNG_SEED_Seed_Val_MASK

#define PRNG_SEED_OVERRIDE_CTRL_prng_id_ADDR32 82
#define PRNG_SEED_OVERRIDE_CTRL_prng_id_SHAMT  0
#define PRNG_SEED_OVERRIDE_CTRL_prng_id_MASK   0xffff
#define PRNG_SEED_OVERRIDE_CTRL_prng_id_RMW    PRNG_SEED_OVERRIDE_CTRL_prng_id_ADDR32, PRNG_SEED_OVERRIDE_CTRL_prng_id_SHAMT, PRNG_SEED_OVERRIDE_CTRL_prng_id_MASK

#define PRNG_SEED_OVERRIDE_CTRL_override_en_ADDR32 82
#define PRNG_SEED_OVERRIDE_CTRL_override_en_SHAMT  16
#define PRNG_SEED_OVERRIDE_CTRL_override_en_MASK   0x10000
#define PRNG_SEED_OVERRIDE_CTRL_override_en_RMW \
    PRNG_SEED_OVERRIDE_CTRL_override_en_ADDR32, PRNG_SEED_OVERRIDE_CTRL_override_en_SHAMT, PRNG_SEED_OVERRIDE_CTRL_override_en_MASK

#define PRNG_SEED_OVERRIDE_DATA_seed_override_ADDR32 83
#define PRNG_SEED_OVERRIDE_DATA_seed_override_SHAMT  0
#define PRNG_SEED_OVERRIDE_DATA_seed_override_MASK   0xffffffff
#define PRNG_SEED_OVERRIDE_DATA_seed_override_RMW \
    PRNG_SEED_OVERRIDE_DATA_seed_override_ADDR32, PRNG_SEED_OVERRIDE_DATA_seed_override_SHAMT, PRNG_SEED_OVERRIDE_DATA_seed_override_MASK

#define INT_DESCALE_VALUES_SEC0_Value_ADDR32 84
#define INT_DESCALE_VALUES_SEC0_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC0_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC0_Value_RMW    INT_DESCALE_VALUES_SEC0_Value_ADDR32, INT_DESCALE_VALUES_SEC0_Value_SHAMT, INT_DESCALE_VALUES_SEC0_Value_MASK

#define INT_DESCALE_VALUES_SEC1_Value_ADDR32 85
#define INT_DESCALE_VALUES_SEC1_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC1_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC1_Value_RMW    INT_DESCALE_VALUES_SEC1_Value_ADDR32, INT_DESCALE_VALUES_SEC1_Value_SHAMT, INT_DESCALE_VALUES_SEC1_Value_MASK

#define INT_DESCALE_VALUES_SEC2_Value_ADDR32 86
#define INT_DESCALE_VALUES_SEC2_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC2_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC2_Value_RMW    INT_DESCALE_VALUES_SEC2_Value_ADDR32, INT_DESCALE_VALUES_SEC2_Value_SHAMT, INT_DESCALE_VALUES_SEC2_Value_MASK

#define INT_DESCALE_VALUES_SEC3_Value_ADDR32 87
#define INT_DESCALE_VALUES_SEC3_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC3_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC3_Value_RMW    INT_DESCALE_VALUES_SEC3_Value_ADDR32, INT_DESCALE_VALUES_SEC3_Value_SHAMT, INT_DESCALE_VALUES_SEC3_Value_MASK

#define INT_DESCALE_VALUES_SEC4_Value_ADDR32 88
#define INT_DESCALE_VALUES_SEC4_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC4_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC4_Value_RMW    INT_DESCALE_VALUES_SEC4_Value_ADDR32, INT_DESCALE_VALUES_SEC4_Value_SHAMT, INT_DESCALE_VALUES_SEC4_Value_MASK

#define INT_DESCALE_VALUES_SEC5_Value_ADDR32 89
#define INT_DESCALE_VALUES_SEC5_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC5_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC5_Value_RMW    INT_DESCALE_VALUES_SEC5_Value_ADDR32, INT_DESCALE_VALUES_SEC5_Value_SHAMT, INT_DESCALE_VALUES_SEC5_Value_MASK

#define INT_DESCALE_VALUES_SEC6_Value_ADDR32 90
#define INT_DESCALE_VALUES_SEC6_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC6_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC6_Value_RMW    INT_DESCALE_VALUES_SEC6_Value_ADDR32, INT_DESCALE_VALUES_SEC6_Value_SHAMT, INT_DESCALE_VALUES_SEC6_Value_MASK

#define INT_DESCALE_VALUES_SEC7_Value_ADDR32 91
#define INT_DESCALE_VALUES_SEC7_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC7_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC7_Value_RMW    INT_DESCALE_VALUES_SEC7_Value_ADDR32, INT_DESCALE_VALUES_SEC7_Value_SHAMT, INT_DESCALE_VALUES_SEC7_Value_MASK

#define INT_DESCALE_VALUES_SEC8_Value_ADDR32 92
#define INT_DESCALE_VALUES_SEC8_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC8_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC8_Value_RMW    INT_DESCALE_VALUES_SEC8_Value_ADDR32, INT_DESCALE_VALUES_SEC8_Value_SHAMT, INT_DESCALE_VALUES_SEC8_Value_MASK

#define INT_DESCALE_VALUES_SEC9_Value_ADDR32 93
#define INT_DESCALE_VALUES_SEC9_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC9_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC9_Value_RMW    INT_DESCALE_VALUES_SEC9_Value_ADDR32, INT_DESCALE_VALUES_SEC9_Value_SHAMT, INT_DESCALE_VALUES_SEC9_Value_MASK

#define INT_DESCALE_VALUES_SEC10_Value_ADDR32 94
#define INT_DESCALE_VALUES_SEC10_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC10_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC10_Value_RMW    INT_DESCALE_VALUES_SEC10_Value_ADDR32, INT_DESCALE_VALUES_SEC10_Value_SHAMT, INT_DESCALE_VALUES_SEC10_Value_MASK

#define INT_DESCALE_VALUES_SEC11_Value_ADDR32 95
#define INT_DESCALE_VALUES_SEC11_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC11_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC11_Value_RMW    INT_DESCALE_VALUES_SEC11_Value_ADDR32, INT_DESCALE_VALUES_SEC11_Value_SHAMT, INT_DESCALE_VALUES_SEC11_Value_MASK

#define INT_DESCALE_VALUES_SEC12_Value_ADDR32 96
#define INT_DESCALE_VALUES_SEC12_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC12_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC12_Value_RMW    INT_DESCALE_VALUES_SEC12_Value_ADDR32, INT_DESCALE_VALUES_SEC12_Value_SHAMT, INT_DESCALE_VALUES_SEC12_Value_MASK

#define INT_DESCALE_VALUES_SEC13_Value_ADDR32 97
#define INT_DESCALE_VALUES_SEC13_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC13_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC13_Value_RMW    INT_DESCALE_VALUES_SEC13_Value_ADDR32, INT_DESCALE_VALUES_SEC13_Value_SHAMT, INT_DESCALE_VALUES_SEC13_Value_MASK

#define INT_DESCALE_VALUES_SEC14_Value_ADDR32 98
#define INT_DESCALE_VALUES_SEC14_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC14_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC14_Value_RMW    INT_DESCALE_VALUES_SEC14_Value_ADDR32, INT_DESCALE_VALUES_SEC14_Value_SHAMT, INT_DESCALE_VALUES_SEC14_Value_MASK

#define INT_DESCALE_VALUES_SEC15_Value_ADDR32 99
#define INT_DESCALE_VALUES_SEC15_Value_SHAMT  0
#define INT_DESCALE_VALUES_SEC15_Value_MASK   0xffffffff
#define INT_DESCALE_VALUES_SEC15_Value_RMW    INT_DESCALE_VALUES_SEC15_Value_ADDR32, INT_DESCALE_VALUES_SEC15_Value_SHAMT, INT_DESCALE_VALUES_SEC15_Value_MASK

#define SCRATCH_SEC0_val_ADDR32 100
#define SCRATCH_SEC0_val_SHAMT  0
#define SCRATCH_SEC0_val_MASK   0xffffffff
#define SCRATCH_SEC0_val_RMW    SCRATCH_SEC0_val_ADDR32, SCRATCH_SEC0_val_SHAMT, SCRATCH_SEC0_val_MASK

#define SCRATCH_SEC1_val_ADDR32 101
#define SCRATCH_SEC1_val_SHAMT  0
#define SCRATCH_SEC1_val_MASK   0xffffffff
#define SCRATCH_SEC1_val_RMW    SCRATCH_SEC1_val_ADDR32, SCRATCH_SEC1_val_SHAMT, SCRATCH_SEC1_val_MASK

#define SCRATCH_SEC2_val_ADDR32 102
#define SCRATCH_SEC2_val_SHAMT  0
#define SCRATCH_SEC2_val_MASK   0xffffffff
#define SCRATCH_SEC2_val_RMW    SCRATCH_SEC2_val_ADDR32, SCRATCH_SEC2_val_SHAMT, SCRATCH_SEC2_val_MASK

#define SCRATCH_SEC3_val_ADDR32 103
#define SCRATCH_SEC3_val_SHAMT  0
#define SCRATCH_SEC3_val_MASK   0xffffffff
#define SCRATCH_SEC3_val_RMW    SCRATCH_SEC3_val_ADDR32, SCRATCH_SEC3_val_SHAMT, SCRATCH_SEC3_val_MASK

#define DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_ADDR32 104
#define DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_SHAMT  0
#define DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_MASK   0x1
#define DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_RMW \
    DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_ADDR32, DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_SHAMT, DEST_ACCESS_CFG_zeroacc_absolute_tile_mode_MASK

#define SRC_ACCESS_CFG_math_view_srca_as_one_bank_ADDR32 105
#define SRC_ACCESS_CFG_math_view_srca_as_one_bank_SHAMT  0
#define SRC_ACCESS_CFG_math_view_srca_as_one_bank_MASK   0x1
#define SRC_ACCESS_CFG_math_view_srca_as_one_bank_RMW \
    SRC_ACCESS_CFG_math_view_srca_as_one_bank_ADDR32, SRC_ACCESS_CFG_math_view_srca_as_one_bank_SHAMT, SRC_ACCESS_CFG_math_view_srca_as_one_bank_MASK

#define SRC_ACCESS_CFG_math_view_srcb_as_one_bank_ADDR32 105
#define SRC_ACCESS_CFG_math_view_srcb_as_one_bank_SHAMT  1
#define SRC_ACCESS_CFG_math_view_srcb_as_one_bank_MASK   0x2
#define SRC_ACCESS_CFG_math_view_srcb_as_one_bank_RMW \
    SRC_ACCESS_CFG_math_view_srcb_as_one_bank_ADDR32, SRC_ACCESS_CFG_math_view_srcb_as_one_bank_SHAMT, SRC_ACCESS_CFG_math_view_srcb_as_one_bank_MASK

#define SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_ADDR32 105
#define SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_SHAMT  2
#define SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_MASK   0x4
#define SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_RMW                                                        \
    SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_ADDR32, SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_SHAMT, \
        SRC_ACCESS_CFG_disable_contig_srca_dvalid_phase_MASK

#define SRC_ACCESS_CFG_disable_contig_srcb_dvalid_phase_ADDR32 105
#define SRC_ACCESS_CFG_disable_contig_srcb_dvalid_phase_SHAMT  3
#define SRC_ACCESS_CFG_disable_contig_srcb_dvalid_phase_MASK   0x8
#define SRC_ACCESS_CFG_disable_contig_srcb_dvalid_phase_RMW                                                        \
    SRC_ACCESS_CFG_disable_contig_srcb_dvalid_phase_ADDR32, SRC_ACCESS_CFG_disable_contig_srcb_dvalid_phase_SHAMT, \
        SRC_ACCESS_CFG_disable_contig_srcb_dvalid_phase_MASK

#define FMT_CTRL_MXINT_NEGZERO_EQ_NEGINF_ADDR32 106
#define FMT_CTRL_MXINT_NEGZERO_EQ_NEGINF_SHAMT  0
#define FMT_CTRL_MXINT_NEGZERO_EQ_NEGINF_MASK   0x1
#define FMT_CTRL_MXINT_NEGZERO_EQ_NEGINF_RMW \
    FMT_CTRL_MXINT_NEGZERO_EQ_NEGINF_ADDR32, FMT_CTRL_MXINT_NEGZERO_EQ_NEGINF_SHAMT, FMT_CTRL_MXINT_NEGZERO_EQ_NEGINF_MASK

#define FMT_CTRL_FP8_OVF_EN_ADDR32 106
#define FMT_CTRL_FP8_OVF_EN_SHAMT  1
#define FMT_CTRL_FP8_OVF_EN_MASK   0x2
#define FMT_CTRL_FP8_OVF_EN_RMW    FMT_CTRL_FP8_OVF_EN_ADDR32, FMT_CTRL_FP8_OVF_EN_SHAMT, FMT_CTRL_FP8_OVF_EN_MASK

#define FMT_CTRL_RESET_PACKER0_EXP_STATS_ADDR32 106
#define FMT_CTRL_RESET_PACKER0_EXP_STATS_SHAMT  2
#define FMT_CTRL_RESET_PACKER0_EXP_STATS_MASK   0x4
#define FMT_CTRL_RESET_PACKER0_EXP_STATS_RMW \
    FMT_CTRL_RESET_PACKER0_EXP_STATS_ADDR32, FMT_CTRL_RESET_PACKER0_EXP_STATS_SHAMT, FMT_CTRL_RESET_PACKER0_EXP_STATS_MASK

#define FMT_CTRL_RESET_PACKER1_EXP_STATS_ADDR32 106
#define FMT_CTRL_RESET_PACKER1_EXP_STATS_SHAMT  3
#define FMT_CTRL_RESET_PACKER1_EXP_STATS_MASK   0x8
#define FMT_CTRL_RESET_PACKER1_EXP_STATS_RMW \
    FMT_CTRL_RESET_PACKER1_EXP_STATS_ADDR32, FMT_CTRL_RESET_PACKER1_EXP_STATS_SHAMT, FMT_CTRL_RESET_PACKER1_EXP_STATS_MASK

#define FMT_CTRL_MX_BLOCK_EXP_RND_TO_INF_ADDR32 106
#define FMT_CTRL_MX_BLOCK_EXP_RND_TO_INF_SHAMT  4
#define FMT_CTRL_MX_BLOCK_EXP_RND_TO_INF_MASK   0x10
#define FMT_CTRL_MX_BLOCK_EXP_RND_TO_INF_RMW \
    FMT_CTRL_MX_BLOCK_EXP_RND_TO_INF_ADDR32, FMT_CTRL_MX_BLOCK_EXP_RND_TO_INF_SHAMT, FMT_CTRL_MX_BLOCK_EXP_RND_TO_INF_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_ADDR32 108
#define BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_FORMAT_ADDR32 108
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED0_ADDR32 108
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_ADDR32 109
#define BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_X_DIM_ADDR32 109
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED1_ADDR32 109
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_ADDR32 110
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Z_DIM_ADDR32 110
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED2_ADDR32 110
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_ADDR32 111
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG0_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_ADDR32 112
#define BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_FORMAT_ADDR32 112
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED0_ADDR32 112
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_ADDR32 113
#define BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_X_DIM_ADDR32 113
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED1_ADDR32 113
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_ADDR32 114
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Z_DIM_ADDR32 114
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED2_ADDR32 114
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_ADDR32 115
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG1_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_ADDR32 116
#define BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_FORMAT_ADDR32 116
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED0_ADDR32 116
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_ADDR32 117
#define BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_X_DIM_ADDR32 117
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED1_ADDR32 117
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_ADDR32 118
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Z_DIM_ADDR32 118
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED2_ADDR32 118
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_ADDR32 119
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG2_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_ADDR32 120
#define BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_FORMAT_ADDR32 120
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED0_ADDR32 120
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_ADDR32 121
#define BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_X_DIM_ADDR32 121
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED1_ADDR32 121
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_ADDR32 122
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Z_DIM_ADDR32 122
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED2_ADDR32 122
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_ADDR32 123
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG3_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_ADDR32 124
#define BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_FORMAT_ADDR32 124
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED0_ADDR32 124
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_ADDR32 125
#define BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_X_DIM_ADDR32 125
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED1_ADDR32 125
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_ADDR32 126
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Z_DIM_ADDR32 126
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED2_ADDR32 126
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_ADDR32 127
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG4_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_ADDR32 128
#define BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_FORMAT_ADDR32 128
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED0_ADDR32 128
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_ADDR32 129
#define BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_X_DIM_ADDR32 129
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED1_ADDR32 129
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_ADDR32 130
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Z_DIM_ADDR32 130
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED2_ADDR32 130
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_ADDR32 131
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG5_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_ADDR32 132
#define BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_FORMAT_ADDR32 132
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED0_ADDR32 132
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_ADDR32 133
#define BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_X_DIM_ADDR32 133
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED1_ADDR32 133
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_ADDR32 134
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Z_DIM_ADDR32 134
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED2_ADDR32 134
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_ADDR32 135
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG6_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_ADDR32 136
#define BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_FORMAT_ADDR32 136
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED0_ADDR32 136
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_ADDR32 137
#define BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_X_DIM_ADDR32 137
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED1_ADDR32 137
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_ADDR32 138
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Z_DIM_ADDR32 138
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED2_ADDR32 138
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_ADDR32 139
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG7_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_ADDR32 140
#define BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_FORMAT_ADDR32 140
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED0_ADDR32 140
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_ADDR32 141
#define BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_X_DIM_ADDR32 141
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED1_ADDR32 141
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_ADDR32 142
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Z_DIM_ADDR32 142
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED2_ADDR32 142
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_ADDR32 143
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG8_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_ADDR32 144
#define BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_FORMAT_ADDR32 144
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED0_ADDR32 144
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_ADDR32 145
#define BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_X_DIM_ADDR32 145
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED1_ADDR32 145
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_ADDR32 146
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Z_DIM_ADDR32 146
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED2_ADDR32 146
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_ADDR32 147
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG9_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_ADDR32 148
#define BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_FORMAT_ADDR32 148
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED0_ADDR32 148
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_ADDR32 149
#define BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_X_DIM_ADDR32 149
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED1_ADDR32 149
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_ADDR32 150
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Z_DIM_ADDR32 150
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED2_ADDR32 150
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_ADDR32 151
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG10_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_ADDR32 152
#define BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_FORMAT_ADDR32 152
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED0_ADDR32 152
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_ADDR32 153
#define BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_X_DIM_ADDR32 153
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED1_ADDR32 153
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_ADDR32 154
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Z_DIM_ADDR32 154
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED2_ADDR32 154
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_ADDR32 155
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG11_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_ADDR32 156
#define BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_FORMAT_ADDR32 156
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED0_ADDR32 156
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_ADDR32 157
#define BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_X_DIM_ADDR32 157
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED1_ADDR32 157
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_ADDR32 158
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Z_DIM_ADDR32 158
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED2_ADDR32 158
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_ADDR32 159
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG12_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_ADDR32 160
#define BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_FORMAT_ADDR32 160
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED0_ADDR32 160
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_ADDR32 161
#define BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_X_DIM_ADDR32 161
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED1_ADDR32 161
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_ADDR32 162
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Z_DIM_ADDR32 162
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED2_ADDR32 162
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_ADDR32 163
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG13_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_ADDR32 164
#define BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_FORMAT_ADDR32 164
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED0_ADDR32 164
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_ADDR32 165
#define BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_X_DIM_ADDR32 165
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED1_ADDR32 165
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_ADDR32 166
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Z_DIM_ADDR32 166
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED2_ADDR32 166
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_ADDR32 167
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG14_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_ADDR32 168
#define BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_FORMAT_ADDR32 168
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED0_ADDR32 168
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_ADDR32 169
#define BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_X_DIM_ADDR32 169
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED1_ADDR32 169
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_ADDR32 170
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Z_DIM_ADDR32 170
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED2_ADDR32 170
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_ADDR32 171
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG15_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_ADDR32 172
#define BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_FORMAT_ADDR32 172
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED0_ADDR32 172
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_ADDR32 173
#define BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_X_DIM_ADDR32 173
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED1_ADDR32 173
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_ADDR32 174
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Z_DIM_ADDR32 174
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED2_ADDR32 174
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_ADDR32 175
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG16_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_ADDR32 176
#define BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_FORMAT_ADDR32 176
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED0_ADDR32 176
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_ADDR32 177
#define BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_X_DIM_ADDR32 177
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED1_ADDR32 177
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_ADDR32 178
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Z_DIM_ADDR32 178
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED2_ADDR32 178
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_ADDR32 179
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG17_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_ADDR32 180
#define BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_FORMAT_ADDR32 180
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED0_ADDR32 180
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_ADDR32 181
#define BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_X_DIM_ADDR32 181
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED1_ADDR32 181
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_ADDR32 182
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Z_DIM_ADDR32 182
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED2_ADDR32 182
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_ADDR32 183
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG18_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_ADDR32 184
#define BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_FORMAT_ADDR32 184
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED0_ADDR32 184
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_ADDR32 185
#define BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_X_DIM_ADDR32 185
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED1_ADDR32 185
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_ADDR32 186
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Z_DIM_ADDR32 186
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED2_ADDR32 186
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_ADDR32 187
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG19_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_ADDR32 188
#define BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_FORMAT_ADDR32 188
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED0_ADDR32 188
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_ADDR32 189
#define BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_X_DIM_ADDR32 189
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED1_ADDR32 189
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_ADDR32 190
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Z_DIM_ADDR32 190
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED2_ADDR32 190
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_ADDR32 191
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG20_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_ADDR32 192
#define BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_FORMAT_ADDR32 192
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED0_ADDR32 192
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_ADDR32 193
#define BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_X_DIM_ADDR32 193
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED1_ADDR32 193
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_ADDR32 194
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Z_DIM_ADDR32 194
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED2_ADDR32 194
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_ADDR32 195
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG21_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_ADDR32 196
#define BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_FORMAT_ADDR32 196
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED0_ADDR32 196
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_ADDR32 197
#define BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_X_DIM_ADDR32 197
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED1_ADDR32 197
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_ADDR32 198
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Z_DIM_ADDR32 198
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED2_ADDR32 198
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_ADDR32 199
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG22_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_ADDR32 200
#define BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_FORMAT_ADDR32 200
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED0_ADDR32 200
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_ADDR32 201
#define BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_X_DIM_ADDR32 201
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED1_ADDR32 201
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_ADDR32 202
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Z_DIM_ADDR32 202
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED2_ADDR32 202
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_ADDR32 203
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG23_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_ADDR32 204
#define BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_FORMAT_ADDR32 204
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED0_ADDR32 204
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_ADDR32 205
#define BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_X_DIM_ADDR32 205
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED1_ADDR32 205
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_ADDR32 206
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Z_DIM_ADDR32 206
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED2_ADDR32 206
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_ADDR32 207
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG24_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_ADDR32 208
#define BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_FORMAT_ADDR32 208
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED0_ADDR32 208
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_ADDR32 209
#define BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_X_DIM_ADDR32 209
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED1_ADDR32 209
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_ADDR32 210
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Z_DIM_ADDR32 210
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED2_ADDR32 210
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_ADDR32 211
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG25_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_ADDR32 212
#define BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_FORMAT_ADDR32 212
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED0_ADDR32 212
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_ADDR32 213
#define BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_X_DIM_ADDR32 213
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED1_ADDR32 213
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_ADDR32 214
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Z_DIM_ADDR32 214
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED2_ADDR32 214
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_ADDR32 215
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG26_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_ADDR32 216
#define BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_FORMAT_ADDR32 216
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED0_ADDR32 216
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_ADDR32 217
#define BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_X_DIM_ADDR32 217
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED1_ADDR32 217
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_ADDR32 218
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Z_DIM_ADDR32 218
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED2_ADDR32 218
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_ADDR32 219
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG27_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_ADDR32 220
#define BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_FORMAT_ADDR32 220
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED0_ADDR32 220
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_ADDR32 221
#define BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_X_DIM_ADDR32 221
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED1_ADDR32 221
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_ADDR32 222
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Z_DIM_ADDR32 222
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED2_ADDR32 222
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_ADDR32 223
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG28_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_ADDR32 224
#define BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_FORMAT_ADDR32 224
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED0_ADDR32 224
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_ADDR32 225
#define BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_X_DIM_ADDR32 225
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED1_ADDR32 225
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_ADDR32 226
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Z_DIM_ADDR32 226
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED2_ADDR32 226
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_ADDR32 227
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG29_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_ADDR32 228
#define BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_FORMAT_ADDR32 228
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED0_ADDR32 228
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_ADDR32 229
#define BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_X_DIM_ADDR32 229
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED1_ADDR32 229
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_ADDR32 230
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Z_DIM_ADDR32 230
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED2_ADDR32 230
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_ADDR32 231
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG30_UNUSED3_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_ADDR32 232
#define BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_L1_BASE_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_FORMAT_ADDR32 232
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_FORMAT_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_FORMAT_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_FORMAT_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_TILE_FORMAT_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_TILE_FORMAT_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_TILE_FORMAT_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED0_ADDR32 232
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED0_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED0_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED0_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED0_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED0_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED0_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_ADDR32 233
#define BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_MASK   0xfffff
#define BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_L1_LIMIT_ADDR_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_X_DIM_ADDR32 233
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_X_DIM_SHAMT  20
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_X_DIM_MASK   0xff00000
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_X_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_TILE_X_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_TILE_X_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_TILE_X_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED1_ADDR32 233
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED1_SHAMT  28
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED1_MASK   0xf0000000
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED1_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED1_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED1_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED1_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_ADDR32 234
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_MASK   0xff
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Y_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Z_DIM_ADDR32 234
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Z_DIM_SHAMT  8
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Z_DIM_MASK   0xff00
#define BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Z_DIM_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Z_DIM_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Z_DIM_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_TILE_Z_DIM_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED2_ADDR32 234
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED2_SHAMT  16
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED2_MASK   0xffff0000
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED2_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED2_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED2_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED2_MASK

#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_ADDR32 235
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_SHAMT  0
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_MASK   0xffffffff
#define BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_RMW \
    BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_ADDR32, BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_SHAMT, BUFFER_DESCRIPTOR_TABLE_REG31_UNUSED3_MASK

#define UNPACK_TO_DEST_DVALID_CTRL_wait_mask_ADDR32 236
#define UNPACK_TO_DEST_DVALID_CTRL_wait_mask_SHAMT  0
#define UNPACK_TO_DEST_DVALID_CTRL_wait_mask_MASK   0xf
#define UNPACK_TO_DEST_DVALID_CTRL_wait_mask_RMW \
    UNPACK_TO_DEST_DVALID_CTRL_wait_mask_ADDR32, UNPACK_TO_DEST_DVALID_CTRL_wait_mask_SHAMT, UNPACK_TO_DEST_DVALID_CTRL_wait_mask_MASK

#define UNPACK_TO_DEST_DVALID_CTRL_wait_polarity_ADDR32 236
#define UNPACK_TO_DEST_DVALID_CTRL_wait_polarity_SHAMT  4
#define UNPACK_TO_DEST_DVALID_CTRL_wait_polarity_MASK   0xf0
#define UNPACK_TO_DEST_DVALID_CTRL_wait_polarity_RMW \
    UNPACK_TO_DEST_DVALID_CTRL_wait_polarity_ADDR32, UNPACK_TO_DEST_DVALID_CTRL_wait_polarity_SHAMT, UNPACK_TO_DEST_DVALID_CTRL_wait_polarity_MASK

#define UNPACK_TO_DEST_DVALID_CTRL_toggle_mask_ADDR32 236
#define UNPACK_TO_DEST_DVALID_CTRL_toggle_mask_SHAMT  8
#define UNPACK_TO_DEST_DVALID_CTRL_toggle_mask_MASK   0xf00
#define UNPACK_TO_DEST_DVALID_CTRL_toggle_mask_RMW \
    UNPACK_TO_DEST_DVALID_CTRL_toggle_mask_ADDR32, UNPACK_TO_DEST_DVALID_CTRL_toggle_mask_SHAMT, UNPACK_TO_DEST_DVALID_CTRL_toggle_mask_MASK

#define UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32 236
#define UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_SHAMT  12
#define UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_MASK   0x1000
#define UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_RMW                                                               \
    UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32, UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_SHAMT, \
        UNPACK_TO_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_MASK

#define MATH_DEST_DVALID_CTRL_wait_mask_ADDR32 237
#define MATH_DEST_DVALID_CTRL_wait_mask_SHAMT  0
#define MATH_DEST_DVALID_CTRL_wait_mask_MASK   0xf
#define MATH_DEST_DVALID_CTRL_wait_mask_RMW    MATH_DEST_DVALID_CTRL_wait_mask_ADDR32, MATH_DEST_DVALID_CTRL_wait_mask_SHAMT, MATH_DEST_DVALID_CTRL_wait_mask_MASK

#define MATH_DEST_DVALID_CTRL_wait_polarity_ADDR32 237
#define MATH_DEST_DVALID_CTRL_wait_polarity_SHAMT  4
#define MATH_DEST_DVALID_CTRL_wait_polarity_MASK   0xf0
#define MATH_DEST_DVALID_CTRL_wait_polarity_RMW \
    MATH_DEST_DVALID_CTRL_wait_polarity_ADDR32, MATH_DEST_DVALID_CTRL_wait_polarity_SHAMT, MATH_DEST_DVALID_CTRL_wait_polarity_MASK

#define MATH_DEST_DVALID_CTRL_toggle_mask_ADDR32 237
#define MATH_DEST_DVALID_CTRL_toggle_mask_SHAMT  8
#define MATH_DEST_DVALID_CTRL_toggle_mask_MASK   0xf00
#define MATH_DEST_DVALID_CTRL_toggle_mask_RMW \
    MATH_DEST_DVALID_CTRL_toggle_mask_ADDR32, MATH_DEST_DVALID_CTRL_toggle_mask_SHAMT, MATH_DEST_DVALID_CTRL_toggle_mask_MASK

#define MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32 237
#define MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_SHAMT  12
#define MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_MASK   0x1000
#define MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_RMW                                                          \
    MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32, MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_SHAMT, \
        MATH_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_MASK

#define SFPU_DEST_DVALID_CTRL_wait_mask_ADDR32 238
#define SFPU_DEST_DVALID_CTRL_wait_mask_SHAMT  0
#define SFPU_DEST_DVALID_CTRL_wait_mask_MASK   0xf
#define SFPU_DEST_DVALID_CTRL_wait_mask_RMW    SFPU_DEST_DVALID_CTRL_wait_mask_ADDR32, SFPU_DEST_DVALID_CTRL_wait_mask_SHAMT, SFPU_DEST_DVALID_CTRL_wait_mask_MASK

#define SFPU_DEST_DVALID_CTRL_wait_polarity_ADDR32 238
#define SFPU_DEST_DVALID_CTRL_wait_polarity_SHAMT  4
#define SFPU_DEST_DVALID_CTRL_wait_polarity_MASK   0xf0
#define SFPU_DEST_DVALID_CTRL_wait_polarity_RMW \
    SFPU_DEST_DVALID_CTRL_wait_polarity_ADDR32, SFPU_DEST_DVALID_CTRL_wait_polarity_SHAMT, SFPU_DEST_DVALID_CTRL_wait_polarity_MASK

#define SFPU_DEST_DVALID_CTRL_toggle_mask_ADDR32 238
#define SFPU_DEST_DVALID_CTRL_toggle_mask_SHAMT  8
#define SFPU_DEST_DVALID_CTRL_toggle_mask_MASK   0xf00
#define SFPU_DEST_DVALID_CTRL_toggle_mask_RMW \
    SFPU_DEST_DVALID_CTRL_toggle_mask_ADDR32, SFPU_DEST_DVALID_CTRL_toggle_mask_SHAMT, SFPU_DEST_DVALID_CTRL_toggle_mask_MASK

#define SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32 238
#define SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_SHAMT  12
#define SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_MASK   0x1000
#define SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_RMW                                                          \
    SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32, SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_SHAMT, \
        SFPU_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_MASK

#define PACK_DEST_DVALID_CTRL_wait_mask_ADDR32 239
#define PACK_DEST_DVALID_CTRL_wait_mask_SHAMT  0
#define PACK_DEST_DVALID_CTRL_wait_mask_MASK   0xf
#define PACK_DEST_DVALID_CTRL_wait_mask_RMW    PACK_DEST_DVALID_CTRL_wait_mask_ADDR32, PACK_DEST_DVALID_CTRL_wait_mask_SHAMT, PACK_DEST_DVALID_CTRL_wait_mask_MASK

#define PACK_DEST_DVALID_CTRL_wait_polarity_ADDR32 239
#define PACK_DEST_DVALID_CTRL_wait_polarity_SHAMT  4
#define PACK_DEST_DVALID_CTRL_wait_polarity_MASK   0xf0
#define PACK_DEST_DVALID_CTRL_wait_polarity_RMW \
    PACK_DEST_DVALID_CTRL_wait_polarity_ADDR32, PACK_DEST_DVALID_CTRL_wait_polarity_SHAMT, PACK_DEST_DVALID_CTRL_wait_polarity_MASK

#define PACK_DEST_DVALID_CTRL_toggle_mask_ADDR32 239
#define PACK_DEST_DVALID_CTRL_toggle_mask_SHAMT  8
#define PACK_DEST_DVALID_CTRL_toggle_mask_MASK   0xf00
#define PACK_DEST_DVALID_CTRL_toggle_mask_RMW \
    PACK_DEST_DVALID_CTRL_toggle_mask_ADDR32, PACK_DEST_DVALID_CTRL_toggle_mask_SHAMT, PACK_DEST_DVALID_CTRL_toggle_mask_MASK

#define PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32 239
#define PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_SHAMT  12
#define PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_MASK   0x1000
#define PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_RMW                                                          \
    PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_ADDR32, PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_SHAMT, \
        PACK_DEST_DVALID_CTRL_disable_auto_bank_id_toggle_MASK

#define CFG_WATCHPOINTS_0_lo_addr_ADDR32 240
#define CFG_WATCHPOINTS_0_lo_addr_SHAMT  0
#define CFG_WATCHPOINTS_0_lo_addr_MASK   0x7ff
#define CFG_WATCHPOINTS_0_lo_addr_RMW    CFG_WATCHPOINTS_0_lo_addr_ADDR32, CFG_WATCHPOINTS_0_lo_addr_SHAMT, CFG_WATCHPOINTS_0_lo_addr_MASK

#define CFG_WATCHPOINTS_0_hi_addr_ADDR32 240
#define CFG_WATCHPOINTS_0_hi_addr_SHAMT  11
#define CFG_WATCHPOINTS_0_hi_addr_MASK   0x3ff800
#define CFG_WATCHPOINTS_0_hi_addr_RMW    CFG_WATCHPOINTS_0_hi_addr_ADDR32, CFG_WATCHPOINTS_0_hi_addr_SHAMT, CFG_WATCHPOINTS_0_hi_addr_MASK

#define CFG_WATCHPOINTS_0_rsvd_ADDR32 240
#define CFG_WATCHPOINTS_0_rsvd_SHAMT  22
#define CFG_WATCHPOINTS_0_rsvd_MASK   0x7fc00000
#define CFG_WATCHPOINTS_0_rsvd_RMW    CFG_WATCHPOINTS_0_rsvd_ADDR32, CFG_WATCHPOINTS_0_rsvd_SHAMT, CFG_WATCHPOINTS_0_rsvd_MASK

#define CFG_WATCHPOINTS_0_enable_ADDR32 240
#define CFG_WATCHPOINTS_0_enable_SHAMT  31
#define CFG_WATCHPOINTS_0_enable_MASK   0x80000000
#define CFG_WATCHPOINTS_0_enable_RMW    CFG_WATCHPOINTS_0_enable_ADDR32, CFG_WATCHPOINTS_0_enable_SHAMT, CFG_WATCHPOINTS_0_enable_MASK

#define CFG_WATCHPOINTS_1_lo_addr_ADDR32 241
#define CFG_WATCHPOINTS_1_lo_addr_SHAMT  0
#define CFG_WATCHPOINTS_1_lo_addr_MASK   0x7ff
#define CFG_WATCHPOINTS_1_lo_addr_RMW    CFG_WATCHPOINTS_1_lo_addr_ADDR32, CFG_WATCHPOINTS_1_lo_addr_SHAMT, CFG_WATCHPOINTS_1_lo_addr_MASK

#define CFG_WATCHPOINTS_1_hi_addr_ADDR32 241
#define CFG_WATCHPOINTS_1_hi_addr_SHAMT  11
#define CFG_WATCHPOINTS_1_hi_addr_MASK   0x3ff800
#define CFG_WATCHPOINTS_1_hi_addr_RMW    CFG_WATCHPOINTS_1_hi_addr_ADDR32, CFG_WATCHPOINTS_1_hi_addr_SHAMT, CFG_WATCHPOINTS_1_hi_addr_MASK

#define CFG_WATCHPOINTS_1_rsvd_ADDR32 241
#define CFG_WATCHPOINTS_1_rsvd_SHAMT  22
#define CFG_WATCHPOINTS_1_rsvd_MASK   0x7fc00000
#define CFG_WATCHPOINTS_1_rsvd_RMW    CFG_WATCHPOINTS_1_rsvd_ADDR32, CFG_WATCHPOINTS_1_rsvd_SHAMT, CFG_WATCHPOINTS_1_rsvd_MASK

#define CFG_WATCHPOINTS_1_enable_ADDR32 241
#define CFG_WATCHPOINTS_1_enable_SHAMT  31
#define CFG_WATCHPOINTS_1_enable_MASK   0x80000000
#define CFG_WATCHPOINTS_1_enable_RMW    CFG_WATCHPOINTS_1_enable_ADDR32, CFG_WATCHPOINTS_1_enable_SHAMT, CFG_WATCHPOINTS_1_enable_MASK

#define CFG_WATCHPOINTS_2_lo_addr_ADDR32 242
#define CFG_WATCHPOINTS_2_lo_addr_SHAMT  0
#define CFG_WATCHPOINTS_2_lo_addr_MASK   0x7ff
#define CFG_WATCHPOINTS_2_lo_addr_RMW    CFG_WATCHPOINTS_2_lo_addr_ADDR32, CFG_WATCHPOINTS_2_lo_addr_SHAMT, CFG_WATCHPOINTS_2_lo_addr_MASK

#define CFG_WATCHPOINTS_2_hi_addr_ADDR32 242
#define CFG_WATCHPOINTS_2_hi_addr_SHAMT  11
#define CFG_WATCHPOINTS_2_hi_addr_MASK   0x3ff800
#define CFG_WATCHPOINTS_2_hi_addr_RMW    CFG_WATCHPOINTS_2_hi_addr_ADDR32, CFG_WATCHPOINTS_2_hi_addr_SHAMT, CFG_WATCHPOINTS_2_hi_addr_MASK

#define CFG_WATCHPOINTS_2_rsvd_ADDR32 242
#define CFG_WATCHPOINTS_2_rsvd_SHAMT  22
#define CFG_WATCHPOINTS_2_rsvd_MASK   0x7fc00000
#define CFG_WATCHPOINTS_2_rsvd_RMW    CFG_WATCHPOINTS_2_rsvd_ADDR32, CFG_WATCHPOINTS_2_rsvd_SHAMT, CFG_WATCHPOINTS_2_rsvd_MASK

#define CFG_WATCHPOINTS_2_enable_ADDR32 242
#define CFG_WATCHPOINTS_2_enable_SHAMT  31
#define CFG_WATCHPOINTS_2_enable_MASK   0x80000000
#define CFG_WATCHPOINTS_2_enable_RMW    CFG_WATCHPOINTS_2_enable_ADDR32, CFG_WATCHPOINTS_2_enable_SHAMT, CFG_WATCHPOINTS_2_enable_MASK

#define CFG_WATCHPOINTS_3_lo_addr_ADDR32 243
#define CFG_WATCHPOINTS_3_lo_addr_SHAMT  0
#define CFG_WATCHPOINTS_3_lo_addr_MASK   0x7ff
#define CFG_WATCHPOINTS_3_lo_addr_RMW    CFG_WATCHPOINTS_3_lo_addr_ADDR32, CFG_WATCHPOINTS_3_lo_addr_SHAMT, CFG_WATCHPOINTS_3_lo_addr_MASK

#define CFG_WATCHPOINTS_3_hi_addr_ADDR32 243
#define CFG_WATCHPOINTS_3_hi_addr_SHAMT  11
#define CFG_WATCHPOINTS_3_hi_addr_MASK   0x3ff800
#define CFG_WATCHPOINTS_3_hi_addr_RMW    CFG_WATCHPOINTS_3_hi_addr_ADDR32, CFG_WATCHPOINTS_3_hi_addr_SHAMT, CFG_WATCHPOINTS_3_hi_addr_MASK

#define CFG_WATCHPOINTS_3_rsvd_ADDR32 243
#define CFG_WATCHPOINTS_3_rsvd_SHAMT  22
#define CFG_WATCHPOINTS_3_rsvd_MASK   0x7fc00000
#define CFG_WATCHPOINTS_3_rsvd_RMW    CFG_WATCHPOINTS_3_rsvd_ADDR32, CFG_WATCHPOINTS_3_rsvd_SHAMT, CFG_WATCHPOINTS_3_rsvd_MASK

#define CFG_WATCHPOINTS_3_enable_ADDR32 243
#define CFG_WATCHPOINTS_3_enable_SHAMT  31
#define CFG_WATCHPOINTS_3_enable_MASK   0x80000000
#define CFG_WATCHPOINTS_3_enable_RMW    CFG_WATCHPOINTS_3_enable_ADDR32, CFG_WATCHPOINTS_3_enable_SHAMT, CFG_WATCHPOINTS_3_enable_MASK

#define DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_ADDR32 244
#define DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_SHAMT  0
#define DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_MASK   0x1
#define DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_RMW \
    DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_ADDR32, DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_SHAMT, DISABLE_IMPLIED_SRCA_FMT_SEC0_Base_MASK

#define DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_ADDR32 245
#define DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_SHAMT  0
#define DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_MASK   0x1
#define DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_RMW \
    DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_ADDR32, DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_SHAMT, DISABLE_IMPLIED_SRCA_FMT_SEC1_Base_MASK

#define DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_ADDR32 246
#define DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_SHAMT  0
#define DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_MASK   0x1
#define DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_RMW \
    DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_ADDR32, DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_SHAMT, DISABLE_IMPLIED_SRCA_FMT_SEC2_Base_MASK

#define DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_ADDR32 247
#define DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_SHAMT  0
#define DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_MASK   0x1
#define DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_RMW \
    DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_ADDR32, DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_SHAMT, DISABLE_IMPLIED_SRCA_FMT_SEC3_Base_MASK

#define DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_ADDR32 248
#define DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_SHAMT  0
#define DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_MASK   0x1
#define DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_RMW \
    DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_ADDR32, DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_SHAMT, DISABLE_IMPLIED_SRCB_FMT_SEC0_Base_MASK

#define DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_ADDR32 249
#define DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_SHAMT  0
#define DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_MASK   0x1
#define DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_RMW \
    DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_ADDR32, DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_SHAMT, DISABLE_IMPLIED_SRCB_FMT_SEC1_Base_MASK

#define DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_ADDR32 250
#define DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_SHAMT  0
#define DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_MASK   0x1
#define DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_RMW \
    DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_ADDR32, DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_SHAMT, DISABLE_IMPLIED_SRCB_FMT_SEC2_Base_MASK

#define DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_ADDR32 251
#define DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_SHAMT  0
#define DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_MASK   0x1
#define DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_RMW \
    DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_ADDR32, DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_SHAMT, DISABLE_IMPLIED_SRCB_FMT_SEC3_Base_MASK

#define SFPU_DEST_FMT_SEC0_Enable_ADDR32 252
#define SFPU_DEST_FMT_SEC0_Enable_SHAMT  0
#define SFPU_DEST_FMT_SEC0_Enable_MASK   0x1
#define SFPU_DEST_FMT_SEC0_Enable_RMW    SFPU_DEST_FMT_SEC0_Enable_ADDR32, SFPU_DEST_FMT_SEC0_Enable_SHAMT, SFPU_DEST_FMT_SEC0_Enable_MASK

#define SFPU_DEST_FMT_SEC0_Base_ADDR32 252
#define SFPU_DEST_FMT_SEC0_Base_SHAMT  1
#define SFPU_DEST_FMT_SEC0_Base_MASK   0x1e
#define SFPU_DEST_FMT_SEC0_Base_RMW    SFPU_DEST_FMT_SEC0_Base_ADDR32, SFPU_DEST_FMT_SEC0_Base_SHAMT, SFPU_DEST_FMT_SEC0_Base_MASK

#define SFPU_DEST_FMT_SEC1_Enable_ADDR32 253
#define SFPU_DEST_FMT_SEC1_Enable_SHAMT  0
#define SFPU_DEST_FMT_SEC1_Enable_MASK   0x1
#define SFPU_DEST_FMT_SEC1_Enable_RMW    SFPU_DEST_FMT_SEC1_Enable_ADDR32, SFPU_DEST_FMT_SEC1_Enable_SHAMT, SFPU_DEST_FMT_SEC1_Enable_MASK

#define SFPU_DEST_FMT_SEC1_Base_ADDR32 253
#define SFPU_DEST_FMT_SEC1_Base_SHAMT  1
#define SFPU_DEST_FMT_SEC1_Base_MASK   0x1e
#define SFPU_DEST_FMT_SEC1_Base_RMW    SFPU_DEST_FMT_SEC1_Base_ADDR32, SFPU_DEST_FMT_SEC1_Base_SHAMT, SFPU_DEST_FMT_SEC1_Base_MASK

#define SFPU_DEST_FMT_SEC2_Enable_ADDR32 254
#define SFPU_DEST_FMT_SEC2_Enable_SHAMT  0
#define SFPU_DEST_FMT_SEC2_Enable_MASK   0x1
#define SFPU_DEST_FMT_SEC2_Enable_RMW    SFPU_DEST_FMT_SEC2_Enable_ADDR32, SFPU_DEST_FMT_SEC2_Enable_SHAMT, SFPU_DEST_FMT_SEC2_Enable_MASK

#define SFPU_DEST_FMT_SEC2_Base_ADDR32 254
#define SFPU_DEST_FMT_SEC2_Base_SHAMT  1
#define SFPU_DEST_FMT_SEC2_Base_MASK   0x1e
#define SFPU_DEST_FMT_SEC2_Base_RMW    SFPU_DEST_FMT_SEC2_Base_ADDR32, SFPU_DEST_FMT_SEC2_Base_SHAMT, SFPU_DEST_FMT_SEC2_Base_MASK

#define SFPU_DEST_FMT_SEC3_Enable_ADDR32 255
#define SFPU_DEST_FMT_SEC3_Enable_SHAMT  0
#define SFPU_DEST_FMT_SEC3_Enable_MASK   0x1
#define SFPU_DEST_FMT_SEC3_Enable_RMW    SFPU_DEST_FMT_SEC3_Enable_ADDR32, SFPU_DEST_FMT_SEC3_Enable_SHAMT, SFPU_DEST_FMT_SEC3_Enable_MASK

#define SFPU_DEST_FMT_SEC3_Base_ADDR32 255
#define SFPU_DEST_FMT_SEC3_Base_SHAMT  1
#define SFPU_DEST_FMT_SEC3_Base_MASK   0x1e
#define SFPU_DEST_FMT_SEC3_Base_RMW    SFPU_DEST_FMT_SEC3_Base_ADDR32, SFPU_DEST_FMT_SEC3_Base_SHAMT, SFPU_DEST_FMT_SEC3_Base_MASK

#define CLR_DVALID_SEC0_SrcA_Disable_ADDR32 256
#define CLR_DVALID_SEC0_SrcA_Disable_SHAMT  0
#define CLR_DVALID_SEC0_SrcA_Disable_MASK   0x1
#define CLR_DVALID_SEC0_SrcA_Disable_RMW    CLR_DVALID_SEC0_SrcA_Disable_ADDR32, CLR_DVALID_SEC0_SrcA_Disable_SHAMT, CLR_DVALID_SEC0_SrcA_Disable_MASK

#define CLR_DVALID_SEC0_SrcB_Disable_ADDR32 256
#define CLR_DVALID_SEC0_SrcB_Disable_SHAMT  1
#define CLR_DVALID_SEC0_SrcB_Disable_MASK   0x2
#define CLR_DVALID_SEC0_SrcB_Disable_RMW    CLR_DVALID_SEC0_SrcB_Disable_ADDR32, CLR_DVALID_SEC0_SrcB_Disable_SHAMT, CLR_DVALID_SEC0_SrcB_Disable_MASK

#define CLR_DVALID_SEC1_SrcA_Disable_ADDR32 257
#define CLR_DVALID_SEC1_SrcA_Disable_SHAMT  0
#define CLR_DVALID_SEC1_SrcA_Disable_MASK   0x1
#define CLR_DVALID_SEC1_SrcA_Disable_RMW    CLR_DVALID_SEC1_SrcA_Disable_ADDR32, CLR_DVALID_SEC1_SrcA_Disable_SHAMT, CLR_DVALID_SEC1_SrcA_Disable_MASK

#define CLR_DVALID_SEC1_SrcB_Disable_ADDR32 257
#define CLR_DVALID_SEC1_SrcB_Disable_SHAMT  1
#define CLR_DVALID_SEC1_SrcB_Disable_MASK   0x2
#define CLR_DVALID_SEC1_SrcB_Disable_RMW    CLR_DVALID_SEC1_SrcB_Disable_ADDR32, CLR_DVALID_SEC1_SrcB_Disable_SHAMT, CLR_DVALID_SEC1_SrcB_Disable_MASK

#define CLR_DVALID_SEC2_SrcA_Disable_ADDR32 258
#define CLR_DVALID_SEC2_SrcA_Disable_SHAMT  0
#define CLR_DVALID_SEC2_SrcA_Disable_MASK   0x1
#define CLR_DVALID_SEC2_SrcA_Disable_RMW    CLR_DVALID_SEC2_SrcA_Disable_ADDR32, CLR_DVALID_SEC2_SrcA_Disable_SHAMT, CLR_DVALID_SEC2_SrcA_Disable_MASK

#define CLR_DVALID_SEC2_SrcB_Disable_ADDR32 258
#define CLR_DVALID_SEC2_SrcB_Disable_SHAMT  1
#define CLR_DVALID_SEC2_SrcB_Disable_MASK   0x2
#define CLR_DVALID_SEC2_SrcB_Disable_RMW    CLR_DVALID_SEC2_SrcB_Disable_ADDR32, CLR_DVALID_SEC2_SrcB_Disable_SHAMT, CLR_DVALID_SEC2_SrcB_Disable_MASK

#define CLR_DVALID_SEC3_SrcA_Disable_ADDR32 259
#define CLR_DVALID_SEC3_SrcA_Disable_SHAMT  0
#define CLR_DVALID_SEC3_SrcA_Disable_MASK   0x1
#define CLR_DVALID_SEC3_SrcA_Disable_RMW    CLR_DVALID_SEC3_SrcA_Disable_ADDR32, CLR_DVALID_SEC3_SrcA_Disable_SHAMT, CLR_DVALID_SEC3_SrcA_Disable_MASK

#define CLR_DVALID_SEC3_SrcB_Disable_ADDR32 259
#define CLR_DVALID_SEC3_SrcB_Disable_SHAMT  1
#define CLR_DVALID_SEC3_SrcB_Disable_MASK   0x2
#define CLR_DVALID_SEC3_SrcB_Disable_RMW    CLR_DVALID_SEC3_SrcB_Disable_ADDR32, CLR_DVALID_SEC3_SrcB_Disable_SHAMT, CLR_DVALID_SEC3_SrcB_Disable_MASK

#define FIDELITY_BASE_SEC0_Phase_ADDR32 260
#define FIDELITY_BASE_SEC0_Phase_SHAMT  0
#define FIDELITY_BASE_SEC0_Phase_MASK   0x3
#define FIDELITY_BASE_SEC0_Phase_RMW    FIDELITY_BASE_SEC0_Phase_ADDR32, FIDELITY_BASE_SEC0_Phase_SHAMT, FIDELITY_BASE_SEC0_Phase_MASK

#define FIDELITY_BASE_SEC1_Phase_ADDR32 261
#define FIDELITY_BASE_SEC1_Phase_SHAMT  0
#define FIDELITY_BASE_SEC1_Phase_MASK   0x3
#define FIDELITY_BASE_SEC1_Phase_RMW    FIDELITY_BASE_SEC1_Phase_ADDR32, FIDELITY_BASE_SEC1_Phase_SHAMT, FIDELITY_BASE_SEC1_Phase_MASK

#define FIDELITY_BASE_SEC2_Phase_ADDR32 262
#define FIDELITY_BASE_SEC2_Phase_SHAMT  0
#define FIDELITY_BASE_SEC2_Phase_MASK   0x3
#define FIDELITY_BASE_SEC2_Phase_RMW    FIDELITY_BASE_SEC2_Phase_ADDR32, FIDELITY_BASE_SEC2_Phase_SHAMT, FIDELITY_BASE_SEC2_Phase_MASK

#define FIDELITY_BASE_SEC3_Phase_ADDR32 263
#define FIDELITY_BASE_SEC3_Phase_SHAMT  0
#define FIDELITY_BASE_SEC3_Phase_MASK   0x3
#define FIDELITY_BASE_SEC3_Phase_RMW    FIDELITY_BASE_SEC3_Phase_ADDR32, FIDELITY_BASE_SEC3_Phase_SHAMT, FIDELITY_BASE_SEC3_Phase_MASK

#define ADDR_MOD_AB_SEC0_SrcAIncr_ADDR32 264
#define ADDR_MOD_AB_SEC0_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC0_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC0_SrcAIncr_RMW    ADDR_MOD_AB_SEC0_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC0_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC0_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC0_SrcACR_ADDR32 264
#define ADDR_MOD_AB_SEC0_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC0_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC0_SrcACR_RMW    ADDR_MOD_AB_SEC0_SrcACR_ADDR32, ADDR_MOD_AB_SEC0_SrcACR_SHAMT, ADDR_MOD_AB_SEC0_SrcACR_MASK

#define ADDR_MOD_AB_SEC0_SrcAClear_ADDR32 264
#define ADDR_MOD_AB_SEC0_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC0_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC0_SrcAClear_RMW    ADDR_MOD_AB_SEC0_SrcAClear_ADDR32, ADDR_MOD_AB_SEC0_SrcAClear_SHAMT, ADDR_MOD_AB_SEC0_SrcAClear_MASK

#define ADDR_MOD_AB_SEC0_SrcBIncr_ADDR32 264
#define ADDR_MOD_AB_SEC0_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC0_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC0_SrcBIncr_RMW    ADDR_MOD_AB_SEC0_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC0_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC0_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC0_SrcBCR_ADDR32 264
#define ADDR_MOD_AB_SEC0_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC0_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC0_SrcBCR_RMW    ADDR_MOD_AB_SEC0_SrcBCR_ADDR32, ADDR_MOD_AB_SEC0_SrcBCR_SHAMT, ADDR_MOD_AB_SEC0_SrcBCR_MASK

#define ADDR_MOD_AB_SEC0_SrcBClear_ADDR32 264
#define ADDR_MOD_AB_SEC0_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC0_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC0_SrcBClear_RMW    ADDR_MOD_AB_SEC0_SrcBClear_ADDR32, ADDR_MOD_AB_SEC0_SrcBClear_SHAMT, ADDR_MOD_AB_SEC0_SrcBClear_MASK

#define ADDR_MOD_AB_SEC1_SrcAIncr_ADDR32 265
#define ADDR_MOD_AB_SEC1_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC1_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC1_SrcAIncr_RMW    ADDR_MOD_AB_SEC1_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC1_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC1_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC1_SrcACR_ADDR32 265
#define ADDR_MOD_AB_SEC1_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC1_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC1_SrcACR_RMW    ADDR_MOD_AB_SEC1_SrcACR_ADDR32, ADDR_MOD_AB_SEC1_SrcACR_SHAMT, ADDR_MOD_AB_SEC1_SrcACR_MASK

#define ADDR_MOD_AB_SEC1_SrcAClear_ADDR32 265
#define ADDR_MOD_AB_SEC1_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC1_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC1_SrcAClear_RMW    ADDR_MOD_AB_SEC1_SrcAClear_ADDR32, ADDR_MOD_AB_SEC1_SrcAClear_SHAMT, ADDR_MOD_AB_SEC1_SrcAClear_MASK

#define ADDR_MOD_AB_SEC1_SrcBIncr_ADDR32 265
#define ADDR_MOD_AB_SEC1_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC1_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC1_SrcBIncr_RMW    ADDR_MOD_AB_SEC1_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC1_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC1_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC1_SrcBCR_ADDR32 265
#define ADDR_MOD_AB_SEC1_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC1_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC1_SrcBCR_RMW    ADDR_MOD_AB_SEC1_SrcBCR_ADDR32, ADDR_MOD_AB_SEC1_SrcBCR_SHAMT, ADDR_MOD_AB_SEC1_SrcBCR_MASK

#define ADDR_MOD_AB_SEC1_SrcBClear_ADDR32 265
#define ADDR_MOD_AB_SEC1_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC1_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC1_SrcBClear_RMW    ADDR_MOD_AB_SEC1_SrcBClear_ADDR32, ADDR_MOD_AB_SEC1_SrcBClear_SHAMT, ADDR_MOD_AB_SEC1_SrcBClear_MASK

#define ADDR_MOD_AB_SEC2_SrcAIncr_ADDR32 266
#define ADDR_MOD_AB_SEC2_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC2_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC2_SrcAIncr_RMW    ADDR_MOD_AB_SEC2_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC2_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC2_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC2_SrcACR_ADDR32 266
#define ADDR_MOD_AB_SEC2_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC2_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC2_SrcACR_RMW    ADDR_MOD_AB_SEC2_SrcACR_ADDR32, ADDR_MOD_AB_SEC2_SrcACR_SHAMT, ADDR_MOD_AB_SEC2_SrcACR_MASK

#define ADDR_MOD_AB_SEC2_SrcAClear_ADDR32 266
#define ADDR_MOD_AB_SEC2_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC2_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC2_SrcAClear_RMW    ADDR_MOD_AB_SEC2_SrcAClear_ADDR32, ADDR_MOD_AB_SEC2_SrcAClear_SHAMT, ADDR_MOD_AB_SEC2_SrcAClear_MASK

#define ADDR_MOD_AB_SEC2_SrcBIncr_ADDR32 266
#define ADDR_MOD_AB_SEC2_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC2_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC2_SrcBIncr_RMW    ADDR_MOD_AB_SEC2_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC2_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC2_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC2_SrcBCR_ADDR32 266
#define ADDR_MOD_AB_SEC2_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC2_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC2_SrcBCR_RMW    ADDR_MOD_AB_SEC2_SrcBCR_ADDR32, ADDR_MOD_AB_SEC2_SrcBCR_SHAMT, ADDR_MOD_AB_SEC2_SrcBCR_MASK

#define ADDR_MOD_AB_SEC2_SrcBClear_ADDR32 266
#define ADDR_MOD_AB_SEC2_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC2_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC2_SrcBClear_RMW    ADDR_MOD_AB_SEC2_SrcBClear_ADDR32, ADDR_MOD_AB_SEC2_SrcBClear_SHAMT, ADDR_MOD_AB_SEC2_SrcBClear_MASK

#define ADDR_MOD_AB_SEC3_SrcAIncr_ADDR32 267
#define ADDR_MOD_AB_SEC3_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC3_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC3_SrcAIncr_RMW    ADDR_MOD_AB_SEC3_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC3_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC3_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC3_SrcACR_ADDR32 267
#define ADDR_MOD_AB_SEC3_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC3_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC3_SrcACR_RMW    ADDR_MOD_AB_SEC3_SrcACR_ADDR32, ADDR_MOD_AB_SEC3_SrcACR_SHAMT, ADDR_MOD_AB_SEC3_SrcACR_MASK

#define ADDR_MOD_AB_SEC3_SrcAClear_ADDR32 267
#define ADDR_MOD_AB_SEC3_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC3_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC3_SrcAClear_RMW    ADDR_MOD_AB_SEC3_SrcAClear_ADDR32, ADDR_MOD_AB_SEC3_SrcAClear_SHAMT, ADDR_MOD_AB_SEC3_SrcAClear_MASK

#define ADDR_MOD_AB_SEC3_SrcBIncr_ADDR32 267
#define ADDR_MOD_AB_SEC3_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC3_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC3_SrcBIncr_RMW    ADDR_MOD_AB_SEC3_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC3_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC3_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC3_SrcBCR_ADDR32 267
#define ADDR_MOD_AB_SEC3_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC3_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC3_SrcBCR_RMW    ADDR_MOD_AB_SEC3_SrcBCR_ADDR32, ADDR_MOD_AB_SEC3_SrcBCR_SHAMT, ADDR_MOD_AB_SEC3_SrcBCR_MASK

#define ADDR_MOD_AB_SEC3_SrcBClear_ADDR32 267
#define ADDR_MOD_AB_SEC3_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC3_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC3_SrcBClear_RMW    ADDR_MOD_AB_SEC3_SrcBClear_ADDR32, ADDR_MOD_AB_SEC3_SrcBClear_SHAMT, ADDR_MOD_AB_SEC3_SrcBClear_MASK

#define ADDR_MOD_AB_SEC4_SrcAIncr_ADDR32 268
#define ADDR_MOD_AB_SEC4_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC4_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC4_SrcAIncr_RMW    ADDR_MOD_AB_SEC4_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC4_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC4_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC4_SrcACR_ADDR32 268
#define ADDR_MOD_AB_SEC4_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC4_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC4_SrcACR_RMW    ADDR_MOD_AB_SEC4_SrcACR_ADDR32, ADDR_MOD_AB_SEC4_SrcACR_SHAMT, ADDR_MOD_AB_SEC4_SrcACR_MASK

#define ADDR_MOD_AB_SEC4_SrcAClear_ADDR32 268
#define ADDR_MOD_AB_SEC4_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC4_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC4_SrcAClear_RMW    ADDR_MOD_AB_SEC4_SrcAClear_ADDR32, ADDR_MOD_AB_SEC4_SrcAClear_SHAMT, ADDR_MOD_AB_SEC4_SrcAClear_MASK

#define ADDR_MOD_AB_SEC4_SrcBIncr_ADDR32 268
#define ADDR_MOD_AB_SEC4_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC4_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC4_SrcBIncr_RMW    ADDR_MOD_AB_SEC4_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC4_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC4_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC4_SrcBCR_ADDR32 268
#define ADDR_MOD_AB_SEC4_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC4_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC4_SrcBCR_RMW    ADDR_MOD_AB_SEC4_SrcBCR_ADDR32, ADDR_MOD_AB_SEC4_SrcBCR_SHAMT, ADDR_MOD_AB_SEC4_SrcBCR_MASK

#define ADDR_MOD_AB_SEC4_SrcBClear_ADDR32 268
#define ADDR_MOD_AB_SEC4_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC4_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC4_SrcBClear_RMW    ADDR_MOD_AB_SEC4_SrcBClear_ADDR32, ADDR_MOD_AB_SEC4_SrcBClear_SHAMT, ADDR_MOD_AB_SEC4_SrcBClear_MASK

#define ADDR_MOD_AB_SEC5_SrcAIncr_ADDR32 269
#define ADDR_MOD_AB_SEC5_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC5_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC5_SrcAIncr_RMW    ADDR_MOD_AB_SEC5_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC5_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC5_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC5_SrcACR_ADDR32 269
#define ADDR_MOD_AB_SEC5_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC5_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC5_SrcACR_RMW    ADDR_MOD_AB_SEC5_SrcACR_ADDR32, ADDR_MOD_AB_SEC5_SrcACR_SHAMT, ADDR_MOD_AB_SEC5_SrcACR_MASK

#define ADDR_MOD_AB_SEC5_SrcAClear_ADDR32 269
#define ADDR_MOD_AB_SEC5_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC5_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC5_SrcAClear_RMW    ADDR_MOD_AB_SEC5_SrcAClear_ADDR32, ADDR_MOD_AB_SEC5_SrcAClear_SHAMT, ADDR_MOD_AB_SEC5_SrcAClear_MASK

#define ADDR_MOD_AB_SEC5_SrcBIncr_ADDR32 269
#define ADDR_MOD_AB_SEC5_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC5_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC5_SrcBIncr_RMW    ADDR_MOD_AB_SEC5_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC5_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC5_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC5_SrcBCR_ADDR32 269
#define ADDR_MOD_AB_SEC5_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC5_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC5_SrcBCR_RMW    ADDR_MOD_AB_SEC5_SrcBCR_ADDR32, ADDR_MOD_AB_SEC5_SrcBCR_SHAMT, ADDR_MOD_AB_SEC5_SrcBCR_MASK

#define ADDR_MOD_AB_SEC5_SrcBClear_ADDR32 269
#define ADDR_MOD_AB_SEC5_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC5_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC5_SrcBClear_RMW    ADDR_MOD_AB_SEC5_SrcBClear_ADDR32, ADDR_MOD_AB_SEC5_SrcBClear_SHAMT, ADDR_MOD_AB_SEC5_SrcBClear_MASK

#define ADDR_MOD_AB_SEC6_SrcAIncr_ADDR32 270
#define ADDR_MOD_AB_SEC6_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC6_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC6_SrcAIncr_RMW    ADDR_MOD_AB_SEC6_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC6_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC6_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC6_SrcACR_ADDR32 270
#define ADDR_MOD_AB_SEC6_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC6_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC6_SrcACR_RMW    ADDR_MOD_AB_SEC6_SrcACR_ADDR32, ADDR_MOD_AB_SEC6_SrcACR_SHAMT, ADDR_MOD_AB_SEC6_SrcACR_MASK

#define ADDR_MOD_AB_SEC6_SrcAClear_ADDR32 270
#define ADDR_MOD_AB_SEC6_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC6_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC6_SrcAClear_RMW    ADDR_MOD_AB_SEC6_SrcAClear_ADDR32, ADDR_MOD_AB_SEC6_SrcAClear_SHAMT, ADDR_MOD_AB_SEC6_SrcAClear_MASK

#define ADDR_MOD_AB_SEC6_SrcBIncr_ADDR32 270
#define ADDR_MOD_AB_SEC6_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC6_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC6_SrcBIncr_RMW    ADDR_MOD_AB_SEC6_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC6_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC6_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC6_SrcBCR_ADDR32 270
#define ADDR_MOD_AB_SEC6_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC6_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC6_SrcBCR_RMW    ADDR_MOD_AB_SEC6_SrcBCR_ADDR32, ADDR_MOD_AB_SEC6_SrcBCR_SHAMT, ADDR_MOD_AB_SEC6_SrcBCR_MASK

#define ADDR_MOD_AB_SEC6_SrcBClear_ADDR32 270
#define ADDR_MOD_AB_SEC6_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC6_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC6_SrcBClear_RMW    ADDR_MOD_AB_SEC6_SrcBClear_ADDR32, ADDR_MOD_AB_SEC6_SrcBClear_SHAMT, ADDR_MOD_AB_SEC6_SrcBClear_MASK

#define ADDR_MOD_AB_SEC7_SrcAIncr_ADDR32 271
#define ADDR_MOD_AB_SEC7_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC7_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC7_SrcAIncr_RMW    ADDR_MOD_AB_SEC7_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC7_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC7_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC7_SrcACR_ADDR32 271
#define ADDR_MOD_AB_SEC7_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC7_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC7_SrcACR_RMW    ADDR_MOD_AB_SEC7_SrcACR_ADDR32, ADDR_MOD_AB_SEC7_SrcACR_SHAMT, ADDR_MOD_AB_SEC7_SrcACR_MASK

#define ADDR_MOD_AB_SEC7_SrcAClear_ADDR32 271
#define ADDR_MOD_AB_SEC7_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC7_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC7_SrcAClear_RMW    ADDR_MOD_AB_SEC7_SrcAClear_ADDR32, ADDR_MOD_AB_SEC7_SrcAClear_SHAMT, ADDR_MOD_AB_SEC7_SrcAClear_MASK

#define ADDR_MOD_AB_SEC7_SrcBIncr_ADDR32 271
#define ADDR_MOD_AB_SEC7_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC7_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC7_SrcBIncr_RMW    ADDR_MOD_AB_SEC7_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC7_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC7_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC7_SrcBCR_ADDR32 271
#define ADDR_MOD_AB_SEC7_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC7_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC7_SrcBCR_RMW    ADDR_MOD_AB_SEC7_SrcBCR_ADDR32, ADDR_MOD_AB_SEC7_SrcBCR_SHAMT, ADDR_MOD_AB_SEC7_SrcBCR_MASK

#define ADDR_MOD_AB_SEC7_SrcBClear_ADDR32 271
#define ADDR_MOD_AB_SEC7_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC7_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC7_SrcBClear_RMW    ADDR_MOD_AB_SEC7_SrcBClear_ADDR32, ADDR_MOD_AB_SEC7_SrcBClear_SHAMT, ADDR_MOD_AB_SEC7_SrcBClear_MASK

#define ADDR_MOD_AB_SEC8_SrcAIncr_ADDR32 272
#define ADDR_MOD_AB_SEC8_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC8_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC8_SrcAIncr_RMW    ADDR_MOD_AB_SEC8_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC8_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC8_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC8_SrcACR_ADDR32 272
#define ADDR_MOD_AB_SEC8_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC8_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC8_SrcACR_RMW    ADDR_MOD_AB_SEC8_SrcACR_ADDR32, ADDR_MOD_AB_SEC8_SrcACR_SHAMT, ADDR_MOD_AB_SEC8_SrcACR_MASK

#define ADDR_MOD_AB_SEC8_SrcAClear_ADDR32 272
#define ADDR_MOD_AB_SEC8_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC8_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC8_SrcAClear_RMW    ADDR_MOD_AB_SEC8_SrcAClear_ADDR32, ADDR_MOD_AB_SEC8_SrcAClear_SHAMT, ADDR_MOD_AB_SEC8_SrcAClear_MASK

#define ADDR_MOD_AB_SEC8_SrcBIncr_ADDR32 272
#define ADDR_MOD_AB_SEC8_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC8_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC8_SrcBIncr_RMW    ADDR_MOD_AB_SEC8_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC8_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC8_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC8_SrcBCR_ADDR32 272
#define ADDR_MOD_AB_SEC8_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC8_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC8_SrcBCR_RMW    ADDR_MOD_AB_SEC8_SrcBCR_ADDR32, ADDR_MOD_AB_SEC8_SrcBCR_SHAMT, ADDR_MOD_AB_SEC8_SrcBCR_MASK

#define ADDR_MOD_AB_SEC8_SrcBClear_ADDR32 272
#define ADDR_MOD_AB_SEC8_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC8_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC8_SrcBClear_RMW    ADDR_MOD_AB_SEC8_SrcBClear_ADDR32, ADDR_MOD_AB_SEC8_SrcBClear_SHAMT, ADDR_MOD_AB_SEC8_SrcBClear_MASK

#define ADDR_MOD_AB_SEC9_SrcAIncr_ADDR32 273
#define ADDR_MOD_AB_SEC9_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC9_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC9_SrcAIncr_RMW    ADDR_MOD_AB_SEC9_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC9_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC9_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC9_SrcACR_ADDR32 273
#define ADDR_MOD_AB_SEC9_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC9_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC9_SrcACR_RMW    ADDR_MOD_AB_SEC9_SrcACR_ADDR32, ADDR_MOD_AB_SEC9_SrcACR_SHAMT, ADDR_MOD_AB_SEC9_SrcACR_MASK

#define ADDR_MOD_AB_SEC9_SrcAClear_ADDR32 273
#define ADDR_MOD_AB_SEC9_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC9_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC9_SrcAClear_RMW    ADDR_MOD_AB_SEC9_SrcAClear_ADDR32, ADDR_MOD_AB_SEC9_SrcAClear_SHAMT, ADDR_MOD_AB_SEC9_SrcAClear_MASK

#define ADDR_MOD_AB_SEC9_SrcBIncr_ADDR32 273
#define ADDR_MOD_AB_SEC9_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC9_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC9_SrcBIncr_RMW    ADDR_MOD_AB_SEC9_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC9_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC9_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC9_SrcBCR_ADDR32 273
#define ADDR_MOD_AB_SEC9_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC9_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC9_SrcBCR_RMW    ADDR_MOD_AB_SEC9_SrcBCR_ADDR32, ADDR_MOD_AB_SEC9_SrcBCR_SHAMT, ADDR_MOD_AB_SEC9_SrcBCR_MASK

#define ADDR_MOD_AB_SEC9_SrcBClear_ADDR32 273
#define ADDR_MOD_AB_SEC9_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC9_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC9_SrcBClear_RMW    ADDR_MOD_AB_SEC9_SrcBClear_ADDR32, ADDR_MOD_AB_SEC9_SrcBClear_SHAMT, ADDR_MOD_AB_SEC9_SrcBClear_MASK

#define ADDR_MOD_AB_SEC10_SrcAIncr_ADDR32 274
#define ADDR_MOD_AB_SEC10_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC10_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC10_SrcAIncr_RMW    ADDR_MOD_AB_SEC10_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC10_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC10_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC10_SrcACR_ADDR32 274
#define ADDR_MOD_AB_SEC10_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC10_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC10_SrcACR_RMW    ADDR_MOD_AB_SEC10_SrcACR_ADDR32, ADDR_MOD_AB_SEC10_SrcACR_SHAMT, ADDR_MOD_AB_SEC10_SrcACR_MASK

#define ADDR_MOD_AB_SEC10_SrcAClear_ADDR32 274
#define ADDR_MOD_AB_SEC10_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC10_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC10_SrcAClear_RMW    ADDR_MOD_AB_SEC10_SrcAClear_ADDR32, ADDR_MOD_AB_SEC10_SrcAClear_SHAMT, ADDR_MOD_AB_SEC10_SrcAClear_MASK

#define ADDR_MOD_AB_SEC10_SrcBIncr_ADDR32 274
#define ADDR_MOD_AB_SEC10_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC10_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC10_SrcBIncr_RMW    ADDR_MOD_AB_SEC10_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC10_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC10_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC10_SrcBCR_ADDR32 274
#define ADDR_MOD_AB_SEC10_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC10_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC10_SrcBCR_RMW    ADDR_MOD_AB_SEC10_SrcBCR_ADDR32, ADDR_MOD_AB_SEC10_SrcBCR_SHAMT, ADDR_MOD_AB_SEC10_SrcBCR_MASK

#define ADDR_MOD_AB_SEC10_SrcBClear_ADDR32 274
#define ADDR_MOD_AB_SEC10_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC10_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC10_SrcBClear_RMW    ADDR_MOD_AB_SEC10_SrcBClear_ADDR32, ADDR_MOD_AB_SEC10_SrcBClear_SHAMT, ADDR_MOD_AB_SEC10_SrcBClear_MASK

#define ADDR_MOD_AB_SEC11_SrcAIncr_ADDR32 275
#define ADDR_MOD_AB_SEC11_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC11_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC11_SrcAIncr_RMW    ADDR_MOD_AB_SEC11_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC11_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC11_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC11_SrcACR_ADDR32 275
#define ADDR_MOD_AB_SEC11_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC11_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC11_SrcACR_RMW    ADDR_MOD_AB_SEC11_SrcACR_ADDR32, ADDR_MOD_AB_SEC11_SrcACR_SHAMT, ADDR_MOD_AB_SEC11_SrcACR_MASK

#define ADDR_MOD_AB_SEC11_SrcAClear_ADDR32 275
#define ADDR_MOD_AB_SEC11_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC11_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC11_SrcAClear_RMW    ADDR_MOD_AB_SEC11_SrcAClear_ADDR32, ADDR_MOD_AB_SEC11_SrcAClear_SHAMT, ADDR_MOD_AB_SEC11_SrcAClear_MASK

#define ADDR_MOD_AB_SEC11_SrcBIncr_ADDR32 275
#define ADDR_MOD_AB_SEC11_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC11_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC11_SrcBIncr_RMW    ADDR_MOD_AB_SEC11_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC11_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC11_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC11_SrcBCR_ADDR32 275
#define ADDR_MOD_AB_SEC11_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC11_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC11_SrcBCR_RMW    ADDR_MOD_AB_SEC11_SrcBCR_ADDR32, ADDR_MOD_AB_SEC11_SrcBCR_SHAMT, ADDR_MOD_AB_SEC11_SrcBCR_MASK

#define ADDR_MOD_AB_SEC11_SrcBClear_ADDR32 275
#define ADDR_MOD_AB_SEC11_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC11_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC11_SrcBClear_RMW    ADDR_MOD_AB_SEC11_SrcBClear_ADDR32, ADDR_MOD_AB_SEC11_SrcBClear_SHAMT, ADDR_MOD_AB_SEC11_SrcBClear_MASK

#define ADDR_MOD_AB_SEC12_SrcAIncr_ADDR32 276
#define ADDR_MOD_AB_SEC12_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC12_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC12_SrcAIncr_RMW    ADDR_MOD_AB_SEC12_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC12_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC12_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC12_SrcACR_ADDR32 276
#define ADDR_MOD_AB_SEC12_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC12_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC12_SrcACR_RMW    ADDR_MOD_AB_SEC12_SrcACR_ADDR32, ADDR_MOD_AB_SEC12_SrcACR_SHAMT, ADDR_MOD_AB_SEC12_SrcACR_MASK

#define ADDR_MOD_AB_SEC12_SrcAClear_ADDR32 276
#define ADDR_MOD_AB_SEC12_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC12_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC12_SrcAClear_RMW    ADDR_MOD_AB_SEC12_SrcAClear_ADDR32, ADDR_MOD_AB_SEC12_SrcAClear_SHAMT, ADDR_MOD_AB_SEC12_SrcAClear_MASK

#define ADDR_MOD_AB_SEC12_SrcBIncr_ADDR32 276
#define ADDR_MOD_AB_SEC12_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC12_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC12_SrcBIncr_RMW    ADDR_MOD_AB_SEC12_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC12_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC12_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC12_SrcBCR_ADDR32 276
#define ADDR_MOD_AB_SEC12_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC12_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC12_SrcBCR_RMW    ADDR_MOD_AB_SEC12_SrcBCR_ADDR32, ADDR_MOD_AB_SEC12_SrcBCR_SHAMT, ADDR_MOD_AB_SEC12_SrcBCR_MASK

#define ADDR_MOD_AB_SEC12_SrcBClear_ADDR32 276
#define ADDR_MOD_AB_SEC12_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC12_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC12_SrcBClear_RMW    ADDR_MOD_AB_SEC12_SrcBClear_ADDR32, ADDR_MOD_AB_SEC12_SrcBClear_SHAMT, ADDR_MOD_AB_SEC12_SrcBClear_MASK

#define ADDR_MOD_AB_SEC13_SrcAIncr_ADDR32 277
#define ADDR_MOD_AB_SEC13_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC13_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC13_SrcAIncr_RMW    ADDR_MOD_AB_SEC13_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC13_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC13_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC13_SrcACR_ADDR32 277
#define ADDR_MOD_AB_SEC13_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC13_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC13_SrcACR_RMW    ADDR_MOD_AB_SEC13_SrcACR_ADDR32, ADDR_MOD_AB_SEC13_SrcACR_SHAMT, ADDR_MOD_AB_SEC13_SrcACR_MASK

#define ADDR_MOD_AB_SEC13_SrcAClear_ADDR32 277
#define ADDR_MOD_AB_SEC13_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC13_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC13_SrcAClear_RMW    ADDR_MOD_AB_SEC13_SrcAClear_ADDR32, ADDR_MOD_AB_SEC13_SrcAClear_SHAMT, ADDR_MOD_AB_SEC13_SrcAClear_MASK

#define ADDR_MOD_AB_SEC13_SrcBIncr_ADDR32 277
#define ADDR_MOD_AB_SEC13_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC13_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC13_SrcBIncr_RMW    ADDR_MOD_AB_SEC13_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC13_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC13_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC13_SrcBCR_ADDR32 277
#define ADDR_MOD_AB_SEC13_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC13_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC13_SrcBCR_RMW    ADDR_MOD_AB_SEC13_SrcBCR_ADDR32, ADDR_MOD_AB_SEC13_SrcBCR_SHAMT, ADDR_MOD_AB_SEC13_SrcBCR_MASK

#define ADDR_MOD_AB_SEC13_SrcBClear_ADDR32 277
#define ADDR_MOD_AB_SEC13_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC13_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC13_SrcBClear_RMW    ADDR_MOD_AB_SEC13_SrcBClear_ADDR32, ADDR_MOD_AB_SEC13_SrcBClear_SHAMT, ADDR_MOD_AB_SEC13_SrcBClear_MASK

#define ADDR_MOD_AB_SEC14_SrcAIncr_ADDR32 278
#define ADDR_MOD_AB_SEC14_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC14_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC14_SrcAIncr_RMW    ADDR_MOD_AB_SEC14_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC14_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC14_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC14_SrcACR_ADDR32 278
#define ADDR_MOD_AB_SEC14_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC14_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC14_SrcACR_RMW    ADDR_MOD_AB_SEC14_SrcACR_ADDR32, ADDR_MOD_AB_SEC14_SrcACR_SHAMT, ADDR_MOD_AB_SEC14_SrcACR_MASK

#define ADDR_MOD_AB_SEC14_SrcAClear_ADDR32 278
#define ADDR_MOD_AB_SEC14_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC14_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC14_SrcAClear_RMW    ADDR_MOD_AB_SEC14_SrcAClear_ADDR32, ADDR_MOD_AB_SEC14_SrcAClear_SHAMT, ADDR_MOD_AB_SEC14_SrcAClear_MASK

#define ADDR_MOD_AB_SEC14_SrcBIncr_ADDR32 278
#define ADDR_MOD_AB_SEC14_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC14_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC14_SrcBIncr_RMW    ADDR_MOD_AB_SEC14_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC14_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC14_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC14_SrcBCR_ADDR32 278
#define ADDR_MOD_AB_SEC14_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC14_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC14_SrcBCR_RMW    ADDR_MOD_AB_SEC14_SrcBCR_ADDR32, ADDR_MOD_AB_SEC14_SrcBCR_SHAMT, ADDR_MOD_AB_SEC14_SrcBCR_MASK

#define ADDR_MOD_AB_SEC14_SrcBClear_ADDR32 278
#define ADDR_MOD_AB_SEC14_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC14_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC14_SrcBClear_RMW    ADDR_MOD_AB_SEC14_SrcBClear_ADDR32, ADDR_MOD_AB_SEC14_SrcBClear_SHAMT, ADDR_MOD_AB_SEC14_SrcBClear_MASK

#define ADDR_MOD_AB_SEC15_SrcAIncr_ADDR32 279
#define ADDR_MOD_AB_SEC15_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC15_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC15_SrcAIncr_RMW    ADDR_MOD_AB_SEC15_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC15_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC15_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC15_SrcACR_ADDR32 279
#define ADDR_MOD_AB_SEC15_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC15_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC15_SrcACR_RMW    ADDR_MOD_AB_SEC15_SrcACR_ADDR32, ADDR_MOD_AB_SEC15_SrcACR_SHAMT, ADDR_MOD_AB_SEC15_SrcACR_MASK

#define ADDR_MOD_AB_SEC15_SrcAClear_ADDR32 279
#define ADDR_MOD_AB_SEC15_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC15_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC15_SrcAClear_RMW    ADDR_MOD_AB_SEC15_SrcAClear_ADDR32, ADDR_MOD_AB_SEC15_SrcAClear_SHAMT, ADDR_MOD_AB_SEC15_SrcAClear_MASK

#define ADDR_MOD_AB_SEC15_SrcBIncr_ADDR32 279
#define ADDR_MOD_AB_SEC15_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC15_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC15_SrcBIncr_RMW    ADDR_MOD_AB_SEC15_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC15_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC15_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC15_SrcBCR_ADDR32 279
#define ADDR_MOD_AB_SEC15_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC15_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC15_SrcBCR_RMW    ADDR_MOD_AB_SEC15_SrcBCR_ADDR32, ADDR_MOD_AB_SEC15_SrcBCR_SHAMT, ADDR_MOD_AB_SEC15_SrcBCR_MASK

#define ADDR_MOD_AB_SEC15_SrcBClear_ADDR32 279
#define ADDR_MOD_AB_SEC15_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC15_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC15_SrcBClear_RMW    ADDR_MOD_AB_SEC15_SrcBClear_ADDR32, ADDR_MOD_AB_SEC15_SrcBClear_SHAMT, ADDR_MOD_AB_SEC15_SrcBClear_MASK

#define ADDR_MOD_AB_SEC16_SrcAIncr_ADDR32 280
#define ADDR_MOD_AB_SEC16_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC16_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC16_SrcAIncr_RMW    ADDR_MOD_AB_SEC16_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC16_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC16_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC16_SrcACR_ADDR32 280
#define ADDR_MOD_AB_SEC16_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC16_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC16_SrcACR_RMW    ADDR_MOD_AB_SEC16_SrcACR_ADDR32, ADDR_MOD_AB_SEC16_SrcACR_SHAMT, ADDR_MOD_AB_SEC16_SrcACR_MASK

#define ADDR_MOD_AB_SEC16_SrcAClear_ADDR32 280
#define ADDR_MOD_AB_SEC16_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC16_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC16_SrcAClear_RMW    ADDR_MOD_AB_SEC16_SrcAClear_ADDR32, ADDR_MOD_AB_SEC16_SrcAClear_SHAMT, ADDR_MOD_AB_SEC16_SrcAClear_MASK

#define ADDR_MOD_AB_SEC16_SrcBIncr_ADDR32 280
#define ADDR_MOD_AB_SEC16_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC16_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC16_SrcBIncr_RMW    ADDR_MOD_AB_SEC16_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC16_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC16_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC16_SrcBCR_ADDR32 280
#define ADDR_MOD_AB_SEC16_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC16_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC16_SrcBCR_RMW    ADDR_MOD_AB_SEC16_SrcBCR_ADDR32, ADDR_MOD_AB_SEC16_SrcBCR_SHAMT, ADDR_MOD_AB_SEC16_SrcBCR_MASK

#define ADDR_MOD_AB_SEC16_SrcBClear_ADDR32 280
#define ADDR_MOD_AB_SEC16_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC16_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC16_SrcBClear_RMW    ADDR_MOD_AB_SEC16_SrcBClear_ADDR32, ADDR_MOD_AB_SEC16_SrcBClear_SHAMT, ADDR_MOD_AB_SEC16_SrcBClear_MASK

#define ADDR_MOD_AB_SEC17_SrcAIncr_ADDR32 281
#define ADDR_MOD_AB_SEC17_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC17_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC17_SrcAIncr_RMW    ADDR_MOD_AB_SEC17_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC17_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC17_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC17_SrcACR_ADDR32 281
#define ADDR_MOD_AB_SEC17_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC17_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC17_SrcACR_RMW    ADDR_MOD_AB_SEC17_SrcACR_ADDR32, ADDR_MOD_AB_SEC17_SrcACR_SHAMT, ADDR_MOD_AB_SEC17_SrcACR_MASK

#define ADDR_MOD_AB_SEC17_SrcAClear_ADDR32 281
#define ADDR_MOD_AB_SEC17_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC17_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC17_SrcAClear_RMW    ADDR_MOD_AB_SEC17_SrcAClear_ADDR32, ADDR_MOD_AB_SEC17_SrcAClear_SHAMT, ADDR_MOD_AB_SEC17_SrcAClear_MASK

#define ADDR_MOD_AB_SEC17_SrcBIncr_ADDR32 281
#define ADDR_MOD_AB_SEC17_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC17_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC17_SrcBIncr_RMW    ADDR_MOD_AB_SEC17_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC17_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC17_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC17_SrcBCR_ADDR32 281
#define ADDR_MOD_AB_SEC17_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC17_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC17_SrcBCR_RMW    ADDR_MOD_AB_SEC17_SrcBCR_ADDR32, ADDR_MOD_AB_SEC17_SrcBCR_SHAMT, ADDR_MOD_AB_SEC17_SrcBCR_MASK

#define ADDR_MOD_AB_SEC17_SrcBClear_ADDR32 281
#define ADDR_MOD_AB_SEC17_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC17_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC17_SrcBClear_RMW    ADDR_MOD_AB_SEC17_SrcBClear_ADDR32, ADDR_MOD_AB_SEC17_SrcBClear_SHAMT, ADDR_MOD_AB_SEC17_SrcBClear_MASK

#define ADDR_MOD_AB_SEC18_SrcAIncr_ADDR32 282
#define ADDR_MOD_AB_SEC18_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC18_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC18_SrcAIncr_RMW    ADDR_MOD_AB_SEC18_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC18_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC18_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC18_SrcACR_ADDR32 282
#define ADDR_MOD_AB_SEC18_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC18_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC18_SrcACR_RMW    ADDR_MOD_AB_SEC18_SrcACR_ADDR32, ADDR_MOD_AB_SEC18_SrcACR_SHAMT, ADDR_MOD_AB_SEC18_SrcACR_MASK

#define ADDR_MOD_AB_SEC18_SrcAClear_ADDR32 282
#define ADDR_MOD_AB_SEC18_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC18_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC18_SrcAClear_RMW    ADDR_MOD_AB_SEC18_SrcAClear_ADDR32, ADDR_MOD_AB_SEC18_SrcAClear_SHAMT, ADDR_MOD_AB_SEC18_SrcAClear_MASK

#define ADDR_MOD_AB_SEC18_SrcBIncr_ADDR32 282
#define ADDR_MOD_AB_SEC18_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC18_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC18_SrcBIncr_RMW    ADDR_MOD_AB_SEC18_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC18_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC18_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC18_SrcBCR_ADDR32 282
#define ADDR_MOD_AB_SEC18_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC18_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC18_SrcBCR_RMW    ADDR_MOD_AB_SEC18_SrcBCR_ADDR32, ADDR_MOD_AB_SEC18_SrcBCR_SHAMT, ADDR_MOD_AB_SEC18_SrcBCR_MASK

#define ADDR_MOD_AB_SEC18_SrcBClear_ADDR32 282
#define ADDR_MOD_AB_SEC18_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC18_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC18_SrcBClear_RMW    ADDR_MOD_AB_SEC18_SrcBClear_ADDR32, ADDR_MOD_AB_SEC18_SrcBClear_SHAMT, ADDR_MOD_AB_SEC18_SrcBClear_MASK

#define ADDR_MOD_AB_SEC19_SrcAIncr_ADDR32 283
#define ADDR_MOD_AB_SEC19_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC19_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC19_SrcAIncr_RMW    ADDR_MOD_AB_SEC19_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC19_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC19_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC19_SrcACR_ADDR32 283
#define ADDR_MOD_AB_SEC19_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC19_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC19_SrcACR_RMW    ADDR_MOD_AB_SEC19_SrcACR_ADDR32, ADDR_MOD_AB_SEC19_SrcACR_SHAMT, ADDR_MOD_AB_SEC19_SrcACR_MASK

#define ADDR_MOD_AB_SEC19_SrcAClear_ADDR32 283
#define ADDR_MOD_AB_SEC19_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC19_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC19_SrcAClear_RMW    ADDR_MOD_AB_SEC19_SrcAClear_ADDR32, ADDR_MOD_AB_SEC19_SrcAClear_SHAMT, ADDR_MOD_AB_SEC19_SrcAClear_MASK

#define ADDR_MOD_AB_SEC19_SrcBIncr_ADDR32 283
#define ADDR_MOD_AB_SEC19_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC19_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC19_SrcBIncr_RMW    ADDR_MOD_AB_SEC19_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC19_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC19_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC19_SrcBCR_ADDR32 283
#define ADDR_MOD_AB_SEC19_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC19_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC19_SrcBCR_RMW    ADDR_MOD_AB_SEC19_SrcBCR_ADDR32, ADDR_MOD_AB_SEC19_SrcBCR_SHAMT, ADDR_MOD_AB_SEC19_SrcBCR_MASK

#define ADDR_MOD_AB_SEC19_SrcBClear_ADDR32 283
#define ADDR_MOD_AB_SEC19_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC19_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC19_SrcBClear_RMW    ADDR_MOD_AB_SEC19_SrcBClear_ADDR32, ADDR_MOD_AB_SEC19_SrcBClear_SHAMT, ADDR_MOD_AB_SEC19_SrcBClear_MASK

#define ADDR_MOD_AB_SEC20_SrcAIncr_ADDR32 284
#define ADDR_MOD_AB_SEC20_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC20_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC20_SrcAIncr_RMW    ADDR_MOD_AB_SEC20_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC20_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC20_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC20_SrcACR_ADDR32 284
#define ADDR_MOD_AB_SEC20_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC20_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC20_SrcACR_RMW    ADDR_MOD_AB_SEC20_SrcACR_ADDR32, ADDR_MOD_AB_SEC20_SrcACR_SHAMT, ADDR_MOD_AB_SEC20_SrcACR_MASK

#define ADDR_MOD_AB_SEC20_SrcAClear_ADDR32 284
#define ADDR_MOD_AB_SEC20_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC20_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC20_SrcAClear_RMW    ADDR_MOD_AB_SEC20_SrcAClear_ADDR32, ADDR_MOD_AB_SEC20_SrcAClear_SHAMT, ADDR_MOD_AB_SEC20_SrcAClear_MASK

#define ADDR_MOD_AB_SEC20_SrcBIncr_ADDR32 284
#define ADDR_MOD_AB_SEC20_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC20_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC20_SrcBIncr_RMW    ADDR_MOD_AB_SEC20_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC20_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC20_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC20_SrcBCR_ADDR32 284
#define ADDR_MOD_AB_SEC20_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC20_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC20_SrcBCR_RMW    ADDR_MOD_AB_SEC20_SrcBCR_ADDR32, ADDR_MOD_AB_SEC20_SrcBCR_SHAMT, ADDR_MOD_AB_SEC20_SrcBCR_MASK

#define ADDR_MOD_AB_SEC20_SrcBClear_ADDR32 284
#define ADDR_MOD_AB_SEC20_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC20_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC20_SrcBClear_RMW    ADDR_MOD_AB_SEC20_SrcBClear_ADDR32, ADDR_MOD_AB_SEC20_SrcBClear_SHAMT, ADDR_MOD_AB_SEC20_SrcBClear_MASK

#define ADDR_MOD_AB_SEC21_SrcAIncr_ADDR32 285
#define ADDR_MOD_AB_SEC21_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC21_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC21_SrcAIncr_RMW    ADDR_MOD_AB_SEC21_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC21_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC21_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC21_SrcACR_ADDR32 285
#define ADDR_MOD_AB_SEC21_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC21_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC21_SrcACR_RMW    ADDR_MOD_AB_SEC21_SrcACR_ADDR32, ADDR_MOD_AB_SEC21_SrcACR_SHAMT, ADDR_MOD_AB_SEC21_SrcACR_MASK

#define ADDR_MOD_AB_SEC21_SrcAClear_ADDR32 285
#define ADDR_MOD_AB_SEC21_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC21_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC21_SrcAClear_RMW    ADDR_MOD_AB_SEC21_SrcAClear_ADDR32, ADDR_MOD_AB_SEC21_SrcAClear_SHAMT, ADDR_MOD_AB_SEC21_SrcAClear_MASK

#define ADDR_MOD_AB_SEC21_SrcBIncr_ADDR32 285
#define ADDR_MOD_AB_SEC21_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC21_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC21_SrcBIncr_RMW    ADDR_MOD_AB_SEC21_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC21_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC21_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC21_SrcBCR_ADDR32 285
#define ADDR_MOD_AB_SEC21_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC21_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC21_SrcBCR_RMW    ADDR_MOD_AB_SEC21_SrcBCR_ADDR32, ADDR_MOD_AB_SEC21_SrcBCR_SHAMT, ADDR_MOD_AB_SEC21_SrcBCR_MASK

#define ADDR_MOD_AB_SEC21_SrcBClear_ADDR32 285
#define ADDR_MOD_AB_SEC21_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC21_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC21_SrcBClear_RMW    ADDR_MOD_AB_SEC21_SrcBClear_ADDR32, ADDR_MOD_AB_SEC21_SrcBClear_SHAMT, ADDR_MOD_AB_SEC21_SrcBClear_MASK

#define ADDR_MOD_AB_SEC22_SrcAIncr_ADDR32 286
#define ADDR_MOD_AB_SEC22_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC22_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC22_SrcAIncr_RMW    ADDR_MOD_AB_SEC22_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC22_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC22_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC22_SrcACR_ADDR32 286
#define ADDR_MOD_AB_SEC22_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC22_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC22_SrcACR_RMW    ADDR_MOD_AB_SEC22_SrcACR_ADDR32, ADDR_MOD_AB_SEC22_SrcACR_SHAMT, ADDR_MOD_AB_SEC22_SrcACR_MASK

#define ADDR_MOD_AB_SEC22_SrcAClear_ADDR32 286
#define ADDR_MOD_AB_SEC22_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC22_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC22_SrcAClear_RMW    ADDR_MOD_AB_SEC22_SrcAClear_ADDR32, ADDR_MOD_AB_SEC22_SrcAClear_SHAMT, ADDR_MOD_AB_SEC22_SrcAClear_MASK

#define ADDR_MOD_AB_SEC22_SrcBIncr_ADDR32 286
#define ADDR_MOD_AB_SEC22_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC22_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC22_SrcBIncr_RMW    ADDR_MOD_AB_SEC22_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC22_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC22_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC22_SrcBCR_ADDR32 286
#define ADDR_MOD_AB_SEC22_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC22_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC22_SrcBCR_RMW    ADDR_MOD_AB_SEC22_SrcBCR_ADDR32, ADDR_MOD_AB_SEC22_SrcBCR_SHAMT, ADDR_MOD_AB_SEC22_SrcBCR_MASK

#define ADDR_MOD_AB_SEC22_SrcBClear_ADDR32 286
#define ADDR_MOD_AB_SEC22_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC22_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC22_SrcBClear_RMW    ADDR_MOD_AB_SEC22_SrcBClear_ADDR32, ADDR_MOD_AB_SEC22_SrcBClear_SHAMT, ADDR_MOD_AB_SEC22_SrcBClear_MASK

#define ADDR_MOD_AB_SEC23_SrcAIncr_ADDR32 287
#define ADDR_MOD_AB_SEC23_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC23_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC23_SrcAIncr_RMW    ADDR_MOD_AB_SEC23_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC23_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC23_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC23_SrcACR_ADDR32 287
#define ADDR_MOD_AB_SEC23_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC23_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC23_SrcACR_RMW    ADDR_MOD_AB_SEC23_SrcACR_ADDR32, ADDR_MOD_AB_SEC23_SrcACR_SHAMT, ADDR_MOD_AB_SEC23_SrcACR_MASK

#define ADDR_MOD_AB_SEC23_SrcAClear_ADDR32 287
#define ADDR_MOD_AB_SEC23_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC23_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC23_SrcAClear_RMW    ADDR_MOD_AB_SEC23_SrcAClear_ADDR32, ADDR_MOD_AB_SEC23_SrcAClear_SHAMT, ADDR_MOD_AB_SEC23_SrcAClear_MASK

#define ADDR_MOD_AB_SEC23_SrcBIncr_ADDR32 287
#define ADDR_MOD_AB_SEC23_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC23_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC23_SrcBIncr_RMW    ADDR_MOD_AB_SEC23_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC23_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC23_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC23_SrcBCR_ADDR32 287
#define ADDR_MOD_AB_SEC23_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC23_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC23_SrcBCR_RMW    ADDR_MOD_AB_SEC23_SrcBCR_ADDR32, ADDR_MOD_AB_SEC23_SrcBCR_SHAMT, ADDR_MOD_AB_SEC23_SrcBCR_MASK

#define ADDR_MOD_AB_SEC23_SrcBClear_ADDR32 287
#define ADDR_MOD_AB_SEC23_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC23_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC23_SrcBClear_RMW    ADDR_MOD_AB_SEC23_SrcBClear_ADDR32, ADDR_MOD_AB_SEC23_SrcBClear_SHAMT, ADDR_MOD_AB_SEC23_SrcBClear_MASK

#define ADDR_MOD_AB_SEC24_SrcAIncr_ADDR32 288
#define ADDR_MOD_AB_SEC24_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC24_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC24_SrcAIncr_RMW    ADDR_MOD_AB_SEC24_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC24_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC24_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC24_SrcACR_ADDR32 288
#define ADDR_MOD_AB_SEC24_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC24_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC24_SrcACR_RMW    ADDR_MOD_AB_SEC24_SrcACR_ADDR32, ADDR_MOD_AB_SEC24_SrcACR_SHAMT, ADDR_MOD_AB_SEC24_SrcACR_MASK

#define ADDR_MOD_AB_SEC24_SrcAClear_ADDR32 288
#define ADDR_MOD_AB_SEC24_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC24_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC24_SrcAClear_RMW    ADDR_MOD_AB_SEC24_SrcAClear_ADDR32, ADDR_MOD_AB_SEC24_SrcAClear_SHAMT, ADDR_MOD_AB_SEC24_SrcAClear_MASK

#define ADDR_MOD_AB_SEC24_SrcBIncr_ADDR32 288
#define ADDR_MOD_AB_SEC24_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC24_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC24_SrcBIncr_RMW    ADDR_MOD_AB_SEC24_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC24_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC24_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC24_SrcBCR_ADDR32 288
#define ADDR_MOD_AB_SEC24_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC24_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC24_SrcBCR_RMW    ADDR_MOD_AB_SEC24_SrcBCR_ADDR32, ADDR_MOD_AB_SEC24_SrcBCR_SHAMT, ADDR_MOD_AB_SEC24_SrcBCR_MASK

#define ADDR_MOD_AB_SEC24_SrcBClear_ADDR32 288
#define ADDR_MOD_AB_SEC24_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC24_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC24_SrcBClear_RMW    ADDR_MOD_AB_SEC24_SrcBClear_ADDR32, ADDR_MOD_AB_SEC24_SrcBClear_SHAMT, ADDR_MOD_AB_SEC24_SrcBClear_MASK

#define ADDR_MOD_AB_SEC25_SrcAIncr_ADDR32 289
#define ADDR_MOD_AB_SEC25_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC25_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC25_SrcAIncr_RMW    ADDR_MOD_AB_SEC25_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC25_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC25_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC25_SrcACR_ADDR32 289
#define ADDR_MOD_AB_SEC25_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC25_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC25_SrcACR_RMW    ADDR_MOD_AB_SEC25_SrcACR_ADDR32, ADDR_MOD_AB_SEC25_SrcACR_SHAMT, ADDR_MOD_AB_SEC25_SrcACR_MASK

#define ADDR_MOD_AB_SEC25_SrcAClear_ADDR32 289
#define ADDR_MOD_AB_SEC25_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC25_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC25_SrcAClear_RMW    ADDR_MOD_AB_SEC25_SrcAClear_ADDR32, ADDR_MOD_AB_SEC25_SrcAClear_SHAMT, ADDR_MOD_AB_SEC25_SrcAClear_MASK

#define ADDR_MOD_AB_SEC25_SrcBIncr_ADDR32 289
#define ADDR_MOD_AB_SEC25_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC25_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC25_SrcBIncr_RMW    ADDR_MOD_AB_SEC25_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC25_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC25_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC25_SrcBCR_ADDR32 289
#define ADDR_MOD_AB_SEC25_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC25_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC25_SrcBCR_RMW    ADDR_MOD_AB_SEC25_SrcBCR_ADDR32, ADDR_MOD_AB_SEC25_SrcBCR_SHAMT, ADDR_MOD_AB_SEC25_SrcBCR_MASK

#define ADDR_MOD_AB_SEC25_SrcBClear_ADDR32 289
#define ADDR_MOD_AB_SEC25_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC25_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC25_SrcBClear_RMW    ADDR_MOD_AB_SEC25_SrcBClear_ADDR32, ADDR_MOD_AB_SEC25_SrcBClear_SHAMT, ADDR_MOD_AB_SEC25_SrcBClear_MASK

#define ADDR_MOD_AB_SEC26_SrcAIncr_ADDR32 290
#define ADDR_MOD_AB_SEC26_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC26_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC26_SrcAIncr_RMW    ADDR_MOD_AB_SEC26_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC26_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC26_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC26_SrcACR_ADDR32 290
#define ADDR_MOD_AB_SEC26_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC26_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC26_SrcACR_RMW    ADDR_MOD_AB_SEC26_SrcACR_ADDR32, ADDR_MOD_AB_SEC26_SrcACR_SHAMT, ADDR_MOD_AB_SEC26_SrcACR_MASK

#define ADDR_MOD_AB_SEC26_SrcAClear_ADDR32 290
#define ADDR_MOD_AB_SEC26_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC26_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC26_SrcAClear_RMW    ADDR_MOD_AB_SEC26_SrcAClear_ADDR32, ADDR_MOD_AB_SEC26_SrcAClear_SHAMT, ADDR_MOD_AB_SEC26_SrcAClear_MASK

#define ADDR_MOD_AB_SEC26_SrcBIncr_ADDR32 290
#define ADDR_MOD_AB_SEC26_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC26_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC26_SrcBIncr_RMW    ADDR_MOD_AB_SEC26_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC26_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC26_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC26_SrcBCR_ADDR32 290
#define ADDR_MOD_AB_SEC26_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC26_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC26_SrcBCR_RMW    ADDR_MOD_AB_SEC26_SrcBCR_ADDR32, ADDR_MOD_AB_SEC26_SrcBCR_SHAMT, ADDR_MOD_AB_SEC26_SrcBCR_MASK

#define ADDR_MOD_AB_SEC26_SrcBClear_ADDR32 290
#define ADDR_MOD_AB_SEC26_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC26_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC26_SrcBClear_RMW    ADDR_MOD_AB_SEC26_SrcBClear_ADDR32, ADDR_MOD_AB_SEC26_SrcBClear_SHAMT, ADDR_MOD_AB_SEC26_SrcBClear_MASK

#define ADDR_MOD_AB_SEC27_SrcAIncr_ADDR32 291
#define ADDR_MOD_AB_SEC27_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC27_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC27_SrcAIncr_RMW    ADDR_MOD_AB_SEC27_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC27_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC27_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC27_SrcACR_ADDR32 291
#define ADDR_MOD_AB_SEC27_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC27_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC27_SrcACR_RMW    ADDR_MOD_AB_SEC27_SrcACR_ADDR32, ADDR_MOD_AB_SEC27_SrcACR_SHAMT, ADDR_MOD_AB_SEC27_SrcACR_MASK

#define ADDR_MOD_AB_SEC27_SrcAClear_ADDR32 291
#define ADDR_MOD_AB_SEC27_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC27_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC27_SrcAClear_RMW    ADDR_MOD_AB_SEC27_SrcAClear_ADDR32, ADDR_MOD_AB_SEC27_SrcAClear_SHAMT, ADDR_MOD_AB_SEC27_SrcAClear_MASK

#define ADDR_MOD_AB_SEC27_SrcBIncr_ADDR32 291
#define ADDR_MOD_AB_SEC27_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC27_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC27_SrcBIncr_RMW    ADDR_MOD_AB_SEC27_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC27_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC27_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC27_SrcBCR_ADDR32 291
#define ADDR_MOD_AB_SEC27_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC27_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC27_SrcBCR_RMW    ADDR_MOD_AB_SEC27_SrcBCR_ADDR32, ADDR_MOD_AB_SEC27_SrcBCR_SHAMT, ADDR_MOD_AB_SEC27_SrcBCR_MASK

#define ADDR_MOD_AB_SEC27_SrcBClear_ADDR32 291
#define ADDR_MOD_AB_SEC27_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC27_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC27_SrcBClear_RMW    ADDR_MOD_AB_SEC27_SrcBClear_ADDR32, ADDR_MOD_AB_SEC27_SrcBClear_SHAMT, ADDR_MOD_AB_SEC27_SrcBClear_MASK

#define ADDR_MOD_AB_SEC28_SrcAIncr_ADDR32 292
#define ADDR_MOD_AB_SEC28_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC28_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC28_SrcAIncr_RMW    ADDR_MOD_AB_SEC28_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC28_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC28_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC28_SrcACR_ADDR32 292
#define ADDR_MOD_AB_SEC28_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC28_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC28_SrcACR_RMW    ADDR_MOD_AB_SEC28_SrcACR_ADDR32, ADDR_MOD_AB_SEC28_SrcACR_SHAMT, ADDR_MOD_AB_SEC28_SrcACR_MASK

#define ADDR_MOD_AB_SEC28_SrcAClear_ADDR32 292
#define ADDR_MOD_AB_SEC28_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC28_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC28_SrcAClear_RMW    ADDR_MOD_AB_SEC28_SrcAClear_ADDR32, ADDR_MOD_AB_SEC28_SrcAClear_SHAMT, ADDR_MOD_AB_SEC28_SrcAClear_MASK

#define ADDR_MOD_AB_SEC28_SrcBIncr_ADDR32 292
#define ADDR_MOD_AB_SEC28_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC28_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC28_SrcBIncr_RMW    ADDR_MOD_AB_SEC28_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC28_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC28_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC28_SrcBCR_ADDR32 292
#define ADDR_MOD_AB_SEC28_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC28_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC28_SrcBCR_RMW    ADDR_MOD_AB_SEC28_SrcBCR_ADDR32, ADDR_MOD_AB_SEC28_SrcBCR_SHAMT, ADDR_MOD_AB_SEC28_SrcBCR_MASK

#define ADDR_MOD_AB_SEC28_SrcBClear_ADDR32 292
#define ADDR_MOD_AB_SEC28_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC28_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC28_SrcBClear_RMW    ADDR_MOD_AB_SEC28_SrcBClear_ADDR32, ADDR_MOD_AB_SEC28_SrcBClear_SHAMT, ADDR_MOD_AB_SEC28_SrcBClear_MASK

#define ADDR_MOD_AB_SEC29_SrcAIncr_ADDR32 293
#define ADDR_MOD_AB_SEC29_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC29_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC29_SrcAIncr_RMW    ADDR_MOD_AB_SEC29_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC29_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC29_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC29_SrcACR_ADDR32 293
#define ADDR_MOD_AB_SEC29_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC29_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC29_SrcACR_RMW    ADDR_MOD_AB_SEC29_SrcACR_ADDR32, ADDR_MOD_AB_SEC29_SrcACR_SHAMT, ADDR_MOD_AB_SEC29_SrcACR_MASK

#define ADDR_MOD_AB_SEC29_SrcAClear_ADDR32 293
#define ADDR_MOD_AB_SEC29_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC29_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC29_SrcAClear_RMW    ADDR_MOD_AB_SEC29_SrcAClear_ADDR32, ADDR_MOD_AB_SEC29_SrcAClear_SHAMT, ADDR_MOD_AB_SEC29_SrcAClear_MASK

#define ADDR_MOD_AB_SEC29_SrcBIncr_ADDR32 293
#define ADDR_MOD_AB_SEC29_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC29_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC29_SrcBIncr_RMW    ADDR_MOD_AB_SEC29_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC29_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC29_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC29_SrcBCR_ADDR32 293
#define ADDR_MOD_AB_SEC29_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC29_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC29_SrcBCR_RMW    ADDR_MOD_AB_SEC29_SrcBCR_ADDR32, ADDR_MOD_AB_SEC29_SrcBCR_SHAMT, ADDR_MOD_AB_SEC29_SrcBCR_MASK

#define ADDR_MOD_AB_SEC29_SrcBClear_ADDR32 293
#define ADDR_MOD_AB_SEC29_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC29_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC29_SrcBClear_RMW    ADDR_MOD_AB_SEC29_SrcBClear_ADDR32, ADDR_MOD_AB_SEC29_SrcBClear_SHAMT, ADDR_MOD_AB_SEC29_SrcBClear_MASK

#define ADDR_MOD_AB_SEC30_SrcAIncr_ADDR32 294
#define ADDR_MOD_AB_SEC30_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC30_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC30_SrcAIncr_RMW    ADDR_MOD_AB_SEC30_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC30_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC30_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC30_SrcACR_ADDR32 294
#define ADDR_MOD_AB_SEC30_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC30_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC30_SrcACR_RMW    ADDR_MOD_AB_SEC30_SrcACR_ADDR32, ADDR_MOD_AB_SEC30_SrcACR_SHAMT, ADDR_MOD_AB_SEC30_SrcACR_MASK

#define ADDR_MOD_AB_SEC30_SrcAClear_ADDR32 294
#define ADDR_MOD_AB_SEC30_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC30_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC30_SrcAClear_RMW    ADDR_MOD_AB_SEC30_SrcAClear_ADDR32, ADDR_MOD_AB_SEC30_SrcAClear_SHAMT, ADDR_MOD_AB_SEC30_SrcAClear_MASK

#define ADDR_MOD_AB_SEC30_SrcBIncr_ADDR32 294
#define ADDR_MOD_AB_SEC30_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC30_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC30_SrcBIncr_RMW    ADDR_MOD_AB_SEC30_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC30_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC30_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC30_SrcBCR_ADDR32 294
#define ADDR_MOD_AB_SEC30_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC30_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC30_SrcBCR_RMW    ADDR_MOD_AB_SEC30_SrcBCR_ADDR32, ADDR_MOD_AB_SEC30_SrcBCR_SHAMT, ADDR_MOD_AB_SEC30_SrcBCR_MASK

#define ADDR_MOD_AB_SEC30_SrcBClear_ADDR32 294
#define ADDR_MOD_AB_SEC30_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC30_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC30_SrcBClear_RMW    ADDR_MOD_AB_SEC30_SrcBClear_ADDR32, ADDR_MOD_AB_SEC30_SrcBClear_SHAMT, ADDR_MOD_AB_SEC30_SrcBClear_MASK

#define ADDR_MOD_AB_SEC31_SrcAIncr_ADDR32 295
#define ADDR_MOD_AB_SEC31_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB_SEC31_SrcAIncr_MASK   0x3f
#define ADDR_MOD_AB_SEC31_SrcAIncr_RMW    ADDR_MOD_AB_SEC31_SrcAIncr_ADDR32, ADDR_MOD_AB_SEC31_SrcAIncr_SHAMT, ADDR_MOD_AB_SEC31_SrcAIncr_MASK

#define ADDR_MOD_AB_SEC31_SrcACR_ADDR32 295
#define ADDR_MOD_AB_SEC31_SrcACR_SHAMT  6
#define ADDR_MOD_AB_SEC31_SrcACR_MASK   0x40
#define ADDR_MOD_AB_SEC31_SrcACR_RMW    ADDR_MOD_AB_SEC31_SrcACR_ADDR32, ADDR_MOD_AB_SEC31_SrcACR_SHAMT, ADDR_MOD_AB_SEC31_SrcACR_MASK

#define ADDR_MOD_AB_SEC31_SrcAClear_ADDR32 295
#define ADDR_MOD_AB_SEC31_SrcAClear_SHAMT  7
#define ADDR_MOD_AB_SEC31_SrcAClear_MASK   0x80
#define ADDR_MOD_AB_SEC31_SrcAClear_RMW    ADDR_MOD_AB_SEC31_SrcAClear_ADDR32, ADDR_MOD_AB_SEC31_SrcAClear_SHAMT, ADDR_MOD_AB_SEC31_SrcAClear_MASK

#define ADDR_MOD_AB_SEC31_SrcBIncr_ADDR32 295
#define ADDR_MOD_AB_SEC31_SrcBIncr_SHAMT  8
#define ADDR_MOD_AB_SEC31_SrcBIncr_MASK   0x3f00
#define ADDR_MOD_AB_SEC31_SrcBIncr_RMW    ADDR_MOD_AB_SEC31_SrcBIncr_ADDR32, ADDR_MOD_AB_SEC31_SrcBIncr_SHAMT, ADDR_MOD_AB_SEC31_SrcBIncr_MASK

#define ADDR_MOD_AB_SEC31_SrcBCR_ADDR32 295
#define ADDR_MOD_AB_SEC31_SrcBCR_SHAMT  14
#define ADDR_MOD_AB_SEC31_SrcBCR_MASK   0x4000
#define ADDR_MOD_AB_SEC31_SrcBCR_RMW    ADDR_MOD_AB_SEC31_SrcBCR_ADDR32, ADDR_MOD_AB_SEC31_SrcBCR_SHAMT, ADDR_MOD_AB_SEC31_SrcBCR_MASK

#define ADDR_MOD_AB_SEC31_SrcBClear_ADDR32 295
#define ADDR_MOD_AB_SEC31_SrcBClear_SHAMT  15
#define ADDR_MOD_AB_SEC31_SrcBClear_MASK   0x8000
#define ADDR_MOD_AB_SEC31_SrcBClear_RMW    ADDR_MOD_AB_SEC31_SrcBClear_ADDR32, ADDR_MOD_AB_SEC31_SrcBClear_SHAMT, ADDR_MOD_AB_SEC31_SrcBClear_MASK

#define ADDR_MOD_AB2_SEC0_SrcAIncr_ADDR32 296
#define ADDR_MOD_AB2_SEC0_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC0_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC0_SrcAIncr_RMW    ADDR_MOD_AB2_SEC0_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC0_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC0_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC0_SrcBIncr_ADDR32 296
#define ADDR_MOD_AB2_SEC0_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC0_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC0_SrcBIncr_RMW    ADDR_MOD_AB2_SEC0_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC0_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC0_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC1_SrcAIncr_ADDR32 297
#define ADDR_MOD_AB2_SEC1_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC1_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC1_SrcAIncr_RMW    ADDR_MOD_AB2_SEC1_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC1_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC1_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC1_SrcBIncr_ADDR32 297
#define ADDR_MOD_AB2_SEC1_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC1_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC1_SrcBIncr_RMW    ADDR_MOD_AB2_SEC1_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC1_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC1_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC2_SrcAIncr_ADDR32 298
#define ADDR_MOD_AB2_SEC2_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC2_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC2_SrcAIncr_RMW    ADDR_MOD_AB2_SEC2_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC2_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC2_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC2_SrcBIncr_ADDR32 298
#define ADDR_MOD_AB2_SEC2_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC2_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC2_SrcBIncr_RMW    ADDR_MOD_AB2_SEC2_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC2_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC2_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC3_SrcAIncr_ADDR32 299
#define ADDR_MOD_AB2_SEC3_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC3_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC3_SrcAIncr_RMW    ADDR_MOD_AB2_SEC3_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC3_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC3_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC3_SrcBIncr_ADDR32 299
#define ADDR_MOD_AB2_SEC3_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC3_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC3_SrcBIncr_RMW    ADDR_MOD_AB2_SEC3_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC3_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC3_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC4_SrcAIncr_ADDR32 300
#define ADDR_MOD_AB2_SEC4_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC4_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC4_SrcAIncr_RMW    ADDR_MOD_AB2_SEC4_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC4_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC4_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC4_SrcBIncr_ADDR32 300
#define ADDR_MOD_AB2_SEC4_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC4_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC4_SrcBIncr_RMW    ADDR_MOD_AB2_SEC4_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC4_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC4_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC5_SrcAIncr_ADDR32 301
#define ADDR_MOD_AB2_SEC5_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC5_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC5_SrcAIncr_RMW    ADDR_MOD_AB2_SEC5_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC5_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC5_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC5_SrcBIncr_ADDR32 301
#define ADDR_MOD_AB2_SEC5_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC5_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC5_SrcBIncr_RMW    ADDR_MOD_AB2_SEC5_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC5_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC5_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC6_SrcAIncr_ADDR32 302
#define ADDR_MOD_AB2_SEC6_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC6_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC6_SrcAIncr_RMW    ADDR_MOD_AB2_SEC6_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC6_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC6_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC6_SrcBIncr_ADDR32 302
#define ADDR_MOD_AB2_SEC6_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC6_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC6_SrcBIncr_RMW    ADDR_MOD_AB2_SEC6_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC6_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC6_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC7_SrcAIncr_ADDR32 303
#define ADDR_MOD_AB2_SEC7_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC7_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC7_SrcAIncr_RMW    ADDR_MOD_AB2_SEC7_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC7_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC7_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC7_SrcBIncr_ADDR32 303
#define ADDR_MOD_AB2_SEC7_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC7_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC7_SrcBIncr_RMW    ADDR_MOD_AB2_SEC7_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC7_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC7_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC8_SrcAIncr_ADDR32 304
#define ADDR_MOD_AB2_SEC8_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC8_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC8_SrcAIncr_RMW    ADDR_MOD_AB2_SEC8_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC8_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC8_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC8_SrcBIncr_ADDR32 304
#define ADDR_MOD_AB2_SEC8_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC8_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC8_SrcBIncr_RMW    ADDR_MOD_AB2_SEC8_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC8_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC8_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC9_SrcAIncr_ADDR32 305
#define ADDR_MOD_AB2_SEC9_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC9_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC9_SrcAIncr_RMW    ADDR_MOD_AB2_SEC9_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC9_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC9_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC9_SrcBIncr_ADDR32 305
#define ADDR_MOD_AB2_SEC9_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC9_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC9_SrcBIncr_RMW    ADDR_MOD_AB2_SEC9_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC9_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC9_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC10_SrcAIncr_ADDR32 306
#define ADDR_MOD_AB2_SEC10_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC10_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC10_SrcAIncr_RMW    ADDR_MOD_AB2_SEC10_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC10_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC10_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC10_SrcBIncr_ADDR32 306
#define ADDR_MOD_AB2_SEC10_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC10_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC10_SrcBIncr_RMW    ADDR_MOD_AB2_SEC10_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC10_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC10_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC11_SrcAIncr_ADDR32 307
#define ADDR_MOD_AB2_SEC11_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC11_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC11_SrcAIncr_RMW    ADDR_MOD_AB2_SEC11_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC11_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC11_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC11_SrcBIncr_ADDR32 307
#define ADDR_MOD_AB2_SEC11_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC11_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC11_SrcBIncr_RMW    ADDR_MOD_AB2_SEC11_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC11_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC11_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC12_SrcAIncr_ADDR32 308
#define ADDR_MOD_AB2_SEC12_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC12_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC12_SrcAIncr_RMW    ADDR_MOD_AB2_SEC12_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC12_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC12_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC12_SrcBIncr_ADDR32 308
#define ADDR_MOD_AB2_SEC12_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC12_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC12_SrcBIncr_RMW    ADDR_MOD_AB2_SEC12_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC12_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC12_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC13_SrcAIncr_ADDR32 309
#define ADDR_MOD_AB2_SEC13_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC13_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC13_SrcAIncr_RMW    ADDR_MOD_AB2_SEC13_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC13_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC13_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC13_SrcBIncr_ADDR32 309
#define ADDR_MOD_AB2_SEC13_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC13_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC13_SrcBIncr_RMW    ADDR_MOD_AB2_SEC13_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC13_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC13_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC14_SrcAIncr_ADDR32 310
#define ADDR_MOD_AB2_SEC14_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC14_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC14_SrcAIncr_RMW    ADDR_MOD_AB2_SEC14_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC14_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC14_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC14_SrcBIncr_ADDR32 310
#define ADDR_MOD_AB2_SEC14_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC14_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC14_SrcBIncr_RMW    ADDR_MOD_AB2_SEC14_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC14_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC14_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC15_SrcAIncr_ADDR32 311
#define ADDR_MOD_AB2_SEC15_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC15_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC15_SrcAIncr_RMW    ADDR_MOD_AB2_SEC15_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC15_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC15_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC15_SrcBIncr_ADDR32 311
#define ADDR_MOD_AB2_SEC15_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC15_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC15_SrcBIncr_RMW    ADDR_MOD_AB2_SEC15_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC15_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC15_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC16_SrcAIncr_ADDR32 312
#define ADDR_MOD_AB2_SEC16_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC16_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC16_SrcAIncr_RMW    ADDR_MOD_AB2_SEC16_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC16_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC16_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC16_SrcBIncr_ADDR32 312
#define ADDR_MOD_AB2_SEC16_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC16_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC16_SrcBIncr_RMW    ADDR_MOD_AB2_SEC16_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC16_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC16_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC17_SrcAIncr_ADDR32 313
#define ADDR_MOD_AB2_SEC17_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC17_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC17_SrcAIncr_RMW    ADDR_MOD_AB2_SEC17_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC17_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC17_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC17_SrcBIncr_ADDR32 313
#define ADDR_MOD_AB2_SEC17_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC17_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC17_SrcBIncr_RMW    ADDR_MOD_AB2_SEC17_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC17_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC17_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC18_SrcAIncr_ADDR32 314
#define ADDR_MOD_AB2_SEC18_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC18_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC18_SrcAIncr_RMW    ADDR_MOD_AB2_SEC18_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC18_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC18_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC18_SrcBIncr_ADDR32 314
#define ADDR_MOD_AB2_SEC18_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC18_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC18_SrcBIncr_RMW    ADDR_MOD_AB2_SEC18_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC18_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC18_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC19_SrcAIncr_ADDR32 315
#define ADDR_MOD_AB2_SEC19_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC19_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC19_SrcAIncr_RMW    ADDR_MOD_AB2_SEC19_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC19_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC19_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC19_SrcBIncr_ADDR32 315
#define ADDR_MOD_AB2_SEC19_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC19_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC19_SrcBIncr_RMW    ADDR_MOD_AB2_SEC19_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC19_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC19_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC20_SrcAIncr_ADDR32 316
#define ADDR_MOD_AB2_SEC20_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC20_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC20_SrcAIncr_RMW    ADDR_MOD_AB2_SEC20_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC20_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC20_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC20_SrcBIncr_ADDR32 316
#define ADDR_MOD_AB2_SEC20_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC20_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC20_SrcBIncr_RMW    ADDR_MOD_AB2_SEC20_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC20_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC20_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC21_SrcAIncr_ADDR32 317
#define ADDR_MOD_AB2_SEC21_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC21_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC21_SrcAIncr_RMW    ADDR_MOD_AB2_SEC21_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC21_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC21_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC21_SrcBIncr_ADDR32 317
#define ADDR_MOD_AB2_SEC21_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC21_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC21_SrcBIncr_RMW    ADDR_MOD_AB2_SEC21_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC21_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC21_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC22_SrcAIncr_ADDR32 318
#define ADDR_MOD_AB2_SEC22_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC22_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC22_SrcAIncr_RMW    ADDR_MOD_AB2_SEC22_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC22_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC22_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC22_SrcBIncr_ADDR32 318
#define ADDR_MOD_AB2_SEC22_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC22_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC22_SrcBIncr_RMW    ADDR_MOD_AB2_SEC22_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC22_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC22_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC23_SrcAIncr_ADDR32 319
#define ADDR_MOD_AB2_SEC23_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC23_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC23_SrcAIncr_RMW    ADDR_MOD_AB2_SEC23_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC23_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC23_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC23_SrcBIncr_ADDR32 319
#define ADDR_MOD_AB2_SEC23_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC23_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC23_SrcBIncr_RMW    ADDR_MOD_AB2_SEC23_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC23_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC23_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC24_SrcAIncr_ADDR32 320
#define ADDR_MOD_AB2_SEC24_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC24_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC24_SrcAIncr_RMW    ADDR_MOD_AB2_SEC24_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC24_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC24_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC24_SrcBIncr_ADDR32 320
#define ADDR_MOD_AB2_SEC24_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC24_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC24_SrcBIncr_RMW    ADDR_MOD_AB2_SEC24_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC24_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC24_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC25_SrcAIncr_ADDR32 321
#define ADDR_MOD_AB2_SEC25_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC25_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC25_SrcAIncr_RMW    ADDR_MOD_AB2_SEC25_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC25_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC25_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC25_SrcBIncr_ADDR32 321
#define ADDR_MOD_AB2_SEC25_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC25_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC25_SrcBIncr_RMW    ADDR_MOD_AB2_SEC25_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC25_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC25_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC26_SrcAIncr_ADDR32 322
#define ADDR_MOD_AB2_SEC26_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC26_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC26_SrcAIncr_RMW    ADDR_MOD_AB2_SEC26_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC26_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC26_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC26_SrcBIncr_ADDR32 322
#define ADDR_MOD_AB2_SEC26_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC26_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC26_SrcBIncr_RMW    ADDR_MOD_AB2_SEC26_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC26_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC26_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC27_SrcAIncr_ADDR32 323
#define ADDR_MOD_AB2_SEC27_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC27_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC27_SrcAIncr_RMW    ADDR_MOD_AB2_SEC27_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC27_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC27_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC27_SrcBIncr_ADDR32 323
#define ADDR_MOD_AB2_SEC27_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC27_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC27_SrcBIncr_RMW    ADDR_MOD_AB2_SEC27_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC27_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC27_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC28_SrcAIncr_ADDR32 324
#define ADDR_MOD_AB2_SEC28_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC28_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC28_SrcAIncr_RMW    ADDR_MOD_AB2_SEC28_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC28_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC28_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC28_SrcBIncr_ADDR32 324
#define ADDR_MOD_AB2_SEC28_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC28_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC28_SrcBIncr_RMW    ADDR_MOD_AB2_SEC28_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC28_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC28_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC29_SrcAIncr_ADDR32 325
#define ADDR_MOD_AB2_SEC29_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC29_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC29_SrcAIncr_RMW    ADDR_MOD_AB2_SEC29_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC29_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC29_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC29_SrcBIncr_ADDR32 325
#define ADDR_MOD_AB2_SEC29_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC29_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC29_SrcBIncr_RMW    ADDR_MOD_AB2_SEC29_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC29_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC29_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC30_SrcAIncr_ADDR32 326
#define ADDR_MOD_AB2_SEC30_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC30_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC30_SrcAIncr_RMW    ADDR_MOD_AB2_SEC30_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC30_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC30_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC30_SrcBIncr_ADDR32 326
#define ADDR_MOD_AB2_SEC30_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC30_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC30_SrcBIncr_RMW    ADDR_MOD_AB2_SEC30_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC30_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC30_SrcBIncr_MASK

#define ADDR_MOD_AB2_SEC31_SrcAIncr_ADDR32 327
#define ADDR_MOD_AB2_SEC31_SrcAIncr_SHAMT  0
#define ADDR_MOD_AB2_SEC31_SrcAIncr_MASK   0x1
#define ADDR_MOD_AB2_SEC31_SrcAIncr_RMW    ADDR_MOD_AB2_SEC31_SrcAIncr_ADDR32, ADDR_MOD_AB2_SEC31_SrcAIncr_SHAMT, ADDR_MOD_AB2_SEC31_SrcAIncr_MASK

#define ADDR_MOD_AB2_SEC31_SrcBIncr_ADDR32 327
#define ADDR_MOD_AB2_SEC31_SrcBIncr_SHAMT  1
#define ADDR_MOD_AB2_SEC31_SrcBIncr_MASK   0x2
#define ADDR_MOD_AB2_SEC31_SrcBIncr_RMW    ADDR_MOD_AB2_SEC31_SrcBIncr_ADDR32, ADDR_MOD_AB2_SEC31_SrcBIncr_SHAMT, ADDR_MOD_AB2_SEC31_SrcBIncr_MASK

#define ADDR_MOD_DST_SEC0_DestIncr_ADDR32 328
#define ADDR_MOD_DST_SEC0_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC0_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC0_DestIncr_RMW    ADDR_MOD_DST_SEC0_DestIncr_ADDR32, ADDR_MOD_DST_SEC0_DestIncr_SHAMT, ADDR_MOD_DST_SEC0_DestIncr_MASK

#define ADDR_MOD_DST_SEC0_DestCR_ADDR32 328
#define ADDR_MOD_DST_SEC0_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC0_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC0_DestCR_RMW    ADDR_MOD_DST_SEC0_DestCR_ADDR32, ADDR_MOD_DST_SEC0_DestCR_SHAMT, ADDR_MOD_DST_SEC0_DestCR_MASK

#define ADDR_MOD_DST_SEC0_DestClear_ADDR32 328
#define ADDR_MOD_DST_SEC0_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC0_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC0_DestClear_RMW    ADDR_MOD_DST_SEC0_DestClear_ADDR32, ADDR_MOD_DST_SEC0_DestClear_SHAMT, ADDR_MOD_DST_SEC0_DestClear_MASK

#define ADDR_MOD_DST_SEC0_DestCToCR_ADDR32 328
#define ADDR_MOD_DST_SEC0_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC0_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC0_DestCToCR_RMW    ADDR_MOD_DST_SEC0_DestCToCR_ADDR32, ADDR_MOD_DST_SEC0_DestCToCR_SHAMT, ADDR_MOD_DST_SEC0_DestCToCR_MASK

#define ADDR_MOD_DST_SEC0_FidelityIncr_ADDR32 328
#define ADDR_MOD_DST_SEC0_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC0_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC0_FidelityIncr_RMW    ADDR_MOD_DST_SEC0_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC0_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC0_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC0_FidelityClear_ADDR32 328
#define ADDR_MOD_DST_SEC0_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC0_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC0_FidelityClear_RMW    ADDR_MOD_DST_SEC0_FidelityClear_ADDR32, ADDR_MOD_DST_SEC0_FidelityClear_SHAMT, ADDR_MOD_DST_SEC0_FidelityClear_MASK

#define ADDR_MOD_DST_SEC1_DestIncr_ADDR32 329
#define ADDR_MOD_DST_SEC1_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC1_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC1_DestIncr_RMW    ADDR_MOD_DST_SEC1_DestIncr_ADDR32, ADDR_MOD_DST_SEC1_DestIncr_SHAMT, ADDR_MOD_DST_SEC1_DestIncr_MASK

#define ADDR_MOD_DST_SEC1_DestCR_ADDR32 329
#define ADDR_MOD_DST_SEC1_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC1_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC1_DestCR_RMW    ADDR_MOD_DST_SEC1_DestCR_ADDR32, ADDR_MOD_DST_SEC1_DestCR_SHAMT, ADDR_MOD_DST_SEC1_DestCR_MASK

#define ADDR_MOD_DST_SEC1_DestClear_ADDR32 329
#define ADDR_MOD_DST_SEC1_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC1_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC1_DestClear_RMW    ADDR_MOD_DST_SEC1_DestClear_ADDR32, ADDR_MOD_DST_SEC1_DestClear_SHAMT, ADDR_MOD_DST_SEC1_DestClear_MASK

#define ADDR_MOD_DST_SEC1_DestCToCR_ADDR32 329
#define ADDR_MOD_DST_SEC1_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC1_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC1_DestCToCR_RMW    ADDR_MOD_DST_SEC1_DestCToCR_ADDR32, ADDR_MOD_DST_SEC1_DestCToCR_SHAMT, ADDR_MOD_DST_SEC1_DestCToCR_MASK

#define ADDR_MOD_DST_SEC1_FidelityIncr_ADDR32 329
#define ADDR_MOD_DST_SEC1_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC1_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC1_FidelityIncr_RMW    ADDR_MOD_DST_SEC1_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC1_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC1_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC1_FidelityClear_ADDR32 329
#define ADDR_MOD_DST_SEC1_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC1_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC1_FidelityClear_RMW    ADDR_MOD_DST_SEC1_FidelityClear_ADDR32, ADDR_MOD_DST_SEC1_FidelityClear_SHAMT, ADDR_MOD_DST_SEC1_FidelityClear_MASK

#define ADDR_MOD_DST_SEC2_DestIncr_ADDR32 330
#define ADDR_MOD_DST_SEC2_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC2_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC2_DestIncr_RMW    ADDR_MOD_DST_SEC2_DestIncr_ADDR32, ADDR_MOD_DST_SEC2_DestIncr_SHAMT, ADDR_MOD_DST_SEC2_DestIncr_MASK

#define ADDR_MOD_DST_SEC2_DestCR_ADDR32 330
#define ADDR_MOD_DST_SEC2_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC2_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC2_DestCR_RMW    ADDR_MOD_DST_SEC2_DestCR_ADDR32, ADDR_MOD_DST_SEC2_DestCR_SHAMT, ADDR_MOD_DST_SEC2_DestCR_MASK

#define ADDR_MOD_DST_SEC2_DestClear_ADDR32 330
#define ADDR_MOD_DST_SEC2_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC2_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC2_DestClear_RMW    ADDR_MOD_DST_SEC2_DestClear_ADDR32, ADDR_MOD_DST_SEC2_DestClear_SHAMT, ADDR_MOD_DST_SEC2_DestClear_MASK

#define ADDR_MOD_DST_SEC2_DestCToCR_ADDR32 330
#define ADDR_MOD_DST_SEC2_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC2_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC2_DestCToCR_RMW    ADDR_MOD_DST_SEC2_DestCToCR_ADDR32, ADDR_MOD_DST_SEC2_DestCToCR_SHAMT, ADDR_MOD_DST_SEC2_DestCToCR_MASK

#define ADDR_MOD_DST_SEC2_FidelityIncr_ADDR32 330
#define ADDR_MOD_DST_SEC2_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC2_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC2_FidelityIncr_RMW    ADDR_MOD_DST_SEC2_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC2_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC2_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC2_FidelityClear_ADDR32 330
#define ADDR_MOD_DST_SEC2_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC2_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC2_FidelityClear_RMW    ADDR_MOD_DST_SEC2_FidelityClear_ADDR32, ADDR_MOD_DST_SEC2_FidelityClear_SHAMT, ADDR_MOD_DST_SEC2_FidelityClear_MASK

#define ADDR_MOD_DST_SEC3_DestIncr_ADDR32 331
#define ADDR_MOD_DST_SEC3_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC3_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC3_DestIncr_RMW    ADDR_MOD_DST_SEC3_DestIncr_ADDR32, ADDR_MOD_DST_SEC3_DestIncr_SHAMT, ADDR_MOD_DST_SEC3_DestIncr_MASK

#define ADDR_MOD_DST_SEC3_DestCR_ADDR32 331
#define ADDR_MOD_DST_SEC3_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC3_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC3_DestCR_RMW    ADDR_MOD_DST_SEC3_DestCR_ADDR32, ADDR_MOD_DST_SEC3_DestCR_SHAMT, ADDR_MOD_DST_SEC3_DestCR_MASK

#define ADDR_MOD_DST_SEC3_DestClear_ADDR32 331
#define ADDR_MOD_DST_SEC3_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC3_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC3_DestClear_RMW    ADDR_MOD_DST_SEC3_DestClear_ADDR32, ADDR_MOD_DST_SEC3_DestClear_SHAMT, ADDR_MOD_DST_SEC3_DestClear_MASK

#define ADDR_MOD_DST_SEC3_DestCToCR_ADDR32 331
#define ADDR_MOD_DST_SEC3_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC3_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC3_DestCToCR_RMW    ADDR_MOD_DST_SEC3_DestCToCR_ADDR32, ADDR_MOD_DST_SEC3_DestCToCR_SHAMT, ADDR_MOD_DST_SEC3_DestCToCR_MASK

#define ADDR_MOD_DST_SEC3_FidelityIncr_ADDR32 331
#define ADDR_MOD_DST_SEC3_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC3_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC3_FidelityIncr_RMW    ADDR_MOD_DST_SEC3_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC3_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC3_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC3_FidelityClear_ADDR32 331
#define ADDR_MOD_DST_SEC3_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC3_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC3_FidelityClear_RMW    ADDR_MOD_DST_SEC3_FidelityClear_ADDR32, ADDR_MOD_DST_SEC3_FidelityClear_SHAMT, ADDR_MOD_DST_SEC3_FidelityClear_MASK

#define ADDR_MOD_DST_SEC4_DestIncr_ADDR32 332
#define ADDR_MOD_DST_SEC4_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC4_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC4_DestIncr_RMW    ADDR_MOD_DST_SEC4_DestIncr_ADDR32, ADDR_MOD_DST_SEC4_DestIncr_SHAMT, ADDR_MOD_DST_SEC4_DestIncr_MASK

#define ADDR_MOD_DST_SEC4_DestCR_ADDR32 332
#define ADDR_MOD_DST_SEC4_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC4_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC4_DestCR_RMW    ADDR_MOD_DST_SEC4_DestCR_ADDR32, ADDR_MOD_DST_SEC4_DestCR_SHAMT, ADDR_MOD_DST_SEC4_DestCR_MASK

#define ADDR_MOD_DST_SEC4_DestClear_ADDR32 332
#define ADDR_MOD_DST_SEC4_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC4_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC4_DestClear_RMW    ADDR_MOD_DST_SEC4_DestClear_ADDR32, ADDR_MOD_DST_SEC4_DestClear_SHAMT, ADDR_MOD_DST_SEC4_DestClear_MASK

#define ADDR_MOD_DST_SEC4_DestCToCR_ADDR32 332
#define ADDR_MOD_DST_SEC4_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC4_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC4_DestCToCR_RMW    ADDR_MOD_DST_SEC4_DestCToCR_ADDR32, ADDR_MOD_DST_SEC4_DestCToCR_SHAMT, ADDR_MOD_DST_SEC4_DestCToCR_MASK

#define ADDR_MOD_DST_SEC4_FidelityIncr_ADDR32 332
#define ADDR_MOD_DST_SEC4_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC4_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC4_FidelityIncr_RMW    ADDR_MOD_DST_SEC4_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC4_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC4_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC4_FidelityClear_ADDR32 332
#define ADDR_MOD_DST_SEC4_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC4_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC4_FidelityClear_RMW    ADDR_MOD_DST_SEC4_FidelityClear_ADDR32, ADDR_MOD_DST_SEC4_FidelityClear_SHAMT, ADDR_MOD_DST_SEC4_FidelityClear_MASK

#define ADDR_MOD_DST_SEC5_DestIncr_ADDR32 333
#define ADDR_MOD_DST_SEC5_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC5_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC5_DestIncr_RMW    ADDR_MOD_DST_SEC5_DestIncr_ADDR32, ADDR_MOD_DST_SEC5_DestIncr_SHAMT, ADDR_MOD_DST_SEC5_DestIncr_MASK

#define ADDR_MOD_DST_SEC5_DestCR_ADDR32 333
#define ADDR_MOD_DST_SEC5_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC5_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC5_DestCR_RMW    ADDR_MOD_DST_SEC5_DestCR_ADDR32, ADDR_MOD_DST_SEC5_DestCR_SHAMT, ADDR_MOD_DST_SEC5_DestCR_MASK

#define ADDR_MOD_DST_SEC5_DestClear_ADDR32 333
#define ADDR_MOD_DST_SEC5_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC5_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC5_DestClear_RMW    ADDR_MOD_DST_SEC5_DestClear_ADDR32, ADDR_MOD_DST_SEC5_DestClear_SHAMT, ADDR_MOD_DST_SEC5_DestClear_MASK

#define ADDR_MOD_DST_SEC5_DestCToCR_ADDR32 333
#define ADDR_MOD_DST_SEC5_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC5_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC5_DestCToCR_RMW    ADDR_MOD_DST_SEC5_DestCToCR_ADDR32, ADDR_MOD_DST_SEC5_DestCToCR_SHAMT, ADDR_MOD_DST_SEC5_DestCToCR_MASK

#define ADDR_MOD_DST_SEC5_FidelityIncr_ADDR32 333
#define ADDR_MOD_DST_SEC5_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC5_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC5_FidelityIncr_RMW    ADDR_MOD_DST_SEC5_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC5_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC5_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC5_FidelityClear_ADDR32 333
#define ADDR_MOD_DST_SEC5_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC5_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC5_FidelityClear_RMW    ADDR_MOD_DST_SEC5_FidelityClear_ADDR32, ADDR_MOD_DST_SEC5_FidelityClear_SHAMT, ADDR_MOD_DST_SEC5_FidelityClear_MASK

#define ADDR_MOD_DST_SEC6_DestIncr_ADDR32 334
#define ADDR_MOD_DST_SEC6_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC6_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC6_DestIncr_RMW    ADDR_MOD_DST_SEC6_DestIncr_ADDR32, ADDR_MOD_DST_SEC6_DestIncr_SHAMT, ADDR_MOD_DST_SEC6_DestIncr_MASK

#define ADDR_MOD_DST_SEC6_DestCR_ADDR32 334
#define ADDR_MOD_DST_SEC6_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC6_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC6_DestCR_RMW    ADDR_MOD_DST_SEC6_DestCR_ADDR32, ADDR_MOD_DST_SEC6_DestCR_SHAMT, ADDR_MOD_DST_SEC6_DestCR_MASK

#define ADDR_MOD_DST_SEC6_DestClear_ADDR32 334
#define ADDR_MOD_DST_SEC6_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC6_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC6_DestClear_RMW    ADDR_MOD_DST_SEC6_DestClear_ADDR32, ADDR_MOD_DST_SEC6_DestClear_SHAMT, ADDR_MOD_DST_SEC6_DestClear_MASK

#define ADDR_MOD_DST_SEC6_DestCToCR_ADDR32 334
#define ADDR_MOD_DST_SEC6_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC6_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC6_DestCToCR_RMW    ADDR_MOD_DST_SEC6_DestCToCR_ADDR32, ADDR_MOD_DST_SEC6_DestCToCR_SHAMT, ADDR_MOD_DST_SEC6_DestCToCR_MASK

#define ADDR_MOD_DST_SEC6_FidelityIncr_ADDR32 334
#define ADDR_MOD_DST_SEC6_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC6_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC6_FidelityIncr_RMW    ADDR_MOD_DST_SEC6_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC6_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC6_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC6_FidelityClear_ADDR32 334
#define ADDR_MOD_DST_SEC6_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC6_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC6_FidelityClear_RMW    ADDR_MOD_DST_SEC6_FidelityClear_ADDR32, ADDR_MOD_DST_SEC6_FidelityClear_SHAMT, ADDR_MOD_DST_SEC6_FidelityClear_MASK

#define ADDR_MOD_DST_SEC7_DestIncr_ADDR32 335
#define ADDR_MOD_DST_SEC7_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC7_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC7_DestIncr_RMW    ADDR_MOD_DST_SEC7_DestIncr_ADDR32, ADDR_MOD_DST_SEC7_DestIncr_SHAMT, ADDR_MOD_DST_SEC7_DestIncr_MASK

#define ADDR_MOD_DST_SEC7_DestCR_ADDR32 335
#define ADDR_MOD_DST_SEC7_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC7_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC7_DestCR_RMW    ADDR_MOD_DST_SEC7_DestCR_ADDR32, ADDR_MOD_DST_SEC7_DestCR_SHAMT, ADDR_MOD_DST_SEC7_DestCR_MASK

#define ADDR_MOD_DST_SEC7_DestClear_ADDR32 335
#define ADDR_MOD_DST_SEC7_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC7_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC7_DestClear_RMW    ADDR_MOD_DST_SEC7_DestClear_ADDR32, ADDR_MOD_DST_SEC7_DestClear_SHAMT, ADDR_MOD_DST_SEC7_DestClear_MASK

#define ADDR_MOD_DST_SEC7_DestCToCR_ADDR32 335
#define ADDR_MOD_DST_SEC7_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC7_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC7_DestCToCR_RMW    ADDR_MOD_DST_SEC7_DestCToCR_ADDR32, ADDR_MOD_DST_SEC7_DestCToCR_SHAMT, ADDR_MOD_DST_SEC7_DestCToCR_MASK

#define ADDR_MOD_DST_SEC7_FidelityIncr_ADDR32 335
#define ADDR_MOD_DST_SEC7_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC7_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC7_FidelityIncr_RMW    ADDR_MOD_DST_SEC7_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC7_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC7_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC7_FidelityClear_ADDR32 335
#define ADDR_MOD_DST_SEC7_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC7_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC7_FidelityClear_RMW    ADDR_MOD_DST_SEC7_FidelityClear_ADDR32, ADDR_MOD_DST_SEC7_FidelityClear_SHAMT, ADDR_MOD_DST_SEC7_FidelityClear_MASK

#define ADDR_MOD_DST_SEC8_DestIncr_ADDR32 336
#define ADDR_MOD_DST_SEC8_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC8_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC8_DestIncr_RMW    ADDR_MOD_DST_SEC8_DestIncr_ADDR32, ADDR_MOD_DST_SEC8_DestIncr_SHAMT, ADDR_MOD_DST_SEC8_DestIncr_MASK

#define ADDR_MOD_DST_SEC8_DestCR_ADDR32 336
#define ADDR_MOD_DST_SEC8_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC8_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC8_DestCR_RMW    ADDR_MOD_DST_SEC8_DestCR_ADDR32, ADDR_MOD_DST_SEC8_DestCR_SHAMT, ADDR_MOD_DST_SEC8_DestCR_MASK

#define ADDR_MOD_DST_SEC8_DestClear_ADDR32 336
#define ADDR_MOD_DST_SEC8_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC8_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC8_DestClear_RMW    ADDR_MOD_DST_SEC8_DestClear_ADDR32, ADDR_MOD_DST_SEC8_DestClear_SHAMT, ADDR_MOD_DST_SEC8_DestClear_MASK

#define ADDR_MOD_DST_SEC8_DestCToCR_ADDR32 336
#define ADDR_MOD_DST_SEC8_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC8_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC8_DestCToCR_RMW    ADDR_MOD_DST_SEC8_DestCToCR_ADDR32, ADDR_MOD_DST_SEC8_DestCToCR_SHAMT, ADDR_MOD_DST_SEC8_DestCToCR_MASK

#define ADDR_MOD_DST_SEC8_FidelityIncr_ADDR32 336
#define ADDR_MOD_DST_SEC8_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC8_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC8_FidelityIncr_RMW    ADDR_MOD_DST_SEC8_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC8_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC8_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC8_FidelityClear_ADDR32 336
#define ADDR_MOD_DST_SEC8_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC8_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC8_FidelityClear_RMW    ADDR_MOD_DST_SEC8_FidelityClear_ADDR32, ADDR_MOD_DST_SEC8_FidelityClear_SHAMT, ADDR_MOD_DST_SEC8_FidelityClear_MASK

#define ADDR_MOD_DST_SEC9_DestIncr_ADDR32 337
#define ADDR_MOD_DST_SEC9_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC9_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC9_DestIncr_RMW    ADDR_MOD_DST_SEC9_DestIncr_ADDR32, ADDR_MOD_DST_SEC9_DestIncr_SHAMT, ADDR_MOD_DST_SEC9_DestIncr_MASK

#define ADDR_MOD_DST_SEC9_DestCR_ADDR32 337
#define ADDR_MOD_DST_SEC9_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC9_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC9_DestCR_RMW    ADDR_MOD_DST_SEC9_DestCR_ADDR32, ADDR_MOD_DST_SEC9_DestCR_SHAMT, ADDR_MOD_DST_SEC9_DestCR_MASK

#define ADDR_MOD_DST_SEC9_DestClear_ADDR32 337
#define ADDR_MOD_DST_SEC9_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC9_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC9_DestClear_RMW    ADDR_MOD_DST_SEC9_DestClear_ADDR32, ADDR_MOD_DST_SEC9_DestClear_SHAMT, ADDR_MOD_DST_SEC9_DestClear_MASK

#define ADDR_MOD_DST_SEC9_DestCToCR_ADDR32 337
#define ADDR_MOD_DST_SEC9_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC9_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC9_DestCToCR_RMW    ADDR_MOD_DST_SEC9_DestCToCR_ADDR32, ADDR_MOD_DST_SEC9_DestCToCR_SHAMT, ADDR_MOD_DST_SEC9_DestCToCR_MASK

#define ADDR_MOD_DST_SEC9_FidelityIncr_ADDR32 337
#define ADDR_MOD_DST_SEC9_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC9_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC9_FidelityIncr_RMW    ADDR_MOD_DST_SEC9_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC9_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC9_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC9_FidelityClear_ADDR32 337
#define ADDR_MOD_DST_SEC9_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC9_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC9_FidelityClear_RMW    ADDR_MOD_DST_SEC9_FidelityClear_ADDR32, ADDR_MOD_DST_SEC9_FidelityClear_SHAMT, ADDR_MOD_DST_SEC9_FidelityClear_MASK

#define ADDR_MOD_DST_SEC10_DestIncr_ADDR32 338
#define ADDR_MOD_DST_SEC10_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC10_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC10_DestIncr_RMW    ADDR_MOD_DST_SEC10_DestIncr_ADDR32, ADDR_MOD_DST_SEC10_DestIncr_SHAMT, ADDR_MOD_DST_SEC10_DestIncr_MASK

#define ADDR_MOD_DST_SEC10_DestCR_ADDR32 338
#define ADDR_MOD_DST_SEC10_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC10_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC10_DestCR_RMW    ADDR_MOD_DST_SEC10_DestCR_ADDR32, ADDR_MOD_DST_SEC10_DestCR_SHAMT, ADDR_MOD_DST_SEC10_DestCR_MASK

#define ADDR_MOD_DST_SEC10_DestClear_ADDR32 338
#define ADDR_MOD_DST_SEC10_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC10_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC10_DestClear_RMW    ADDR_MOD_DST_SEC10_DestClear_ADDR32, ADDR_MOD_DST_SEC10_DestClear_SHAMT, ADDR_MOD_DST_SEC10_DestClear_MASK

#define ADDR_MOD_DST_SEC10_DestCToCR_ADDR32 338
#define ADDR_MOD_DST_SEC10_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC10_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC10_DestCToCR_RMW    ADDR_MOD_DST_SEC10_DestCToCR_ADDR32, ADDR_MOD_DST_SEC10_DestCToCR_SHAMT, ADDR_MOD_DST_SEC10_DestCToCR_MASK

#define ADDR_MOD_DST_SEC10_FidelityIncr_ADDR32 338
#define ADDR_MOD_DST_SEC10_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC10_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC10_FidelityIncr_RMW    ADDR_MOD_DST_SEC10_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC10_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC10_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC10_FidelityClear_ADDR32 338
#define ADDR_MOD_DST_SEC10_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC10_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC10_FidelityClear_RMW \
    ADDR_MOD_DST_SEC10_FidelityClear_ADDR32, ADDR_MOD_DST_SEC10_FidelityClear_SHAMT, ADDR_MOD_DST_SEC10_FidelityClear_MASK

#define ADDR_MOD_DST_SEC11_DestIncr_ADDR32 339
#define ADDR_MOD_DST_SEC11_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC11_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC11_DestIncr_RMW    ADDR_MOD_DST_SEC11_DestIncr_ADDR32, ADDR_MOD_DST_SEC11_DestIncr_SHAMT, ADDR_MOD_DST_SEC11_DestIncr_MASK

#define ADDR_MOD_DST_SEC11_DestCR_ADDR32 339
#define ADDR_MOD_DST_SEC11_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC11_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC11_DestCR_RMW    ADDR_MOD_DST_SEC11_DestCR_ADDR32, ADDR_MOD_DST_SEC11_DestCR_SHAMT, ADDR_MOD_DST_SEC11_DestCR_MASK

#define ADDR_MOD_DST_SEC11_DestClear_ADDR32 339
#define ADDR_MOD_DST_SEC11_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC11_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC11_DestClear_RMW    ADDR_MOD_DST_SEC11_DestClear_ADDR32, ADDR_MOD_DST_SEC11_DestClear_SHAMT, ADDR_MOD_DST_SEC11_DestClear_MASK

#define ADDR_MOD_DST_SEC11_DestCToCR_ADDR32 339
#define ADDR_MOD_DST_SEC11_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC11_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC11_DestCToCR_RMW    ADDR_MOD_DST_SEC11_DestCToCR_ADDR32, ADDR_MOD_DST_SEC11_DestCToCR_SHAMT, ADDR_MOD_DST_SEC11_DestCToCR_MASK

#define ADDR_MOD_DST_SEC11_FidelityIncr_ADDR32 339
#define ADDR_MOD_DST_SEC11_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC11_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC11_FidelityIncr_RMW    ADDR_MOD_DST_SEC11_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC11_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC11_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC11_FidelityClear_ADDR32 339
#define ADDR_MOD_DST_SEC11_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC11_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC11_FidelityClear_RMW \
    ADDR_MOD_DST_SEC11_FidelityClear_ADDR32, ADDR_MOD_DST_SEC11_FidelityClear_SHAMT, ADDR_MOD_DST_SEC11_FidelityClear_MASK

#define ADDR_MOD_DST_SEC12_DestIncr_ADDR32 340
#define ADDR_MOD_DST_SEC12_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC12_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC12_DestIncr_RMW    ADDR_MOD_DST_SEC12_DestIncr_ADDR32, ADDR_MOD_DST_SEC12_DestIncr_SHAMT, ADDR_MOD_DST_SEC12_DestIncr_MASK

#define ADDR_MOD_DST_SEC12_DestCR_ADDR32 340
#define ADDR_MOD_DST_SEC12_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC12_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC12_DestCR_RMW    ADDR_MOD_DST_SEC12_DestCR_ADDR32, ADDR_MOD_DST_SEC12_DestCR_SHAMT, ADDR_MOD_DST_SEC12_DestCR_MASK

#define ADDR_MOD_DST_SEC12_DestClear_ADDR32 340
#define ADDR_MOD_DST_SEC12_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC12_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC12_DestClear_RMW    ADDR_MOD_DST_SEC12_DestClear_ADDR32, ADDR_MOD_DST_SEC12_DestClear_SHAMT, ADDR_MOD_DST_SEC12_DestClear_MASK

#define ADDR_MOD_DST_SEC12_DestCToCR_ADDR32 340
#define ADDR_MOD_DST_SEC12_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC12_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC12_DestCToCR_RMW    ADDR_MOD_DST_SEC12_DestCToCR_ADDR32, ADDR_MOD_DST_SEC12_DestCToCR_SHAMT, ADDR_MOD_DST_SEC12_DestCToCR_MASK

#define ADDR_MOD_DST_SEC12_FidelityIncr_ADDR32 340
#define ADDR_MOD_DST_SEC12_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC12_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC12_FidelityIncr_RMW    ADDR_MOD_DST_SEC12_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC12_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC12_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC12_FidelityClear_ADDR32 340
#define ADDR_MOD_DST_SEC12_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC12_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC12_FidelityClear_RMW \
    ADDR_MOD_DST_SEC12_FidelityClear_ADDR32, ADDR_MOD_DST_SEC12_FidelityClear_SHAMT, ADDR_MOD_DST_SEC12_FidelityClear_MASK

#define ADDR_MOD_DST_SEC13_DestIncr_ADDR32 341
#define ADDR_MOD_DST_SEC13_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC13_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC13_DestIncr_RMW    ADDR_MOD_DST_SEC13_DestIncr_ADDR32, ADDR_MOD_DST_SEC13_DestIncr_SHAMT, ADDR_MOD_DST_SEC13_DestIncr_MASK

#define ADDR_MOD_DST_SEC13_DestCR_ADDR32 341
#define ADDR_MOD_DST_SEC13_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC13_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC13_DestCR_RMW    ADDR_MOD_DST_SEC13_DestCR_ADDR32, ADDR_MOD_DST_SEC13_DestCR_SHAMT, ADDR_MOD_DST_SEC13_DestCR_MASK

#define ADDR_MOD_DST_SEC13_DestClear_ADDR32 341
#define ADDR_MOD_DST_SEC13_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC13_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC13_DestClear_RMW    ADDR_MOD_DST_SEC13_DestClear_ADDR32, ADDR_MOD_DST_SEC13_DestClear_SHAMT, ADDR_MOD_DST_SEC13_DestClear_MASK

#define ADDR_MOD_DST_SEC13_DestCToCR_ADDR32 341
#define ADDR_MOD_DST_SEC13_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC13_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC13_DestCToCR_RMW    ADDR_MOD_DST_SEC13_DestCToCR_ADDR32, ADDR_MOD_DST_SEC13_DestCToCR_SHAMT, ADDR_MOD_DST_SEC13_DestCToCR_MASK

#define ADDR_MOD_DST_SEC13_FidelityIncr_ADDR32 341
#define ADDR_MOD_DST_SEC13_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC13_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC13_FidelityIncr_RMW    ADDR_MOD_DST_SEC13_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC13_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC13_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC13_FidelityClear_ADDR32 341
#define ADDR_MOD_DST_SEC13_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC13_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC13_FidelityClear_RMW \
    ADDR_MOD_DST_SEC13_FidelityClear_ADDR32, ADDR_MOD_DST_SEC13_FidelityClear_SHAMT, ADDR_MOD_DST_SEC13_FidelityClear_MASK

#define ADDR_MOD_DST_SEC14_DestIncr_ADDR32 342
#define ADDR_MOD_DST_SEC14_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC14_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC14_DestIncr_RMW    ADDR_MOD_DST_SEC14_DestIncr_ADDR32, ADDR_MOD_DST_SEC14_DestIncr_SHAMT, ADDR_MOD_DST_SEC14_DestIncr_MASK

#define ADDR_MOD_DST_SEC14_DestCR_ADDR32 342
#define ADDR_MOD_DST_SEC14_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC14_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC14_DestCR_RMW    ADDR_MOD_DST_SEC14_DestCR_ADDR32, ADDR_MOD_DST_SEC14_DestCR_SHAMT, ADDR_MOD_DST_SEC14_DestCR_MASK

#define ADDR_MOD_DST_SEC14_DestClear_ADDR32 342
#define ADDR_MOD_DST_SEC14_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC14_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC14_DestClear_RMW    ADDR_MOD_DST_SEC14_DestClear_ADDR32, ADDR_MOD_DST_SEC14_DestClear_SHAMT, ADDR_MOD_DST_SEC14_DestClear_MASK

#define ADDR_MOD_DST_SEC14_DestCToCR_ADDR32 342
#define ADDR_MOD_DST_SEC14_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC14_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC14_DestCToCR_RMW    ADDR_MOD_DST_SEC14_DestCToCR_ADDR32, ADDR_MOD_DST_SEC14_DestCToCR_SHAMT, ADDR_MOD_DST_SEC14_DestCToCR_MASK

#define ADDR_MOD_DST_SEC14_FidelityIncr_ADDR32 342
#define ADDR_MOD_DST_SEC14_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC14_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC14_FidelityIncr_RMW    ADDR_MOD_DST_SEC14_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC14_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC14_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC14_FidelityClear_ADDR32 342
#define ADDR_MOD_DST_SEC14_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC14_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC14_FidelityClear_RMW \
    ADDR_MOD_DST_SEC14_FidelityClear_ADDR32, ADDR_MOD_DST_SEC14_FidelityClear_SHAMT, ADDR_MOD_DST_SEC14_FidelityClear_MASK

#define ADDR_MOD_DST_SEC15_DestIncr_ADDR32 343
#define ADDR_MOD_DST_SEC15_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC15_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC15_DestIncr_RMW    ADDR_MOD_DST_SEC15_DestIncr_ADDR32, ADDR_MOD_DST_SEC15_DestIncr_SHAMT, ADDR_MOD_DST_SEC15_DestIncr_MASK

#define ADDR_MOD_DST_SEC15_DestCR_ADDR32 343
#define ADDR_MOD_DST_SEC15_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC15_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC15_DestCR_RMW    ADDR_MOD_DST_SEC15_DestCR_ADDR32, ADDR_MOD_DST_SEC15_DestCR_SHAMT, ADDR_MOD_DST_SEC15_DestCR_MASK

#define ADDR_MOD_DST_SEC15_DestClear_ADDR32 343
#define ADDR_MOD_DST_SEC15_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC15_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC15_DestClear_RMW    ADDR_MOD_DST_SEC15_DestClear_ADDR32, ADDR_MOD_DST_SEC15_DestClear_SHAMT, ADDR_MOD_DST_SEC15_DestClear_MASK

#define ADDR_MOD_DST_SEC15_DestCToCR_ADDR32 343
#define ADDR_MOD_DST_SEC15_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC15_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC15_DestCToCR_RMW    ADDR_MOD_DST_SEC15_DestCToCR_ADDR32, ADDR_MOD_DST_SEC15_DestCToCR_SHAMT, ADDR_MOD_DST_SEC15_DestCToCR_MASK

#define ADDR_MOD_DST_SEC15_FidelityIncr_ADDR32 343
#define ADDR_MOD_DST_SEC15_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC15_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC15_FidelityIncr_RMW    ADDR_MOD_DST_SEC15_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC15_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC15_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC15_FidelityClear_ADDR32 343
#define ADDR_MOD_DST_SEC15_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC15_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC15_FidelityClear_RMW \
    ADDR_MOD_DST_SEC15_FidelityClear_ADDR32, ADDR_MOD_DST_SEC15_FidelityClear_SHAMT, ADDR_MOD_DST_SEC15_FidelityClear_MASK

#define ADDR_MOD_DST_SEC16_DestIncr_ADDR32 344
#define ADDR_MOD_DST_SEC16_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC16_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC16_DestIncr_RMW    ADDR_MOD_DST_SEC16_DestIncr_ADDR32, ADDR_MOD_DST_SEC16_DestIncr_SHAMT, ADDR_MOD_DST_SEC16_DestIncr_MASK

#define ADDR_MOD_DST_SEC16_DestCR_ADDR32 344
#define ADDR_MOD_DST_SEC16_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC16_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC16_DestCR_RMW    ADDR_MOD_DST_SEC16_DestCR_ADDR32, ADDR_MOD_DST_SEC16_DestCR_SHAMT, ADDR_MOD_DST_SEC16_DestCR_MASK

#define ADDR_MOD_DST_SEC16_DestClear_ADDR32 344
#define ADDR_MOD_DST_SEC16_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC16_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC16_DestClear_RMW    ADDR_MOD_DST_SEC16_DestClear_ADDR32, ADDR_MOD_DST_SEC16_DestClear_SHAMT, ADDR_MOD_DST_SEC16_DestClear_MASK

#define ADDR_MOD_DST_SEC16_DestCToCR_ADDR32 344
#define ADDR_MOD_DST_SEC16_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC16_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC16_DestCToCR_RMW    ADDR_MOD_DST_SEC16_DestCToCR_ADDR32, ADDR_MOD_DST_SEC16_DestCToCR_SHAMT, ADDR_MOD_DST_SEC16_DestCToCR_MASK

#define ADDR_MOD_DST_SEC16_FidelityIncr_ADDR32 344
#define ADDR_MOD_DST_SEC16_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC16_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC16_FidelityIncr_RMW    ADDR_MOD_DST_SEC16_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC16_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC16_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC16_FidelityClear_ADDR32 344
#define ADDR_MOD_DST_SEC16_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC16_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC16_FidelityClear_RMW \
    ADDR_MOD_DST_SEC16_FidelityClear_ADDR32, ADDR_MOD_DST_SEC16_FidelityClear_SHAMT, ADDR_MOD_DST_SEC16_FidelityClear_MASK

#define ADDR_MOD_DST_SEC17_DestIncr_ADDR32 345
#define ADDR_MOD_DST_SEC17_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC17_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC17_DestIncr_RMW    ADDR_MOD_DST_SEC17_DestIncr_ADDR32, ADDR_MOD_DST_SEC17_DestIncr_SHAMT, ADDR_MOD_DST_SEC17_DestIncr_MASK

#define ADDR_MOD_DST_SEC17_DestCR_ADDR32 345
#define ADDR_MOD_DST_SEC17_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC17_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC17_DestCR_RMW    ADDR_MOD_DST_SEC17_DestCR_ADDR32, ADDR_MOD_DST_SEC17_DestCR_SHAMT, ADDR_MOD_DST_SEC17_DestCR_MASK

#define ADDR_MOD_DST_SEC17_DestClear_ADDR32 345
#define ADDR_MOD_DST_SEC17_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC17_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC17_DestClear_RMW    ADDR_MOD_DST_SEC17_DestClear_ADDR32, ADDR_MOD_DST_SEC17_DestClear_SHAMT, ADDR_MOD_DST_SEC17_DestClear_MASK

#define ADDR_MOD_DST_SEC17_DestCToCR_ADDR32 345
#define ADDR_MOD_DST_SEC17_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC17_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC17_DestCToCR_RMW    ADDR_MOD_DST_SEC17_DestCToCR_ADDR32, ADDR_MOD_DST_SEC17_DestCToCR_SHAMT, ADDR_MOD_DST_SEC17_DestCToCR_MASK

#define ADDR_MOD_DST_SEC17_FidelityIncr_ADDR32 345
#define ADDR_MOD_DST_SEC17_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC17_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC17_FidelityIncr_RMW    ADDR_MOD_DST_SEC17_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC17_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC17_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC17_FidelityClear_ADDR32 345
#define ADDR_MOD_DST_SEC17_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC17_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC17_FidelityClear_RMW \
    ADDR_MOD_DST_SEC17_FidelityClear_ADDR32, ADDR_MOD_DST_SEC17_FidelityClear_SHAMT, ADDR_MOD_DST_SEC17_FidelityClear_MASK

#define ADDR_MOD_DST_SEC18_DestIncr_ADDR32 346
#define ADDR_MOD_DST_SEC18_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC18_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC18_DestIncr_RMW    ADDR_MOD_DST_SEC18_DestIncr_ADDR32, ADDR_MOD_DST_SEC18_DestIncr_SHAMT, ADDR_MOD_DST_SEC18_DestIncr_MASK

#define ADDR_MOD_DST_SEC18_DestCR_ADDR32 346
#define ADDR_MOD_DST_SEC18_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC18_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC18_DestCR_RMW    ADDR_MOD_DST_SEC18_DestCR_ADDR32, ADDR_MOD_DST_SEC18_DestCR_SHAMT, ADDR_MOD_DST_SEC18_DestCR_MASK

#define ADDR_MOD_DST_SEC18_DestClear_ADDR32 346
#define ADDR_MOD_DST_SEC18_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC18_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC18_DestClear_RMW    ADDR_MOD_DST_SEC18_DestClear_ADDR32, ADDR_MOD_DST_SEC18_DestClear_SHAMT, ADDR_MOD_DST_SEC18_DestClear_MASK

#define ADDR_MOD_DST_SEC18_DestCToCR_ADDR32 346
#define ADDR_MOD_DST_SEC18_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC18_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC18_DestCToCR_RMW    ADDR_MOD_DST_SEC18_DestCToCR_ADDR32, ADDR_MOD_DST_SEC18_DestCToCR_SHAMT, ADDR_MOD_DST_SEC18_DestCToCR_MASK

#define ADDR_MOD_DST_SEC18_FidelityIncr_ADDR32 346
#define ADDR_MOD_DST_SEC18_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC18_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC18_FidelityIncr_RMW    ADDR_MOD_DST_SEC18_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC18_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC18_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC18_FidelityClear_ADDR32 346
#define ADDR_MOD_DST_SEC18_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC18_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC18_FidelityClear_RMW \
    ADDR_MOD_DST_SEC18_FidelityClear_ADDR32, ADDR_MOD_DST_SEC18_FidelityClear_SHAMT, ADDR_MOD_DST_SEC18_FidelityClear_MASK

#define ADDR_MOD_DST_SEC19_DestIncr_ADDR32 347
#define ADDR_MOD_DST_SEC19_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC19_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC19_DestIncr_RMW    ADDR_MOD_DST_SEC19_DestIncr_ADDR32, ADDR_MOD_DST_SEC19_DestIncr_SHAMT, ADDR_MOD_DST_SEC19_DestIncr_MASK

#define ADDR_MOD_DST_SEC19_DestCR_ADDR32 347
#define ADDR_MOD_DST_SEC19_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC19_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC19_DestCR_RMW    ADDR_MOD_DST_SEC19_DestCR_ADDR32, ADDR_MOD_DST_SEC19_DestCR_SHAMT, ADDR_MOD_DST_SEC19_DestCR_MASK

#define ADDR_MOD_DST_SEC19_DestClear_ADDR32 347
#define ADDR_MOD_DST_SEC19_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC19_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC19_DestClear_RMW    ADDR_MOD_DST_SEC19_DestClear_ADDR32, ADDR_MOD_DST_SEC19_DestClear_SHAMT, ADDR_MOD_DST_SEC19_DestClear_MASK

#define ADDR_MOD_DST_SEC19_DestCToCR_ADDR32 347
#define ADDR_MOD_DST_SEC19_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC19_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC19_DestCToCR_RMW    ADDR_MOD_DST_SEC19_DestCToCR_ADDR32, ADDR_MOD_DST_SEC19_DestCToCR_SHAMT, ADDR_MOD_DST_SEC19_DestCToCR_MASK

#define ADDR_MOD_DST_SEC19_FidelityIncr_ADDR32 347
#define ADDR_MOD_DST_SEC19_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC19_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC19_FidelityIncr_RMW    ADDR_MOD_DST_SEC19_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC19_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC19_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC19_FidelityClear_ADDR32 347
#define ADDR_MOD_DST_SEC19_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC19_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC19_FidelityClear_RMW \
    ADDR_MOD_DST_SEC19_FidelityClear_ADDR32, ADDR_MOD_DST_SEC19_FidelityClear_SHAMT, ADDR_MOD_DST_SEC19_FidelityClear_MASK

#define ADDR_MOD_DST_SEC20_DestIncr_ADDR32 348
#define ADDR_MOD_DST_SEC20_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC20_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC20_DestIncr_RMW    ADDR_MOD_DST_SEC20_DestIncr_ADDR32, ADDR_MOD_DST_SEC20_DestIncr_SHAMT, ADDR_MOD_DST_SEC20_DestIncr_MASK

#define ADDR_MOD_DST_SEC20_DestCR_ADDR32 348
#define ADDR_MOD_DST_SEC20_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC20_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC20_DestCR_RMW    ADDR_MOD_DST_SEC20_DestCR_ADDR32, ADDR_MOD_DST_SEC20_DestCR_SHAMT, ADDR_MOD_DST_SEC20_DestCR_MASK

#define ADDR_MOD_DST_SEC20_DestClear_ADDR32 348
#define ADDR_MOD_DST_SEC20_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC20_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC20_DestClear_RMW    ADDR_MOD_DST_SEC20_DestClear_ADDR32, ADDR_MOD_DST_SEC20_DestClear_SHAMT, ADDR_MOD_DST_SEC20_DestClear_MASK

#define ADDR_MOD_DST_SEC20_DestCToCR_ADDR32 348
#define ADDR_MOD_DST_SEC20_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC20_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC20_DestCToCR_RMW    ADDR_MOD_DST_SEC20_DestCToCR_ADDR32, ADDR_MOD_DST_SEC20_DestCToCR_SHAMT, ADDR_MOD_DST_SEC20_DestCToCR_MASK

#define ADDR_MOD_DST_SEC20_FidelityIncr_ADDR32 348
#define ADDR_MOD_DST_SEC20_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC20_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC20_FidelityIncr_RMW    ADDR_MOD_DST_SEC20_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC20_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC20_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC20_FidelityClear_ADDR32 348
#define ADDR_MOD_DST_SEC20_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC20_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC20_FidelityClear_RMW \
    ADDR_MOD_DST_SEC20_FidelityClear_ADDR32, ADDR_MOD_DST_SEC20_FidelityClear_SHAMT, ADDR_MOD_DST_SEC20_FidelityClear_MASK

#define ADDR_MOD_DST_SEC21_DestIncr_ADDR32 349
#define ADDR_MOD_DST_SEC21_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC21_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC21_DestIncr_RMW    ADDR_MOD_DST_SEC21_DestIncr_ADDR32, ADDR_MOD_DST_SEC21_DestIncr_SHAMT, ADDR_MOD_DST_SEC21_DestIncr_MASK

#define ADDR_MOD_DST_SEC21_DestCR_ADDR32 349
#define ADDR_MOD_DST_SEC21_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC21_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC21_DestCR_RMW    ADDR_MOD_DST_SEC21_DestCR_ADDR32, ADDR_MOD_DST_SEC21_DestCR_SHAMT, ADDR_MOD_DST_SEC21_DestCR_MASK

#define ADDR_MOD_DST_SEC21_DestClear_ADDR32 349
#define ADDR_MOD_DST_SEC21_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC21_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC21_DestClear_RMW    ADDR_MOD_DST_SEC21_DestClear_ADDR32, ADDR_MOD_DST_SEC21_DestClear_SHAMT, ADDR_MOD_DST_SEC21_DestClear_MASK

#define ADDR_MOD_DST_SEC21_DestCToCR_ADDR32 349
#define ADDR_MOD_DST_SEC21_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC21_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC21_DestCToCR_RMW    ADDR_MOD_DST_SEC21_DestCToCR_ADDR32, ADDR_MOD_DST_SEC21_DestCToCR_SHAMT, ADDR_MOD_DST_SEC21_DestCToCR_MASK

#define ADDR_MOD_DST_SEC21_FidelityIncr_ADDR32 349
#define ADDR_MOD_DST_SEC21_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC21_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC21_FidelityIncr_RMW    ADDR_MOD_DST_SEC21_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC21_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC21_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC21_FidelityClear_ADDR32 349
#define ADDR_MOD_DST_SEC21_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC21_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC21_FidelityClear_RMW \
    ADDR_MOD_DST_SEC21_FidelityClear_ADDR32, ADDR_MOD_DST_SEC21_FidelityClear_SHAMT, ADDR_MOD_DST_SEC21_FidelityClear_MASK

#define ADDR_MOD_DST_SEC22_DestIncr_ADDR32 350
#define ADDR_MOD_DST_SEC22_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC22_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC22_DestIncr_RMW    ADDR_MOD_DST_SEC22_DestIncr_ADDR32, ADDR_MOD_DST_SEC22_DestIncr_SHAMT, ADDR_MOD_DST_SEC22_DestIncr_MASK

#define ADDR_MOD_DST_SEC22_DestCR_ADDR32 350
#define ADDR_MOD_DST_SEC22_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC22_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC22_DestCR_RMW    ADDR_MOD_DST_SEC22_DestCR_ADDR32, ADDR_MOD_DST_SEC22_DestCR_SHAMT, ADDR_MOD_DST_SEC22_DestCR_MASK

#define ADDR_MOD_DST_SEC22_DestClear_ADDR32 350
#define ADDR_MOD_DST_SEC22_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC22_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC22_DestClear_RMW    ADDR_MOD_DST_SEC22_DestClear_ADDR32, ADDR_MOD_DST_SEC22_DestClear_SHAMT, ADDR_MOD_DST_SEC22_DestClear_MASK

#define ADDR_MOD_DST_SEC22_DestCToCR_ADDR32 350
#define ADDR_MOD_DST_SEC22_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC22_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC22_DestCToCR_RMW    ADDR_MOD_DST_SEC22_DestCToCR_ADDR32, ADDR_MOD_DST_SEC22_DestCToCR_SHAMT, ADDR_MOD_DST_SEC22_DestCToCR_MASK

#define ADDR_MOD_DST_SEC22_FidelityIncr_ADDR32 350
#define ADDR_MOD_DST_SEC22_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC22_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC22_FidelityIncr_RMW    ADDR_MOD_DST_SEC22_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC22_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC22_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC22_FidelityClear_ADDR32 350
#define ADDR_MOD_DST_SEC22_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC22_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC22_FidelityClear_RMW \
    ADDR_MOD_DST_SEC22_FidelityClear_ADDR32, ADDR_MOD_DST_SEC22_FidelityClear_SHAMT, ADDR_MOD_DST_SEC22_FidelityClear_MASK

#define ADDR_MOD_DST_SEC23_DestIncr_ADDR32 351
#define ADDR_MOD_DST_SEC23_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC23_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC23_DestIncr_RMW    ADDR_MOD_DST_SEC23_DestIncr_ADDR32, ADDR_MOD_DST_SEC23_DestIncr_SHAMT, ADDR_MOD_DST_SEC23_DestIncr_MASK

#define ADDR_MOD_DST_SEC23_DestCR_ADDR32 351
#define ADDR_MOD_DST_SEC23_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC23_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC23_DestCR_RMW    ADDR_MOD_DST_SEC23_DestCR_ADDR32, ADDR_MOD_DST_SEC23_DestCR_SHAMT, ADDR_MOD_DST_SEC23_DestCR_MASK

#define ADDR_MOD_DST_SEC23_DestClear_ADDR32 351
#define ADDR_MOD_DST_SEC23_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC23_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC23_DestClear_RMW    ADDR_MOD_DST_SEC23_DestClear_ADDR32, ADDR_MOD_DST_SEC23_DestClear_SHAMT, ADDR_MOD_DST_SEC23_DestClear_MASK

#define ADDR_MOD_DST_SEC23_DestCToCR_ADDR32 351
#define ADDR_MOD_DST_SEC23_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC23_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC23_DestCToCR_RMW    ADDR_MOD_DST_SEC23_DestCToCR_ADDR32, ADDR_MOD_DST_SEC23_DestCToCR_SHAMT, ADDR_MOD_DST_SEC23_DestCToCR_MASK

#define ADDR_MOD_DST_SEC23_FidelityIncr_ADDR32 351
#define ADDR_MOD_DST_SEC23_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC23_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC23_FidelityIncr_RMW    ADDR_MOD_DST_SEC23_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC23_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC23_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC23_FidelityClear_ADDR32 351
#define ADDR_MOD_DST_SEC23_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC23_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC23_FidelityClear_RMW \
    ADDR_MOD_DST_SEC23_FidelityClear_ADDR32, ADDR_MOD_DST_SEC23_FidelityClear_SHAMT, ADDR_MOD_DST_SEC23_FidelityClear_MASK

#define ADDR_MOD_DST_SEC24_DestIncr_ADDR32 352
#define ADDR_MOD_DST_SEC24_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC24_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC24_DestIncr_RMW    ADDR_MOD_DST_SEC24_DestIncr_ADDR32, ADDR_MOD_DST_SEC24_DestIncr_SHAMT, ADDR_MOD_DST_SEC24_DestIncr_MASK

#define ADDR_MOD_DST_SEC24_DestCR_ADDR32 352
#define ADDR_MOD_DST_SEC24_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC24_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC24_DestCR_RMW    ADDR_MOD_DST_SEC24_DestCR_ADDR32, ADDR_MOD_DST_SEC24_DestCR_SHAMT, ADDR_MOD_DST_SEC24_DestCR_MASK

#define ADDR_MOD_DST_SEC24_DestClear_ADDR32 352
#define ADDR_MOD_DST_SEC24_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC24_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC24_DestClear_RMW    ADDR_MOD_DST_SEC24_DestClear_ADDR32, ADDR_MOD_DST_SEC24_DestClear_SHAMT, ADDR_MOD_DST_SEC24_DestClear_MASK

#define ADDR_MOD_DST_SEC24_DestCToCR_ADDR32 352
#define ADDR_MOD_DST_SEC24_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC24_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC24_DestCToCR_RMW    ADDR_MOD_DST_SEC24_DestCToCR_ADDR32, ADDR_MOD_DST_SEC24_DestCToCR_SHAMT, ADDR_MOD_DST_SEC24_DestCToCR_MASK

#define ADDR_MOD_DST_SEC24_FidelityIncr_ADDR32 352
#define ADDR_MOD_DST_SEC24_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC24_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC24_FidelityIncr_RMW    ADDR_MOD_DST_SEC24_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC24_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC24_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC24_FidelityClear_ADDR32 352
#define ADDR_MOD_DST_SEC24_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC24_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC24_FidelityClear_RMW \
    ADDR_MOD_DST_SEC24_FidelityClear_ADDR32, ADDR_MOD_DST_SEC24_FidelityClear_SHAMT, ADDR_MOD_DST_SEC24_FidelityClear_MASK

#define ADDR_MOD_DST_SEC25_DestIncr_ADDR32 353
#define ADDR_MOD_DST_SEC25_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC25_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC25_DestIncr_RMW    ADDR_MOD_DST_SEC25_DestIncr_ADDR32, ADDR_MOD_DST_SEC25_DestIncr_SHAMT, ADDR_MOD_DST_SEC25_DestIncr_MASK

#define ADDR_MOD_DST_SEC25_DestCR_ADDR32 353
#define ADDR_MOD_DST_SEC25_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC25_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC25_DestCR_RMW    ADDR_MOD_DST_SEC25_DestCR_ADDR32, ADDR_MOD_DST_SEC25_DestCR_SHAMT, ADDR_MOD_DST_SEC25_DestCR_MASK

#define ADDR_MOD_DST_SEC25_DestClear_ADDR32 353
#define ADDR_MOD_DST_SEC25_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC25_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC25_DestClear_RMW    ADDR_MOD_DST_SEC25_DestClear_ADDR32, ADDR_MOD_DST_SEC25_DestClear_SHAMT, ADDR_MOD_DST_SEC25_DestClear_MASK

#define ADDR_MOD_DST_SEC25_DestCToCR_ADDR32 353
#define ADDR_MOD_DST_SEC25_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC25_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC25_DestCToCR_RMW    ADDR_MOD_DST_SEC25_DestCToCR_ADDR32, ADDR_MOD_DST_SEC25_DestCToCR_SHAMT, ADDR_MOD_DST_SEC25_DestCToCR_MASK

#define ADDR_MOD_DST_SEC25_FidelityIncr_ADDR32 353
#define ADDR_MOD_DST_SEC25_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC25_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC25_FidelityIncr_RMW    ADDR_MOD_DST_SEC25_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC25_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC25_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC25_FidelityClear_ADDR32 353
#define ADDR_MOD_DST_SEC25_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC25_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC25_FidelityClear_RMW \
    ADDR_MOD_DST_SEC25_FidelityClear_ADDR32, ADDR_MOD_DST_SEC25_FidelityClear_SHAMT, ADDR_MOD_DST_SEC25_FidelityClear_MASK

#define ADDR_MOD_DST_SEC26_DestIncr_ADDR32 354
#define ADDR_MOD_DST_SEC26_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC26_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC26_DestIncr_RMW    ADDR_MOD_DST_SEC26_DestIncr_ADDR32, ADDR_MOD_DST_SEC26_DestIncr_SHAMT, ADDR_MOD_DST_SEC26_DestIncr_MASK

#define ADDR_MOD_DST_SEC26_DestCR_ADDR32 354
#define ADDR_MOD_DST_SEC26_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC26_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC26_DestCR_RMW    ADDR_MOD_DST_SEC26_DestCR_ADDR32, ADDR_MOD_DST_SEC26_DestCR_SHAMT, ADDR_MOD_DST_SEC26_DestCR_MASK

#define ADDR_MOD_DST_SEC26_DestClear_ADDR32 354
#define ADDR_MOD_DST_SEC26_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC26_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC26_DestClear_RMW    ADDR_MOD_DST_SEC26_DestClear_ADDR32, ADDR_MOD_DST_SEC26_DestClear_SHAMT, ADDR_MOD_DST_SEC26_DestClear_MASK

#define ADDR_MOD_DST_SEC26_DestCToCR_ADDR32 354
#define ADDR_MOD_DST_SEC26_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC26_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC26_DestCToCR_RMW    ADDR_MOD_DST_SEC26_DestCToCR_ADDR32, ADDR_MOD_DST_SEC26_DestCToCR_SHAMT, ADDR_MOD_DST_SEC26_DestCToCR_MASK

#define ADDR_MOD_DST_SEC26_FidelityIncr_ADDR32 354
#define ADDR_MOD_DST_SEC26_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC26_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC26_FidelityIncr_RMW    ADDR_MOD_DST_SEC26_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC26_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC26_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC26_FidelityClear_ADDR32 354
#define ADDR_MOD_DST_SEC26_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC26_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC26_FidelityClear_RMW \
    ADDR_MOD_DST_SEC26_FidelityClear_ADDR32, ADDR_MOD_DST_SEC26_FidelityClear_SHAMT, ADDR_MOD_DST_SEC26_FidelityClear_MASK

#define ADDR_MOD_DST_SEC27_DestIncr_ADDR32 355
#define ADDR_MOD_DST_SEC27_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC27_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC27_DestIncr_RMW    ADDR_MOD_DST_SEC27_DestIncr_ADDR32, ADDR_MOD_DST_SEC27_DestIncr_SHAMT, ADDR_MOD_DST_SEC27_DestIncr_MASK

#define ADDR_MOD_DST_SEC27_DestCR_ADDR32 355
#define ADDR_MOD_DST_SEC27_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC27_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC27_DestCR_RMW    ADDR_MOD_DST_SEC27_DestCR_ADDR32, ADDR_MOD_DST_SEC27_DestCR_SHAMT, ADDR_MOD_DST_SEC27_DestCR_MASK

#define ADDR_MOD_DST_SEC27_DestClear_ADDR32 355
#define ADDR_MOD_DST_SEC27_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC27_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC27_DestClear_RMW    ADDR_MOD_DST_SEC27_DestClear_ADDR32, ADDR_MOD_DST_SEC27_DestClear_SHAMT, ADDR_MOD_DST_SEC27_DestClear_MASK

#define ADDR_MOD_DST_SEC27_DestCToCR_ADDR32 355
#define ADDR_MOD_DST_SEC27_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC27_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC27_DestCToCR_RMW    ADDR_MOD_DST_SEC27_DestCToCR_ADDR32, ADDR_MOD_DST_SEC27_DestCToCR_SHAMT, ADDR_MOD_DST_SEC27_DestCToCR_MASK

#define ADDR_MOD_DST_SEC27_FidelityIncr_ADDR32 355
#define ADDR_MOD_DST_SEC27_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC27_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC27_FidelityIncr_RMW    ADDR_MOD_DST_SEC27_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC27_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC27_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC27_FidelityClear_ADDR32 355
#define ADDR_MOD_DST_SEC27_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC27_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC27_FidelityClear_RMW \
    ADDR_MOD_DST_SEC27_FidelityClear_ADDR32, ADDR_MOD_DST_SEC27_FidelityClear_SHAMT, ADDR_MOD_DST_SEC27_FidelityClear_MASK

#define ADDR_MOD_DST_SEC28_DestIncr_ADDR32 356
#define ADDR_MOD_DST_SEC28_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC28_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC28_DestIncr_RMW    ADDR_MOD_DST_SEC28_DestIncr_ADDR32, ADDR_MOD_DST_SEC28_DestIncr_SHAMT, ADDR_MOD_DST_SEC28_DestIncr_MASK

#define ADDR_MOD_DST_SEC28_DestCR_ADDR32 356
#define ADDR_MOD_DST_SEC28_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC28_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC28_DestCR_RMW    ADDR_MOD_DST_SEC28_DestCR_ADDR32, ADDR_MOD_DST_SEC28_DestCR_SHAMT, ADDR_MOD_DST_SEC28_DestCR_MASK

#define ADDR_MOD_DST_SEC28_DestClear_ADDR32 356
#define ADDR_MOD_DST_SEC28_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC28_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC28_DestClear_RMW    ADDR_MOD_DST_SEC28_DestClear_ADDR32, ADDR_MOD_DST_SEC28_DestClear_SHAMT, ADDR_MOD_DST_SEC28_DestClear_MASK

#define ADDR_MOD_DST_SEC28_DestCToCR_ADDR32 356
#define ADDR_MOD_DST_SEC28_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC28_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC28_DestCToCR_RMW    ADDR_MOD_DST_SEC28_DestCToCR_ADDR32, ADDR_MOD_DST_SEC28_DestCToCR_SHAMT, ADDR_MOD_DST_SEC28_DestCToCR_MASK

#define ADDR_MOD_DST_SEC28_FidelityIncr_ADDR32 356
#define ADDR_MOD_DST_SEC28_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC28_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC28_FidelityIncr_RMW    ADDR_MOD_DST_SEC28_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC28_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC28_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC28_FidelityClear_ADDR32 356
#define ADDR_MOD_DST_SEC28_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC28_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC28_FidelityClear_RMW \
    ADDR_MOD_DST_SEC28_FidelityClear_ADDR32, ADDR_MOD_DST_SEC28_FidelityClear_SHAMT, ADDR_MOD_DST_SEC28_FidelityClear_MASK

#define ADDR_MOD_DST_SEC29_DestIncr_ADDR32 357
#define ADDR_MOD_DST_SEC29_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC29_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC29_DestIncr_RMW    ADDR_MOD_DST_SEC29_DestIncr_ADDR32, ADDR_MOD_DST_SEC29_DestIncr_SHAMT, ADDR_MOD_DST_SEC29_DestIncr_MASK

#define ADDR_MOD_DST_SEC29_DestCR_ADDR32 357
#define ADDR_MOD_DST_SEC29_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC29_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC29_DestCR_RMW    ADDR_MOD_DST_SEC29_DestCR_ADDR32, ADDR_MOD_DST_SEC29_DestCR_SHAMT, ADDR_MOD_DST_SEC29_DestCR_MASK

#define ADDR_MOD_DST_SEC29_DestClear_ADDR32 357
#define ADDR_MOD_DST_SEC29_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC29_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC29_DestClear_RMW    ADDR_MOD_DST_SEC29_DestClear_ADDR32, ADDR_MOD_DST_SEC29_DestClear_SHAMT, ADDR_MOD_DST_SEC29_DestClear_MASK

#define ADDR_MOD_DST_SEC29_DestCToCR_ADDR32 357
#define ADDR_MOD_DST_SEC29_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC29_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC29_DestCToCR_RMW    ADDR_MOD_DST_SEC29_DestCToCR_ADDR32, ADDR_MOD_DST_SEC29_DestCToCR_SHAMT, ADDR_MOD_DST_SEC29_DestCToCR_MASK

#define ADDR_MOD_DST_SEC29_FidelityIncr_ADDR32 357
#define ADDR_MOD_DST_SEC29_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC29_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC29_FidelityIncr_RMW    ADDR_MOD_DST_SEC29_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC29_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC29_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC29_FidelityClear_ADDR32 357
#define ADDR_MOD_DST_SEC29_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC29_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC29_FidelityClear_RMW \
    ADDR_MOD_DST_SEC29_FidelityClear_ADDR32, ADDR_MOD_DST_SEC29_FidelityClear_SHAMT, ADDR_MOD_DST_SEC29_FidelityClear_MASK

#define ADDR_MOD_DST_SEC30_DestIncr_ADDR32 358
#define ADDR_MOD_DST_SEC30_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC30_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC30_DestIncr_RMW    ADDR_MOD_DST_SEC30_DestIncr_ADDR32, ADDR_MOD_DST_SEC30_DestIncr_SHAMT, ADDR_MOD_DST_SEC30_DestIncr_MASK

#define ADDR_MOD_DST_SEC30_DestCR_ADDR32 358
#define ADDR_MOD_DST_SEC30_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC30_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC30_DestCR_RMW    ADDR_MOD_DST_SEC30_DestCR_ADDR32, ADDR_MOD_DST_SEC30_DestCR_SHAMT, ADDR_MOD_DST_SEC30_DestCR_MASK

#define ADDR_MOD_DST_SEC30_DestClear_ADDR32 358
#define ADDR_MOD_DST_SEC30_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC30_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC30_DestClear_RMW    ADDR_MOD_DST_SEC30_DestClear_ADDR32, ADDR_MOD_DST_SEC30_DestClear_SHAMT, ADDR_MOD_DST_SEC30_DestClear_MASK

#define ADDR_MOD_DST_SEC30_DestCToCR_ADDR32 358
#define ADDR_MOD_DST_SEC30_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC30_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC30_DestCToCR_RMW    ADDR_MOD_DST_SEC30_DestCToCR_ADDR32, ADDR_MOD_DST_SEC30_DestCToCR_SHAMT, ADDR_MOD_DST_SEC30_DestCToCR_MASK

#define ADDR_MOD_DST_SEC30_FidelityIncr_ADDR32 358
#define ADDR_MOD_DST_SEC30_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC30_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC30_FidelityIncr_RMW    ADDR_MOD_DST_SEC30_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC30_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC30_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC30_FidelityClear_ADDR32 358
#define ADDR_MOD_DST_SEC30_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC30_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC30_FidelityClear_RMW \
    ADDR_MOD_DST_SEC30_FidelityClear_ADDR32, ADDR_MOD_DST_SEC30_FidelityClear_SHAMT, ADDR_MOD_DST_SEC30_FidelityClear_MASK

#define ADDR_MOD_DST_SEC31_DestIncr_ADDR32 359
#define ADDR_MOD_DST_SEC31_DestIncr_SHAMT  0
#define ADDR_MOD_DST_SEC31_DestIncr_MASK   0x3ff
#define ADDR_MOD_DST_SEC31_DestIncr_RMW    ADDR_MOD_DST_SEC31_DestIncr_ADDR32, ADDR_MOD_DST_SEC31_DestIncr_SHAMT, ADDR_MOD_DST_SEC31_DestIncr_MASK

#define ADDR_MOD_DST_SEC31_DestCR_ADDR32 359
#define ADDR_MOD_DST_SEC31_DestCR_SHAMT  10
#define ADDR_MOD_DST_SEC31_DestCR_MASK   0x400
#define ADDR_MOD_DST_SEC31_DestCR_RMW    ADDR_MOD_DST_SEC31_DestCR_ADDR32, ADDR_MOD_DST_SEC31_DestCR_SHAMT, ADDR_MOD_DST_SEC31_DestCR_MASK

#define ADDR_MOD_DST_SEC31_DestClear_ADDR32 359
#define ADDR_MOD_DST_SEC31_DestClear_SHAMT  11
#define ADDR_MOD_DST_SEC31_DestClear_MASK   0x800
#define ADDR_MOD_DST_SEC31_DestClear_RMW    ADDR_MOD_DST_SEC31_DestClear_ADDR32, ADDR_MOD_DST_SEC31_DestClear_SHAMT, ADDR_MOD_DST_SEC31_DestClear_MASK

#define ADDR_MOD_DST_SEC31_DestCToCR_ADDR32 359
#define ADDR_MOD_DST_SEC31_DestCToCR_SHAMT  12
#define ADDR_MOD_DST_SEC31_DestCToCR_MASK   0x1000
#define ADDR_MOD_DST_SEC31_DestCToCR_RMW    ADDR_MOD_DST_SEC31_DestCToCR_ADDR32, ADDR_MOD_DST_SEC31_DestCToCR_SHAMT, ADDR_MOD_DST_SEC31_DestCToCR_MASK

#define ADDR_MOD_DST_SEC31_FidelityIncr_ADDR32 359
#define ADDR_MOD_DST_SEC31_FidelityIncr_SHAMT  13
#define ADDR_MOD_DST_SEC31_FidelityIncr_MASK   0x6000
#define ADDR_MOD_DST_SEC31_FidelityIncr_RMW    ADDR_MOD_DST_SEC31_FidelityIncr_ADDR32, ADDR_MOD_DST_SEC31_FidelityIncr_SHAMT, ADDR_MOD_DST_SEC31_FidelityIncr_MASK

#define ADDR_MOD_DST_SEC31_FidelityClear_ADDR32 359
#define ADDR_MOD_DST_SEC31_FidelityClear_SHAMT  15
#define ADDR_MOD_DST_SEC31_FidelityClear_MASK   0x8000
#define ADDR_MOD_DST_SEC31_FidelityClear_RMW \
    ADDR_MOD_DST_SEC31_FidelityClear_ADDR32, ADDR_MOD_DST_SEC31_FidelityClear_SHAMT, ADDR_MOD_DST_SEC31_FidelityClear_MASK

#define SFPU_STACK_SEC0_Incr_ADDR32 360
#define SFPU_STACK_SEC0_Incr_SHAMT  0
#define SFPU_STACK_SEC0_Incr_MASK   0x3ff
#define SFPU_STACK_SEC0_Incr_RMW    SFPU_STACK_SEC0_Incr_ADDR32, SFPU_STACK_SEC0_Incr_SHAMT, SFPU_STACK_SEC0_Incr_MASK

#define SFPU_STACK_SEC1_Incr_ADDR32 361
#define SFPU_STACK_SEC1_Incr_SHAMT  0
#define SFPU_STACK_SEC1_Incr_MASK   0x3ff
#define SFPU_STACK_SEC1_Incr_RMW    SFPU_STACK_SEC1_Incr_ADDR32, SFPU_STACK_SEC1_Incr_SHAMT, SFPU_STACK_SEC1_Incr_MASK

#define SFPU_STACK_SEC2_Incr_ADDR32 362
#define SFPU_STACK_SEC2_Incr_SHAMT  0
#define SFPU_STACK_SEC2_Incr_MASK   0x3ff
#define SFPU_STACK_SEC2_Incr_RMW    SFPU_STACK_SEC2_Incr_ADDR32, SFPU_STACK_SEC2_Incr_SHAMT, SFPU_STACK_SEC2_Incr_MASK

#define SFPU_STACK_SEC3_Incr_ADDR32 363
#define SFPU_STACK_SEC3_Incr_SHAMT  0
#define SFPU_STACK_SEC3_Incr_MASK   0x3ff
#define SFPU_STACK_SEC3_Incr_RMW    SFPU_STACK_SEC3_Incr_ADDR32, SFPU_STACK_SEC3_Incr_SHAMT, SFPU_STACK_SEC3_Incr_MASK

#define PERF_CNT_CMD_SEC0_Cmd0Start_ADDR32 364
#define PERF_CNT_CMD_SEC0_Cmd0Start_SHAMT  0
#define PERF_CNT_CMD_SEC0_Cmd0Start_MASK   0x1
#define PERF_CNT_CMD_SEC0_Cmd0Start_RMW    PERF_CNT_CMD_SEC0_Cmd0Start_ADDR32, PERF_CNT_CMD_SEC0_Cmd0Start_SHAMT, PERF_CNT_CMD_SEC0_Cmd0Start_MASK

#define PERF_CNT_CMD_SEC0_Cmd0Stop_ADDR32 364
#define PERF_CNT_CMD_SEC0_Cmd0Stop_SHAMT  1
#define PERF_CNT_CMD_SEC0_Cmd0Stop_MASK   0x2
#define PERF_CNT_CMD_SEC0_Cmd0Stop_RMW    PERF_CNT_CMD_SEC0_Cmd0Stop_ADDR32, PERF_CNT_CMD_SEC0_Cmd0Stop_SHAMT, PERF_CNT_CMD_SEC0_Cmd0Stop_MASK

#define PERF_CNT_CMD_SEC0_Cmd1Start_ADDR32 364
#define PERF_CNT_CMD_SEC0_Cmd1Start_SHAMT  2
#define PERF_CNT_CMD_SEC0_Cmd1Start_MASK   0x4
#define PERF_CNT_CMD_SEC0_Cmd1Start_RMW    PERF_CNT_CMD_SEC0_Cmd1Start_ADDR32, PERF_CNT_CMD_SEC0_Cmd1Start_SHAMT, PERF_CNT_CMD_SEC0_Cmd1Start_MASK

#define PERF_CNT_CMD_SEC0_Cmd1Stop_ADDR32 364
#define PERF_CNT_CMD_SEC0_Cmd1Stop_SHAMT  3
#define PERF_CNT_CMD_SEC0_Cmd1Stop_MASK   0x8
#define PERF_CNT_CMD_SEC0_Cmd1Stop_RMW    PERF_CNT_CMD_SEC0_Cmd1Stop_ADDR32, PERF_CNT_CMD_SEC0_Cmd1Stop_SHAMT, PERF_CNT_CMD_SEC0_Cmd1Stop_MASK

#define PERF_CNT_CMD_SEC0_Cmd2Start_ADDR32 364
#define PERF_CNT_CMD_SEC0_Cmd2Start_SHAMT  4
#define PERF_CNT_CMD_SEC0_Cmd2Start_MASK   0x10
#define PERF_CNT_CMD_SEC0_Cmd2Start_RMW    PERF_CNT_CMD_SEC0_Cmd2Start_ADDR32, PERF_CNT_CMD_SEC0_Cmd2Start_SHAMT, PERF_CNT_CMD_SEC0_Cmd2Start_MASK

#define PERF_CNT_CMD_SEC0_Cmd2Stop_ADDR32 364
#define PERF_CNT_CMD_SEC0_Cmd2Stop_SHAMT  5
#define PERF_CNT_CMD_SEC0_Cmd2Stop_MASK   0x20
#define PERF_CNT_CMD_SEC0_Cmd2Stop_RMW    PERF_CNT_CMD_SEC0_Cmd2Stop_ADDR32, PERF_CNT_CMD_SEC0_Cmd2Stop_SHAMT, PERF_CNT_CMD_SEC0_Cmd2Stop_MASK

#define PERF_CNT_CMD_SEC0_Cmd3Start_ADDR32 364
#define PERF_CNT_CMD_SEC0_Cmd3Start_SHAMT  6
#define PERF_CNT_CMD_SEC0_Cmd3Start_MASK   0x40
#define PERF_CNT_CMD_SEC0_Cmd3Start_RMW    PERF_CNT_CMD_SEC0_Cmd3Start_ADDR32, PERF_CNT_CMD_SEC0_Cmd3Start_SHAMT, PERF_CNT_CMD_SEC0_Cmd3Start_MASK

#define PERF_CNT_CMD_SEC0_Cmd3Stop_ADDR32 364
#define PERF_CNT_CMD_SEC0_Cmd3Stop_SHAMT  7
#define PERF_CNT_CMD_SEC0_Cmd3Stop_MASK   0x80
#define PERF_CNT_CMD_SEC0_Cmd3Stop_RMW    PERF_CNT_CMD_SEC0_Cmd3Stop_ADDR32, PERF_CNT_CMD_SEC0_Cmd3Stop_SHAMT, PERF_CNT_CMD_SEC0_Cmd3Stop_MASK

#define PERF_CNT_CMD_SEC1_Cmd0Start_ADDR32 365
#define PERF_CNT_CMD_SEC1_Cmd0Start_SHAMT  0
#define PERF_CNT_CMD_SEC1_Cmd0Start_MASK   0x1
#define PERF_CNT_CMD_SEC1_Cmd0Start_RMW    PERF_CNT_CMD_SEC1_Cmd0Start_ADDR32, PERF_CNT_CMD_SEC1_Cmd0Start_SHAMT, PERF_CNT_CMD_SEC1_Cmd0Start_MASK

#define PERF_CNT_CMD_SEC1_Cmd0Stop_ADDR32 365
#define PERF_CNT_CMD_SEC1_Cmd0Stop_SHAMT  1
#define PERF_CNT_CMD_SEC1_Cmd0Stop_MASK   0x2
#define PERF_CNT_CMD_SEC1_Cmd0Stop_RMW    PERF_CNT_CMD_SEC1_Cmd0Stop_ADDR32, PERF_CNT_CMD_SEC1_Cmd0Stop_SHAMT, PERF_CNT_CMD_SEC1_Cmd0Stop_MASK

#define PERF_CNT_CMD_SEC1_Cmd1Start_ADDR32 365
#define PERF_CNT_CMD_SEC1_Cmd1Start_SHAMT  2
#define PERF_CNT_CMD_SEC1_Cmd1Start_MASK   0x4
#define PERF_CNT_CMD_SEC1_Cmd1Start_RMW    PERF_CNT_CMD_SEC1_Cmd1Start_ADDR32, PERF_CNT_CMD_SEC1_Cmd1Start_SHAMT, PERF_CNT_CMD_SEC1_Cmd1Start_MASK

#define PERF_CNT_CMD_SEC1_Cmd1Stop_ADDR32 365
#define PERF_CNT_CMD_SEC1_Cmd1Stop_SHAMT  3
#define PERF_CNT_CMD_SEC1_Cmd1Stop_MASK   0x8
#define PERF_CNT_CMD_SEC1_Cmd1Stop_RMW    PERF_CNT_CMD_SEC1_Cmd1Stop_ADDR32, PERF_CNT_CMD_SEC1_Cmd1Stop_SHAMT, PERF_CNT_CMD_SEC1_Cmd1Stop_MASK

#define PERF_CNT_CMD_SEC1_Cmd2Start_ADDR32 365
#define PERF_CNT_CMD_SEC1_Cmd2Start_SHAMT  4
#define PERF_CNT_CMD_SEC1_Cmd2Start_MASK   0x10
#define PERF_CNT_CMD_SEC1_Cmd2Start_RMW    PERF_CNT_CMD_SEC1_Cmd2Start_ADDR32, PERF_CNT_CMD_SEC1_Cmd2Start_SHAMT, PERF_CNT_CMD_SEC1_Cmd2Start_MASK

#define PERF_CNT_CMD_SEC1_Cmd2Stop_ADDR32 365
#define PERF_CNT_CMD_SEC1_Cmd2Stop_SHAMT  5
#define PERF_CNT_CMD_SEC1_Cmd2Stop_MASK   0x20
#define PERF_CNT_CMD_SEC1_Cmd2Stop_RMW    PERF_CNT_CMD_SEC1_Cmd2Stop_ADDR32, PERF_CNT_CMD_SEC1_Cmd2Stop_SHAMT, PERF_CNT_CMD_SEC1_Cmd2Stop_MASK

#define PERF_CNT_CMD_SEC1_Cmd3Start_ADDR32 365
#define PERF_CNT_CMD_SEC1_Cmd3Start_SHAMT  6
#define PERF_CNT_CMD_SEC1_Cmd3Start_MASK   0x40
#define PERF_CNT_CMD_SEC1_Cmd3Start_RMW    PERF_CNT_CMD_SEC1_Cmd3Start_ADDR32, PERF_CNT_CMD_SEC1_Cmd3Start_SHAMT, PERF_CNT_CMD_SEC1_Cmd3Start_MASK

#define PERF_CNT_CMD_SEC1_Cmd3Stop_ADDR32 365
#define PERF_CNT_CMD_SEC1_Cmd3Stop_SHAMT  7
#define PERF_CNT_CMD_SEC1_Cmd3Stop_MASK   0x80
#define PERF_CNT_CMD_SEC1_Cmd3Stop_RMW    PERF_CNT_CMD_SEC1_Cmd3Stop_ADDR32, PERF_CNT_CMD_SEC1_Cmd3Stop_SHAMT, PERF_CNT_CMD_SEC1_Cmd3Stop_MASK

#define PERF_CNT_CMD_SEC2_Cmd0Start_ADDR32 366
#define PERF_CNT_CMD_SEC2_Cmd0Start_SHAMT  0
#define PERF_CNT_CMD_SEC2_Cmd0Start_MASK   0x1
#define PERF_CNT_CMD_SEC2_Cmd0Start_RMW    PERF_CNT_CMD_SEC2_Cmd0Start_ADDR32, PERF_CNT_CMD_SEC2_Cmd0Start_SHAMT, PERF_CNT_CMD_SEC2_Cmd0Start_MASK

#define PERF_CNT_CMD_SEC2_Cmd0Stop_ADDR32 366
#define PERF_CNT_CMD_SEC2_Cmd0Stop_SHAMT  1
#define PERF_CNT_CMD_SEC2_Cmd0Stop_MASK   0x2
#define PERF_CNT_CMD_SEC2_Cmd0Stop_RMW    PERF_CNT_CMD_SEC2_Cmd0Stop_ADDR32, PERF_CNT_CMD_SEC2_Cmd0Stop_SHAMT, PERF_CNT_CMD_SEC2_Cmd0Stop_MASK

#define PERF_CNT_CMD_SEC2_Cmd1Start_ADDR32 366
#define PERF_CNT_CMD_SEC2_Cmd1Start_SHAMT  2
#define PERF_CNT_CMD_SEC2_Cmd1Start_MASK   0x4
#define PERF_CNT_CMD_SEC2_Cmd1Start_RMW    PERF_CNT_CMD_SEC2_Cmd1Start_ADDR32, PERF_CNT_CMD_SEC2_Cmd1Start_SHAMT, PERF_CNT_CMD_SEC2_Cmd1Start_MASK

#define PERF_CNT_CMD_SEC2_Cmd1Stop_ADDR32 366
#define PERF_CNT_CMD_SEC2_Cmd1Stop_SHAMT  3
#define PERF_CNT_CMD_SEC2_Cmd1Stop_MASK   0x8
#define PERF_CNT_CMD_SEC2_Cmd1Stop_RMW    PERF_CNT_CMD_SEC2_Cmd1Stop_ADDR32, PERF_CNT_CMD_SEC2_Cmd1Stop_SHAMT, PERF_CNT_CMD_SEC2_Cmd1Stop_MASK

#define PERF_CNT_CMD_SEC2_Cmd2Start_ADDR32 366
#define PERF_CNT_CMD_SEC2_Cmd2Start_SHAMT  4
#define PERF_CNT_CMD_SEC2_Cmd2Start_MASK   0x10
#define PERF_CNT_CMD_SEC2_Cmd2Start_RMW    PERF_CNT_CMD_SEC2_Cmd2Start_ADDR32, PERF_CNT_CMD_SEC2_Cmd2Start_SHAMT, PERF_CNT_CMD_SEC2_Cmd2Start_MASK

#define PERF_CNT_CMD_SEC2_Cmd2Stop_ADDR32 366
#define PERF_CNT_CMD_SEC2_Cmd2Stop_SHAMT  5
#define PERF_CNT_CMD_SEC2_Cmd2Stop_MASK   0x20
#define PERF_CNT_CMD_SEC2_Cmd2Stop_RMW    PERF_CNT_CMD_SEC2_Cmd2Stop_ADDR32, PERF_CNT_CMD_SEC2_Cmd2Stop_SHAMT, PERF_CNT_CMD_SEC2_Cmd2Stop_MASK

#define PERF_CNT_CMD_SEC2_Cmd3Start_ADDR32 366
#define PERF_CNT_CMD_SEC2_Cmd3Start_SHAMT  6
#define PERF_CNT_CMD_SEC2_Cmd3Start_MASK   0x40
#define PERF_CNT_CMD_SEC2_Cmd3Start_RMW    PERF_CNT_CMD_SEC2_Cmd3Start_ADDR32, PERF_CNT_CMD_SEC2_Cmd3Start_SHAMT, PERF_CNT_CMD_SEC2_Cmd3Start_MASK

#define PERF_CNT_CMD_SEC2_Cmd3Stop_ADDR32 366
#define PERF_CNT_CMD_SEC2_Cmd3Stop_SHAMT  7
#define PERF_CNT_CMD_SEC2_Cmd3Stop_MASK   0x80
#define PERF_CNT_CMD_SEC2_Cmd3Stop_RMW    PERF_CNT_CMD_SEC2_Cmd3Stop_ADDR32, PERF_CNT_CMD_SEC2_Cmd3Stop_SHAMT, PERF_CNT_CMD_SEC2_Cmd3Stop_MASK

#define PERF_CNT_CMD_SEC3_Cmd0Start_ADDR32 367
#define PERF_CNT_CMD_SEC3_Cmd0Start_SHAMT  0
#define PERF_CNT_CMD_SEC3_Cmd0Start_MASK   0x1
#define PERF_CNT_CMD_SEC3_Cmd0Start_RMW    PERF_CNT_CMD_SEC3_Cmd0Start_ADDR32, PERF_CNT_CMD_SEC3_Cmd0Start_SHAMT, PERF_CNT_CMD_SEC3_Cmd0Start_MASK

#define PERF_CNT_CMD_SEC3_Cmd0Stop_ADDR32 367
#define PERF_CNT_CMD_SEC3_Cmd0Stop_SHAMT  1
#define PERF_CNT_CMD_SEC3_Cmd0Stop_MASK   0x2
#define PERF_CNT_CMD_SEC3_Cmd0Stop_RMW    PERF_CNT_CMD_SEC3_Cmd0Stop_ADDR32, PERF_CNT_CMD_SEC3_Cmd0Stop_SHAMT, PERF_CNT_CMD_SEC3_Cmd0Stop_MASK

#define PERF_CNT_CMD_SEC3_Cmd1Start_ADDR32 367
#define PERF_CNT_CMD_SEC3_Cmd1Start_SHAMT  2
#define PERF_CNT_CMD_SEC3_Cmd1Start_MASK   0x4
#define PERF_CNT_CMD_SEC3_Cmd1Start_RMW    PERF_CNT_CMD_SEC3_Cmd1Start_ADDR32, PERF_CNT_CMD_SEC3_Cmd1Start_SHAMT, PERF_CNT_CMD_SEC3_Cmd1Start_MASK

#define PERF_CNT_CMD_SEC3_Cmd1Stop_ADDR32 367
#define PERF_CNT_CMD_SEC3_Cmd1Stop_SHAMT  3
#define PERF_CNT_CMD_SEC3_Cmd1Stop_MASK   0x8
#define PERF_CNT_CMD_SEC3_Cmd1Stop_RMW    PERF_CNT_CMD_SEC3_Cmd1Stop_ADDR32, PERF_CNT_CMD_SEC3_Cmd1Stop_SHAMT, PERF_CNT_CMD_SEC3_Cmd1Stop_MASK

#define PERF_CNT_CMD_SEC3_Cmd2Start_ADDR32 367
#define PERF_CNT_CMD_SEC3_Cmd2Start_SHAMT  4
#define PERF_CNT_CMD_SEC3_Cmd2Start_MASK   0x10
#define PERF_CNT_CMD_SEC3_Cmd2Start_RMW    PERF_CNT_CMD_SEC3_Cmd2Start_ADDR32, PERF_CNT_CMD_SEC3_Cmd2Start_SHAMT, PERF_CNT_CMD_SEC3_Cmd2Start_MASK

#define PERF_CNT_CMD_SEC3_Cmd2Stop_ADDR32 367
#define PERF_CNT_CMD_SEC3_Cmd2Stop_SHAMT  5
#define PERF_CNT_CMD_SEC3_Cmd2Stop_MASK   0x20
#define PERF_CNT_CMD_SEC3_Cmd2Stop_RMW    PERF_CNT_CMD_SEC3_Cmd2Stop_ADDR32, PERF_CNT_CMD_SEC3_Cmd2Stop_SHAMT, PERF_CNT_CMD_SEC3_Cmd2Stop_MASK

#define PERF_CNT_CMD_SEC3_Cmd3Start_ADDR32 367
#define PERF_CNT_CMD_SEC3_Cmd3Start_SHAMT  6
#define PERF_CNT_CMD_SEC3_Cmd3Start_MASK   0x40
#define PERF_CNT_CMD_SEC3_Cmd3Start_RMW    PERF_CNT_CMD_SEC3_Cmd3Start_ADDR32, PERF_CNT_CMD_SEC3_Cmd3Start_SHAMT, PERF_CNT_CMD_SEC3_Cmd3Start_MASK

#define PERF_CNT_CMD_SEC3_Cmd3Stop_ADDR32 367
#define PERF_CNT_CMD_SEC3_Cmd3Stop_SHAMT  7
#define PERF_CNT_CMD_SEC3_Cmd3Stop_MASK   0x80
#define PERF_CNT_CMD_SEC3_Cmd3Stop_RMW    PERF_CNT_CMD_SEC3_Cmd3Stop_ADDR32, PERF_CNT_CMD_SEC3_Cmd3Stop_SHAMT, PERF_CNT_CMD_SEC3_Cmd3Stop_MASK

#define ENABLE_ACC_STATS_SEC0_Enable_ADDR32 368
#define ENABLE_ACC_STATS_SEC0_Enable_SHAMT  0
#define ENABLE_ACC_STATS_SEC0_Enable_MASK   0x1
#define ENABLE_ACC_STATS_SEC0_Enable_RMW    ENABLE_ACC_STATS_SEC0_Enable_ADDR32, ENABLE_ACC_STATS_SEC0_Enable_SHAMT, ENABLE_ACC_STATS_SEC0_Enable_MASK

#define ENABLE_ACC_STATS_SEC1_Enable_ADDR32 369
#define ENABLE_ACC_STATS_SEC1_Enable_SHAMT  0
#define ENABLE_ACC_STATS_SEC1_Enable_MASK   0x1
#define ENABLE_ACC_STATS_SEC1_Enable_RMW    ENABLE_ACC_STATS_SEC1_Enable_ADDR32, ENABLE_ACC_STATS_SEC1_Enable_SHAMT, ENABLE_ACC_STATS_SEC1_Enable_MASK

#define ENABLE_ACC_STATS_SEC2_Enable_ADDR32 370
#define ENABLE_ACC_STATS_SEC2_Enable_SHAMT  0
#define ENABLE_ACC_STATS_SEC2_Enable_MASK   0x1
#define ENABLE_ACC_STATS_SEC2_Enable_RMW    ENABLE_ACC_STATS_SEC2_Enable_ADDR32, ENABLE_ACC_STATS_SEC2_Enable_SHAMT, ENABLE_ACC_STATS_SEC2_Enable_MASK

#define ENABLE_ACC_STATS_SEC3_Enable_ADDR32 371
#define ENABLE_ACC_STATS_SEC3_Enable_SHAMT  0
#define ENABLE_ACC_STATS_SEC3_Enable_MASK   0x1
#define ENABLE_ACC_STATS_SEC3_Enable_RMW    ENABLE_ACC_STATS_SEC3_Enable_ADDR32, ENABLE_ACC_STATS_SEC3_Enable_SHAMT, ENABLE_ACC_STATS_SEC3_Enable_MASK

#define FP16A_FORCE_SEC0_Enable_ADDR32 372
#define FP16A_FORCE_SEC0_Enable_SHAMT  0
#define FP16A_FORCE_SEC0_Enable_MASK   0x1
#define FP16A_FORCE_SEC0_Enable_RMW    FP16A_FORCE_SEC0_Enable_ADDR32, FP16A_FORCE_SEC0_Enable_SHAMT, FP16A_FORCE_SEC0_Enable_MASK

#define FP16A_FORCE_SEC1_Enable_ADDR32 373
#define FP16A_FORCE_SEC1_Enable_SHAMT  0
#define FP16A_FORCE_SEC1_Enable_MASK   0x1
#define FP16A_FORCE_SEC1_Enable_RMW    FP16A_FORCE_SEC1_Enable_ADDR32, FP16A_FORCE_SEC1_Enable_SHAMT, FP16A_FORCE_SEC1_Enable_MASK

#define FP16A_FORCE_SEC2_Enable_ADDR32 374
#define FP16A_FORCE_SEC2_Enable_SHAMT  0
#define FP16A_FORCE_SEC2_Enable_MASK   0x1
#define FP16A_FORCE_SEC2_Enable_RMW    FP16A_FORCE_SEC2_Enable_ADDR32, FP16A_FORCE_SEC2_Enable_SHAMT, FP16A_FORCE_SEC2_Enable_MASK

#define FP16A_FORCE_SEC3_Enable_ADDR32 375
#define FP16A_FORCE_SEC3_Enable_SHAMT  0
#define FP16A_FORCE_SEC3_Enable_MASK   0x1
#define FP16A_FORCE_SEC3_Enable_RMW    FP16A_FORCE_SEC3_Enable_ADDR32, FP16A_FORCE_SEC3_Enable_SHAMT, FP16A_FORCE_SEC3_Enable_MASK
