['text':' Copyright 2014, VIXL authors','line_number':1,'multiline':False]['text':' All rights reserved.','line_number':2,'multiline':False]['text':'','line_number':3,'multiline':False]['text':' Redistribution and use in source and binary forms, with or without','line_number':4,'multiline':False]['text':' modification, are permitted provided that the following conditions are met:','line_number':5,'multiline':False]['text':'','line_number':6,'multiline':False]['text':'   * Redistributions of source code must retain the above copyright notice,','line_number':7,'multiline':False]['text':'     this list of conditions and the following disclaimer.','line_number':8,'multiline':False]['text':'   * Redistributions in binary form must reproduce the above copyright notice,','line_number':9,'multiline':False]['text':'     this list of conditions and the following disclaimer in the documentation','line_number':10,'multiline':False]['text':'     and/or other materials provided with the distribution.','line_number':11,'multiline':False]['text':'   * Neither the name of ARM Limited nor the names of its contributors may be','line_number':12,'multiline':False]['text':'     used to endorse or promote products derived from this software without','line_number':13,'multiline':False]['text':'     specific prior written permission.','line_number':14,'multiline':False]['text':'','line_number':15,'multiline':False]['text':' THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND','line_number':16,'multiline':False]['text':' ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED','line_number':17,'multiline':False]['text':' WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE','line_number':18,'multiline':False]['text':' DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE','line_number':19,'multiline':False]['text':' FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL','line_number':20,'multiline':False]['text':' DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR','line_number':21,'multiline':False]['text':' SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER','line_number':22,'multiline':False]['text':' CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,','line_number':23,'multiline':False]['text':' OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE','line_number':24,'multiline':False]['text':' OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.','line_number':25,'multiline':False]['text':' The supporting .cc file is only compiled when the A64 target is selected.','line_number':36,'multiline':False]['text':' Throw an explicit error now to avoid a harder-to-debug linker error later.','line_number':37,'multiline':False]['text':'','line_number':38,'multiline':False]['text':' These helpers _could_ work on any AArch64 host, even when generating AArch32','line_number':39,'multiline':False]['text':' code, but we don't support this because the available features may differ','line_number':40,'multiline':False]['text':' between AArch32 and AArch64 on the same platform, so basing AArch32 code','line_number':41,'multiline':False]['text':' generation on aarch64::CPU features is probably broken.','line_number':42,'multiline':False]['text':' A CPU ID register, for use with CPUFeatures::kIDRegisterEmulation. Fields','line_number':48,'multiline':False]['text':' specific to each register are described in relevant subclasses.','line_number':49,'multiline':False]['text':' All current ID fields have four bits.','line_number':63,'multiline':False]['text':' Extract the specified field, performing sign-extension for signed fields.','line_number':76,'multiline':False]['text':' This allows us to implement the 'value >= number' detection mechanism','line_number':77,'multiline':False]['text':' recommended by the Arm ARM, for both signed and unsigned fields.','line_number':78,'multiline':False]['text':' Initialise CPU support.','line_number':161,'multiline':False]['text':' Ensures the data at a given address and with a given size is the same for','line_number':164,'multiline':False]['text':' the I and D caches. I and D caches are not automatically coherent on ARM','line_number':165,'multiline':False]['text':' so this operation is required before any dynamically generated code can','line_number':166,'multiline':False]['text':' safely run.','line_number':167,'multiline':False]['text':' Returns true when the current machine supports flushing the instruction','line_number':170,'multiline':False]['text':' cache on a background thread.','line_number':171,'multiline':False]['text':' Read and interpret the ID registers. This requires','line_number':174,'multiline':False]['text':' CPUFeatures::kIDRegisterEmulation, and therefore cannot be called on','line_number':175,'multiline':False]['text':' non-AArch64 platforms.','line_number':176,'multiline':False]['text':' Read and interpret CPUFeatures reported by the OS. Failed queries (or','line_number':179,'multiline':False]['text':' unsupported platforms) return an empty list. Note that this is','line_number':180,'multiline':False]['text':' indistinguishable from a successful query on a platform that advertises no','line_number':181,'multiline':False]['text':' features.','line_number':182,'multiline':False]['text':'','line_number':183,'multiline':False]['text':' Non-AArch64 hosts are considered to be unsupported platforms, and this','line_number':184,'multiline':False]['text':' function returns an empty list.','line_number':185,'multiline':False]['text':' Handle tagged pointers.','line_number':190,'multiline':False]['text':' Use C-style casts to get static_cast behaviour for integral types (T),','line_number':195,'multiline':False]['text':' and reinterpret_cast behaviour for other types.','line_number':196,'multiline':False]['text':' Use C-style casts to get static_cast behaviour for integral types (T),','line_number':207,'multiline':False]['text':' and reinterpret_cast behaviour for other types.','line_number':208,'multiline':False]['text':' On native AArch64 platforms, read the named CPU ID registers. These require','line_number':225,'multiline':False]['text':' CPUFeatures::kIDRegisterEmulation, and should not be called on non-AArch64','line_number':226,'multiline':False]['text':' platforms.','line_number':227,'multiline':False]['text':' Return the content of the cache type register.','line_number':231,'multiline':False]['text':' I and D cache line size in bytes.','line_number':234,'multiline':False]['text':' namespace vixl','line_number':239,'multiline':False]['text':' VIXL_CPU_AARCH64_H','line_number':241,'multiline':False]