/*
** ###################################################################
**     Processors:          MIMX95294AVTN_ca55
**                          MIMX95294AVTN_cm33
**                          MIMX95294AVTN_cm7
**                          MIMX95294AVYN_ca55
**                          MIMX95294AVYN_cm33
**                          MIMX95294AVYN_cm7
**                          MIMX95294AVZN_ca55
**                          MIMX95294AVZN_cm33
**                          MIMX95294AVZN_cm7
**                          MIMX95294CVTN_ca55
**                          MIMX95294CVTN_cm33
**                          MIMX95294CVTN_cm7
**                          MIMX95294CVYN_ca55
**                          MIMX95294CVYN_cm33
**                          MIMX95294CVYN_cm7
**                          MIMX95294CVZN_ca55
**                          MIMX95294CVZN_cm33
**                          MIMX95294CVZN_cm7
**                          MIMX95294DVTN_ca55
**                          MIMX95294DVTN_cm33
**                          MIMX95294DVTN_cm7
**                          MIMX95294DVYN_ca55
**                          MIMX95294DVYN_cm33
**                          MIMX95294DVYN_cm7
**                          MIMX95294DVZN_ca55
**                          MIMX95294DVZN_cm33
**                          MIMX95294DVZN_cm7
**                          MIMX95294XVTN_ca55
**                          MIMX95294XVTN_cm33
**                          MIMX95294XVTN_cm7
**                          MIMX95294XVYN_ca55
**                          MIMX95294XVYN_cm33
**                          MIMX95294XVYN_cm7
**                          MIMX95294XVZN_ca55
**                          MIMX95294XVZN_cm33
**                          MIMX95294XVZN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250903
**
**     Abstract:
**         CMSIS Peripheral Access Layer for NOC_BLK_CTRL_NOCMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_NOC_BLK_CTRL_NOCMIX.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for NOC_BLK_CTRL_NOCMIX
 *
 * CMSIS Peripheral Access Layer for NOC_BLK_CTRL_NOCMIX
 */

#if !defined(PERI_NOC_BLK_CTRL_NOCMIX_H_)
#define PERI_NOC_BLK_CTRL_NOCMIX_H_              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX95294AVTN_ca55) || defined(CPU_MIMX95294AVYN_ca55) || defined(CPU_MIMX95294AVZN_ca55) || defined(CPU_MIMX95294CVTN_ca55) || defined(CPU_MIMX95294CVYN_ca55) || defined(CPU_MIMX95294CVZN_ca55) || defined(CPU_MIMX95294DVTN_ca55) || defined(CPU_MIMX95294DVYN_ca55) || defined(CPU_MIMX95294DVZN_ca55) || defined(CPU_MIMX95294XVTN_ca55) || defined(CPU_MIMX95294XVYN_ca55) || defined(CPU_MIMX95294XVZN_ca55))
#include "MIMX95294_ca55_COMMON.h"
#elif (defined(CPU_MIMX95294AVTN_cm33) || defined(CPU_MIMX95294AVYN_cm33) || defined(CPU_MIMX95294AVZN_cm33) || defined(CPU_MIMX95294CVTN_cm33) || defined(CPU_MIMX95294CVYN_cm33) || defined(CPU_MIMX95294CVZN_cm33) || defined(CPU_MIMX95294DVTN_cm33) || defined(CPU_MIMX95294DVYN_cm33) || defined(CPU_MIMX95294DVZN_cm33) || defined(CPU_MIMX95294XVTN_cm33) || defined(CPU_MIMX95294XVYN_cm33) || defined(CPU_MIMX95294XVZN_cm33))
#include "MIMX95294_cm33_COMMON.h"
#elif (defined(CPU_MIMX95294AVTN_cm7) || defined(CPU_MIMX95294AVYN_cm7) || defined(CPU_MIMX95294AVZN_cm7) || defined(CPU_MIMX95294CVTN_cm7) || defined(CPU_MIMX95294CVYN_cm7) || defined(CPU_MIMX95294CVZN_cm7) || defined(CPU_MIMX95294DVTN_cm7) || defined(CPU_MIMX95294DVYN_cm7) || defined(CPU_MIMX95294DVZN_cm7) || defined(CPU_MIMX95294XVTN_cm7) || defined(CPU_MIMX95294XVYN_cm7) || defined(CPU_MIMX95294XVZN_cm7))
#include "MIMX95294_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- NOC_BLK_CTRL_NOCMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_BLK_CTRL_NOCMIX_Peripheral_Access_Layer NOC_BLK_CTRL_NOCMIX Peripheral Access Layer
 * @{
 */

/** NOC_BLK_CTRL_NOCMIX - Register Layout Typedef */
typedef struct {
  __IO uint32_t DEXSC_ERR;                         /**< DEXSC Error Response Configuration, offset: 0x0 */
       uint8_t RESERVED_0[4];
  __IO uint32_t AXI_LIMIT_WAKEUPMIX;               /**< AXI Limit WAKEUPMIX Configuration, offset: 0x8 */
  __IO uint32_t CACHE_ATTR;                        /**< AxCACHE[1] Override Configuration, offset: 0xC */
       uint8_t RESERVED_1[20];
  __IO uint32_t TIE_VALUE;                         /**< GIC700 and AIPS4 Signal Control, offset: 0x24 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_0;          /**< AXI Beat Limiter 0 Configuration, offset: 0x28 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_1;          /**< AXI Beat Limiter 1 Configuration, offset: 0x2C */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_2;          /**< AXI Beat Limiter 2 Configuration, offset: 0x30 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_3;          /**< AXI Beat Limiter 3 Configuration, offset: 0x34 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_4;          /**< AXI Beat Limiter 4 Configuration, offset: 0x38 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_5;          /**< AXI beat limiter 5 configuration, offset: 0x3C */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_6;          /**< AXI Beat Limiter 6 Configuration, offset: 0x40 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_7;          /**< AXI Beat Limiter 7 Configuration, offset: 0x44 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_8;          /**< AXI Beat Limiter 8 Configuration, offset: 0x48 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_9;          /**< AXI Beat Limiter 9 Configuration, offset: 0x4C */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_10;         /**< AXI Beat Limiter 10 Configuration, offset: 0x50 */
  __IO uint32_t WAKEUPMIX_PRESSURE_HURRY;          /**< WAKEUPMIX Pressure and Hurry Value Configuration, offset: 0x54 */
  __IO uint32_t VPUMIX_PRESSURE_HURRY;             /**< VPUMIX Pressure and Hurry Value Configuration, offset: 0x58 */
  __IO uint32_t HSIOMIX_PRESSURE_HURRY;            /**< HSIOMIX Pressure and Hurry Value Configuration, offset: 0x5C */
  __IO uint32_t MMU700_PRESSURE_HURRY;             /**< MMU700 Pressure and Hurry Value Configuration, offset: 0x60 */
  __IO uint32_t NETCMIX_PRESSURE_HURRY;            /**< NETCMIX Pressure and Hurry Value Configuration, offset: 0x64 */
  __IO uint32_t DISPLAYMIX_RT_PRESSURE_HURRY;      /**< DISPLAYMIX_RT Pressure and Hurry Value Configuration, offset: 0x68 */
  __IO uint32_t GPUMIX_PRESSURE_HURRY;             /**< GPUMIX Pressure and Hurry Value Configuration, offset: 0x6C */
  __IO uint32_t NPUMIX_PRESSURE_HURRY;             /**< NPUMIX Pressure and Hurry Value Configuration, offset: 0x70 */
  __IO uint32_t GIC700_PRESSURE_HURRY;             /**< GIC700 Pressure and Hurry Value Configuration, offset: 0x74 */
  __IO uint32_t CORTEXAMIX_B_PRESSURE_HURRY;       /**< CORTEXAMIX B Pressure and Hurry Value Configuration, offset: 0x78 */
  __IO uint32_t CORTEXAMIX_A_PRESSURE_HURRY;       /**< CORTEXAMIX A Pressure and Hurry Value Configuration, offset: 0x7C */
  __IO uint32_t OCRAM_SGLECC_ERR_INT;              /**< OCRAM Single ECC Error Interrupt Flag, offset: 0x80 */
       uint8_t RESERVED_2[60];
  __IO uint32_t NIU_TO_CTRL_WAKEUP;                /**< WAKEUPMIX NIU Timeout Control, offset: 0xC0 */
  __IO uint32_t NIU_TO_CTRL_CORTEXA;               /**< CORTEXAMIX NIU Timeout Control, offset: 0xC4 */
  __IO uint32_t NIU_TO_CTRL_GIC700;                /**< GIC700 NIU Timeout Control, offset: 0xC8 */
  __IO uint32_t NIU_TO_CTRL_NPU;                   /**< NPUMIX NIU Timeout Control, offset: 0xCC */
  __IO uint32_t NIU_TO_CTRL_GPU;                   /**< GPUMIX NIU Timeout Control, offset: 0xD0 */
  __IO uint32_t NIU_TO_CTRL_CAMERA;                /**< CAMERAMIX NIU Timeout Control, offset: 0xD4 */
  __IO uint32_t NIU_TO_CTRL_DISPLAY_RT;            /**< DISPLAYMIX (Real Time) NIU Timeout Control, offset: 0xD8 */
  __IO uint32_t NIU_TO_CTRL_NETC;                  /**< NETCMIX NIU Timeout Control, offset: 0xDC */
  __IO uint32_t NIU_TO_CTRL_MMU700;                /**< MMU700 NIU Timeout Control, offset: 0xE0 */
  __IO uint32_t NIU_TO_CTRL_HSIO;                  /**< HSIOMIX NIU Timeout Control, offset: 0xE4 */
  __IO uint32_t NIU_TO_CTRL_DISPLAY_BE;            /**< DISPLAYMIX (Best Effort) NIU Timeout Control, offset: 0xE8 */
  __IO uint32_t NIU_TO_CTRL_VPU;                   /**< VPUMIX NIU Timeout Control, offset: 0xEC */
  __IO uint32_t INITIATOR_TIMEOUT;                 /**< Initiator Timeout Status, offset: 0xF0 */
  __IO uint32_t NIU_TO_CTRL_M7;                    /**< WAKEUPMIX NIU Timeout Control, offset: 0xF4 */
  __IO uint32_t AXI_LIMIT_BEAT_LIMITER_11;         /**< AXI Beat Limiter 11 Configuration, offset: 0xF8 */
  __IO uint32_t ATU_CONF;                          /**< ATU Configuration, offset: 0xFC */
  __IO uint32_t LPCG_CFG_0;                        /**< NOCMIX LPCG Configuration Control, offset: 0x100 */
  __IO uint32_t LPCG_CFG_1;                        /**< NOCMIX LPCG Configuration Control, offset: 0x104 */
  __IO uint32_t LPCG_CFG_2;                        /**< NOCMIX LPCG Configuration Control, offset: 0x108 */
  __IO uint32_t LPCG_CFG_3;                        /**< NOCMIX LPCG Configuration Control, offset: 0x10C */
  __IO uint32_t LPCG_CFG_4;                        /**< NOCMIX LPCG Configuration Control, offset: 0x110 */
} NOC_BLK_CTRL_NOCMIX_Type;

/* ----------------------------------------------------------------------------
   -- NOC_BLK_CTRL_NOCMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup NOC_BLK_CTRL_NOCMIX_Register_Masks NOC_BLK_CTRL_NOCMIX Register Masks
 * @{
 */

/*! @name DEXSC_ERR - DEXSC Error Response Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN_SHIFT (0U)
/*! NPU_ERR_RESP_EN - NPU RAM Error Response Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_ERR_RESP_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN_SHIFT (1U)
/*! NPU_EXC_ERR_RESP_EN - NPU RAM Exclusive Access Error Response Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_EXC_ERR_RESP_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN_SHIFT (2U)
/*! NPU_LOCK_ERR_RESP_EN - NPU RAM Lock Error Response Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DEXSC_ERR_NPU_LOCK_ERR_RESP_EN_MASK)
/*! @} */

/*! @name AXI_LIMIT_WAKEUPMIX - AXI Limit WAKEUPMIX Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_WAKEUPMIX_BEAT_LIMIT_MASK)
/*! @} */

/*! @name CACHE_ATTR - AxCACHE[1] Override Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN_SHIFT (0U)
/*! WAKEUPMIX_ARCACHE_EN - WAKEUPMIX ArCACHE[1] Override Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN_SHIFT (1U)
/*! WAKEUPMIX_AWCACHE_EN - WAKEUPMIX AwCACHE[1] Override Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN_SHIFT (2U)
/*! CACHE_ARCACHE_EN - CACHE ArCACHE[1] Override Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN_MASK (0x8U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN_SHIFT (3U)
/*! CACHE_AWCACHE_EN - CACHE AwCACHE[1] Override Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN_MASK (0x10U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN_SHIFT (4U)
/*! HSIOMIX_ARCACHE_EN - HSIOMIX ArCACHE[1] Override Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN_MASK (0x20U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN_SHIFT (5U)
/*! HSIOMIX_AWCACHE_EN - HSIOMIX AwCACHE[1] Override Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_EN_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_MASK (0x10000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_SHIFT (16U)
/*! WAKEUPMIX_ARCACHE - WAKEUPMIX ArCACHE[1] Override Value
 *  0b0..Overrides to 0
 *  0b1..Overrides to 1
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_ARCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_MASK (0x20000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_SHIFT (17U)
/*! WAKEUPMIX_AWCACHE - WAKEUPMIX AwCACHE[1] Override Value
 *  0b0..Overrides to 0
 *  0b1..Overrides to 1
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_WAKEUPMIX_AWCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_MASK (0x40000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_SHIFT (18U)
/*! CACHE_ARCACHE - CACHE ArCACHE[1] Override Value
 *  0b0..Overrides to 0
 *  0b1..Overrides to 1
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_ARCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_MASK (0x80000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_SHIFT (19U)
/*! CACHE_AWCACHE - CACHE AwCACHE[1] Override Value
 *  0b0..Overrides to 0
 *  0b1..Overrides to 1
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_CACHE_AWCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_MASK (0x100000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_SHIFT (20U)
/*! HSIOMIX_ARCACHE - HSIOMIX ArCACHE[1] Override Value
 *  0b0..Overrides to 0
 *  0b1..Overrides to 1
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_ARCACHE_MASK)

#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_MASK (0x200000U)
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_SHIFT (21U)
/*! HSIOMIX_AWCACHE - HSIOMIX AwCACHE[1] Override Value
 *  0b0..Overrides to 0
 *  0b1..Overrides to 1
 */
#define NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CACHE_ATTR_HSIOMIX_AWCACHE_MASK)
/*! @} */

/*! @name TIE_VALUE - GIC700 and AIPS4 Signal Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB_MASK (0xFU)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB_SHIFT (0U)
/*! AIPS4_HBSTRB - HBSTRB Value */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AIPS4_HBSTRB_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS_MASK (0x40U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS_SHIFT (6U)
/*! GICT_ALLOW_NS - GICT_ALLOW_NS
 *  0b0..Deasserted
 *  0b1..Asserted
 */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICT_ALLOW_NS_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS_MASK (0x80U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS_SHIFT (7U)
/*! GICP_ALLOW_NS - GICP_ALLOW_NS Assertion Control
 *  0b0..Deasserted
 *  0b1..Asserted
 */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_GICP_ALLOW_NS_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S_MASK (0x3C0000U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S_SHIFT (18U)
/*! ARSNOOP_S - ARSNOOP_S Value */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_ARSNOOP_S_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S_MASK (0x3C00000U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S_SHIFT (22U)
/*! AWSNOOP_S - AWSNOOP_S Value */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_AWSNOOP_S_MASK)

#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD_MASK (0x20000000U)
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD_SHIFT (29U)
/*! DFTRAMHOLD - DFTRAMHOLD Assertion Control
 *  0b0..Deasserted
 *  0b1..Asserted
 */
#define NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_TIE_VALUE_DFTRAMHOLD_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_0 - AXI Beat Limiter 0 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 0 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_0_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_1 - AXI Beat Limiter 1 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 1 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_1_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_2 - AXI Beat Limiter 2 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 2 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_2_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_3 - AXI Beat Limiter 3 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 3 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_3_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_4 - AXI Beat Limiter 4 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 4 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_4_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_5 - AXI beat limiter 5 configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 5 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_5_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_6 - AXI Beat Limiter 6 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 6 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_6_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_7 - AXI Beat Limiter 7 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 7 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_7_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_8 - AXI Beat Limiter 8 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 8 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_8_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_9 - AXI Beat Limiter 9 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 9 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_9_BEAT_LIMIT_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_10 - AXI Beat Limiter 10 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 10 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_10_BEAT_LIMIT_MASK)
/*! @} */

/*! @name WAKEUPMIX_PRESSURE_HURRY - WAKEUPMIX Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - WAKEUPMIX Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - WAKUPMIX Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_WAKEUPMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name VPUMIX_PRESSURE_HURRY - VPUMIX Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - VPUMIX Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - VPUMIX Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_VPUMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name HSIOMIX_PRESSURE_HURRY - HSIOMIX Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - HSIOMIX Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - HSIOMIX Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_HSIOMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name MMU700_PRESSURE_HURRY - MMU700 Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - MMU700 Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - MMU700 Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_MMU700_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name NETCMIX_PRESSURE_HURRY - NETCMIX Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - NETCMIX Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - NETCMIX Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NETCMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name DISPLAYMIX_RT_PRESSURE_HURRY - DISPLAYMIX_RT Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - DISPLAYMIX_RT Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - DISPLAYMIX_RT Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_DISPLAYMIX_RT_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name GPUMIX_PRESSURE_HURRY - GPUMIX Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - GPUMIX Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - GPUMIX Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_GPUMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name NPUMIX_PRESSURE_HURRY - NPUMIX Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - NPUMIX Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - NPUMIX Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NPUMIX_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name GIC700_PRESSURE_HURRY - GIC700 Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - GIC700 Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - GIC700 Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_GIC700_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name CORTEXAMIX_B_PRESSURE_HURRY - CORTEXAMIX B Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - CORTEXAMIX B Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - CORTEXAMIX B Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_B_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name CORTEXAMIX_A_PRESSURE_HURRY - CORTEXAMIX A Pressure and Hurry Value Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY_SHIFT (0U)
/*! HURRY - CORTEXAMIX A Hurry Value */
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_HURRY_MASK)

#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE_MASK (0x38U)
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE_SHIFT (3U)
/*! PRESSURE - CORTEXAMIX A Pressure Value */
#define NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_CORTEXAMIX_A_PRESSURE_HURRY_PRESSURE_MASK)
/*! @} */

/*! @name OCRAM_SGLECC_ERR_INT - OCRAM Single ECC Error Interrupt Flag */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF_SHIFT (0U)
/*! SGL_ECC_ERR_IF - OCRAM Single ECC Error Interrupt Flag
 *  0b0..No action
 *  0b0..No error
 *  0b1..Clears error flag
 *  0b1..Error
 */
#define NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF_SHIFT)) & NOC_BLK_CTRL_NOCMIX_OCRAM_SGLECC_ERR_INT_SGL_ECC_ERR_IF_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_WAKEUP - WAKEUPMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_WAKEUP_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_CORTEXA - CORTEXAMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CORTEXA_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_GIC700 - GIC700 NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GIC700_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_NPU - NPUMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NPU_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_GPU - GPUMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_GPU_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_CAMERA - CAMERAMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_CAMERA_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_DISPLAY_RT - DISPLAYMIX (Real Time) NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_RT_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_NETC - NETCMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_NETC_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_MMU700 - MMU700 NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_MMU700_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_HSIO - HSIOMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_HSIO_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_DISPLAY_BE - DISPLAYMIX (Best Effort) NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_DISPLAY_BE_DIS_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_VPU - VPUMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_VPU_DIS_MASK)
/*! @} */

/*! @name INITIATOR_TIMEOUT - Initiator Timeout Status */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout_SHIFT (0U)
/*! m_creg_timeout - Initiator Timeout (m_creg) Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_creg_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout_SHIFT (1U)
/*! m_e_0_rd_timeout - Initiator Timeout WAKEUPMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout_SHIFT (2U)
/*! m_e_0_wr_timeout - Initiator Timeout WAKEUPMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_0_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout_MASK (0x8U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout_SHIFT (3U)
/*! m_e_1a_rd_timeout - Initiator Timeout CORTEXAMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout_MASK (0x10U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout_SHIFT (4U)
/*! m_e_1a_wr_timeout - Initiator Timeout CORTEXAMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1a_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout_MASK (0x20U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout_SHIFT (5U)
/*! m_e_1b_rd_timeout - Initiator Timeout CORTEXAMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout_MASK (0x40U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout_SHIFT (6U)
/*! m_e_1b_wr_timeout - Initiator Timeout CORTEXAMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_1b_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout_MASK (0x80U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout_SHIFT (7U)
/*! m_e_2_rd_timeout - Initiator Timeout GIC700 Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout_MASK (0x100U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout_SHIFT (8U)
/*! m_e_2_wr_timeout - Initiator Timeout GIC700 Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_2_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout_MASK (0x200U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout_SHIFT (9U)
/*! m_e_3_rd_timeout - Initiator Timeout NPUMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout_MASK (0x400U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout_SHIFT (10U)
/*! m_e_3_wr_timeout - Initiator Timeout NPUMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_3_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout_MASK (0x800U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout_SHIFT (11U)
/*! m_e_4_rd_timeout - Initiator Timeout GPUMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout_MASK (0x1000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout_SHIFT (12U)
/*! m_e_4_wr_timeout - Initiator Timeout GPUMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_4_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout_MASK (0x2000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout_SHIFT (13U)
/*! m_e_5_rd_timeout - Initiator Timeout CAMERAMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout_MASK (0x4000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout_SHIFT (14U)
/*! m_e_5_wr_timeout - Initiator Timeout CAMERAMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_5_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout_SHIFT (15U)
/*! m_e_6_rd_timeout - Initiator Timeout DISPLAYMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_6_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout_MASK (0x20000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout_SHIFT (17U)
/*! m_e_7_rd_timeout - Initiator Timeout NETCMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout_MASK (0x40000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout_SHIFT (18U)
/*! m_e_7_wr_timeout - Initiator Timeout NETCMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_7_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout_MASK (0x80000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout_SHIFT (19U)
/*! m_e_8_rd_timeout - Initiator Timeout MMU700 Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout_MASK (0x100000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout_SHIFT (20U)
/*! m_e_8_wr_timeout - Initiator Timeout MMU700 Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_8_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout_MASK (0x200000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout_SHIFT (21U)
/*! m_e_9_rd_timeout - Initiator Timeout HSIOMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout_MASK (0x400000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout_SHIFT (22U)
/*! m_e_9_wr_timeout - Initiator Timeout HSIOMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_9_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout_MASK (0x800000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout_SHIFT (23U)
/*! m_e_10_rd_timeout - Initiator Timeout DISPLAYMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout_MASK (0x1000000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout_SHIFT (24U)
/*! m_e_10_wr_timeout - Initiator Timeout DISPLAYMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_10_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout_MASK (0x2000000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout_SHIFT (25U)
/*! m_e_11_rd_timeout - Initiator Timeout GPUMIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout_MASK (0x4000000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout_SHIFT (26U)
/*! m_e_11_wr_timeout - Initiator Timeout GPUMIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_11_wr_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_rd_timeout_MASK (0x8000000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_rd_timeout_SHIFT (27U)
/*! m_e_12_rd_timeout - Initiator Timeout M7MIX Read Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_rd_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_rd_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_rd_timeout_MASK)

#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_wr_timeout_MASK (0x10000000U)
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_wr_timeout_SHIFT (28U)
/*! m_e_12_wr_timeout - Initiator Timeout M7MIX Write Status
 *  0b0..Not timeout
 *  0b1..Timeout
 */
#define NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_wr_timeout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_wr_timeout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_INITIATOR_TIMEOUT_m_e_12_wr_timeout_MASK)
/*! @} */

/*! @name NIU_TO_CTRL_M7 - WAKEUPMIX NIU Timeout Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_CLK_DIV_RATIO_MASK (0x7U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_CLK_DIV_RATIO_SHIFT (0U)
/*! CLK_DIV_RATIO - Division Ratio for External Reference Clock
 *  0b000..Divide by 4
 *  0b001..Divide by 8
 *  0b010..Divide by 16
 *  0b011..Divide by 32
 *  0b100..Divide by 64
 *  0b101..Divide by 128
 *  0b110..Divide by 256
 *  0b111..Divide by 512
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_CLK_DIV_RATIO(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_CLK_DIV_RATIO_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_CLK_DIV_RATIO_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_UPD_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_UPD_SHIFT (15U)
/*! UPD - Update Clock Division Ratio */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_UPD(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_UPD_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_UPD_MASK)

#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_DIS_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_DIS_SHIFT (31U)
/*! DIS - Disable Timeout
 *  0b0..Enables
 *  0b1..Disables
 */
#define NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_DIS(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_DIS_SHIFT)) & NOC_BLK_CTRL_NOCMIX_NIU_TO_CTRL_M7_DIS_MASK)
/*! @} */

/*! @name AXI_LIMIT_BEAT_LIMITER_11 - AXI Beat Limiter 11 Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_ENABLE_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_ENABLE_SHIFT (0U)
/*! ENABLE - Beat Limiter 11 Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_ENABLE_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_ENABLE_MASK)

#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_BEAT_LIMIT_MASK (0xFFFF0000U)
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_BEAT_LIMIT_SHIFT (16U)
/*! BEAT_LIMIT - Burst Beat Limit */
#define NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_BEAT_LIMIT(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_BEAT_LIMIT_SHIFT)) & NOC_BLK_CTRL_NOCMIX_AXI_LIMIT_BEAT_LIMITER_11_BEAT_LIMIT_MASK)
/*! @} */

/*! @name ATU_CONF - ATU Configuration */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_pm_en_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_pm_en_SHIFT (0U)
/*! atu_m7_pm_en - ATU Cortex-M7 Performance Monitor Enable
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_pm_en(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_pm_en_SHIFT)) & NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_pm_en_MASK)

#define NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_error_on_miss_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_error_on_miss_SHIFT (1U)
/*! atu_m7_error_on_miss - ATU Cortex-M7 Error-on-miss
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_error_on_miss(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_error_on_miss_SHIFT)) & NOC_BLK_CTRL_NOCMIX_ATU_CONF_atu_m7_error_on_miss_MASK)
/*! @} */

/*! @name LPCG_CFG_0 - NOCMIX LPCG Configuration Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_SHIFT (0U)
/*! on_off_noc_clk_root - Control force_on_off of LPCG_noc_clk_root
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_SHIFT (1U)
/*! on_off_sel_noc_clk_root - Control force_on_off_sel of LPCG_noc_clk_root
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_2_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_2_SHIFT (2U)
/*! on_off_ipc_apb_clk_2 - Control force_on_off of ipc_apb_clk_2
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_2(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_2_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_2_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_2_MASK (0x8U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_2_SHIFT (3U)
/*! on_off_sel_ipc_apb_clk_2 - Control force_on_off_sel of ipc_apb_clk_2
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_2(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_2_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_2_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_3_MASK (0x10U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_3_SHIFT (4U)
/*! on_off_ipc_noc_clk_3 - Control force_on_off of ipc_noc_clk_3
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_3(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_3_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_3_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_3_MASK (0x20U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_3_SHIFT (5U)
/*! on_off_sel_ipc_noc_clk_3 - Control force_on_off_sel of ipc_noc_clk_3
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_3(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_3_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_3_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_4_MASK (0x40U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_4_SHIFT (6U)
/*! on_off_ipc_apb_clk_4 - Control force_on_off of ipc_apb_clk_4
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_4(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_4_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_4_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_4_MASK (0x80U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_4_SHIFT (7U)
/*! on_off_sel_ipc_apb_clk_4 - Control force_on_off_sel of ipc_apb_clk_4
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_4(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_4_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_4_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ocram_MASK (0x100U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ocram_SHIFT (8U)
/*! on_off_noc_clk_root_ocram - Control force_on_off of LPCG_noc_clk_root_ocram
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ocram(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ocram_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ocram_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ocram_MASK (0x200U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ocram_SHIFT (9U)
/*! on_off_sel_noc_clk_root_ocram - Control force_on_off_sel of LPCG_noc_clk_root_ocram
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ocram(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ocram_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ocram_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_3_MASK (0x400U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_3_SHIFT (10U)
/*! on_off_ipc_apb_clk_3 - Control force_on_off of ipc_apb_clk_3
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_3(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_3_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_apb_clk_3_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_3_MASK (0x800U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_3_SHIFT (11U)
/*! on_off_sel_ipc_apb_clk_3 - Control force_on_off_sel of ipc_apb_clk_3
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_3(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_3_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_apb_clk_3_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_gic700_MASK (0x1000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_gic700_SHIFT (12U)
/*! on_off_gic700 - Control force_on_off of LPCG_gic700
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_gic700(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_gic700_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_gic700_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_gic700_MASK (0x2000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_gic700_SHIFT (13U)
/*! on_off_sel_gic700 - Control force_on_off_sel of LPCG_gic700
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_gic700(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_gic700_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_gic700_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_trout_MASK (0x4000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_trout_SHIFT (14U)
/*! on_off_osc_24m_clk_root_trout - Control force_on_off of LPCG_osc_24m_clk_root_trout
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_trout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_trout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_trout_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_trout_MASK (0x8000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_trout_SHIFT (15U)
/*! on_off_sel_osc_24m_clk_root_trout - Control force_on_off_sel of LPCG_osc_24m_clk_root_trout
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_trout(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_trout_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_trout_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_MASK (0x10000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_SHIFT (16U)
/*! on_off_apb_clk_root - Control force_on_off of LPCG_apb_clk_root
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_MASK (0x20000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_SHIFT (17U)
/*! on_off_sel_apb_clk_root - Control force_on_off_sel of LPCG_apb_clk_root
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_2_MASK (0x40000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_2_SHIFT (18U)
/*! on_off_ipc_noc_clk_2 - Control force_on_off of ipc_noc_clk_2
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_2(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_2_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_clk_2_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_2_MASK (0x80000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_2_SHIFT (19U)
/*! on_off_sel_ipc_noc_clk_2 - Control force_on_off_sel of ipc_noc_clk_2
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_2(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_2_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_clk_2_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_ug_MASK (0x100000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_ug_SHIFT (20U)
/*! on_off_apb_clk_root_ug - Control force_on_off of LPCG_apb_clk_root_ungated
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_ug(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_ug_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_apb_clk_root_ug_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_ug_MASK (0x200000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_ug_SHIFT (21U)
/*! on_off_sel_apb_clk_root_ug - Control force_on_off_sel of LPCG_apb_clk_root_ungated
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_ug(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_ug_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_apb_clk_root_ug_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ug_MASK (0x400000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ug_SHIFT (22U)
/*! on_off_noc_clk_root_ug - Control force_on_off of LPCG_noc_clk_root_ungated
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ug(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ug_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_noc_clk_root_ug_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ug_MASK (0x800000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ug_SHIFT (23U)
/*! on_off_sel_noc_clk_root_ug - Control force_on_off_sel of LPCG_noc_clk_root_ungated
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ug(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ug_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_noc_clk_root_ug_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_ug_MASK (0x1000000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_ug_SHIFT (24U)
/*! on_off_osc_24m_clk_root_ug - Control force_on_off of LPCG_osc_24m_clk_root_ungated
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_ug(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_ug_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_osc_24m_clk_root_ug_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_ug_MASK (0x2000000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_ug_SHIFT (25U)
/*! on_off_sel_osc_24m_clk_root_ug - Control force_on_off_sel of LPCG_osc_24m_clk_root_ungated
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_ug(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_ug_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_osc_24m_clk_root_ug_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_central_MASK (0x4000000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_central_SHIFT (26U)
/*! on_off_ipc_noc_central - Control force_on_off of ipc_noc_central
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_central(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_central_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_noc_central_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_central_MASK (0x8000000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_central_SHIFT (27U)
/*! on_off_sel_ipc_noc_central - Control force_on_off_sel of ipc_noc_central
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_central(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_central_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_noc_central_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_aips4_MASK (0x10000000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_aips4_SHIFT (28U)
/*! on_off_ipc_aips4 - Control force_on_off of ipc_aips4
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_aips4(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_aips4_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_aips4_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_aips4_MASK (0x20000000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_aips4_SHIFT (29U)
/*! on_off_sel_ipc_aips4 - Control force_on_off_sel of ipc_aips4
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_aips4(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_aips4_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_aips4_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_refclk_MASK (0x40000000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_refclk_SHIFT (30U)
/*! on_off_ipc_refclk - Control force_on_off of ipc_refclk
 *  0b0..Disables
 *  0b1..Enables
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_refclk(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_refclk_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_ipc_refclk_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_refclk_MASK (0x80000000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_refclk_SHIFT (31U)
/*! on_off_sel_ipc_refclk - Control force_on_off_sel of ipc_refclk
 *  0b0..Not selected
 *  0b1..Selected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_refclk(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_refclk_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_0_on_off_sel_ipc_refclk_MASK)
/*! @} */

/*! @name LPCG_CFG_1 - NOCMIX LPCG Configuration Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SlvRdy_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SlvRdy_SHIFT (0U)
/*! GIC700_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket GIC700
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SlvRdy_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SlvRdy_SHIFT (1U)
/*! OCRAM_rd_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket OCRAM Read
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SlvRdy_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SlvRdy_SHIFT (2U)
/*! OCRAM_wr_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket OCRAM Write
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SocketConn_MASK (0x10000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SocketConn_SHIFT (16U)
/*! GIC700_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket GIC700
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_GIC700_PwrDisc_SocketConn_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SocketConn_MASK (0x20000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SocketConn_SHIFT (17U)
/*! OCRAM_rd_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket OCRAM Read
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_rd_PwrDisc_SocketConn_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SocketConn_MASK (0x40000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SocketConn_SHIFT (18U)
/*! OCRAM_wr_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket OCRAM Write
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_1_OCRAM_wr_PwrDisc_SocketConn_MASK)
/*! @} */

/*! @name LPCG_CFG_2 - NOCMIX LPCG Configuration Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SlvRdy_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SlvRdy_SHIFT (0U)
/*! DISPLAYMIX_OCRAM_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket OCRAM
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SlvRdy_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SlvRdy_SHIFT (1U)
/*! DISPLAYMIX_SEERIS_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket OCRAM Write
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SocketConn_MASK (0x10000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SocketConn_SHIFT (16U)
/*! DISPLAYMIX_OCRAM_PwrDisc_SocketConn - PwrDisc_SlvRdy Control for NOC Socket AHB_SEERIS_CFG
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_OCRAM_PwrDisc_SocketConn_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SocketConn_MASK (0x20000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SocketConn_SHIFT (17U)
/*! DISPLAYMIX_SEERIS_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket AHB_SEERIS_CFG
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_2_DISPLAYMIX_SEERIS_PwrDisc_SocketConn_MASK)
/*! @} */

/*! @name LPCG_CFG_3 - NOCMIX LPCG Configuration Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SlvRdy_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SlvRdy_SHIFT (0U)
/*! CAMERAMIX_OCRAM_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket OCRAM
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SocketConn_MASK (0x10000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SocketConn_SHIFT (16U)
/*! CAMERAMIX_OCRAM_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket OCRAM
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_3_CAMERAMIX_OCRAM_PwrDisc_SocketConn_MASK)
/*! @} */

/*! @name LPCG_CFG_4 - NOCMIX LPCG Configuration Control */
/*! @{ */

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SlvRdy_MASK (0x1U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SlvRdy_SHIFT (0U)
/*! HSIOMIX_PCIE_AHB_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket PCIE_AHB
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SlvRdy_MASK (0x2U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SlvRdy_SHIFT (1U)
/*! HSIOMIX_PCIE_AXI_rd_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket PCIE_AXI_rd
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SlvRdy_MASK (0x4U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SlvRdy_SHIFT (2U)
/*! HSIOMIX_PCIE_AXI_wr_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket PCIE_AXI_wr
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SlvRdy_MASK (0x8U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SlvRdy_SHIFT (3U)
/*! HSIOMIX_USB1_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket USB1
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SlvRdy_MASK (0x10U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SlvRdy_SHIFT (4U)
/*! HSIOMIX_USB2_PwrDisc_SlvRdy - PwrDisc_SlvRdy Control for NOC Socket USB2
 *  0b0..Disconnection requested
 *  0b1..Not requested
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SlvRdy(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SlvRdy_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SlvRdy_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SocketConn_MASK (0x10000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SocketConn_SHIFT (16U)
/*! HSIOMIX_PCIE_AHB_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket PCIE_AHB
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AHB_PwrDisc_SocketConn_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SocketConn_MASK (0x20000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SocketConn_SHIFT (17U)
/*! HSIOMIX_PCIE_AXI_rd_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket PCIE_AXI_rd
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_rd_PwrDisc_SocketConn_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SocketConn_MASK (0x40000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SocketConn_SHIFT (18U)
/*! HSIOMIX_PCIE_AXI_wr_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket PCIE_AXI_wr
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_PCIE_AXI_wr_PwrDisc_SocketConn_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SocketConn_MASK (0x80000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SocketConn_SHIFT (19U)
/*! HSIOMIX_USB1_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket USB1
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB1_PwrDisc_SocketConn_MASK)

#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SocketConn_MASK (0x100000U)
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SocketConn_SHIFT (20U)
/*! HSIOMIX_USB2_PwrDisc_SocketConn - PwrDisc_SocketConn Status for NOC Socket USB2
 *  0b0..Disconnected
 *  0b1..Connected
 */
#define NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SocketConn(x) (((uint32_t)(((uint32_t)(x)) << NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SocketConn_SHIFT)) & NOC_BLK_CTRL_NOCMIX_LPCG_CFG_4_HSIOMIX_USB2_PwrDisc_SocketConn_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group NOC_BLK_CTRL_NOCMIX_Register_Masks */


/*!
 * @}
 */ /* end of group NOC_BLK_CTRL_NOCMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_NOC_BLK_CTRL_NOCMIX_H_ */

