INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/EXE_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/ID_EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/MuxFourWay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MuxFourWay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ads5915/Desktop/FinalProject/FinalProject.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
