
---------- Begin Simulation Statistics ----------
final_tick                               491948268500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100207                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   100540                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6121.40                       # Real time elapsed on the host
host_tick_rate                               80365381                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613403912                       # Number of instructions simulated
sim_ops                                     615442680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.491948                       # Number of seconds simulated
sim_ticks                                491948268500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.399570                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77487226                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89684736                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8522175                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119893117                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11665682                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11795291                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          129609                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155618420                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052533                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509401                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5606791                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138968881                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17646006                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       55559716                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561795558                       # Number of instructions committed
system.cpu0.commit.committedOps             562306228                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    891868750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.630481                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.431889                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    629185608     70.55%     70.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    155550122     17.44%     87.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35488682      3.98%     91.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34612749      3.88%     95.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11673923      1.31%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4436608      0.50%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1031649      0.12%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2243403      0.25%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17646006      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    891868750                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672266                       # Number of function calls committed.
system.cpu0.commit.int_insts                543442002                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758184                       # Number of loads committed
system.cpu0.commit.membars                    1019953                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019959      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311047201     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267577     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816512     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562306228                       # Class of committed instruction
system.cpu0.commit.refs                     245084117                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561795558                       # Number of Instructions Simulated
system.cpu0.committedOps                    562306228                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.727577                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.727577                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            111163758                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2919958                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75828566                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630377024                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               347582843                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                435694523                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5611831                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9578113                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2578109                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155618420                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102358557                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    554647599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2909804                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     649848390                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17054462                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160341                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         339456022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89152908                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.669570                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         902631064                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.720515                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.934678                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               447335772     49.56%     49.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               336847155     37.32%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61296765      6.79%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43714503      4.84%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10571121      1.17%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1745521      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   99087      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     456      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020684      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           902631064                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       67914269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5720087                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146545722                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.631484                       # Inst execution rate
system.cpu0.iew.exec_refs                   276145044                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77674305                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               86190829                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197754580                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512660                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2811501                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78726751                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          617850158                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198470739                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3899971                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            612883590                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                473244                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2180979                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5611831                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3224061                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       142004                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9670307                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30920                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5517                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3538255                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22996396                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8400818                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5517                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       828364                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4891723                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272801324                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605846721                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836072                       # average fanout of values written-back
system.cpu0.iew.wb_producers                228081620                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.624233                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605952273                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               745687731                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387388374                       # number of integer regfile writes
system.cpu0.ipc                              0.578845                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.578845                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020981      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332724805     53.95%     54.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213173      0.68%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.17%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           200250777     32.47%     87.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77555711     12.57%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616783561                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     881699                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001430                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169657     19.24%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                607657     68.92%     88.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               104374     11.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616644224                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2137158760                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605846670                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        673398760                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616317343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616783561                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532815                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       55543927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78981                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12385512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    902631064                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.683317                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.872320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          474243215     52.54%     52.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286415625     31.73%     84.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103889586     11.51%     95.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31325368      3.47%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5887552      0.65%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             387356      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             324838      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              83548      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73976      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      902631064                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.635502                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7448142                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1398237                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197754580                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78726751                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1034                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       970545333                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13351227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               93355155                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357820107                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4137640                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               353657932                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4658856                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 3953                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            764019297                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             626645742                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402151558                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                431848584                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9589171                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5611831                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18054877                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44331447                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       764019253                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        102685                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3156                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8006883                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3139                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1492075805                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1246502472                       # The number of ROB writes
system.cpu0.timesIdled                       11181942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1001                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.500599                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3079223                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4133152                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           519836                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5429230                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137470                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         188387                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           50917                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6117802                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8811                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509179                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           363098                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419378                       # Number of branches committed
system.cpu1.commit.bw_lim_events               496662                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528224                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3830900                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19243687                       # Number of instructions committed
system.cpu1.commit.committedOps              19753068                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    112361099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.827798                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    104117676     92.66%     92.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4105417      3.65%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1408287      1.25%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1284223      1.14%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       324083      0.29%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       112525      0.10%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       439427      0.39%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72799      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       496662      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    112361099                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227445                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18552610                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320198                       # Number of loads committed
system.cpu1.commit.membars                    1018430                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018430      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11645566     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829377     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259557      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19753068                       # Class of committed instruction
system.cpu1.commit.refs                       7088946                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19243687                       # Number of Instructions Simulated
system.cpu1.committedOps                     19753068                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.892856                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.892856                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             97278505                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               162131                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2870358                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25054418                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4266556                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10124077                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                363569                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               325727                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1050412                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6117802                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3997670                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108030500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                75203                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27249663                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1040614                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053949                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4532309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3216693                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.240296                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         113083119                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.247343                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.706238                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                96093920     84.98%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10233914      9.05%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4090702      3.62%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1749535      1.55%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  529438      0.47%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  125456      0.11%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  259950      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     191      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           113083119                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         317152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              382614                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4920024                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191496                       # Inst execution rate
system.cpu1.iew.exec_refs                     7744908                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850455                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               83314802                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6396924                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            573641                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           449112                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2052573                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           23578734                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5894453                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           279375                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21715689                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                507899                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               800918                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                363569                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1863306                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20009                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          149013                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6825                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          515                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1224                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1076726                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       283825                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           515                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       144856                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        237758                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12344738                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21441527                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842776                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10403853                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189078                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21450148                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27140356                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14298309                       # number of integer regfile writes
system.cpu1.ipc                              0.169697                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.169697                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018637      4.63%      4.63% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13145600     59.77%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.40% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6473458     29.43%     93.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357224      6.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21995064                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     597041                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027144                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 121872     20.41%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                421440     70.59%     91.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                53725      9.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21573452                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157705322                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21441515                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         27404698                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  21837178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21995064                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1741556                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3825665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35062                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        213332                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2241467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    113083119                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194504                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647502                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           99482850     87.97%     87.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8911092      7.88%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2698970      2.39%     98.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             912518      0.81%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             729828      0.65%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             136887      0.12%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             156887      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              29287      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24800      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      113083119                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193960                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3802779                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          494279                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6396924                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2052573                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu1.numCycles                       113400271                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   870477215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               88081039                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13165351                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2814667                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4903367                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                712823                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4954                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             30676105                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              24541468                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16403193                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10280772                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5840979                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                363569                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9430840                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3237842                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        30676093                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23532                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               847                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5948533                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           846                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   135447391                       # The number of ROB reads
system.cpu1.rob.rob_writes                   47890980                       # The number of ROB writes
system.cpu1.timesIdled                          12450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            72.256823                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2502399                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3463201                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           464808                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4823650                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99058                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         146836                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           47778                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5277403                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2642                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509186                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           271430                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647267                       # Number of branches committed
system.cpu2.commit.bw_lim_events               450494                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528242                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3939988                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505260                       # Number of instructions committed
system.cpu2.commit.committedOps              17014643                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    111033136                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.153239                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.781001                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    103967198     93.64%     93.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3546855      3.19%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1199569      1.08%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1087940      0.98%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       230720      0.21%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        87416      0.08%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       399690      0.36%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63254      0.06%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       450494      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    111033136                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174088                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893020                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697178                       # Number of loads committed
system.cpu2.commit.membars                    1018432                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018432      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796748     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206364     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992961      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014643                       # Class of committed instruction
system.cpu2.commit.refs                       6199337                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505260                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014643                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.778850                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.778850                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             98457888                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               196050                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2305184                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              22195460                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3632718                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  8328692                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                271759                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               320603                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1020618                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5277403                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3630148                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    107256282                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58901                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      24234732                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 930274                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047167                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3990213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2601457                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.216601                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         111711675                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.223892                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.686727                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                96732673     86.59%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8912975      7.98%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3715017      3.33%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1446487      1.29%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  503863      0.45%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   90934      0.08%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  309519      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     198      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           111711675                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         175011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              286473                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4157957                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.166831                       # Inst execution rate
system.cpu2.iew.exec_refs                     6646561                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526106                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               84846288                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5795897                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            621277                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           364939                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1770382                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20950415                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5120455                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           177109                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18666117                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                531016                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               862171                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                271759                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1925254                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          106314                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4137                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          184                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          516                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1098719                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       268223                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           184                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       106303                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        180170                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10810530                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18491435                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.851245                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9202414                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.165269                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18496461                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23177848                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12404505                       # number of integer regfile writes
system.cpu2.ipc                              0.147518                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.147518                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018651      5.41%      5.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11136036     59.10%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5665845     30.07%     94.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022551      5.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18843226                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     576408                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030590                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116774     20.26%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409797     71.09%     91.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                49833      8.65%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18400967                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150015761                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18491423                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24886295                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  19067291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18843226                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1883124                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3935771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41254                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        354882                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2490371                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    111711675                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.168677                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.608692                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          100007455     89.52%     89.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7843930      7.02%     96.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2137704      1.91%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             721370      0.65%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             697722      0.62%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             115247      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             144268      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              24785      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              19194      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      111711675                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.168413                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3901583                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          487898                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5795897                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1770382                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       111886686                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   871989487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               89485445                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442051                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2663796                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4179041                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                725073                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3579                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26883248                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21764765                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14667240                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8530585                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5741754                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                271759                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9216771                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3225189                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26883236                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28074                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               845                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  5790258                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           844                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   131536155                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42588063                       # The number of ROB writes
system.cpu2.timesIdled                           4643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.736750                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2198824                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2981992                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           384442                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3859720                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            118034                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         202721                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           84687                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4342744                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1309                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509145                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           224808                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470155                       # Number of branches committed
system.cpu3.commit.bw_lim_events               375066                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528139                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2227840                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859407                       # Number of instructions committed
system.cpu3.commit.committedOps              16368741                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    105176141                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.155632                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.780892                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     98352175     93.51%     93.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3406431      3.24%     96.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1183898      1.13%     97.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1035729      0.98%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215700      0.21%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        76069      0.07%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473857      0.45%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        57216      0.05%     99.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       375066      0.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    105176141                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151186                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15253887                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568538                       # Number of loads committed
system.cpu3.commit.membars                    1018372                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018372      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352791     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077683     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919757      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368741                       # Class of committed instruction
system.cpu3.commit.refs                       5997452                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859407                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368741                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.668569                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.668569                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95034057                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               160327                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2106883                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19754220                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2984733                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6262141                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                225100                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               290420                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1093401                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4342744                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3170807                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    101843283                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                46949                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      20225657                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 769468                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041062                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3371394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2316858                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191242                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         105599432                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.196364                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.628305                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                93147474     88.21%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7257899      6.87%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2961391      2.80%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1589909      1.51%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  493596      0.47%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84256      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64696      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     200      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           105599432                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         160124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              237446                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3776600                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.167995                       # Inst execution rate
system.cpu3.iew.exec_refs                     6413460                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441813                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               80546702                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4981887                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            509984                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           385713                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460291                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18593000                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4971647                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           297819                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17767120                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                505789                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               902886                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                225100                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1970732                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           94936                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2270                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          149                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       413349                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31377                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           120                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43556                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        193890                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10477432                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17614498                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.847029                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8874689                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.166552                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17619473                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21798071                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11985352                       # number of integer regfile writes
system.cpu3.ipc                              0.149957                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.149957                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018582      5.64%      5.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10597152     58.66%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5512682     30.52%     94.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936380      5.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18064939                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     580143                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.032114                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 122628     21.14%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.14% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407788     70.29%     91.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                49723      8.57%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17626484                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         142373663                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17614486                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20817341                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17064555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18064939                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528445                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2224258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64238                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           306                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1025726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    105599432                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171070                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.614479                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           94367777     89.36%     89.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7603907      7.20%     96.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1944242      1.84%     98.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             708735      0.67%     99.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             680488      0.64%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             108246      0.10%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140149      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24837      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21051      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      105599432                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.170811                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3181904                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          363549                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4981887                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460291                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu3.numCycles                       105759556                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   878117141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               85976514                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036076                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3313927                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3593104                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                803093                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1875                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23987109                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19468947                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13441879                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6519744                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5042669                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                225100                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9254449                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2405803                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23987097                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30521                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               863                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6711589                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           861                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   123396356                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37617104                       # The number of ROB writes
system.cpu3.timesIdled                           2404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2301783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4583641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        32021                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26030707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2211860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52188528                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2243881                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             830060                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1540498                       # Transaction distribution
system.membus.trans_dist::CleanEvict           741247                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1001                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            638                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1470125                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1470075                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        830060                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            72                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6883776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6883776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    245800512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               245800512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1453                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2301896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2301896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2301896                       # Request fanout histogram
system.membus.respLayer1.occupancy        12342290250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11493386004                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                265                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3275591338.345865                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19998542936.328506                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          130     97.74%     97.74% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199580706000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            133                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56294620500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 435653648000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3624066                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3624066                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3624066                       # number of overall hits
system.cpu2.icache.overall_hits::total        3624066                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6082                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6082                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6082                       # number of overall misses
system.cpu2.icache.overall_misses::total         6082                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    199832999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    199832999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    199832999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    199832999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3630148                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3630148                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3630148                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3630148                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001675                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001675                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001675                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001675                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32856.461526                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32856.461526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32856.461526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32856.461526                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          378                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5461                       # number of writebacks
system.cpu2.icache.writebacks::total             5461                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          589                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          589                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          589                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          589                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5493                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5493                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5493                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5493                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    181711999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    181711999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    181711999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    181711999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001513                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001513                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001513                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 33080.647916                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33080.647916                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 33080.647916                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33080.647916                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5461                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3624066                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3624066                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6082                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6082                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    199832999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    199832999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3630148                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3630148                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001675                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001675                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32856.461526                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32856.461526                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          589                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          589                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5493                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5493                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    181711999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    181711999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001513                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 33080.647916                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33080.647916                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.976997                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3540836                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           648.386010                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        351505500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.976997                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999281                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999281                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7265789                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7265789                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4608556                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4608556                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4608556                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4608556                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1317815                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1317815                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1317815                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1317815                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 176703737358                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 176703737358                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 176703737358                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 176703737358                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5926371                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5926371                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5926371                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5926371                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.222365                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.222365                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.222365                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.222365                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 134088.424671                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134088.424671                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 134088.424671                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134088.424671                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1410493                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        79299                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17574                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1144                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.260214                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.317308                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531847                       # number of writebacks
system.cpu2.dcache.writebacks::total           531847                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       992130                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       992130                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       992130                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       992130                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325685                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325685                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325685                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325685                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  38240900832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  38240900832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  38240900832                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  38240900832                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054955                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054955                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054955                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054955                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117416.831699                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117416.831699                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117416.831699                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117416.831699                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531847                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4152603                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4152603                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       781200                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       781200                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  81181181000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  81181181000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4933803                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4933803                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158336                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158336                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103918.562468                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103918.562468                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       626061                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       626061                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155139                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155139                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16756586000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16756586000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031444                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031444                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108010.145740                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108010.145740                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455953                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455953                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       536615                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       536615                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  95522556358                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  95522556358                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992568                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992568                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.540633                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.540633                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 178009.478598                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 178009.478598                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       366069                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       366069                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170546                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170546                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21484314832                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21484314832                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171823                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171823                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125973.724579                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125973.724579                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          319                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          214                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4452500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4452500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.401501                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.401501                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20806.074766                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20806.074766                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          149                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           65                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       562500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       562500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.121951                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.121951                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8653.846154                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8653.846154                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          159                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          159                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1153000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1153000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.441667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.441667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7251.572327                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7251.572327                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1022000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1022000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.436111                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.436111                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6509.554140                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6509.554140                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       669500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       669500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       643500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       643500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       285018                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         285018                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224168                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224168                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  19914935500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  19914935500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509186                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509186                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440248                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440248                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 88839.332554                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 88839.332554                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224168                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224168                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19690767500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19690767500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440248                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440248                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 87839.332554                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 87839.332554                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.388774                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5441926                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549672                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.900315                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        351517000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.388774                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.949649                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.949649                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13422599                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13422599                       # Number of data accesses
system.cpu3.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3988284631.818182                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21942585442.392944                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          107     97.27%     97.27% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199580916000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    53236959000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 438711309500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3167679                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3167679                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3167679                       # number of overall hits
system.cpu3.icache.overall_hits::total        3167679                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3128                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3128                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3128                       # number of overall misses
system.cpu3.icache.overall_misses::total         3128                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    161866999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    161866999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    161866999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    161866999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3170807                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3170807                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3170807                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3170807                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000986                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000986                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000986                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000986                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 51747.761829                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51747.761829                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 51747.761829                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51747.761829                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          945                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.736842                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2914                       # number of writebacks
system.cpu3.icache.writebacks::total             2914                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          182                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          182                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2946                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2946                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2946                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2946                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    149498499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    149498499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    149498499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    149498499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000929                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000929                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000929                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000929                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 50746.265784                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50746.265784                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 50746.265784                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50746.265784                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2914                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3167679                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3167679                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3128                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3128                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    161866999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    161866999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3170807                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3170807                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000986                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000986                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 51747.761829                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51747.761829                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          182                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2946                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2946                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    149498499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    149498499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000929                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000929                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 50746.265784                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50746.265784                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976646                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3112370                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2914                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1068.074811                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        357309500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976646                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999270                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999270                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6344560                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6344560                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4429532                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4429532                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4429532                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4429532                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1296113                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1296113                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1296113                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1296113                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 164694313108                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 164694313108                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 164694313108                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 164694313108                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5725645                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5725645                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5725645                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5725645                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226370                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226370                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226370                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226370                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127067.866080                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127067.866080                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127067.866080                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127067.866080                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1385878                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        79374                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            15921                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1038                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.047170                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.468208                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496130                       # number of writebacks
system.cpu3.dcache.writebacks::total           496130                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       990334                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       990334                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       990334                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       990334                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305779                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305779                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  35323697441                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  35323697441                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  35323697441                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  35323697441                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053405                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053405                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053405                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053405                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115520.351107                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115520.351107                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115520.351107                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115520.351107                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496130                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4020321                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4020321                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       785967                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       785967                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  79840314500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  79840314500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4806288                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4806288                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.163529                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.163529                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101582.273174                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101582.273174                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       635867                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       635867                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150100                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150100                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16277366000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16277366000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031230                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031230                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108443.477682                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108443.477682                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       409211                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        409211                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       510146                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       510146                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  84853998608                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  84853998608                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919357                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919357                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.554894                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.554894                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 166332.772595                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 166332.772595                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       354467                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       354467                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155679                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155679                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19046331441                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19046331441                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169335                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169335                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122343.613724                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122343.613724                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5407500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5407500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.383178                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.383178                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26378.048780                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26378.048780                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          140                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       870500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       870500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.121495                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.121495                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13392.307692                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13392.307692                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          190                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          190                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1665000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1665000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.489247                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.489247                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9148.351648                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9148.351648                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          179                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1501000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1501000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.481183                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.481183                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8385.474860                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8385.474860                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       257500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       257500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       242500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       242500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305621                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305621                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203524                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203524                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18640263500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18640263500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509145                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509145                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399737                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399737                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 91587.544958                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 91587.544958                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203524                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203524                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18436739500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18436739500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399737                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399737                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 90587.544958                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 90587.544958                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.582553                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5243441                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509103                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.299372                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        357321000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.582553                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.861955                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.861955                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12980523                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12980523                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       556301625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   874658320.060029                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       128500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2655230000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   485272649000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6675619500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88005004                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88005004                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88005004                       # number of overall hits
system.cpu0.icache.overall_hits::total       88005004                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14353553                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14353553                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14353553                       # number of overall misses
system.cpu0.icache.overall_misses::total     14353553                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183577971497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183577971497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183577971497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183577971497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102358557                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102358557                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102358557                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102358557                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140228                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140228                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140228                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140228                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12789.723318                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12789.723318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12789.723318                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12789.723318                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3089                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.160714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12837100                       # number of writebacks
system.cpu0.icache.writebacks::total         12837100                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1516420                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1516420                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1516420                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1516420                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12837133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12837133                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12837133                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12837133                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158030051997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158030051997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158030051997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158030051997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125413                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125413                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125413                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125413                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12310.385192                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12310.385192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12310.385192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12310.385192                       # average overall mshr miss latency
system.cpu0.icache.replacements              12837100                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88005004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88005004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14353553                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14353553                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183577971497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183577971497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102358557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102358557                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12789.723318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12789.723318                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1516420                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1516420                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12837133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12837133                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158030051997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158030051997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125413                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125413                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12310.385192                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12310.385192                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100840720                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12837100                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.855413                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217554246                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217554246                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237917552                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237917552                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237917552                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237917552                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16368882                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16368882                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16368882                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16368882                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 529942005849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 529942005849                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 529942005849                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 529942005849                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254286434                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254286434                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254286434                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254286434                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.064372                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064372                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.064372                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064372                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32374.966467                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32374.966467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32374.966467                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32374.966467                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7300975                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       302877                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           146522                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3557                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.828524                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.149564                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11626585                       # number of writebacks
system.cpu0.dcache.writebacks::total         11626585                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4913101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4913101                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4913101                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4913101                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11455781                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11455781                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11455781                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11455781                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 226000443380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 226000443380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 226000443380                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 226000443380                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045051                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045051                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045051                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045051                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19728.069468                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19728.069468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19728.069468                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19728.069468                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11626585                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171996859                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171996859                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12475052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12475052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 338168288000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 338168288000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184471911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184471911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.067626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067626                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27107.565403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27107.565403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2944045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2944045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9531007                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9531007                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 169677478500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 169677478500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17802.681133                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17802.681133                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65920693                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65920693                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3893830                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3893830                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 191773717849                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 191773717849                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814523                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814523                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49250.665245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49250.665245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1969056                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1969056                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1924774                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1924774                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56322964880                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56322964880                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027570                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027570                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29262.118503                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29262.118503                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1252                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1252                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          865                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          865                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8868000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8868000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.408597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.408597                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10252.023121                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10252.023121                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          830                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          830                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1302000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1302000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016533                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016533                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        37200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37200                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          270                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2718000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2718000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.134596                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.134596                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10066.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10066.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          265                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          265                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2455000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2455000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.132104                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.132104                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9264.150943                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9264.150943                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318465                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318465                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190936                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190936                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15959145500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15959145500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509401                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509401                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374825                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374825                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83583.742720                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83583.742720                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190936                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190936                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15768209500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15768209500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374825                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374825                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82583.742720                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82583.742720                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.864137                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249886128                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11646437                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.456015                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.864137                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995754                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995754                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521246385                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521246385                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12793504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10771409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               66407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               57509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1542                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               49025                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23756476                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12793504                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10771409                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13009                       # number of overall hits
system.l2.overall_hits::.cpu1.data              66407                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4071                       # number of overall hits
system.l2.overall_hits::.cpu2.data              57509                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1542                       # number of overall hits
system.l2.overall_hits::.cpu3.data              49025                       # number of overall hits
system.l2.overall_hits::total                23756476                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             43627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            854262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            476337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            474465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            447653                       # number of demand (read+write) misses
system.l2.demand_misses::total                2301289                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            43627                       # number of overall misses
system.l2.overall_misses::.cpu0.data           854262                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2119                       # number of overall misses
system.l2.overall_misses::.cpu1.data           476337                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1422                       # number of overall misses
system.l2.overall_misses::.cpu2.data           474465                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1404                       # number of overall misses
system.l2.overall_misses::.cpu3.data           447653                       # number of overall misses
system.l2.overall_misses::total               2301289                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3691879000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  88391431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    200210500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  56387092500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    126131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  56177780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    126786000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  52184121500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     257285431500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3691879000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  88391431000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    200210500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  56387092500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    126131000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  56177780000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    126786000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  52184121500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    257285431500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12837131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11625671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5493                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2946                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496678                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26057765                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12837131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11625671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5493                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2946                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496678                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26057765                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.073481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.140071                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.258875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.891895                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.476578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.901294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.088315                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.073481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.140071                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.258875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.891895                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.476578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.901294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.088315                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84623.719256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103471.102542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94483.482775                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118376.469810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88699.718706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118402.368984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90303.418803                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 116572.705868                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111800.574156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84623.719256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103471.102542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94483.482775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118376.469810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88699.718706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118402.368984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90303.418803                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 116572.705868                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111800.574156                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1540498                       # number of writebacks
system.l2.writebacks::total                   1540498                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            300                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1149                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           300                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1149                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        43600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       854225                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       476248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       474387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       447582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2300140                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        43600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       854225                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       476248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       474387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       447582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2300140                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3254519501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  79847116500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    161226000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51618715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     95193000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  51428386001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     99383500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47703327001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 234207867003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3254519501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  79847116500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    161226000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51618715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     95193000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  51428386001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     99383500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47703327001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 234207867003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.119778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.877482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.204260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.891748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.395112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.901151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.088271                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.119778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.877482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.204260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.891748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.395112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.901151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088271                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74644.942683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93473.167491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88976.821192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108386.209496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84842.245989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108410.192524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85381.013746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 106580.083652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101823.309452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74644.942683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93473.167491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88976.821192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108386.209496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84842.245989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108410.192524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85381.013746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 106580.083652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101823.309452                       # average overall mshr miss latency
system.l2.replacements                        4522831                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3390608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3390608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3390608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3390608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22556600                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22556600                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22556600                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22556600                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   64                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            68                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                120                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       784500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       784500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              184                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.918919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.476190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.548387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.405405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.652174                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11536.764706                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6537.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           120                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1363500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       404500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       343000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       303000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2414000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.476190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.548387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.405405                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.652174                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20051.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20225                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20176.470588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20116.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.718310                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.608696                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.629630                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.674699                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2107.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3647.058824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   816.964286                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          111                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1017000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       280000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       373500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       597000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2267500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.718310                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.608696                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.592593                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.668675                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19941.176471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 23343.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20427.927928                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1634229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            37224                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1735053                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         472705                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         336445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         343004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         317925                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1470079                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51148317000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  39441940500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40010869000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  36441972500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  167043099000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2106934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373669                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3205132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.224357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.900382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.908902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108203.460932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117231.465767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116648.403517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 114624.431863                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113628.654651                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       472705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       336445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       343004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       317925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1470079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  46421267000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36077490500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  36580829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  33262722500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 152342309000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.224357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.900382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.908902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.915825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.458664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98203.460932                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107231.465767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106648.403517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 104624.431863                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103628.654651                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12793504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13009                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4071                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1542                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12812126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        43627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            48572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3691879000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    200210500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    126131000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    126786000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4145006500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12837131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15128                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2946                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12860698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.140071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.258875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.476578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84623.719256                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94483.482775                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88699.718706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90303.418803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85337.365149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          307                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          300                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          240                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           874                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        43600                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        47698                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3254519501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    161226000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     95193000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     99383500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3610322001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.119778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.204260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.395112                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74644.942683                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88976.821192                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84842.245989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85381.013746                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75691.265902                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9137180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        29183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        23130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        19804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9209297                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       381557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       139892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       131461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       129728                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          782638                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  37243114000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16945152000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16166911000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15742149000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86097326000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9518737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       169075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9991935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.827396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.850379                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.867560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97608.257744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121130.243331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122978.761762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121347.349840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110009.130658                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           37                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           89                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           78                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           71                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          275                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       381520                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       139803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       131383                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       129657                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       782363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  33425849500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15541225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14847557001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  14440604501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78255236002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.826870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.849875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.867085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078299                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87612.312592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111165.175282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113009.727293                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111375.432881                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100024.203601                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           64                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              72                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            76                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.947368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           72                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1258000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       101000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        41500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1419000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19656.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19708.333333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999812                       # Cycle average of tags in use
system.l2.tags.total_refs                    51982716                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4522835                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.493392                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.150120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.079564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.898589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.043468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.952206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.028705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.891705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.033505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.921951                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.596096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.310915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 420566099                       # Number of tag accesses
system.l2.tags.data_accesses                420566099                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2790336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      54670144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30479872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         71808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30360768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         74496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      28645248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          147208640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2790336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        74496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3052608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     98591872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        98591872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          43599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         854221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         476248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         474387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         447582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2300135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1540498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1540498                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5672011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111129864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           235732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         61957474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           145967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         61715367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           151431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58228171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             299236016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5672011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       235732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       145967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       151431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6205140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200411056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200411056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200411056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5672011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111129864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          235732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        61957474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          145967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        61715367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          151431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58228171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            499647072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1527549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     43599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    835255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    471649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    468940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    440290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002911893750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5077379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1437887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2300135                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1540498                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2300135                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1540498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  36304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12949                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            180224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            134026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            170479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            155262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            174444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           170356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           134843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           127662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            121189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            124541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            138641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           118762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           101000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75692                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  96501854750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11319155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            138948686000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42627.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61377.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1018400                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  922939                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2300135                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1540498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  795723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  614302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  388485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  188714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   61496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   38881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 102899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 100032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  97262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1850009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.158402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.883038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.048556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1238816     66.96%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       421958     22.81%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        76514      4.14%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31576      1.71%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16789      0.91%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10700      0.58%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7328      0.40%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5541      0.30%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40787      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1850009                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.002831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    204.372702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        94310     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.196003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.649192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85704     90.87%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              720      0.76%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6367      6.75%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1167      1.24%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              274      0.29%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               64      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              144885184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2323456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                97761664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               147208640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             98591872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       294.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       198.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    299.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  491948250500                       # Total gap between requests
system.mem_ctrls.avgGap                     128090.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2790336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53456320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30185536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        71808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30012160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        74496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28178560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     97761664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5672011.019589552656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108662482.262603998184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 235732.103201822727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 61359167.076730951667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 145966.567214373674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 61006739.776745446026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 151430.556361435796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 57279518.608570933342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 198723463.948933482170                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        43599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       854221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       476248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       474387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       447582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1540498                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1453778750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  44612462250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     84992250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31832187250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     48048750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31724148250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     50474000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29142594500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11803457576250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33344.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52225.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46905.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66839.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42824.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66873.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43362.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     65111.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7662105.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7016056740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3729107415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8138971680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4272376860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38833569840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106047826260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      99604702560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       267642611355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.046251                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 257772573250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16427060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 217748635250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6193071780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3291676740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8024781660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3701308860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38833569840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178282296060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38775675360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       277102380300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.275446                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98997550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16427060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 376523658500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3371344608.527132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20293747202.394993                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199580982000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57044814000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 434903454500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3980735                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3980735                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3980735                       # number of overall hits
system.cpu1.icache.overall_hits::total        3980735                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16935                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16935                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16935                       # number of overall misses
system.cpu1.icache.overall_misses::total        16935                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    412912999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    412912999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    412912999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    412912999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3997670                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3997670                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3997670                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3997670                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004236                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004236                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004236                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004236                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24382.226100                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24382.226100                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24382.226100                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24382.226100                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          480                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15096                       # number of writebacks
system.cpu1.icache.writebacks::total            15096                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1807                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1807                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1807                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1807                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15128                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15128                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15128                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15128                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    370918499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    370918499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    370918499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    370918499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003784                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003784                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003784                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003784                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24518.673916                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24518.673916                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24518.673916                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24518.673916                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15096                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3980735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3980735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16935                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16935                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    412912999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    412912999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3997670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3997670                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004236                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004236                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24382.226100                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24382.226100                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1807                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1807                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15128                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15128                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    370918499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    370918499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24518.673916                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24518.673916                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977267                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3893749                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15096                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           257.932499                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        344816500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977267                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8010468                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8010468                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5495896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5495896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5495896                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5495896                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1410892                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1410892                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1410892                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1410892                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183400110781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183400110781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183400110781                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183400110781                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6906788                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6906788                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6906788                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6906788                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.204276                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.204276                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.204276                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.204276                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129988.766526                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129988.766526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129988.766526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129988.766526                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1508133                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        85116                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20539                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1220                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.427772                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.767213                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542554                       # number of writebacks
system.cpu1.dcache.writebacks::total           542554                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1064398                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1064398                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1064398                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1064398                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346494                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346494                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346494                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346494                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  39784975099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39784975099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  39784975099                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39784975099                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050167                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050167                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050167                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050167                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114821.541207                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114821.541207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114821.541207                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114821.541207                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542554                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4813749                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4813749                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       833878                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       833878                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  84408057500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  84408057500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5647627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5647627                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101223.509314                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101223.509314                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       664227                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       664227                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17634500500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17634500500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030039                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030039                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103945.750393                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103945.750393                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       682147                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        682147                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577014                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577014                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98992053281                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98992053281                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259161                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458253                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458253                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 171559.187959                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 171559.187959                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       400171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       400171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176843                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176843                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22150474599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22150474599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140445                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140445                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125255.026204                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125255.026204                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          231                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5305000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5305000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.433396                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.433396                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22965.367965                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22965.367965                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           72                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       798500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       798500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.135084                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.135084                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11090.277778                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11090.277778                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1037000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1037000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          351                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.438746                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.438746                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6733.766234                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6733.766234                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          152                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       903000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       903000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.433048                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.433048                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5940.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5940.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       443500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       443500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292373                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292373                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216806                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18718282500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18718282500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509179                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509179                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425795                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425795                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 86336.552033                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 86336.552033                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216806                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18501476500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18501476500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425795                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425795                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 85336.552033                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 85336.552033                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.878990                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6350861                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563110                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.278189                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        344828000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.878990                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.902468                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902468                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15396842                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15396842                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 491948268500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22855173                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4931106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22667030                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2982333                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1061                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           692                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1753                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3273824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3273824                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12860700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9994476                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           76                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           76                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38511363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34899477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1613951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78246718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643150720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1488143744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1934336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69457856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       701056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68083712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       375040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63539264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3335385728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4595530                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103154816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30653721                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.090259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325247                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28126058     91.75%     91.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2397215      7.82%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36806      0.12%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  78611      0.26%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  15029      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30653721                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52151921960                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         825145180                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8395127                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764263772                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4545693                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17472630543                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19275674461                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         845367055                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22864580                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               534062945000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 465277                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   466744                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1544.57                       # Real time elapsed on the host
host_tick_rate                               27266358                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718650095                       # Number of instructions simulated
sim_ops                                     720916353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042115                       # Number of seconds simulated
sim_ticks                                 42114676500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            94.984956                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7511777                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7908386                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1325726                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13568886                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33737                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54308                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20571                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14546266                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12349                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4275                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1112627                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5957769                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1421764                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         141342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23216012                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27374718                       # Number of instructions committed
system.cpu0.commit.committedOps              27440412                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     65880262                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.416519                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.397154                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     55720248     84.58%     84.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5563754      8.45%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1449045      2.20%     95.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       748697      1.14%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       331700      0.50%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       156935      0.24%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       169943      0.26%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318176      0.48%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1421764      2.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     65880262                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70119                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27002454                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6767496                       # Number of loads committed
system.cpu0.commit.membars                      98886                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99570      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19498688     71.06%     71.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6766      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6771197     24.68%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1059047      3.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27440412                       # Class of committed instruction
system.cpu0.commit.refs                       7831127                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27374718                       # Number of Instructions Simulated
system.cpu0.committedOps                     27440412                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.967319                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.967319                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31949784                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               215167                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6526525                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56041765                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7652276                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28081108                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1115408                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               644684                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1011203                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14546266                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3739176                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     61611753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                84425                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1084                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63663346                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2657014                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179076                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6868341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7545514                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.783746                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          69809779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.917224                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.053451                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                31430982     45.02%     45.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20421634     29.25%     74.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11765754     16.85%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5468778      7.83%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  239684      0.34%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  293089      0.42%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  127833      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15622      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   46403      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            69809779                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2798                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11419743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1242472                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9372555                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544963                       # Inst execution rate
system.cpu0.iew.exec_refs                    12763970                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1147061                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11470137                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12530301                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             70674                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           580535                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1250136                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50616224                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11616909                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1311505                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44267095                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 59282                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3288143                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1115408                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3413459                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        94860                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17280                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          275                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5762805                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       186505                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           181                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       444936                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        797536                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31115707                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42228433                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816571                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25408169                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519866                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42522571                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56780895                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31991048                       # number of integer regfile writes
system.cpu0.ipc                              0.337005                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.337005                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           102199      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32157986     70.56%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7162      0.02%     70.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1942      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12152912     26.66%     97.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1153085      2.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            613      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45578600                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3353                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6672                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3275                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3328                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     307752                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006752                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 182108     59.17%     59.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     59.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.02%     59.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                113413     36.85%     96.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12130      3.94%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45780800                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161334543                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42225158                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73788881                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50407417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45578600                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             208807                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23175814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            66484                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         67465                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9980488                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     69809779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.652897                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.152822                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           45494763     65.17%     65.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13002579     18.63%     83.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5808505      8.32%     92.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2809146      4.02%     96.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1716465      2.46%     98.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             459423      0.66%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             298337      0.43%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             185912      0.27%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34649      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       69809779                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.561109                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           143247                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10728                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12530301                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1250136                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6176                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81229522                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2999851                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19205792                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20395518                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                269500                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8986211                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7977638                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               235927                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69716481                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53762881                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40311611                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27474460                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                432954                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1115408                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9029576                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19916097                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2822                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69713659                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3998332                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64884                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2343717                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64876                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115083657                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105249771                       # The number of ROB writes
system.cpu0.timesIdled                         112594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2629                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.651862                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7545289                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7648400                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1302860                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13530936                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12323                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16646                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4323                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14415379                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2046                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3922                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1106786                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5700621                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1297912                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         127886                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23696375                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25998931                       # Number of instructions committed
system.cpu1.commit.committedOps              26059852                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     62186984                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.419056                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.388834                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     52310946     84.12%     84.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5524385      8.88%     93.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1393761      2.24%     95.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       704005      1.13%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       321143      0.52%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       154248      0.25%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       167266      0.27%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313318      0.50%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1297912      2.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     62186984                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20333                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25640931                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6496927                       # Number of loads committed
system.cpu1.commit.membars                      91688                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        91688      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18718117     71.83%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            213      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6500849     24.95%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748631      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26059852                       # Class of committed instruction
system.cpu1.commit.refs                       7249480                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25998931                       # Number of Instructions Simulated
system.cpu1.committedOps                     26059852                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.628073                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.628073                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             30477295                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               197231                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6551951                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55207101                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5587664                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27986211                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1108300                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               599977                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               992221                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14415379                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3548675                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     60282194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                59268                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62922009                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2608748                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.210976                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4565074                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7557612                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.920894                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          66151691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.956522                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.047816                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28043603     42.39%     42.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20338565     30.75%     73.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11695192     17.68%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5434893      8.22%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  200304      0.30%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  278131      0.42%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  113707      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   10554      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   36742      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            66151691                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2175407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1241129                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9195632                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.631630                       # Inst execution rate
system.cpu1.iew.exec_refs                    12207856                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    843942                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11342777                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12311002                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             61520                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           574541                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1009665                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49719882                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11363914                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1306583                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43157463                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 59321                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2869915                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1108300                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2991089                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        74610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9100                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5814075                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       257112                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       451331                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        789798                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30399860                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41133871                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818319                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24876792                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.602014                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41457480                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55300261                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31382736                       # number of integer regfile writes
system.cpu1.ipc                              0.380507                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.380507                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93147      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31629371     71.13%     71.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 256      0.00%     71.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11891454     26.74%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             849464      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44464046                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     260162                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005851                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 172325     66.24%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     66.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 87082     33.47%     99.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  755      0.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44631061                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155409528                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41133871                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73379968                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49533408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44464046                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             186474                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23660030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            69583                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         58588                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10345999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     66151691                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.672153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.154792                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           42361006     64.04%     64.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12598157     19.04%     83.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5839017      8.83%     91.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2801120      4.23%     96.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1674433      2.53%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             413927      0.63%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             264122      0.40%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             166876      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33033      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       66151691                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.650753                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           113785                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8466                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12311002                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1009665                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1459                       # number of misc regfile reads
system.cpu1.numCycles                        68327098                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15811077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               18723839                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19560895                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                264032                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6901364                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7927385                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               231844                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68712071                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52906461                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39807929                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27379260                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 33269                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1108300                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8567252                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20247034                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68712071                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3471676                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             57057                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2163257                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         57049                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   110636654                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103484164                       # The number of ROB writes
system.cpu1.timesIdled                          23006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.873087                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7610094                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7855736                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1315055                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13496815                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12445                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16888                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4443                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14393227                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2047                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4033                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1121581                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5713960                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1247312                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115428                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24090681                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            26056305                       # Number of instructions committed
system.cpu2.commit.committedOps              26110938                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     61782825                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.422625                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.379632                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     51661001     83.62%     83.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5734328      9.28%     92.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1444054      2.34%     95.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       713153      1.15%     96.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       334879      0.54%     96.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       166687      0.27%     97.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       172281      0.28%     97.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       309130      0.50%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1247312      2.02%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     61782825                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20586                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25696552                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6507034                       # Number of loads committed
system.cpu2.commit.membars                      82109                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82109      0.31%      0.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18785793     71.95%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            211      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6511067     24.94%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        731404      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26110938                       # Class of committed instruction
system.cpu2.commit.refs                       7242471                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   26056305                       # Number of Instructions Simulated
system.cpu2.committedOps                     26110938                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.607182                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.607182                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29580751                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               194685                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6628396                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55655284                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5714352                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28388745                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1123217                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               603997                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               996335                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14393227                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3637083                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     59847433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57177                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63275796                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2633382                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.211872                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4639201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7622539                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.931437                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          65803400                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.966203                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.042307                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                27410250     41.65%     41.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20529214     31.20%     72.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11783952     17.91%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5457426      8.29%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  207298      0.32%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277434      0.42%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   99037      0.15%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10833      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27956      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            65803400                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2130135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1260404                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9234025                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.639348                       # Inst execution rate
system.cpu2.iew.exec_refs                    12257148                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    834378                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11038785                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12366293                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             53115                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           561051                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1033281                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50167108                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11422770                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1330638                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43433161                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 59905                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2675660                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1123217                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2793413                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        73071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9515                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5859259                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       297844                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       465310                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        795094                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30380126                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41391793                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817832                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24845829                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.609298                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41739270                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55616518                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31642110                       # number of integer regfile writes
system.cpu2.ipc                              0.383556                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.383556                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83684      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31895896     71.25%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 261      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11948830     26.69%     98.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             834774      1.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44763799                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     245035                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005474                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163861     66.87%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     66.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 80492     32.85%     99.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  682      0.28%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44925150                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155647593                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41391793                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74223346                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50005090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44763799                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             162018                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24056170                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            71560                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         46590                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10618345                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     65803400                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.680266                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.151613                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           41786984     63.50%     63.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12643565     19.21%     82.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5992788      9.11%     91.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2855001      4.34%     96.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1699482      2.58%     98.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             397528      0.60%     99.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             245294      0.37%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             149741      0.23%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33017      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       65803400                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.658935                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           127805                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9628                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12366293                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1033281                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1575                       # number of misc regfile reads
system.cpu2.numCycles                        67933535                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16205594                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               18224166                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19622496                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                268146                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7039233                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               7918299                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               234256                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69310347                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53352404                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40198682                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27776525                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 45529                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1123217                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8564832                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20576186                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69310347                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3075427                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             48113                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2205665                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         48111                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   110727473                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104430732                       # The number of ROB writes
system.cpu2.timesIdled                          23468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.192604                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7380818                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7594012                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1280855                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13159792                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12949                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17331                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4382                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14048689                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1961                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3975                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1089539                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5651520                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1253312                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98616                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23855831                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25816229                       # Number of instructions committed
system.cpu3.commit.committedOps              25862471                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     60569346                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.426989                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.389673                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     50614392     83.56%     83.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5613050      9.27%     92.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1399484      2.31%     95.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       725069      1.20%     96.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       331534      0.55%     96.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166028      0.27%     97.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       172865      0.29%     97.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293612      0.48%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1253312      2.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     60569346                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20435                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25462073                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6416797                       # Number of loads committed
system.cpu3.commit.membars                      69597                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69597      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18642549     72.08%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            207      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6420772     24.83%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        728992      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25862471                       # Class of committed instruction
system.cpu3.commit.refs                       7149764                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25816229                       # Number of Instructions Simulated
system.cpu3.committedOps                     25862471                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.583214                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.583214                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             28859995                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               192537                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6497793                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55075317                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5609891                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27991456                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1091098                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               606236                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               984737                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14048689                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3556945                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     58685876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                54520                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62399898                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2564828                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.210660                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4568861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7393767                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.935687                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          64537177                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.969154                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.032236                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                26650546     41.29%     41.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20260191     31.39%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11627574     18.02%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5439823      8.43%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  211837      0.33%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279625      0.43%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   32690      0.05%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9102      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25789      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            64537177                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2151666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1223821                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9121797                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.645039                       # Inst execution rate
system.cpu3.iew.exec_refs                    12083685                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    815251                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11299569                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12227020                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             41478                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           530722                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              997272                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49685397                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11268434                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1316886                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43016912                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 62324                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2454345                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1091098                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2575217                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        68821                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9395                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5810223                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       264305                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            47                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       454534                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        769287                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30167159                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41015894                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817132                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24650557                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.615034                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41350795                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55072268                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31393064                       # number of integer regfile writes
system.cpu3.ipc                              0.387115                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.387115                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71112      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31652985     71.40%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 250      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11795245     26.61%     98.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             813852      1.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44333798                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     251079                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005663                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 169714     67.59%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 80233     31.96%     99.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1132      0.45%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44513765                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         153524566                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41015894                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73508368                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49557113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44333798                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             128284                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23822926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            68714                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         29668                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10496338                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     64537177                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.686950                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.160445                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           40881948     63.35%     63.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12365648     19.16%     82.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5923471      9.18%     91.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2847190      4.41%     96.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1678255      2.60%     98.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             400311      0.62%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             251354      0.39%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             155061      0.24%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33939      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       64537177                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.664786                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           121075                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           11349                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12227020                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             997272                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1515                       # number of misc regfile reads
system.cpu3.numCycles                        66688843                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17450121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18244163                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19447120                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                262051                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6900051                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7733638                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               232785                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68608897                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52841425                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39900481                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27404519                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 97779                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1091098                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8422357                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20453361                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68608897                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2474989                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             36130                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2151017                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         36136                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   109025002                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103411429                       # The number of ROB writes
system.cpu3.timesIdled                          22864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2120058                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4064076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       731474                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       151706                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2534736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1903465                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5530603                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2055171                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1958668                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       378962                       # Transaction distribution
system.membus.trans_dist::WritebackClean            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1566289                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13409                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21840                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124824                       # Transaction distribution
system.membus.trans_dist::ReadExResp           124332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1958668                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            76                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6147076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6147076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    157566080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               157566080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31172                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2118817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2118817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2118817                       # Request fanout histogram
system.membus.respLayer1.occupancy        11001525498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6049075054                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1682                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          842                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9677350.950119                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14073829.810106                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          842    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    129282500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            842                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    33966347000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8148329500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3612089                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3612089                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3612089                       # number of overall hits
system.cpu2.icache.overall_hits::total        3612089                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24993                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24993                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24993                       # number of overall misses
system.cpu2.icache.overall_misses::total        24993                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1691398499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1691398499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1691398499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1691398499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3637082                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3637082                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3637082                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3637082                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006872                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006872                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006872                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006872                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 67674.888929                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67674.888929                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 67674.888929                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67674.888929                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2929                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.492063                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23308                       # number of writebacks
system.cpu2.icache.writebacks::total            23308                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1685                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1685                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1685                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1685                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23308                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23308                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23308                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23308                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1562932000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1562932000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1562932000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1562932000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006408                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006408                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006408                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006408                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 67055.603226                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67055.603226                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 67055.603226                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67055.603226                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23308                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3612089                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3612089                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24993                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24993                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1691398499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1691398499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3637082                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3637082                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006872                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006872                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 67674.888929                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67674.888929                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1685                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1685                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23308                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23308                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1562932000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1562932000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006408                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006408                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 67055.603226                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67055.603226                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3724120                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23340                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           159.559554                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7297472                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7297472                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8582244                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8582244                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8582244                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8582244                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3126676                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3126676                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3126676                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3126676                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 229115167675                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 229115167675                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 229115167675                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 229115167675                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11708920                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11708920                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11708920                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11708920                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.267034                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.267034                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.267034                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.267034                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 73277.553439                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73277.553439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 73277.553439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73277.553439                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3388637                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       357318                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            75362                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5227                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    44.964797                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.360054                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       620540                       # number of writebacks
system.cpu2.dcache.writebacks::total           620540                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2493512                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2493512                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2493512                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2493512                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       633164                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       633164                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       633164                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       633164                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  50216444916                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  50216444916                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  50216444916                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  50216444916                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054075                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054075                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054075                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054075                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 79310.328629                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79310.328629                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 79310.328629                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79310.328629                       # average overall mshr miss latency
system.cpu2.dcache.replacements                620539                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8022888                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8022888                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2982339                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2982339                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 218898574000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 218898574000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11005227                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11005227                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.270993                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.270993                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73398.287049                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73398.287049                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2378329                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2378329                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       604010                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       604010                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  47584512000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  47584512000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054884                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054884                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 78781.000315                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78781.000315                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       559356                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        559356                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       144337                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       144337                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10216593675                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10216593675                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       703693                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703693                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.205114                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.205114                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 70782.915503                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 70782.915503                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115183                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115183                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29154                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29154                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2631932916                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2631932916                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041430                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041430                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90276.905948                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90276.905948                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27146                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27146                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1649                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1649                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36424500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36424500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28795                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.057267                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.057267                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22088.841722                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22088.841722                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          454                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          454                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1195                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1195                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15202000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15202000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.041500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.041500                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12721.338912                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12721.338912                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21712                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5689                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5689                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     43314500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     43314500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27401                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27401                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.207620                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.207620                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7613.728247                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7613.728247                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5504                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5504                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     37958500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     37958500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.200869                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.200869                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6896.529797                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6896.529797                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3783000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3783000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3635000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3635000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1087                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1087                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2946                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2946                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     51166000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     51166000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4033                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4033                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.730474                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.730474                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 17367.956551                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 17367.956551                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2946                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2946                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     48220000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     48220000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.730474                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.730474                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 16367.956551                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 16367.956551                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.827979                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9278660                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           634122                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.632295                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.827979                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963374                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963374                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24172393                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24172393                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1610                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          806                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10881709.057072                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17716979.082173                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          806    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    227401000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            806                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33344019000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8770657500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3532239                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3532239                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3532239                       # number of overall hits
system.cpu3.icache.overall_hits::total        3532239                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24706                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24706                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24706                       # number of overall misses
system.cpu3.icache.overall_misses::total        24706                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1704042499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1704042499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1704042499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1704042499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3556945                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3556945                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3556945                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3556945                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006946                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006946                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006946                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006946                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 68972.820327                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 68972.820327                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 68972.820327                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 68972.820327                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3624                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    61.423729                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23163                       # number of writebacks
system.cpu3.icache.writebacks::total            23163                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1543                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1543                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1543                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1543                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23163                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23163                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23163                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23163                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1585082500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1585082500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1585082500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1585082500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006512                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006512                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006512                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006512                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 68431.658248                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 68431.658248                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 68431.658248                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 68431.658248                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23163                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3532239                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3532239                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24706                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24706                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1704042499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1704042499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3556945                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3556945                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006946                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006946                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 68972.820327                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 68972.820327                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1543                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1543                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23163                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23163                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1585082500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1585082500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006512                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006512                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 68431.658248                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 68431.658248                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3613657                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23195                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           155.794654                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7137053                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7137053                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8472698                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8472698                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8472698                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8472698                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3101531                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3101531                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3101531                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3101531                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 228818279726                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 228818279726                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 228818279726                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 228818279726                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11574229                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11574229                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11574229                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11574229                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.267969                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.267969                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.267969                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.267969                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73775.912517                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73775.912517                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73775.912517                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73775.912517                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3169800                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       432090                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            70097                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5769                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    45.220195                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.898596                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       604612                       # number of writebacks
system.cpu3.dcache.writebacks::total           604612                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2483898                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2483898                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2483898                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2483898                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617633                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617633                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617633                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617633                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  49258916399                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  49258916399                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  49258916399                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  49258916399                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053363                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053363                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053363                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053363                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 79754.346674                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 79754.346674                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 79754.346674                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 79754.346674                       # average overall mshr miss latency
system.cpu3.dcache.replacements                604610                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7911697                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7911697                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2957069                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2957069                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 218311782500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 218311782500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10868766                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10868766                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.272070                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.272070                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73827.084353                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73827.084353                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2369070                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2369070                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       587999                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       587999                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46592368000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46592368000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054100                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 79238.855848                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 79238.855848                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       561001                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        561001                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       144462                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       144462                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10506497226                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10506497226                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       705463                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       705463                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.204776                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.204776                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72728.449184                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72728.449184                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       114828                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       114828                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29634                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29634                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2666548399                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2666548399                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042006                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042006                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 89982.736013                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89982.736013                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23028                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23028                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1597                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1597                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43743500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43743500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24625                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.064853                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.064853                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27391.045711                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27391.045711                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          497                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          497                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1100                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1100                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16379500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16379500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.044670                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.044670                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14890.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14890.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17918                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17918                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5290                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5290                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     36602000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     36602000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23208                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23208                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.227939                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.227939                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6919.092628                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6919.092628                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     31563000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     31563000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.222509                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.222509                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6112.122386                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6112.122386                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3090000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3090000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2965000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2965000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1112                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1112                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2863                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2863                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     51971000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     51971000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3975                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3975                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.720252                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.720252                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 18152.637094                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 18152.637094                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2861                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2861                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     49108000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     49108000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.719748                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.719748                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 17164.627753                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 17164.627753                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.595264                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9144666                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618050                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.795997                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.595264                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956102                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956102                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23870098                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23870098                       # Number of data accesses
system.cpu0.numPwrStateTransitions                476                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          238                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6302707.983193                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12059420.433670                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          238    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    105107500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            238                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40614632000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1500044500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3621482                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3621482                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3621482                       # number of overall hits
system.cpu0.icache.overall_hits::total        3621482                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117692                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117692                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117692                       # number of overall misses
system.cpu0.icache.overall_misses::total       117692                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8758099983                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8758099983                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8758099983                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8758099983                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3739174                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3739174                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3739174                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3739174                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031475                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031475                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031475                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031475                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74415.423164                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74415.423164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74415.423164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74415.423164                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27287                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          398                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              468                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.305556                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          398                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109428                       # number of writebacks
system.cpu0.icache.writebacks::total           109428                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8264                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8264                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8264                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8264                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109428                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109428                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109428                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109428                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8145749985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8145749985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8145749985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8145749985                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029265                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029265                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029265                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029265                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74439.357249                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74439.357249                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74439.357249                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74439.357249                       # average overall mshr miss latency
system.cpu0.icache.replacements                109428                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3621482                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3621482                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117692                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117692                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8758099983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8758099983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3739174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3739174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031475                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031475                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74415.423164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74415.423164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8264                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8264                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109428                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109428                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8145749985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8145749985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029265                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029265                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74439.357249                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74439.357249                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3732326                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109460                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.097625                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7587776                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7587776                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8709810                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8709810                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8709810                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8709810                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3426854                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3426854                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3426854                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3426854                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 250273232444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 250273232444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 250273232444                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 250273232444                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12136664                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12136664                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12136664                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12136664                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.282356                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.282356                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.282356                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.282356                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73032.942881                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73032.942881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73032.942881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73032.942881                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4612898                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       373490                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           100234                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5064                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.021290                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.753949                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       693405                       # number of writebacks
system.cpu0.dcache.writebacks::total           693405                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2722114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2722114                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2722114                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2722114                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       704740                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       704740                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       704740                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       704740                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  56133037397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  56133037397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  56133037397                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  56133037397                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058067                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058067                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058067                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058067                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79650.704369                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79650.704369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79650.704369                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79650.704369                       # average overall mshr miss latency
system.cpu0.dcache.replacements                693404                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8007225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8007225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3104950                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3104950                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 226772489500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 226772489500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11112175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11112175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.279419                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.279419                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73035.794296                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73035.794296                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2459066                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2459066                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       645884                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       645884                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  51029495500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  51029495500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058124                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058124                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79007.214144                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79007.214144                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       702585                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        702585                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       321904                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       321904                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23500742944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23500742944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024489                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.314209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.314209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73005.439336                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73005.439336                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       263048                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       263048                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        58856                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        58856                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5103541897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5103541897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057449                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057449                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86712.347033                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86712.347033                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2759                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2759                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65605500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65605500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.076718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.076718                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23778.724175                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23778.724175                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2030                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2030                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          729                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          729                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6863000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6863000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020271                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020271                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9414.266118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9414.266118                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27538                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27538                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         7136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         7136                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     63087500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     63087500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34674                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34674                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.205803                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.205803                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8840.737108                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8840.737108                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6969                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6969                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     56180500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     56180500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.200986                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.200986                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8061.486583                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8061.486583                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1397500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1397500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1335500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1335500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2034                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2034                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2241                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2241                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     49287000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     49287000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4275                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4275                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.524211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.524211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21993.306560                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21993.306560                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2241                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2241                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     47046000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     47046000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.524211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.524211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20993.306560                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20993.306560                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.736377                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9488615                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           704126                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.475734                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.736377                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25127246                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25127246                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              150737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6798                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              141245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7179                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              142941                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              136523                       # number of demand (read+write) hits
system.l2.demand_hits::total                   608081                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15685                       # number of overall hits
system.l2.overall_hits::.cpu0.data             150737                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6798                       # number of overall hits
system.l2.overall_hits::.cpu1.data             141245                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7179                       # number of overall hits
system.l2.overall_hits::.cpu2.data             142941                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6973                       # number of overall hits
system.l2.overall_hits::.cpu3.data             136523                       # number of overall hits
system.l2.overall_hits::total                  608081                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             93742                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            538936                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            482133                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            477274                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            467850                       # number of demand (read+write) misses
system.l2.demand_misses::total                2108679                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            93742                       # number of overall misses
system.l2.overall_misses::.cpu0.data           538936                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16425                       # number of overall misses
system.l2.overall_misses::.cpu1.data           482133                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16129                       # number of overall misses
system.l2.overall_misses::.cpu2.data           477274                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16190                       # number of overall misses
system.l2.overall_misses::.cpu3.data           467850                       # number of overall misses
system.l2.overall_misses::total               2108679                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7794543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  52962748996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1475672000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  48011971000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1435631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  47270370494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1460459000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46424367998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206835764488                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7794543500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  52962748996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1475672000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  48011971000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1435631500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  47270370494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1460459000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46424367998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206835764488                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          689673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          623378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23163                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          604373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2716760                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         689673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         623378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23163                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         604373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2716760                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.856662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.781437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.707273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.773420                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.691994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.769530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.698960                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.774108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776174                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.856662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.781437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.707273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.773420                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.691994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.769530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.698960                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.774108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776174                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83148.892706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98272.798618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89843.044140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99582.420204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89009.331019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99042.416922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90207.473749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99229.171739                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98087.838162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83148.892706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98272.798618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89843.044140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99582.420204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89009.331019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99042.416922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90207.473749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99229.171739                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98087.838162                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              378952                       # number of writebacks
system.l2.writebacks::total                    378952                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2196                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4677                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3026                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4953                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2989                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4591                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2725                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               25568                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2196                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4677                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3026                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4953                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2989                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4591                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2725                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              25568                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       536740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       479107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       474285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       465125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2083111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       536740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       479107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       474285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       465125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2083111                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6830972506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  47465852513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    968887508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  43021726515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    919159001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  42324664008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    959311506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  41587580512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 184078154069                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6830972506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  47465852513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    968887508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  43021726515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    919159001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  42324664008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    959311506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  41587580512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 184078154069                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.852907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.778253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.505878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.768566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.479492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.764711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.500756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.769599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.766763                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.852907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.778253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.505878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.768566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.479492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.764711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.500756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.769599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.766763                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73190.820906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88433.603817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82472.549200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89795.654238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82244.005100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 89238.883810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82706.397620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 89411.621633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88366.944473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73190.820906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88433.603817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82472.549200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89795.654238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82244.005100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 89238.883810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82706.397620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 89411.621633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88366.944473                       # average overall mshr miss latency
system.l2.replacements                        3992859                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       455795                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           455795                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           10                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             10                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       455805                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       455805                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000022                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000022                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           10                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           10                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000022                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000022                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1820441                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1820441                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            8                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              8                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1820449                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1820449                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             242                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  997                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           491                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           294                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           363                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1497                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2814000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       403500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       439000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3926000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          717                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          561                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          591                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          625                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.684798                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.524064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.590525                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.580800                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.600241                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5731.160896                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1372.448980                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   772.206304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1209.366391                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2622.578490                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          490                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          291                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          349                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          361                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1491                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      9879000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5942000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7038498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7381499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     30240997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.683403                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.518717                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.590525                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.577600                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.597835                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20161.224490                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20419.243986                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20167.616046                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20447.365651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20282.358820                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           304                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           223                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           231                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           159                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                917                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1092                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          753                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          655                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          495                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2995                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6959500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      5146000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4117500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2582500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     18805500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1396                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          976                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          886                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          654                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3912                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.782235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.771516                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.739278                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.756881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.765593                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6373.168498                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6833.997344                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  6286.259542                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5217.171717                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6278.964942                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            64                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1077                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          732                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          637                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          485                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2931                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     22344500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     15275000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13339500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      9864000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     60823000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.771490                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.718962                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.741590                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.749233                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20746.982358                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20867.486339                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20941.130298                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20338.144330                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20751.620607                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4738                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2769                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12564                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          50986                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24249                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24912                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              124409                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4944750000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2602709500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2555346000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2596938000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12699743500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27027                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.914974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.897214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.916186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96982.505001                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107275.142198                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105379.438327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104244.460501                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102080.585006                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        50986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         124409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4434890000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2360089500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2312856000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2347818000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11455653500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.914974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.897562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.897214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.916186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.908274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86982.505001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97275.142198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95379.438327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94244.460501                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92080.585006                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7179                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36635                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        93742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           142486                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7794543500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1475672000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1435631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1460459000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12166306000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23223                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.856662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.707273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.691994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.698960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.795473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83148.892706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89843.044140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89009.331019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90207.473749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85385.974762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          411                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4677                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4953                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4591                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14632                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       127854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6830972506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    968887508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    919159001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    959311506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9678330521                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.852907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.505878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.479492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.500756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.713786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73190.820906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82472.549200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82244.005100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82706.397620                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75698.300569                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       145999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       138476                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       140163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       134244                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            558882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       487950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       457871                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       453025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       442938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1841784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  48017998996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45409261500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  44715024494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43827429998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 181969714988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       633949                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       596347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       577182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2400666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.769699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.767793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.763712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.767415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.767197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98407.621674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99174.792682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 98703.216145                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 98947.098686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98800.790423                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2196                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3026                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2989                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2725                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        10936                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       485754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       454845                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       450036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       440213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1830848                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43030962513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40661637015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  40011808008                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39239762512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 162944170048                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.766235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.762719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.758673                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.762694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.762642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88585.914914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89396.689015                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 88908.016265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89138.127479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88999.288880                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 7                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              76                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            83                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.850000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.863636                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.915663                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           76                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       327500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       410500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       376500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       388500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1503000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.850000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.954545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.863636                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.915663                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19264.705882                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19547.619048                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19815.789474                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20447.368421                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19776.315789                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999995                       # Cycle average of tags in use
system.l2.tags.total_refs                     4991165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3992930                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.250001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.996243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.049338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.906138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.167819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.776537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.890318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.691286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.032966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.489352                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.546816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.107908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.018247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.090258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.013911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.088926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.016140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.085771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43988938                       # Number of tag accesses
system.l2.tags.data_accesses                 43988938                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5973248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34344192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        751872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30662848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        715264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      30354240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        742336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29768000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133312000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5973248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       751872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       715264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       742336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8182720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24253568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24253568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         536628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         479107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         474285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         465125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2083000                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       378962                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             378962                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        141832931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        815492243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17852969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        728079865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         16983723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        720752064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         17626539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        706831976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3165452310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    141832931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17852969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     16983723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     17626539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194296162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      575893489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            575893489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      575893489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       141832931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       815492243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17852969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       728079865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        16983723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       720752064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        17626539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       706831976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3741345799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    369451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    528105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    473974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    469058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    460582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184435250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22924                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3819369                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             348134                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2083000                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     378970                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2083000                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   378970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9519                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             84163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            101352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             99882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            101173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            146469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            130104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            137973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            102721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           119414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            98913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           133019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           194507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           269151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26899                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59300876755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10297870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             97917889255                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28792.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47542.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1495457                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  332126                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2083000                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               378970                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  354919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  444896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  410612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  317078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  217066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  138025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   81913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   45818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   6527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       601442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    258.476501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.716321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.207089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       258379     42.96%     42.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       173924     28.92%     71.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44167      7.34%     79.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22110      3.68%     82.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14602      2.43%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10437      1.74%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8336      1.39%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6951      1.16%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        62536     10.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       601442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.842218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.601828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.870204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11347     49.50%     49.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         6291     27.44%     76.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3168     13.82%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1229      5.36%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          475      2.07%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          168      0.73%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           91      0.40%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           40      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           29      0.13%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           25      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           17      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            6      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            9      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            9      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            6      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.569274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21764     94.94%     94.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              255      1.11%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              560      2.44%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              191      0.83%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               93      0.41%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               34      0.15%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              131812736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1499264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23644864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133312000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24254080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3129.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       561.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3165.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    575.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42114614000                       # Total gap between requests
system.mem_ctrls.avgGap                      17106.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5973248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33798720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       751872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30334336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       715264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30019712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       742336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29477248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23644864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 141832930.854876667261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 802540178.600208401680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17852968.667585514486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 720279449.374376535416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 16983723.002122547477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 712808799.564208865166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 17626539.289693936706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 699928159.248712182045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 561440000.613562822342                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       536628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11748                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       479107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       474285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       465125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       378970                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2971065000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  25282829003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    477343250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23204567500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    451147250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  22708955752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    474114000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  22347867500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1052193460500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31833.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47114.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40631.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48432.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40367.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     47880.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40875.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48047.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2776455.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2540326320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1350219255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8122628220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          962463600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3324587760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19002410910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        170005440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35472641505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        842.286928                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    283913750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1406340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40424422750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1753969560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            932253135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6582730140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          966070620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3324587760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18496659600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        595901280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32652172095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        775.315752                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1397261750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1406340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39311074750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1616                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          809                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9828840.543881                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12605580.218266                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          809    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     64115000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            809                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34163144500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7951532000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3523720                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3523720                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3523720                       # number of overall hits
system.cpu1.icache.overall_hits::total        3523720                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24955                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24955                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24955                       # number of overall misses
system.cpu1.icache.overall_misses::total        24955                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1729101498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1729101498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1729101498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1729101498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3548675                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3548675                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3548675                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3548675                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007032                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69288.779724                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69288.779724                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69288.779724                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69288.779724                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3913                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    68.649123                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23223                       # number of writebacks
system.cpu1.icache.writebacks::total            23223                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1732                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1732                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1732                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1732                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23223                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23223                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23223                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23223                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1597943998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1597943998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1597943998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1597943998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006544                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006544                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006544                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006544                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68808.680963                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68808.680963                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68808.680963                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68808.680963                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23223                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3523720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3523720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24955                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1729101498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1729101498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3548675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3548675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69288.779724                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69288.779724                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1732                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1732                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23223                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23223                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1597943998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1597943998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006544                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006544                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68808.680963                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68808.680963                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3649057                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23255                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.914943                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7120573                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7120573                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8478317                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8478317                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8478317                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8478317                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3180572                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3180572                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3180572                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3180572                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 234741087617                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 234741087617                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 234741087617                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 234741087617                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11658889                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11658889                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11658889                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11658889                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.272802                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.272802                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.272802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.272802                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73804.676523                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73804.676523                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73804.676523                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73804.676523                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3531463                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       338623                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77476                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4629                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.581380                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.152517                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       623646                       # number of writebacks
system.cpu1.dcache.writebacks::total           623646                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2544558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2544558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2544558                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2544558                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       636014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       636014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       636014                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       636014                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  50933803957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  50933803957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  50933803957                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  50933803957                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054552                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054552                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054552                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054552                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80082.834587                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80082.834587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80082.834587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80082.834587                       # average overall mshr miss latency
system.cpu1.dcache.replacements                623646                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      7928511                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7928511                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3012564                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3012564                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 222067700000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 222067700000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10941075                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10941075                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.275344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.275344                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73713.853050                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73713.853050                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2405426                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2405426                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       607138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       607138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  48258879500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  48258879500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79485.849181                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79485.849181                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       549806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        549806                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       168008                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       168008                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12673387617                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12673387617                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       717814                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717814                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.234055                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.234055                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75433.238995                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75433.238995                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       139132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       139132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28876                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28876                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2674924457                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2674924457                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92634.868299                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92634.868299                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30376                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30376                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1571                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1571                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     42925000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42925000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        31947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        31947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049175                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049175                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27323.360917                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27323.360917                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          435                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          435                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1136                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1136                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18158000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18158000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035559                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035559                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15984.154930                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15984.154930                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24800                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24800                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5784                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5784                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     47207500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47207500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30584                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.189118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.189118                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8161.739281                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8161.739281                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5618                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5618                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41719500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41719500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.183691                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.183691                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7426.041296                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7426.041296                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2940500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2940500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2810500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2810500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1081                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1081                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2841                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2841                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     49779000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     49779000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3922                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3922                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.724375                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.724375                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 17521.647307                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 17521.647307                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2841                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2841                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     46938000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     46938000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.724375                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.724375                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 16521.647307                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 16521.647307                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.922800                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9183016                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           636874                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.418890                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.922800                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.966337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.966337                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24087528                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24087528                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42114676500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2627466                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           17                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       834757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2265510                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3613916                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14296                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22790                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37086                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          465                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144152                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144152                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2448361                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           83                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           83                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2099929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1894266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1885158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1837115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8253833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14006784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88516800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2972544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     79809472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2983424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79408128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2964864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77374848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348036864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4078887                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27794624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6802151                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.470341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.705628                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4204490     61.81%     61.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2208033     32.46%     94.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 210024      3.09%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 147165      2.16%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  32439      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6802151                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5487089053                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         959497378                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37459734                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         935232192                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37067734                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1064890641                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164406827                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         963631308                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37201023                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
