// Seed: 3400893662
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output wire  id_2,
    output tri0  id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    output wor   id_6,
    input  wand  id_7
);
  wire id_9;
  tri  id_10 = id_1 ^ id_7;
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    input supply0 id_12,
    input wire id_13,
    input tri0 id_14,
    input tri id_15,
    input wand id_16,
    input tri0 id_17,
    input tri1 id_18,
    input tri id_19
    , id_24,
    input supply0 id_20,
    input tri0 id_21,
    output supply1 id_22
);
  tri1 id_25;
  module_0(
      id_20, id_9, id_22, id_0, id_2, id_18, id_0, id_17
  );
  assign id_24 = id_16;
  assign id_25 = id_24 == (1'b0);
endmodule
